{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 00:47:29 2024 " "Info: Processing started: Thu Jan 11 00:47:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-and2_behavior " "Info: Found design unit 1: AND_2-and2_behavior" {  } { { "AND_2.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/AND_2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Info: Found entity 1: AND_2" {  } { { "AND_2.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/AND_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bell-BAV " "Info: Found design unit 1: bell-BAV" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bell " "Info: Found entity 1: bell" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT6-SM " "Info: Found design unit 1: CNT6-SM" {  } { { "CNT6.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/CNT6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT6 " "Info: Found entity 1: CNT6" {  } { { "CNT6.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/CNT6.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-HH " "Info: Found design unit 1: DECODER-HH" {  } { { "DECODER.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/DECODER.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Info: Found entity 1: DECODER" {  } { { "DECODER.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/DECODER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fenpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FENPIN-CCC_ARC " "Info: Found design unit 1: FENPIN-CCC_ARC" {  } { { "FENPIN.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/FENPIN.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FENPIN " "Info: Found entity 1: FENPIN" {  } { { "FENPIN.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/FENPIN.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HOUR-BHV " "Info: Found design unit 1: HOUR-BHV" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HOUR " "Info: Found entity 1: HOUR" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MINUTE-BB " "Info: Found design unit 1: MINUTE-BB" {  } { { "MINUTE.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/MINUTE.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MINUTE " "Info: Found entity 1: MINUTE" {  } { { "MINUTE.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/MINUTE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-or2_behavior " "Info: Found design unit 1: OR_2-or2_behavior" {  } { { "OR_2.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/OR_2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Info: Found entity 1: OR_2" {  } { { "OR_2.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/OR_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SECOND-CC " "Info: Found design unit 1: SECOND-CC" {  } { { "SECOND.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SECOND.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SECOND " "Info: Found entity 1: SECOND" {  } { { "SECOND.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SECOND.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selnumber.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file selnumber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelNumber-dd " "Info: Found design unit 1: SelNumber-dd" {  } { { "SelNumber.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SelNumber.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SelNumber " "Info: Found entity 1: SelNumber" {  } { { "SelNumber.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SelNumber.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seltube.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seltube.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelTube-EE " "Info: Found design unit 1: SelTube-EE" {  } { { "SelTube.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SelTube.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SelTube " "Info: Found entity 1: SelTube" {  } { { "SelTube.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SelTube.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beel_e_clock_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file beel_e_clock_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEEL_E_CLOCK_VHDL-BHV " "Info: Found design unit 1: BEEL_E_CLOCK_VHDL-BHV" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BEEL_E_CLOCK_VHDL " "Info: Found entity 1: BEEL_E_CLOCK_VHDL" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BEEL_E_CLOCK_VHDL " "Info: Elaborating entity \"BEEL_E_CLOCK_VHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FENPIN FENPIN:U1 " "Info: Elaborating entity \"FENPIN\" for hierarchy \"FENPIN:U1\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U1" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SECOND SECOND:U2 " "Info: Elaborating entity \"SECOND\" for hierarchy \"SECOND:U2\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U2" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MINUTE MINUTE:U3 " "Info: Elaborating entity \"MINUTE\" for hierarchy \"MINUTE:U3\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U3" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HOUR HOUR:U4 " "Info: Elaborating entity \"HOUR\" for hierarchy \"HOUR:U4\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U4" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_GE HOUR.vhd(24) " "Warning (10492): VHDL Process Statement warning at HOUR.vhd(24): signal \"COUNT_GE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_SHI HOUR.vhd(25) " "Warning (10492): VHDL Process Statement warning at HOUR.vhd(25): signal \"COUNT_SHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bell bell:U5 " "Info: Elaborating entity \"bell\" for hierarchy \"bell:U5\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U5" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG bell.vhd(23) " "Warning (10492): VHDL Process Statement warning at bell.vhd(23): signal \"FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG bell.vhd(24) " "Warning (10492): VHDL Process Statement warning at bell.vhd(24): signal \"FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG bell.vhd(30) " "Warning (10492): VHDL Process Statement warning at bell.vhd(30): signal \"FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_stopped bell.vhd(31) " "Warning (10492): VHDL Process Statement warning at bell.vhd(31): signal \"alarm_stopped\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_stopped bell.vhd(38) " "Warning (10492): VHDL Process Statement warning at bell.vhd(38): signal \"alarm_stopped\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speaker bell.vhd(17) " "Warning (10631): VHDL Process Statement warning at bell.vhd(17): inferring latch(es) for signal or variable \"speaker\", which holds its previous value in one or more paths through the process" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speaker bell.vhd(17) " "Info (10041): Inferred latch for \"speaker\" at bell.vhd(17)" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelNumber SelNumber:U6 " "Info: Elaborating entity \"SelNumber\" for hierarchy \"SelNumber:U6\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U6" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelTube SelTube:U7 " "Info: Elaborating entity \"SelTube\" for hierarchy \"SelTube:U7\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U7" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT6 CNT6:U8 " "Info: Elaborating entity \"CNT6\" for hierarchy \"CNT6:U8\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U8" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER DECODER:U9 " "Info: Elaborating entity \"DECODER\" for hierarchy \"DECODER:U9\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U9" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 OR_2:U10 " "Info: Elaborating entity \"OR_2\" for hierarchy \"OR_2:U10\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U10" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 AND_2:U11 " "Info: Elaborating entity \"AND_2\" for hierarchy \"AND_2:U11\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U11" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Info: Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Info: Implemented 109 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 00:47:32 2024 " "Info: Processing ended: Thu Jan 11 00:47:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 00:47:33 2024 " "Info: Processing started: Thu Jan 11 00:47:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "BEEL_E_CLOCK_VHDL EP3C40Q240C8 " "Info: Selected device EP3C40Q240C8 for design \"BEEL_E_CLOCK_VHDL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BEEL_E_CLOCK_VHDL.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'BEEL_E_CLOCK_VHDL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FENPIN:U1\|Q1  " "Info: Automatically promoted node FENPIN:U1\|Q1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SECOND:U2\|MM " "Info: Destination node SECOND:U2\|MM" {  } { { "SECOND.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SECOND.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND:U2|MM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MINUTE:U3\|CC " "Info: Destination node MINUTE:U3\|CC" {  } { { "MINUTE.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/MINUTE.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MINUTE:U3|CC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HOUR:U4\|CLK " "Info: Destination node HOUR:U4\|CLK" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR:U4|CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FENPIN.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/FENPIN.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FENPIN:U1|Q1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FENPIN:U1\|X  " "Info: Automatically promoted node FENPIN:U1\|X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FENPIN:U1\|X~0 " "Info: Destination node FENPIN:U1\|X~0" {  } { { "FENPIN.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/FENPIN.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FENPIN:U1|X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FENPIN.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/FENPIN.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FENPIN:U1|X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HOUR:U4\|CLK  " "Info: Automatically promoted node HOUR:U4\|CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR:U4|CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X34_Y0 X44_Y10 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y0 to location X44_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 00:47:39 2024 " "Info: Processing ended: Thu Jan 11 00:47:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 00:47:40 2024 " "Info: Processing started: Thu Jan 11 00:47:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 00:47:40 2024 " "Info: Processing started: Thu Jan 11 00:47:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL " "Info: Command: quartus_sta BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BEEL_E_CLOCK_VHDL.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'BEEL_E_CLOCK_VHDL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SA SA " "Info: create_clock -period 1.000 -name SA SA" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FENPIN:U1\|X FENPIN:U1\|X " "Info: create_clock -period 1.000 -name FENPIN:U1\|X FENPIN:U1\|X" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FENPIN:U1\|Q1 FENPIN:U1\|Q1 " "Info: create_clock -period 1.000 -name FENPIN:U1\|Q1 FENPIN:U1\|Q1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "Info: create_clock -period 1.000 -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name INTERRUPT INTERRUPT " "Info: create_clock -period 1.000 -name INTERRUPT INTERRUPT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.948 " "Info: Worst-case setup slack is -7.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.948       -89.212 FENPIN:U1\|Q1  " "Info:    -7.948       -89.212 FENPIN:U1\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.335       -14.322 SA  " "Info:    -2.335       -14.322 SA " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.759       -17.832 FENPIN:U1\|X  " "Info:    -1.759       -17.832 FENPIN:U1\|X " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674       -11.663 CLK  " "Info:    -1.674       -11.663 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.181 " "Info: Worst-case hold slack is -4.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.181       -30.679 SA  " "Info:    -4.181       -30.679 SA " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022         0.000 CLK  " "Info:     0.022         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 FENPIN:U1\|Q1  " "Info:     0.384         0.000 FENPIN:U1\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 FENPIN:U1\|X  " "Info:     0.432         0.000 FENPIN:U1\|X " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -15.816 SA  " "Info:    -3.000       -15.816 SA " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.409 CLK  " "Info:    -3.000       -13.409 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.487 INTERRUPT  " "Info:    -3.000        -4.487 INTERRUPT " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -38.662 FENPIN:U1\|Q1  " "Info:    -1.487       -38.662 FENPIN:U1\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 FENPIN:U1\|X  " "Info:    -1.487       -19.331 FENPIN:U1\|X " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.104 " "Info: Worst-case setup slack is -7.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.104       -78.706 FENPIN:U1\|Q1  " "Info:    -7.104       -78.706 FENPIN:U1\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.102       -12.606 SA  " "Info:    -2.102       -12.606 SA " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583       -15.825 FENPIN:U1\|X  " "Info:    -1.583       -15.825 FENPIN:U1\|X " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.495       -10.392 CLK  " "Info:    -1.495       -10.392 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.622 " "Info: Worst-case hold slack is -3.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.622       -26.352 SA  " "Info:    -3.622       -26.352 SA " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013        -0.013 CLK  " "Info:    -0.013        -0.013 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 FENPIN:U1\|Q1  " "Info:     0.314         0.000 FENPIN:U1\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 FENPIN:U1\|X  " "Info:     0.381         0.000 FENPIN:U1\|X " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -15.472 SA  " "Info:    -3.000       -15.472 SA " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.409 CLK  " "Info:    -3.000       -13.409 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.487 INTERRUPT  " "Info:    -3.000        -4.487 INTERRUPT " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -39.902 FENPIN:U1\|Q1  " "Info:    -1.487       -39.902 FENPIN:U1\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 FENPIN:U1\|X  " "Info:    -1.487       -19.331 FENPIN:U1\|X " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{SA\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|X\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{SA\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -rise_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FENPIN:U1\|Q1\}\] -fall_to \[get_clocks \{FENPIN:U1\|Q1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FENPIN:U1\|X\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.880 " "Info: Worst-case setup slack is -3.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.880       -35.240 FENPIN:U1\|Q1  " "Info:    -3.880       -35.240 FENPIN:U1\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388        -1.805 SA  " "Info:    -0.388        -1.805 SA " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -1.363 FENPIN:U1\|X  " "Info:    -0.150        -1.363 FENPIN:U1\|X " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.766 CLK  " "Info:    -0.136        -0.766 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.326 " "Info: Worst-case hold slack is -2.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.326       -17.528 SA  " "Info:    -2.326       -17.528 SA " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089        -0.089 CLK  " "Info:    -0.089        -0.089 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059         0.000 FENPIN:U1\|Q1  " "Info:     0.059         0.000 FENPIN:U1\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 FENPIN:U1\|X  " "Info:     0.166         0.000 FENPIN:U1\|X " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.781 SA  " "Info:    -3.000       -13.781 SA " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -10.567 CLK  " "Info:    -3.000       -10.567 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.082 INTERRUPT  " "Info:    -3.000        -4.082 INTERRUPT " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -26.000 FENPIN:U1\|Q1  " "Info:    -1.000       -26.000 FENPIN:U1\|Q1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 FENPIN:U1\|X  " "Info:    -1.000       -13.000 FENPIN:U1\|X " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 00:47:45 2024 " "Info: Processing ended: Thu Jan 11 00:47:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 00:47:46 2024 " "Info: Processing ended: Thu Jan 11 00:47:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
