INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arkap/FIFO_mem/FIFO_mem.srcs/sources_1/new/fifo_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-311] analyzing module memory_array
INFO: [VRFC 10-311] analyzing module read_pointer
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-311] analyzing module write_pointer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arkap/FIFO_mem/FIFO_mem.srcs/sim_1/new/tb_fifo_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arkap/FIFO_mem/FIFO_mem.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
