INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/RISC_V_FINAL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_FINAL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/if_id_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/mux2_1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/mux4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/UNI/Anul 3/Sem 1/APM/RISC_V_IF_ID/RISC_V_IF_ID.srcs/sim_1/new/RISC_V_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_SIM
