# VerilogSources
Some verilog homeworks I did in college, sorry if they don't have description or comments too much, it would mean reinstalling Verilog and running them again to see what they do/
