Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y1): (0,48,50,99)              | (X1,Y1): (49,88,50,99)             
| (X0,Y0): (0,48,0,49)               | (X1,Y0): (49,88,0,49)              
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKB     | HCKB     | MRCKB     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 550      | 250      | 10      | 20      
| (X0,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 550      | 250      | 10      | 20      
| (X1,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 1050     | 450      | 20      | 20      
| (X1,Y1)               | 0           | 0           | 0        | 0         | 12       | 0         | 925      | 425      | 15      | 20      
+--------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                 | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_0/u_gpll/gpll_inst     | CLKOUT0        | pix_clk               | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         |  ---                            |  ---            | (2,2,21,40)              |  ---                         | 788             | 0                   
| u_pll_1/u_gpll/gpll_inst     | CLKOUT0        | pix_clk_x5            | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         |  ---                            |  ---            | (2,2,21,40)              |  ---                         | 16              | 0                   
| u_pll_0/u_gpll/gpll_inst     | CLKOUT1        | cfg_clk               | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         |  ---                            |  ---            |  ---                     |  ---                         | 14              | 0                   
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                  | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_0/u_gpll/gpll_inst     | CLKOUT0        | pix_clk             |  ---                            |  ---            | 1                      | 1                          
| u_pll_1/u_gpll/gpll_inst     | CLKOUT0        | pix_clk_x5          |  ---                            |  ---            | 1                      | 0                          
| u_pll_0/u_gpll/gpll_inst     | CLKOUT1        | cfg_clk             |  ---                            |  ---            | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                 | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name             | Buffer Output Pin     | Buffer-Load Net     | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_0/u_gpll/gpll_inst     | CLKOUT0         | pix_clk               | CLK                  | clkbufg_0/gopclkbufg     | CLKOUT                | ntclkbufg_0         | USCM_155_270     | (2,2,21,40)              | (10,76,2,97)                 | 788             | 0                   
| u_pll_1/u_gpll/gpll_inst     | CLKOUT0         | pix_clk_x5            | CLK                  | clkbufg_1/gopclkbufg     | CLKOUT                | ntclkbufg_1         | USCM_155_276     | (2,2,21,40)              |  ---                         | 16              | 0                   
| u_pll_0/u_gpll/gpll_inst     | CLKOUT1         | cfg_clk               | CLK                  | clkbufg_2/gopclkbufg     | CLKOUT                | ntclkbufg_2         | USCM_155_273     |  ---                     | (52,53,35,39)                | 14              | 0                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                  | Source  Pin     | Source-Load Net     | Source Site      | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_0/u_gpll/gpll_inst     | CLKOUT0         | pix_clk             | GPLL_271_157     | 1                      | 1                          
| u_pll_1/u_gpll/gpll_inst     | CLKOUT0         | pix_clk_x5          | GPLL_7_157       | 1                      | 0                          
| u_pll_0/u_gpll/gpll_inst     | CLKOUT1         | cfg_clk             | GPLL_271_157     | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------+

