# compile vhdl design source files
vhdl xil_defaultlib  \
"full_rx_tb_func_synth.vhd" \
"../../../../../red_pitaya_rx.srcs/sim_1/new/full_rx_tb.vhd" \

# Do not sort compile order
nosort
