{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:41:02 2019 " "Info: Processing started: Fri Mar 29 12:41:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jiepai -c jiepai --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiepai -c jiepai --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name " "Info: Assuming node \"pin_name\" is an undefined clock" {  } { { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "pin_name" "" } } } } { "c:/altera/80/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "yibumo8jia1:inst\|inst1 " "Info: Detected ripple clock \"yibumo8jia1:inst\|inst1\" as buffer" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 544 608 200 "inst1" "" } } } } { "c:/altera/80/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin64/Assignment Editor.qase" 1 { { 0 "yibumo8jia1:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "yibumo8jia1:inst\|inst " "Info: Detected ripple clock \"yibumo8jia1:inst\|inst\" as buffer" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } } { "c:/altera/80/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin64/Assignment Editor.qase" 1 { { 0 "yibumo8jia1:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pin_name register register yibumo8jia1:inst\|inst yibumo8jia1:inst\|inst 360.1 MHz Internal " "Info: Clock \"pin_name\" Internal fmax is restricted to 360.1 MHz between source register \"yibumo8jia1:inst\|inst\" and destination register \"yibumo8jia1:inst\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibumo8jia1:inst\|inst 1 REG LCFF_X1_Y6_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns yibumo8jia1:inst\|inst~2 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'yibumo8jia1:inst\|inst~2'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns yibumo8jia1:inst\|inst 3 REG LCFF_X1_Y6_N1 10 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst~2 {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name destination 4.059 ns + Shortest register " "Info: + Shortest clock path from clock \"pin_name\" to destination register is 4.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns pin_name 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'pin_name'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(0.666 ns) 4.059 ns yibumo8jia1:inst\|inst 2 REG LCFF_X1_Y6_N1 10 " "Info: 2: + IC(2.419 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "3.085 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 40.40 % ) " "Info: Total cell delay = 1.640 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 59.60 % ) " "Info: Total interconnect delay = 2.419 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.059 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 4.059 ns - Longest register " "Info: - Longest clock path from clock \"pin_name\" to source register is 4.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns pin_name 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'pin_name'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(0.666 ns) 4.059 ns yibumo8jia1:inst\|inst 2 REG LCFF_X1_Y6_N1 10 " "Info: 2: + IC(2.419 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "3.085 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 40.40 % ) " "Info: Total cell delay = 1.640 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 59.60 % ) " "Info: Total interconnect delay = 2.419 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.059 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.059 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst~2 {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.059 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "4.059 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.419ns } { 0.000ns 0.974ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { yibumo8jia1:inst|inst {} } {  } {  } "" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name pin_name10 yibumo8jia1:inst\|inst2 13.076 ns register " "Info: tco from clock \"pin_name\" to destination pin \"pin_name10\" through register \"yibumo8jia1:inst\|inst2\" is 13.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name source 7.130 ns + Longest register " "Info: + Longest clock path from clock \"pin_name\" to source register is 7.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns pin_name 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'pin_name'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.419 ns) + CELL(0.970 ns) 4.363 ns yibumo8jia1:inst\|inst 2 REG LCFF_X1_Y6_N1 10 " "Info: 2: + IC(2.419 ns) + CELL(0.970 ns) = 4.363 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "3.389 ns" { pin_name yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.970 ns) 5.773 ns yibumo8jia1:inst\|inst1 3 REG LCFF_X1_Y6_N3 10 " "Info: 3: + IC(0.440 ns) + CELL(0.970 ns) = 5.773 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 10; REG Node = 'yibumo8jia1:inst\|inst1'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "1.410 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst1 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 544 608 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.666 ns) 7.130 ns yibumo8jia1:inst\|inst2 4 REG LCFF_X2_Y6_N25 9 " "Info: 4: + IC(0.691 ns) + CELL(0.666 ns) = 7.130 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst2'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "1.357 ns" { yibumo8jia1:inst|inst1 yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 784 848 200 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.580 ns ( 50.21 % ) " "Info: Total cell delay = 3.580 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.550 ns ( 49.79 % ) " "Info: Total interconnect delay = 3.550 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "7.130 ns" { pin_name yibumo8jia1:inst|inst yibumo8jia1:inst|inst1 yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "7.130 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst1 {} yibumo8jia1:inst|inst2 {} } { 0.000ns 0.000ns 2.419ns 0.440ns 0.691ns } { 0.000ns 0.974ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 784 848 200 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.642 ns + Longest register pin " "Info: + Longest register to pin delay is 5.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibumo8jia1:inst\|inst2 1 REG LCFF_X2_Y6_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N25; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst2'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/yibumo8jia1.bdf" { { 120 784 848 200 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.370 ns) 1.459 ns 74138:inst1\|15~91 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(1.089 ns) + CELL(0.370 ns) = 1.459 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = '74138:inst1\|15~91'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "1.459 ns" { yibumo8jia1:inst|inst2 74138:inst1|15~91 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(3.106 ns) 5.642 ns pin_name10 3 PIN PIN_44 0 " "Info: 3: + IC(1.077 ns) + CELL(3.106 ns) = 5.642 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'pin_name10'" {  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "4.183 ns" { 74138:inst1|15~91 pin_name10 } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "C:/altera/80/quartus/project/Computer/yibumo8jia1/jiepai.bdf" { { 232 520 696 248 "pin_name10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.476 ns ( 61.61 % ) " "Info: Total cell delay = 3.476 ns ( 61.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.166 ns ( 38.39 % ) " "Info: Total interconnect delay = 2.166 ns ( 38.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "5.642 ns" { yibumo8jia1:inst|inst2 74138:inst1|15~91 pin_name10 } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "5.642 ns" { yibumo8jia1:inst|inst2 {} 74138:inst1|15~91 {} pin_name10 {} } { 0.000ns 1.089ns 1.077ns } { 0.000ns 0.370ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "7.130 ns" { pin_name yibumo8jia1:inst|inst yibumo8jia1:inst|inst1 yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "7.130 ns" { pin_name {} pin_name~combout {} yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst1 {} yibumo8jia1:inst|inst2 {} } { 0.000ns 0.000ns 2.419ns 0.440ns 0.691ns } { 0.000ns 0.974ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin64/TimingClosureFloorplan.fld" "" "5.642 ns" { yibumo8jia1:inst|inst2 74138:inst1|15~91 pin_name10 } "NODE_NAME" } } { "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin64/Technology_Viewer.qrui" "5.642 ns" { yibumo8jia1:inst|inst2 {} 74138:inst1|15~91 {} pin_name10 {} } { 0.000ns 1.089ns 1.077ns } { 0.000ns 0.370ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4396 " "Info: Peak virtual memory: 4396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 12:41:17 2019 " "Info: Processing ended: Fri Mar 29 12:41:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
