

================================================================
== Vitis HLS Report for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'
================================================================
* Date:           Wed Mar 20 05:12:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       93|  40.000 ns|  0.930 us|    4|   93|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_1021_1  |        2|       91|         3|          1|          1|  1 ~ 90|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     535|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     535|    108|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |c_2_fu_100_p2              |         +|   0|  0|  25|          18|           1|
    |icmp_ln1021_fu_94_p2       |      icmp|   0|  0|  25|          18|          18|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  54|          38|          22|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_1     |   9|          2|   18|         36|
    |c_fu_54                  |   9|          2|   18|         36|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |ldata_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |c_fu_54                           |   18|   0|   18|          0|
    |gmem1_addr_read_reg_133           |  512|   0|  512|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  535|   0|  535|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|  512|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|  512|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                     gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                     gmem1|       pointer|
|ldata_din             |  out|  512|     ap_fifo|                                     ldata|       pointer|
|ldata_num_data_valid  |   in|    3|     ap_fifo|                                     ldata|       pointer|
|ldata_fifo_cap        |   in|    3|     ap_fifo|                                     ldata|       pointer|
|ldata_full_n          |   in|    1|     ap_fifo|                                     ldata|       pointer|
|ldata_write           |  out|    1|     ap_fifo|                                     ldata|       pointer|
|cols_addrbound        |   in|   18|     ap_none|                            cols_addrbound|        scalar|
|sext_ln1021           |   in|   58|     ap_none|                               sext_ln1021|        scalar|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

