// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BlackBoxJam_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        convInp_1_dout,
        convInp_1_num_data_valid,
        convInp_1_fifo_cap,
        convInp_1_empty_n,
        convInp_1_read,
        mvOut_m_buffer_6_din,
        mvOut_m_buffer_6_num_data_valid,
        mvOut_m_buffer_6_fifo_cap,
        mvOut_m_buffer_6_full_n,
        mvOut_m_buffer_6_write,
        mul_i,
        p_ZL8weights4_0_address0,
        p_ZL8weights4_0_ce0,
        p_ZL8weights4_0_q0,
        p_ZL8weights4_1_address0,
        p_ZL8weights4_1_ce0,
        p_ZL8weights4_1_q0,
        p_ZL8weights4_2_address0,
        p_ZL8weights4_2_ce0,
        p_ZL8weights4_2_q0,
        p_ZL8weights4_3_address0,
        p_ZL8weights4_3_ce0,
        p_ZL8weights4_3_q0,
        p_ZL8threshs4_0_address0,
        p_ZL8threshs4_0_ce0,
        p_ZL8threshs4_0_q0,
        p_ZL8threshs4_1_address0,
        p_ZL8threshs4_1_ce0,
        p_ZL8threshs4_1_q0,
        p_ZL8threshs4_2_address0,
        p_ZL8threshs4_2_ce0,
        p_ZL8threshs4_2_q0,
        p_ZL8threshs4_3_address0,
        p_ZL8threshs4_3_ce0,
        p_ZL8threshs4_3_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] convInp_1_dout;
input  [2:0] convInp_1_num_data_valid;
input  [2:0] convInp_1_fifo_cap;
input   convInp_1_empty_n;
output   convInp_1_read;
output  [3:0] mvOut_m_buffer_6_din;
input  [2:0] mvOut_m_buffer_6_num_data_valid;
input  [2:0] mvOut_m_buffer_6_fifo_cap;
input   mvOut_m_buffer_6_full_n;
output   mvOut_m_buffer_6_write;
input  [31:0] mul_i;
output  [11:0] p_ZL8weights4_0_address0;
output   p_ZL8weights4_0_ce0;
input  [31:0] p_ZL8weights4_0_q0;
output  [11:0] p_ZL8weights4_1_address0;
output   p_ZL8weights4_1_ce0;
input  [31:0] p_ZL8weights4_1_q0;
output  [11:0] p_ZL8weights4_2_address0;
output   p_ZL8weights4_2_ce0;
input  [31:0] p_ZL8weights4_2_q0;
output  [11:0] p_ZL8weights4_3_address0;
output   p_ZL8weights4_3_ce0;
input  [31:0] p_ZL8weights4_3_q0;
output  [5:0] p_ZL8threshs4_0_address0;
output   p_ZL8threshs4_0_ce0;
input  [15:0] p_ZL8threshs4_0_q0;
output  [5:0] p_ZL8threshs4_1_address0;
output   p_ZL8threshs4_1_ce0;
input  [15:0] p_ZL8threshs4_1_q0;
output  [5:0] p_ZL8threshs4_2_address0;
output   p_ZL8threshs4_2_ce0;
input  [15:0] p_ZL8threshs4_2_q0;
output  [5:0] p_ZL8threshs4_3_address0;
output   p_ZL8threshs4_3_ce0;
input  [15:0] p_ZL8threshs4_3_q0;

reg ap_idle;
reg convInp_1_read;
reg mvOut_m_buffer_6_write;
reg p_ZL8weights4_0_ce0;
reg p_ZL8weights4_1_ce0;
reg p_ZL8weights4_2_ce0;
reg p_ZL8weights4_3_ce0;
reg p_ZL8threshs4_0_ce0;
reg p_ZL8threshs4_1_ce0;
reg p_ZL8threshs4_2_ce0;
reg p_ZL8threshs4_3_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln122_reg_5997;
reg   [0:0] icmp_ln125_reg_6006;
reg    ap_predicate_op134_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] icmp_ln159_reg_6038;
reg   [0:0] icmp_ln159_reg_6038_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln122_fu_639_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    convInp_1_blk_n;
wire    ap_block_pp0_stage0;
reg    mvOut_m_buffer_6_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] nf_6_reg_5992;
reg   [31:0] nf_6_reg_5992_pp0_iter2_reg;
wire   [5:0] trunc_ln117_fu_650_p1;
reg   [5:0] trunc_ln117_reg_6001;
wire   [0:0] icmp_ln125_fu_654_p2;
wire   [0:0] icmp_ln137_fu_663_p2;
reg   [0:0] icmp_ln137_reg_6010;
reg   [0:0] icmp_ln137_reg_6010_pp0_iter2_reg;
wire   [0:0] icmp_ln159_fu_689_p2;
reg   [0:0] icmp_ln159_reg_6038_pp0_iter2_reg;
reg   [31:0] wgt_reg_6042;
reg   [0:0] tmp_1559_reg_6047;
wire   [1:0] add_ln169_512_fu_2185_p2;
reg   [1:0] add_ln169_512_reg_6055;
wire   [1:0] add_ln169_514_fu_2191_p2;
reg   [1:0] add_ln169_514_reg_6060;
wire   [1:0] add_ln169_515_fu_2197_p2;
reg   [1:0] add_ln169_515_reg_6065;
wire   [1:0] add_ln169_518_fu_2203_p2;
reg   [1:0] add_ln169_518_reg_6070;
wire   [1:0] add_ln169_519_fu_2209_p2;
reg   [1:0] add_ln169_519_reg_6075;
wire   [1:0] add_ln169_521_fu_2215_p2;
reg   [1:0] add_ln169_521_reg_6080;
wire   [1:0] add_ln169_522_fu_2221_p2;
reg   [1:0] add_ln169_522_reg_6085;
wire   [1:0] add_ln169_526_fu_2227_p2;
reg   [1:0] add_ln169_526_reg_6090;
wire   [1:0] add_ln169_527_fu_2233_p2;
reg   [1:0] add_ln169_527_reg_6095;
wire   [1:0] add_ln169_529_fu_2239_p2;
reg   [1:0] add_ln169_529_reg_6100;
wire   [1:0] add_ln169_530_fu_2245_p2;
reg   [1:0] add_ln169_530_reg_6105;
wire   [1:0] add_ln169_533_fu_2251_p2;
reg   [1:0] add_ln169_533_reg_6110;
wire   [1:0] add_ln169_534_fu_2257_p2;
reg   [1:0] add_ln169_534_reg_6115;
wire   [1:0] add_ln169_536_fu_2263_p2;
reg   [1:0] add_ln169_536_reg_6120;
wire   [1:0] add_ln169_538_fu_2275_p2;
reg   [1:0] add_ln169_538_reg_6125;
reg   [31:0] wgt_47_reg_6130;
wire   [1:0] add_ln169_544_fu_3021_p2;
reg   [1:0] add_ln169_544_reg_6135;
wire   [1:0] add_ln169_546_fu_3027_p2;
reg   [1:0] add_ln169_546_reg_6140;
wire   [1:0] add_ln169_547_fu_3033_p2;
reg   [1:0] add_ln169_547_reg_6145;
wire   [1:0] add_ln169_550_fu_3039_p2;
reg   [1:0] add_ln169_550_reg_6150;
wire   [1:0] add_ln169_551_fu_3045_p2;
reg   [1:0] add_ln169_551_reg_6155;
wire   [1:0] add_ln169_553_fu_3051_p2;
reg   [1:0] add_ln169_553_reg_6160;
wire   [1:0] add_ln169_554_fu_3057_p2;
reg   [1:0] add_ln169_554_reg_6165;
wire   [1:0] add_ln169_558_fu_3063_p2;
reg   [1:0] add_ln169_558_reg_6170;
wire   [1:0] add_ln169_559_fu_3069_p2;
reg   [1:0] add_ln169_559_reg_6175;
wire   [1:0] add_ln169_561_fu_3075_p2;
reg   [1:0] add_ln169_561_reg_6180;
wire   [1:0] add_ln169_562_fu_3081_p2;
reg   [1:0] add_ln169_562_reg_6185;
wire   [1:0] add_ln169_565_fu_3087_p2;
reg   [1:0] add_ln169_565_reg_6190;
wire   [1:0] add_ln169_566_fu_3093_p2;
reg   [1:0] add_ln169_566_reg_6195;
wire   [1:0] add_ln169_568_fu_3099_p2;
reg   [1:0] add_ln169_568_reg_6200;
wire   [1:0] add_ln169_570_fu_3111_p2;
reg   [1:0] add_ln169_570_reg_6205;
reg   [31:0] wgt_48_reg_6210;
wire   [1:0] add_ln169_576_fu_3857_p2;
reg   [1:0] add_ln169_576_reg_6215;
wire   [1:0] add_ln169_578_fu_3863_p2;
reg   [1:0] add_ln169_578_reg_6220;
wire   [1:0] add_ln169_579_fu_3869_p2;
reg   [1:0] add_ln169_579_reg_6225;
wire   [1:0] add_ln169_582_fu_3875_p2;
reg   [1:0] add_ln169_582_reg_6230;
wire   [1:0] add_ln169_583_fu_3881_p2;
reg   [1:0] add_ln169_583_reg_6235;
wire   [1:0] add_ln169_585_fu_3887_p2;
reg   [1:0] add_ln169_585_reg_6240;
wire   [1:0] add_ln169_586_fu_3893_p2;
reg   [1:0] add_ln169_586_reg_6245;
wire   [1:0] add_ln169_590_fu_3899_p2;
reg   [1:0] add_ln169_590_reg_6250;
wire   [1:0] add_ln169_591_fu_3905_p2;
reg   [1:0] add_ln169_591_reg_6255;
wire   [1:0] add_ln169_593_fu_3911_p2;
reg   [1:0] add_ln169_593_reg_6260;
wire   [1:0] add_ln169_594_fu_3917_p2;
reg   [1:0] add_ln169_594_reg_6265;
wire   [1:0] add_ln169_597_fu_3923_p2;
reg   [1:0] add_ln169_597_reg_6270;
wire   [1:0] add_ln169_598_fu_3929_p2;
reg   [1:0] add_ln169_598_reg_6275;
wire   [1:0] add_ln169_600_fu_3935_p2;
reg   [1:0] add_ln169_600_reg_6280;
wire   [1:0] add_ln169_602_fu_3947_p2;
reg   [1:0] add_ln169_602_reg_6285;
reg   [31:0] wgt_49_reg_6290;
wire   [1:0] add_ln169_608_fu_4693_p2;
reg   [1:0] add_ln169_608_reg_6295;
wire   [1:0] add_ln169_610_fu_4699_p2;
reg   [1:0] add_ln169_610_reg_6300;
wire   [1:0] add_ln169_611_fu_4705_p2;
reg   [1:0] add_ln169_611_reg_6305;
wire   [1:0] add_ln169_614_fu_4711_p2;
reg   [1:0] add_ln169_614_reg_6310;
wire   [1:0] add_ln169_615_fu_4717_p2;
reg   [1:0] add_ln169_615_reg_6315;
wire   [1:0] add_ln169_617_fu_4723_p2;
reg   [1:0] add_ln169_617_reg_6320;
wire   [1:0] add_ln169_618_fu_4729_p2;
reg   [1:0] add_ln169_618_reg_6325;
wire   [1:0] add_ln169_622_fu_4735_p2;
reg   [1:0] add_ln169_622_reg_6330;
wire   [1:0] add_ln169_623_fu_4741_p2;
reg   [1:0] add_ln169_623_reg_6335;
wire   [1:0] add_ln169_625_fu_4747_p2;
reg   [1:0] add_ln169_625_reg_6340;
wire   [1:0] add_ln169_626_fu_4753_p2;
reg   [1:0] add_ln169_626_reg_6345;
wire   [1:0] add_ln169_629_fu_4759_p2;
reg   [1:0] add_ln169_629_reg_6350;
wire   [1:0] add_ln169_630_fu_4765_p2;
reg   [1:0] add_ln169_630_reg_6355;
wire   [1:0] add_ln169_632_fu_4771_p2;
reg   [1:0] add_ln169_632_reg_6360;
wire   [1:0] add_ln169_634_fu_4783_p2;
reg   [1:0] add_ln169_634_reg_6365;
wire   [15:0] add_ln169_542_fu_5030_p2;
reg   [15:0] add_ln169_542_reg_6370;
wire   [15:0] add_ln169_574_fu_5237_p2;
reg   [15:0] add_ln169_574_reg_6375;
wire   [15:0] add_ln169_606_fu_5444_p2;
reg   [15:0] add_ln169_606_reg_6380;
wire   [15:0] add_ln169_638_fu_5651_p2;
reg   [15:0] add_ln169_638_reg_6385;
reg   [31:0] ap_phi_mux_inElem_phi_fu_498_p74;
wire   [31:0] ap_phi_reg_pp0_iter2_inElem_reg_495;
wire   [31:0] tmp_i_fu_861_p75;
wire   [63:0] idxprom2_i22_i_fu_669_p1;
wire   [63:0] idxprom2_i_i_fu_5657_p1;
reg   [31:0] tile_fu_196;
wire   [31:0] tile_6_fu_677_p2;
wire   [31:0] tile_7_fu_717_p3;
wire    ap_loop_init;
reg   [31:0] sf_fu_200;
wire   [31:0] sf_6_fu_683_p2;
reg   [31:0] i_fu_204;
wire   [31:0] i_11_fu_644_p2;
reg   [15:0] p_0_0_03747_i_fu_208;
reg   [15:0] p_0_0_037_149_i_fu_212;
reg   [15:0] p_0_0_037_251_i_fu_216;
reg   [15:0] p_0_0_037_353_i_fu_220;
reg   [31:0] inputBuf_fu_224;
reg   [31:0] inputBuf_37_fu_228;
reg   [31:0] inputBuf_38_fu_232;
reg   [31:0] inputBuf_39_fu_236;
reg   [31:0] inputBuf_40_fu_240;
reg   [31:0] inputBuf_41_fu_244;
reg   [31:0] inputBuf_42_fu_248;
reg   [31:0] inputBuf_43_fu_252;
reg   [31:0] inputBuf_44_fu_256;
reg   [31:0] inputBuf_45_fu_260;
reg   [31:0] inputBuf_46_fu_264;
reg   [31:0] inputBuf_47_fu_268;
reg   [31:0] inputBuf_48_fu_272;
reg   [31:0] inputBuf_49_fu_276;
reg   [31:0] inputBuf_50_fu_280;
reg   [31:0] inputBuf_51_fu_284;
reg   [31:0] inputBuf_52_fu_288;
reg   [31:0] inputBuf_53_fu_292;
reg   [31:0] inputBuf_54_fu_296;
reg   [31:0] inputBuf_55_fu_300;
reg   [31:0] inputBuf_56_fu_304;
reg   [31:0] inputBuf_57_fu_308;
reg   [31:0] inputBuf_58_fu_312;
reg   [31:0] inputBuf_59_fu_316;
reg   [31:0] inputBuf_60_fu_320;
reg   [31:0] inputBuf_61_fu_324;
reg   [31:0] inputBuf_62_fu_328;
reg   [31:0] inputBuf_63_fu_332;
reg   [31:0] inputBuf_64_fu_336;
reg   [31:0] inputBuf_65_fu_340;
reg   [31:0] inputBuf_66_fu_344;
reg   [31:0] inputBuf_67_fu_348;
reg   [31:0] inputBuf_68_fu_352;
reg   [31:0] inputBuf_69_fu_356;
reg   [31:0] inputBuf_70_fu_360;
reg   [31:0] inputBuf_71_fu_364;
reg   [31:0] nf_4_fu_368;
wire   [31:0] nf_7_fu_725_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] nf_fu_705_p2;
wire   [0:0] icmp_ln173_fu_711_p2;
wire   [31:0] tmp_i_fu_861_p73;
wire   [0:0] trunc_ln108_fu_1193_p1;
wire   [0:0] empty_fu_1197_p1;
wire   [0:0] xor_ln67_fu_1201_p2;
wire   [0:0] xor_ln67_1024_fu_1207_p2;
wire   [0:0] tmp_1549_fu_1225_p3;
wire   [0:0] tmp_fu_1217_p3;
wire   [0:0] xor_ln67_1025_fu_1233_p2;
wire   [0:0] xor_ln67_1026_fu_1239_p2;
wire   [0:0] tmp_1551_fu_1257_p3;
wire   [0:0] tmp_1550_fu_1249_p3;
wire   [0:0] xor_ln67_1027_fu_1265_p2;
wire   [0:0] xor_ln67_1028_fu_1271_p2;
wire   [0:0] tmp_1553_fu_1289_p3;
wire   [0:0] tmp_1552_fu_1281_p3;
wire   [0:0] xor_ln67_1029_fu_1297_p2;
wire   [0:0] xor_ln67_1030_fu_1303_p2;
wire   [0:0] tmp_1555_fu_1321_p3;
wire   [0:0] tmp_1554_fu_1313_p3;
wire   [0:0] xor_ln67_1031_fu_1329_p2;
wire   [0:0] xor_ln67_1032_fu_1335_p2;
wire   [0:0] tmp_1557_fu_1353_p3;
wire   [0:0] tmp_1556_fu_1345_p3;
wire   [0:0] xor_ln67_1033_fu_1361_p2;
wire   [0:0] xor_ln67_1034_fu_1367_p2;
wire   [0:0] tmp_1561_fu_1393_p3;
wire   [0:0] tmp_1560_fu_1385_p3;
wire   [0:0] xor_ln67_1037_fu_1401_p2;
wire   [0:0] xor_ln67_1038_fu_1407_p2;
wire   [0:0] tmp_1563_fu_1425_p3;
wire   [0:0] tmp_1562_fu_1417_p3;
wire   [0:0] xor_ln67_1039_fu_1433_p2;
wire   [0:0] xor_ln67_1040_fu_1439_p2;
wire   [0:0] tmp_1565_fu_1457_p3;
wire   [0:0] tmp_1564_fu_1449_p3;
wire   [0:0] xor_ln67_1041_fu_1465_p2;
wire   [0:0] xor_ln67_1042_fu_1471_p2;
wire   [0:0] tmp_1567_fu_1489_p3;
wire   [0:0] tmp_1566_fu_1481_p3;
wire   [0:0] xor_ln67_1043_fu_1497_p2;
wire   [0:0] xor_ln67_1044_fu_1503_p2;
wire   [0:0] tmp_1569_fu_1521_p3;
wire   [0:0] tmp_1568_fu_1513_p3;
wire   [0:0] xor_ln67_1045_fu_1529_p2;
wire   [0:0] xor_ln67_1046_fu_1535_p2;
wire   [0:0] tmp_1570_fu_1545_p3;
wire   [0:0] xor_ln67_1047_fu_1561_p2;
wire   [0:0] tmp_1571_fu_1553_p3;
wire   [0:0] xor_ln67_1048_fu_1567_p2;
wire   [0:0] tmp_1573_fu_1585_p3;
wire   [0:0] tmp_1572_fu_1577_p3;
wire   [0:0] xor_ln67_1049_fu_1593_p2;
wire   [0:0] xor_ln67_1050_fu_1599_p2;
wire   [0:0] tmp_1575_fu_1617_p3;
wire   [0:0] tmp_1574_fu_1609_p3;
wire   [0:0] xor_ln67_1051_fu_1625_p2;
wire   [0:0] xor_ln67_1052_fu_1631_p2;
wire   [0:0] tmp_1577_fu_1649_p3;
wire   [0:0] tmp_1576_fu_1641_p3;
wire   [0:0] xor_ln67_1053_fu_1657_p2;
wire   [0:0] xor_ln67_1054_fu_1663_p2;
wire   [0:0] tmp_1579_fu_1681_p3;
wire   [0:0] tmp_1578_fu_1673_p3;
wire   [0:0] xor_ln67_1055_fu_1689_p2;
wire   [0:0] xor_ln67_1056_fu_1695_p2;
wire   [0:0] tmp_1581_fu_1713_p3;
wire   [0:0] tmp_1580_fu_1705_p3;
wire   [0:0] xor_ln67_1057_fu_1721_p2;
wire   [0:0] xor_ln67_1058_fu_1727_p2;
wire   [0:0] tmp_1583_fu_1745_p3;
wire   [0:0] tmp_1582_fu_1737_p3;
wire   [0:0] xor_ln67_1059_fu_1753_p2;
wire   [0:0] xor_ln67_1060_fu_1759_p2;
wire   [0:0] tmp_1584_fu_1769_p3;
wire   [0:0] xor_ln67_1061_fu_1785_p2;
wire   [0:0] tmp_1585_fu_1777_p3;
wire   [0:0] xor_ln67_1062_fu_1791_p2;
wire   [0:0] tmp_1587_fu_1809_p3;
wire   [0:0] tmp_1586_fu_1801_p3;
wire   [0:0] xor_ln67_1063_fu_1817_p2;
wire   [0:0] xor_ln67_1064_fu_1823_p2;
wire   [0:0] tmp_1589_fu_1841_p3;
wire   [0:0] tmp_1588_fu_1833_p3;
wire   [0:0] xor_ln67_1065_fu_1849_p2;
wire   [0:0] xor_ln67_1066_fu_1855_p2;
wire   [0:0] tmp_1591_fu_1873_p3;
wire   [0:0] tmp_1590_fu_1865_p3;
wire   [0:0] xor_ln67_1067_fu_1881_p2;
wire   [0:0] xor_ln67_1068_fu_1887_p2;
wire   [0:0] tmp_1593_fu_1905_p3;
wire   [0:0] tmp_1592_fu_1897_p3;
wire   [0:0] xor_ln67_1069_fu_1913_p2;
wire   [0:0] xor_ln67_1070_fu_1919_p2;
wire   [0:0] tmp_1595_fu_1937_p3;
wire   [0:0] tmp_1594_fu_1929_p3;
wire   [0:0] xor_ln67_1071_fu_1945_p2;
wire   [0:0] xor_ln67_1072_fu_1951_p2;
wire   [0:0] tmp_1597_fu_1969_p3;
wire   [0:0] tmp_1596_fu_1961_p3;
wire   [0:0] xor_ln67_1073_fu_1977_p2;
wire   [0:0] xor_ln67_1074_fu_1983_p2;
wire   [0:0] tmp_1599_fu_2001_p3;
wire   [0:0] tmp_1598_fu_1993_p3;
wire   [0:0] xor_ln67_1075_fu_2009_p2;
wire   [0:0] xor_ln67_1076_fu_2015_p2;
wire   [0:0] tmp_1601_fu_2033_p3;
wire   [0:0] tmp_1600_fu_2025_p3;
wire   [0:0] xor_ln67_1077_fu_2041_p2;
wire   [0:0] xor_ln67_1078_fu_2047_p2;
wire   [0:0] tmp_1603_fu_2065_p3;
wire   [0:0] tmp_1602_fu_2057_p3;
wire   [0:0] xor_ln67_1079_fu_2073_p2;
wire   [0:0] xor_ln67_1080_fu_2079_p2;
wire   [0:0] tmp_1605_fu_2097_p3;
wire   [0:0] tmp_1604_fu_2089_p3;
wire   [0:0] xor_ln67_1081_fu_2105_p2;
wire   [0:0] xor_ln67_1082_fu_2111_p2;
wire   [0:0] tmp_1607_fu_2129_p3;
wire   [0:0] tmp_1606_fu_2121_p3;
wire   [0:0] xor_ln67_1083_fu_2137_p2;
wire   [0:0] xor_ln67_1084_fu_2143_p2;
wire   [0:0] tmp_1609_fu_2161_p3;
wire   [0:0] tmp_1608_fu_2153_p3;
wire   [0:0] xor_ln67_1085_fu_2169_p2;
wire   [0:0] xor_ln67_1086_fu_2175_p2;
wire   [1:0] zext_ln169_942_fu_1669_p1;
wire   [1:0] zext_ln169_948_fu_1861_p1;
wire   [1:0] zext_ln169_937_fu_1509_p1;
wire   [1:0] zext_ln169_934_fu_1413_p1;
wire   [1:0] zext_ln169_931_fu_1341_p1;
wire   [1:0] zext_ln169_951_fu_1957_p1;
wire   [1:0] zext_ln169_928_fu_1245_p1;
wire   [1:0] zext_ln169_949_fu_1893_p1;
wire   [1:0] zext_ln169_953_fu_2021_p1;
wire   [1:0] zext_ln169_945_fu_1765_p1;
wire   [1:0] zext_ln169_936_fu_1477_p1;
wire   [1:0] zext_ln169_938_fu_1541_p1;
wire   [1:0] zext_ln169_929_fu_1277_p1;
wire   [1:0] zext_ln169_fu_1213_p1;
wire   [1:0] zext_ln169_952_fu_1989_p1;
wire   [1:0] zext_ln169_958_fu_2181_p1;
wire   [1:0] zext_ln169_941_fu_1637_p1;
wire   [1:0] zext_ln169_954_fu_2053_p1;
wire   [1:0] zext_ln169_943_fu_1701_p1;
wire   [1:0] zext_ln169_957_fu_2149_p1;
wire   [1:0] zext_ln169_955_fu_2085_p1;
wire   [1:0] zext_ln169_956_fu_2117_p1;
wire   [1:0] zext_ln169_940_fu_1605_p1;
wire   [1:0] zext_ln169_935_fu_1445_p1;
wire   [1:0] zext_ln169_932_fu_1373_p1;
wire   [1:0] zext_ln169_950_fu_1925_p1;
wire   [1:0] zext_ln169_947_fu_1829_p1;
wire   [1:0] zext_ln169_944_fu_1733_p1;
wire   [1:0] zext_ln169_946_fu_1797_p1;
wire   [1:0] zext_ln169_939_fu_1573_p1;
wire   [1:0] add_ln169_537_fu_2269_p2;
wire   [1:0] zext_ln169_930_fu_1309_p1;
wire   [0:0] empty_1258_fu_2281_p1;
wire   [0:0] xor_ln67_1087_fu_2285_p2;
wire   [0:0] xor_ln67_1088_fu_2291_p2;
wire   [0:0] tmp_1610_fu_2301_p3;
wire   [0:0] xor_ln67_1089_fu_2309_p2;
wire   [0:0] xor_ln67_1090_fu_2315_p2;
wire   [0:0] tmp_1611_fu_2325_p3;
wire   [0:0] xor_ln67_1091_fu_2333_p2;
wire   [0:0] xor_ln67_1092_fu_2339_p2;
wire   [0:0] tmp_1612_fu_2349_p3;
wire   [0:0] xor_ln67_1093_fu_2357_p2;
wire   [0:0] xor_ln67_1094_fu_2363_p2;
wire   [0:0] tmp_1613_fu_2373_p3;
wire   [0:0] xor_ln67_1095_fu_2381_p2;
wire   [0:0] xor_ln67_1096_fu_2387_p2;
wire   [0:0] tmp_1614_fu_2397_p3;
wire   [0:0] xor_ln67_1097_fu_2405_p2;
wire   [0:0] xor_ln67_1098_fu_2411_p2;
wire   [0:0] tmp_1616_fu_2421_p3;
wire   [0:0] xor_ln67_1101_fu_2429_p2;
wire   [0:0] xor_ln67_1102_fu_2435_p2;
wire   [0:0] tmp_1617_fu_2445_p3;
wire   [0:0] xor_ln67_1103_fu_2453_p2;
wire   [0:0] xor_ln67_1104_fu_2459_p2;
wire   [0:0] tmp_1618_fu_2469_p3;
wire   [0:0] xor_ln67_1105_fu_2477_p2;
wire   [0:0] xor_ln67_1106_fu_2483_p2;
wire   [0:0] tmp_1619_fu_2493_p3;
wire   [0:0] xor_ln67_1107_fu_2501_p2;
wire   [0:0] xor_ln67_1108_fu_2507_p2;
wire   [0:0] tmp_1620_fu_2517_p3;
wire   [0:0] xor_ln67_1109_fu_2525_p2;
wire   [0:0] xor_ln67_1110_fu_2531_p2;
wire   [0:0] tmp_1621_fu_2541_p3;
wire   [0:0] xor_ln67_1111_fu_2549_p2;
wire   [0:0] xor_ln67_1112_fu_2555_p2;
wire   [0:0] tmp_1622_fu_2565_p3;
wire   [0:0] xor_ln67_1113_fu_2573_p2;
wire   [0:0] xor_ln67_1114_fu_2579_p2;
wire   [0:0] tmp_1623_fu_2589_p3;
wire   [0:0] xor_ln67_1115_fu_2597_p2;
wire   [0:0] xor_ln67_1116_fu_2603_p2;
wire   [0:0] tmp_1624_fu_2613_p3;
wire   [0:0] xor_ln67_1117_fu_2621_p2;
wire   [0:0] xor_ln67_1118_fu_2627_p2;
wire   [0:0] tmp_1625_fu_2637_p3;
wire   [0:0] xor_ln67_1119_fu_2645_p2;
wire   [0:0] xor_ln67_1120_fu_2651_p2;
wire   [0:0] tmp_1626_fu_2661_p3;
wire   [0:0] xor_ln67_1121_fu_2669_p2;
wire   [0:0] xor_ln67_1122_fu_2675_p2;
wire   [0:0] tmp_1627_fu_2685_p3;
wire   [0:0] xor_ln67_1123_fu_2693_p2;
wire   [0:0] xor_ln67_1124_fu_2699_p2;
wire   [0:0] tmp_1628_fu_2709_p3;
wire   [0:0] xor_ln67_1125_fu_2717_p2;
wire   [0:0] xor_ln67_1126_fu_2723_p2;
wire   [0:0] tmp_1629_fu_2733_p3;
wire   [0:0] xor_ln67_1127_fu_2741_p2;
wire   [0:0] xor_ln67_1128_fu_2747_p2;
wire   [0:0] tmp_1630_fu_2757_p3;
wire   [0:0] xor_ln67_1129_fu_2765_p2;
wire   [0:0] xor_ln67_1130_fu_2771_p2;
wire   [0:0] tmp_1631_fu_2781_p3;
wire   [0:0] xor_ln67_1131_fu_2789_p2;
wire   [0:0] xor_ln67_1132_fu_2795_p2;
wire   [0:0] tmp_1632_fu_2805_p3;
wire   [0:0] xor_ln67_1133_fu_2813_p2;
wire   [0:0] xor_ln67_1134_fu_2819_p2;
wire   [0:0] tmp_1633_fu_2829_p3;
wire   [0:0] xor_ln67_1135_fu_2837_p2;
wire   [0:0] xor_ln67_1136_fu_2843_p2;
wire   [0:0] tmp_1634_fu_2853_p3;
wire   [0:0] xor_ln67_1137_fu_2861_p2;
wire   [0:0] xor_ln67_1138_fu_2867_p2;
wire   [0:0] tmp_1635_fu_2877_p3;
wire   [0:0] xor_ln67_1139_fu_2885_p2;
wire   [0:0] xor_ln67_1140_fu_2891_p2;
wire   [0:0] tmp_1636_fu_2901_p3;
wire   [0:0] xor_ln67_1141_fu_2909_p2;
wire   [0:0] xor_ln67_1142_fu_2915_p2;
wire   [0:0] tmp_1637_fu_2925_p3;
wire   [0:0] xor_ln67_1143_fu_2933_p2;
wire   [0:0] xor_ln67_1144_fu_2939_p2;
wire   [0:0] tmp_1638_fu_2949_p3;
wire   [0:0] xor_ln67_1145_fu_2957_p2;
wire   [0:0] xor_ln67_1146_fu_2963_p2;
wire   [0:0] tmp_1639_fu_2973_p3;
wire   [0:0] xor_ln67_1147_fu_2981_p2;
wire   [0:0] xor_ln67_1148_fu_2987_p2;
wire   [0:0] tmp_1640_fu_2997_p3;
wire   [0:0] xor_ln67_1149_fu_3005_p2;
wire   [0:0] xor_ln67_1150_fu_3011_p2;
wire   [1:0] zext_ln169_1000_fu_2633_p1;
wire   [1:0] zext_ln169_1006_fu_2777_p1;
wire   [1:0] zext_ln169_995_fu_2513_p1;
wire   [1:0] zext_ln169_992_fu_2441_p1;
wire   [1:0] zext_ln169_989_fu_2393_p1;
wire   [1:0] zext_ln169_1009_fu_2849_p1;
wire   [1:0] zext_ln169_986_fu_2321_p1;
wire   [1:0] zext_ln169_1007_fu_2801_p1;
wire   [1:0] zext_ln169_1011_fu_2897_p1;
wire   [1:0] zext_ln169_1003_fu_2705_p1;
wire   [1:0] zext_ln169_994_fu_2489_p1;
wire   [1:0] zext_ln169_996_fu_2537_p1;
wire   [1:0] zext_ln169_987_fu_2345_p1;
wire   [1:0] zext_ln169_985_fu_2297_p1;
wire   [1:0] zext_ln169_1010_fu_2873_p1;
wire   [1:0] zext_ln169_1016_fu_3017_p1;
wire   [1:0] zext_ln169_999_fu_2609_p1;
wire   [1:0] zext_ln169_1012_fu_2921_p1;
wire   [1:0] zext_ln169_1001_fu_2657_p1;
wire   [1:0] zext_ln169_1015_fu_2993_p1;
wire   [1:0] zext_ln169_1013_fu_2945_p1;
wire   [1:0] zext_ln169_1014_fu_2969_p1;
wire   [1:0] zext_ln169_998_fu_2585_p1;
wire   [1:0] zext_ln169_993_fu_2465_p1;
wire   [1:0] zext_ln169_990_fu_2417_p1;
wire   [1:0] zext_ln169_1008_fu_2825_p1;
wire   [1:0] zext_ln169_1005_fu_2753_p1;
wire   [1:0] zext_ln169_1002_fu_2681_p1;
wire   [1:0] zext_ln169_1004_fu_2729_p1;
wire   [1:0] zext_ln169_997_fu_2561_p1;
wire   [1:0] add_ln169_569_fu_3105_p2;
wire   [1:0] zext_ln169_988_fu_2369_p1;
wire   [0:0] empty_1259_fu_3117_p1;
wire   [0:0] xor_ln67_1151_fu_3121_p2;
wire   [0:0] xor_ln67_1152_fu_3127_p2;
wire   [0:0] tmp_1641_fu_3137_p3;
wire   [0:0] xor_ln67_1153_fu_3145_p2;
wire   [0:0] xor_ln67_1154_fu_3151_p2;
wire   [0:0] tmp_1642_fu_3161_p3;
wire   [0:0] xor_ln67_1155_fu_3169_p2;
wire   [0:0] xor_ln67_1156_fu_3175_p2;
wire   [0:0] tmp_1643_fu_3185_p3;
wire   [0:0] xor_ln67_1157_fu_3193_p2;
wire   [0:0] xor_ln67_1158_fu_3199_p2;
wire   [0:0] tmp_1644_fu_3209_p3;
wire   [0:0] xor_ln67_1159_fu_3217_p2;
wire   [0:0] xor_ln67_1160_fu_3223_p2;
wire   [0:0] tmp_1645_fu_3233_p3;
wire   [0:0] xor_ln67_1161_fu_3241_p2;
wire   [0:0] xor_ln67_1162_fu_3247_p2;
wire   [0:0] tmp_1647_fu_3257_p3;
wire   [0:0] xor_ln67_1165_fu_3265_p2;
wire   [0:0] xor_ln67_1166_fu_3271_p2;
wire   [0:0] tmp_1648_fu_3281_p3;
wire   [0:0] xor_ln67_1167_fu_3289_p2;
wire   [0:0] xor_ln67_1168_fu_3295_p2;
wire   [0:0] tmp_1649_fu_3305_p3;
wire   [0:0] xor_ln67_1169_fu_3313_p2;
wire   [0:0] xor_ln67_1170_fu_3319_p2;
wire   [0:0] tmp_1650_fu_3329_p3;
wire   [0:0] xor_ln67_1171_fu_3337_p2;
wire   [0:0] xor_ln67_1172_fu_3343_p2;
wire   [0:0] tmp_1651_fu_3353_p3;
wire   [0:0] xor_ln67_1173_fu_3361_p2;
wire   [0:0] xor_ln67_1174_fu_3367_p2;
wire   [0:0] tmp_1652_fu_3377_p3;
wire   [0:0] xor_ln67_1175_fu_3385_p2;
wire   [0:0] xor_ln67_1176_fu_3391_p2;
wire   [0:0] tmp_1653_fu_3401_p3;
wire   [0:0] xor_ln67_1177_fu_3409_p2;
wire   [0:0] xor_ln67_1178_fu_3415_p2;
wire   [0:0] tmp_1654_fu_3425_p3;
wire   [0:0] xor_ln67_1179_fu_3433_p2;
wire   [0:0] xor_ln67_1180_fu_3439_p2;
wire   [0:0] tmp_1655_fu_3449_p3;
wire   [0:0] xor_ln67_1181_fu_3457_p2;
wire   [0:0] xor_ln67_1182_fu_3463_p2;
wire   [0:0] tmp_1656_fu_3473_p3;
wire   [0:0] xor_ln67_1183_fu_3481_p2;
wire   [0:0] xor_ln67_1184_fu_3487_p2;
wire   [0:0] tmp_1657_fu_3497_p3;
wire   [0:0] xor_ln67_1185_fu_3505_p2;
wire   [0:0] xor_ln67_1186_fu_3511_p2;
wire   [0:0] tmp_1658_fu_3521_p3;
wire   [0:0] xor_ln67_1187_fu_3529_p2;
wire   [0:0] xor_ln67_1188_fu_3535_p2;
wire   [0:0] tmp_1659_fu_3545_p3;
wire   [0:0] xor_ln67_1189_fu_3553_p2;
wire   [0:0] xor_ln67_1190_fu_3559_p2;
wire   [0:0] tmp_1660_fu_3569_p3;
wire   [0:0] xor_ln67_1191_fu_3577_p2;
wire   [0:0] xor_ln67_1192_fu_3583_p2;
wire   [0:0] tmp_1661_fu_3593_p3;
wire   [0:0] xor_ln67_1193_fu_3601_p2;
wire   [0:0] xor_ln67_1194_fu_3607_p2;
wire   [0:0] tmp_1662_fu_3617_p3;
wire   [0:0] xor_ln67_1195_fu_3625_p2;
wire   [0:0] xor_ln67_1196_fu_3631_p2;
wire   [0:0] tmp_1663_fu_3641_p3;
wire   [0:0] xor_ln67_1197_fu_3649_p2;
wire   [0:0] xor_ln67_1198_fu_3655_p2;
wire   [0:0] tmp_1664_fu_3665_p3;
wire   [0:0] xor_ln67_1199_fu_3673_p2;
wire   [0:0] xor_ln67_1200_fu_3679_p2;
wire   [0:0] tmp_1665_fu_3689_p3;
wire   [0:0] xor_ln67_1201_fu_3697_p2;
wire   [0:0] xor_ln67_1202_fu_3703_p2;
wire   [0:0] tmp_1666_fu_3713_p3;
wire   [0:0] xor_ln67_1203_fu_3721_p2;
wire   [0:0] xor_ln67_1204_fu_3727_p2;
wire   [0:0] tmp_1667_fu_3737_p3;
wire   [0:0] xor_ln67_1205_fu_3745_p2;
wire   [0:0] xor_ln67_1206_fu_3751_p2;
wire   [0:0] tmp_1668_fu_3761_p3;
wire   [0:0] xor_ln67_1207_fu_3769_p2;
wire   [0:0] xor_ln67_1208_fu_3775_p2;
wire   [0:0] tmp_1669_fu_3785_p3;
wire   [0:0] xor_ln67_1209_fu_3793_p2;
wire   [0:0] xor_ln67_1210_fu_3799_p2;
wire   [0:0] tmp_1670_fu_3809_p3;
wire   [0:0] xor_ln67_1211_fu_3817_p2;
wire   [0:0] xor_ln67_1212_fu_3823_p2;
wire   [0:0] tmp_1671_fu_3833_p3;
wire   [0:0] xor_ln67_1213_fu_3841_p2;
wire   [0:0] xor_ln67_1214_fu_3847_p2;
wire   [1:0] zext_ln169_1058_fu_3469_p1;
wire   [1:0] zext_ln169_1064_fu_3613_p1;
wire   [1:0] zext_ln169_1053_fu_3349_p1;
wire   [1:0] zext_ln169_1050_fu_3277_p1;
wire   [1:0] zext_ln169_1047_fu_3229_p1;
wire   [1:0] zext_ln169_1067_fu_3685_p1;
wire   [1:0] zext_ln169_1044_fu_3157_p1;
wire   [1:0] zext_ln169_1065_fu_3637_p1;
wire   [1:0] zext_ln169_1069_fu_3733_p1;
wire   [1:0] zext_ln169_1061_fu_3541_p1;
wire   [1:0] zext_ln169_1052_fu_3325_p1;
wire   [1:0] zext_ln169_1054_fu_3373_p1;
wire   [1:0] zext_ln169_1045_fu_3181_p1;
wire   [1:0] zext_ln169_1043_fu_3133_p1;
wire   [1:0] zext_ln169_1068_fu_3709_p1;
wire   [1:0] zext_ln169_1074_fu_3853_p1;
wire   [1:0] zext_ln169_1057_fu_3445_p1;
wire   [1:0] zext_ln169_1070_fu_3757_p1;
wire   [1:0] zext_ln169_1059_fu_3493_p1;
wire   [1:0] zext_ln169_1073_fu_3829_p1;
wire   [1:0] zext_ln169_1071_fu_3781_p1;
wire   [1:0] zext_ln169_1072_fu_3805_p1;
wire   [1:0] zext_ln169_1056_fu_3421_p1;
wire   [1:0] zext_ln169_1051_fu_3301_p1;
wire   [1:0] zext_ln169_1048_fu_3253_p1;
wire   [1:0] zext_ln169_1066_fu_3661_p1;
wire   [1:0] zext_ln169_1063_fu_3589_p1;
wire   [1:0] zext_ln169_1060_fu_3517_p1;
wire   [1:0] zext_ln169_1062_fu_3565_p1;
wire   [1:0] zext_ln169_1055_fu_3397_p1;
wire   [1:0] add_ln169_601_fu_3941_p2;
wire   [1:0] zext_ln169_1046_fu_3205_p1;
wire   [0:0] empty_1260_fu_3953_p1;
wire   [0:0] xor_ln67_1215_fu_3957_p2;
wire   [0:0] xor_ln67_1216_fu_3963_p2;
wire   [0:0] tmp_1672_fu_3973_p3;
wire   [0:0] xor_ln67_1217_fu_3981_p2;
wire   [0:0] xor_ln67_1218_fu_3987_p2;
wire   [0:0] tmp_1673_fu_3997_p3;
wire   [0:0] xor_ln67_1219_fu_4005_p2;
wire   [0:0] xor_ln67_1220_fu_4011_p2;
wire   [0:0] tmp_1674_fu_4021_p3;
wire   [0:0] xor_ln67_1221_fu_4029_p2;
wire   [0:0] xor_ln67_1222_fu_4035_p2;
wire   [0:0] tmp_1675_fu_4045_p3;
wire   [0:0] xor_ln67_1223_fu_4053_p2;
wire   [0:0] xor_ln67_1224_fu_4059_p2;
wire   [0:0] tmp_1676_fu_4069_p3;
wire   [0:0] xor_ln67_1225_fu_4077_p2;
wire   [0:0] xor_ln67_1226_fu_4083_p2;
wire   [0:0] tmp_1678_fu_4093_p3;
wire   [0:0] xor_ln67_1229_fu_4101_p2;
wire   [0:0] xor_ln67_1230_fu_4107_p2;
wire   [0:0] tmp_1679_fu_4117_p3;
wire   [0:0] xor_ln67_1231_fu_4125_p2;
wire   [0:0] xor_ln67_1232_fu_4131_p2;
wire   [0:0] tmp_1680_fu_4141_p3;
wire   [0:0] xor_ln67_1233_fu_4149_p2;
wire   [0:0] xor_ln67_1234_fu_4155_p2;
wire   [0:0] tmp_1681_fu_4165_p3;
wire   [0:0] xor_ln67_1235_fu_4173_p2;
wire   [0:0] xor_ln67_1236_fu_4179_p2;
wire   [0:0] tmp_1682_fu_4189_p3;
wire   [0:0] xor_ln67_1237_fu_4197_p2;
wire   [0:0] xor_ln67_1238_fu_4203_p2;
wire   [0:0] tmp_1683_fu_4213_p3;
wire   [0:0] xor_ln67_1239_fu_4221_p2;
wire   [0:0] xor_ln67_1240_fu_4227_p2;
wire   [0:0] tmp_1684_fu_4237_p3;
wire   [0:0] xor_ln67_1241_fu_4245_p2;
wire   [0:0] xor_ln67_1242_fu_4251_p2;
wire   [0:0] tmp_1685_fu_4261_p3;
wire   [0:0] xor_ln67_1243_fu_4269_p2;
wire   [0:0] xor_ln67_1244_fu_4275_p2;
wire   [0:0] tmp_1686_fu_4285_p3;
wire   [0:0] xor_ln67_1245_fu_4293_p2;
wire   [0:0] xor_ln67_1246_fu_4299_p2;
wire   [0:0] tmp_1687_fu_4309_p3;
wire   [0:0] xor_ln67_1247_fu_4317_p2;
wire   [0:0] xor_ln67_1248_fu_4323_p2;
wire   [0:0] tmp_1688_fu_4333_p3;
wire   [0:0] xor_ln67_1249_fu_4341_p2;
wire   [0:0] xor_ln67_1250_fu_4347_p2;
wire   [0:0] tmp_1689_fu_4357_p3;
wire   [0:0] xor_ln67_1251_fu_4365_p2;
wire   [0:0] xor_ln67_1252_fu_4371_p2;
wire   [0:0] tmp_1690_fu_4381_p3;
wire   [0:0] xor_ln67_1253_fu_4389_p2;
wire   [0:0] xor_ln67_1254_fu_4395_p2;
wire   [0:0] tmp_1691_fu_4405_p3;
wire   [0:0] xor_ln67_1255_fu_4413_p2;
wire   [0:0] xor_ln67_1256_fu_4419_p2;
wire   [0:0] tmp_1692_fu_4429_p3;
wire   [0:0] xor_ln67_1257_fu_4437_p2;
wire   [0:0] xor_ln67_1258_fu_4443_p2;
wire   [0:0] tmp_1693_fu_4453_p3;
wire   [0:0] xor_ln67_1259_fu_4461_p2;
wire   [0:0] xor_ln67_1260_fu_4467_p2;
wire   [0:0] tmp_1694_fu_4477_p3;
wire   [0:0] xor_ln67_1261_fu_4485_p2;
wire   [0:0] xor_ln67_1262_fu_4491_p2;
wire   [0:0] tmp_1695_fu_4501_p3;
wire   [0:0] xor_ln67_1263_fu_4509_p2;
wire   [0:0] xor_ln67_1264_fu_4515_p2;
wire   [0:0] tmp_1696_fu_4525_p3;
wire   [0:0] xor_ln67_1265_fu_4533_p2;
wire   [0:0] xor_ln67_1266_fu_4539_p2;
wire   [0:0] tmp_1697_fu_4549_p3;
wire   [0:0] xor_ln67_1267_fu_4557_p2;
wire   [0:0] xor_ln67_1268_fu_4563_p2;
wire   [0:0] tmp_1698_fu_4573_p3;
wire   [0:0] xor_ln67_1269_fu_4581_p2;
wire   [0:0] xor_ln67_1270_fu_4587_p2;
wire   [0:0] tmp_1699_fu_4597_p3;
wire   [0:0] xor_ln67_1271_fu_4605_p2;
wire   [0:0] xor_ln67_1272_fu_4611_p2;
wire   [0:0] tmp_1700_fu_4621_p3;
wire   [0:0] xor_ln67_1273_fu_4629_p2;
wire   [0:0] xor_ln67_1274_fu_4635_p2;
wire   [0:0] tmp_1701_fu_4645_p3;
wire   [0:0] xor_ln67_1275_fu_4653_p2;
wire   [0:0] xor_ln67_1276_fu_4659_p2;
wire   [0:0] tmp_1702_fu_4669_p3;
wire   [0:0] xor_ln67_1277_fu_4677_p2;
wire   [0:0] xor_ln67_1278_fu_4683_p2;
wire   [1:0] zext_ln169_1116_fu_4305_p1;
wire   [1:0] zext_ln169_1122_fu_4449_p1;
wire   [1:0] zext_ln169_1111_fu_4185_p1;
wire   [1:0] zext_ln169_1108_fu_4113_p1;
wire   [1:0] zext_ln169_1105_fu_4065_p1;
wire   [1:0] zext_ln169_1125_fu_4521_p1;
wire   [1:0] zext_ln169_1102_fu_3993_p1;
wire   [1:0] zext_ln169_1123_fu_4473_p1;
wire   [1:0] zext_ln169_1127_fu_4569_p1;
wire   [1:0] zext_ln169_1119_fu_4377_p1;
wire   [1:0] zext_ln169_1110_fu_4161_p1;
wire   [1:0] zext_ln169_1112_fu_4209_p1;
wire   [1:0] zext_ln169_1103_fu_4017_p1;
wire   [1:0] zext_ln169_1101_fu_3969_p1;
wire   [1:0] zext_ln169_1126_fu_4545_p1;
wire   [1:0] zext_ln169_1132_fu_4689_p1;
wire   [1:0] zext_ln169_1115_fu_4281_p1;
wire   [1:0] zext_ln169_1128_fu_4593_p1;
wire   [1:0] zext_ln169_1117_fu_4329_p1;
wire   [1:0] zext_ln169_1131_fu_4665_p1;
wire   [1:0] zext_ln169_1129_fu_4617_p1;
wire   [1:0] zext_ln169_1130_fu_4641_p1;
wire   [1:0] zext_ln169_1114_fu_4257_p1;
wire   [1:0] zext_ln169_1109_fu_4137_p1;
wire   [1:0] zext_ln169_1106_fu_4089_p1;
wire   [1:0] zext_ln169_1124_fu_4497_p1;
wire   [1:0] zext_ln169_1121_fu_4425_p1;
wire   [1:0] zext_ln169_1118_fu_4353_p1;
wire   [1:0] zext_ln169_1120_fu_4401_p1;
wire   [1:0] zext_ln169_1113_fu_4233_p1;
wire   [1:0] add_ln169_633_fu_4777_p2;
wire   [1:0] zext_ln169_1104_fu_4041_p1;
wire   [0:0] tmp_1558_fu_4829_p3;
wire   [0:0] xor_ln67_1035_fu_4836_p2;
wire   [0:0] xor_ln67_1036_fu_4841_p2;
wire   [15:0] select_ln137_18_fu_4822_p3;
wire   [15:0] zext_ln169_933_fu_4847_p1;
wire   [15:0] zext_ln169_959_fu_4857_p1;
wire   [15:0] add_ln169_fu_4851_p2;
wire   [2:0] zext_ln169_961_fu_4869_p1;
wire   [2:0] zext_ln169_960_fu_4866_p1;
wire   [2:0] add_ln169_516_fu_4872_p2;
wire   [15:0] zext_ln169_962_fu_4878_p1;
wire   [15:0] add_ln169_513_fu_4860_p2;
wire   [2:0] zext_ln169_964_fu_4891_p1;
wire   [2:0] zext_ln169_963_fu_4888_p1;
wire   [2:0] add_ln169_520_fu_4894_p2;
wire   [2:0] zext_ln169_967_fu_4907_p1;
wire   [2:0] zext_ln169_966_fu_4904_p1;
wire   [2:0] add_ln169_523_fu_4910_p2;
wire   [3:0] zext_ln169_968_fu_4916_p1;
wire   [3:0] zext_ln169_965_fu_4900_p1;
wire   [3:0] add_ln169_524_fu_4920_p2;
wire   [15:0] zext_ln169_969_fu_4926_p1;
wire   [15:0] add_ln169_517_fu_4882_p2;
wire   [2:0] zext_ln169_971_fu_4939_p1;
wire   [2:0] zext_ln169_970_fu_4936_p1;
wire   [2:0] add_ln169_528_fu_4942_p2;
wire   [2:0] zext_ln169_974_fu_4955_p1;
wire   [2:0] zext_ln169_973_fu_4952_p1;
wire   [2:0] add_ln169_531_fu_4958_p2;
wire   [3:0] zext_ln169_975_fu_4964_p1;
wire   [3:0] zext_ln169_972_fu_4948_p1;
wire   [3:0] add_ln169_532_fu_4968_p2;
wire   [2:0] zext_ln169_978_fu_4981_p1;
wire   [2:0] zext_ln169_977_fu_4978_p1;
wire   [2:0] add_ln169_535_fu_4984_p2;
wire   [2:0] zext_ln169_981_fu_4997_p1;
wire   [2:0] zext_ln169_980_fu_4994_p1;
wire   [2:0] add_ln169_539_fu_5000_p2;
wire   [3:0] zext_ln169_982_fu_5006_p1;
wire   [3:0] zext_ln169_979_fu_4990_p1;
wire   [3:0] add_ln169_540_fu_5010_p2;
wire   [4:0] zext_ln169_983_fu_5016_p1;
wire   [4:0] zext_ln169_976_fu_4974_p1;
wire   [4:0] add_ln169_541_fu_5020_p2;
wire   [15:0] zext_ln169_984_fu_5026_p1;
wire   [15:0] add_ln169_525_fu_4930_p2;
wire   [0:0] tmp_1615_fu_5036_p3;
wire   [0:0] xor_ln67_1099_fu_5043_p2;
wire   [0:0] xor_ln67_1100_fu_5048_p2;
wire   [15:0] select_ln137_17_fu_4815_p3;
wire   [15:0] zext_ln169_991_fu_5054_p1;
wire   [15:0] zext_ln169_1017_fu_5064_p1;
wire   [15:0] add_ln169_543_fu_5058_p2;
wire   [2:0] zext_ln169_1019_fu_5076_p1;
wire   [2:0] zext_ln169_1018_fu_5073_p1;
wire   [2:0] add_ln169_548_fu_5079_p2;
wire   [15:0] zext_ln169_1020_fu_5085_p1;
wire   [15:0] add_ln169_545_fu_5067_p2;
wire   [2:0] zext_ln169_1022_fu_5098_p1;
wire   [2:0] zext_ln169_1021_fu_5095_p1;
wire   [2:0] add_ln169_552_fu_5101_p2;
wire   [2:0] zext_ln169_1025_fu_5114_p1;
wire   [2:0] zext_ln169_1024_fu_5111_p1;
wire   [2:0] add_ln169_555_fu_5117_p2;
wire   [3:0] zext_ln169_1026_fu_5123_p1;
wire   [3:0] zext_ln169_1023_fu_5107_p1;
wire   [3:0] add_ln169_556_fu_5127_p2;
wire   [15:0] zext_ln169_1027_fu_5133_p1;
wire   [15:0] add_ln169_549_fu_5089_p2;
wire   [2:0] zext_ln169_1029_fu_5146_p1;
wire   [2:0] zext_ln169_1028_fu_5143_p1;
wire   [2:0] add_ln169_560_fu_5149_p2;
wire   [2:0] zext_ln169_1032_fu_5162_p1;
wire   [2:0] zext_ln169_1031_fu_5159_p1;
wire   [2:0] add_ln169_563_fu_5165_p2;
wire   [3:0] zext_ln169_1033_fu_5171_p1;
wire   [3:0] zext_ln169_1030_fu_5155_p1;
wire   [3:0] add_ln169_564_fu_5175_p2;
wire   [2:0] zext_ln169_1036_fu_5188_p1;
wire   [2:0] zext_ln169_1035_fu_5185_p1;
wire   [2:0] add_ln169_567_fu_5191_p2;
wire   [2:0] zext_ln169_1039_fu_5204_p1;
wire   [2:0] zext_ln169_1038_fu_5201_p1;
wire   [2:0] add_ln169_571_fu_5207_p2;
wire   [3:0] zext_ln169_1040_fu_5213_p1;
wire   [3:0] zext_ln169_1037_fu_5197_p1;
wire   [3:0] add_ln169_572_fu_5217_p2;
wire   [4:0] zext_ln169_1041_fu_5223_p1;
wire   [4:0] zext_ln169_1034_fu_5181_p1;
wire   [4:0] add_ln169_573_fu_5227_p2;
wire   [15:0] zext_ln169_1042_fu_5233_p1;
wire   [15:0] add_ln169_557_fu_5137_p2;
wire   [0:0] tmp_1646_fu_5243_p3;
wire   [0:0] xor_ln67_1163_fu_5250_p2;
wire   [0:0] xor_ln67_1164_fu_5255_p2;
wire   [15:0] select_ln137_16_fu_4808_p3;
wire   [15:0] zext_ln169_1049_fu_5261_p1;
wire   [15:0] zext_ln169_1075_fu_5271_p1;
wire   [15:0] add_ln169_575_fu_5265_p2;
wire   [2:0] zext_ln169_1077_fu_5283_p1;
wire   [2:0] zext_ln169_1076_fu_5280_p1;
wire   [2:0] add_ln169_580_fu_5286_p2;
wire   [15:0] zext_ln169_1078_fu_5292_p1;
wire   [15:0] add_ln169_577_fu_5274_p2;
wire   [2:0] zext_ln169_1080_fu_5305_p1;
wire   [2:0] zext_ln169_1079_fu_5302_p1;
wire   [2:0] add_ln169_584_fu_5308_p2;
wire   [2:0] zext_ln169_1083_fu_5321_p1;
wire   [2:0] zext_ln169_1082_fu_5318_p1;
wire   [2:0] add_ln169_587_fu_5324_p2;
wire   [3:0] zext_ln169_1084_fu_5330_p1;
wire   [3:0] zext_ln169_1081_fu_5314_p1;
wire   [3:0] add_ln169_588_fu_5334_p2;
wire   [15:0] zext_ln169_1085_fu_5340_p1;
wire   [15:0] add_ln169_581_fu_5296_p2;
wire   [2:0] zext_ln169_1087_fu_5353_p1;
wire   [2:0] zext_ln169_1086_fu_5350_p1;
wire   [2:0] add_ln169_592_fu_5356_p2;
wire   [2:0] zext_ln169_1090_fu_5369_p1;
wire   [2:0] zext_ln169_1089_fu_5366_p1;
wire   [2:0] add_ln169_595_fu_5372_p2;
wire   [3:0] zext_ln169_1091_fu_5378_p1;
wire   [3:0] zext_ln169_1088_fu_5362_p1;
wire   [3:0] add_ln169_596_fu_5382_p2;
wire   [2:0] zext_ln169_1094_fu_5395_p1;
wire   [2:0] zext_ln169_1093_fu_5392_p1;
wire   [2:0] add_ln169_599_fu_5398_p2;
wire   [2:0] zext_ln169_1097_fu_5411_p1;
wire   [2:0] zext_ln169_1096_fu_5408_p1;
wire   [2:0] add_ln169_603_fu_5414_p2;
wire   [3:0] zext_ln169_1098_fu_5420_p1;
wire   [3:0] zext_ln169_1095_fu_5404_p1;
wire   [3:0] add_ln169_604_fu_5424_p2;
wire   [4:0] zext_ln169_1099_fu_5430_p1;
wire   [4:0] zext_ln169_1092_fu_5388_p1;
wire   [4:0] add_ln169_605_fu_5434_p2;
wire   [15:0] zext_ln169_1100_fu_5440_p1;
wire   [15:0] add_ln169_589_fu_5344_p2;
wire   [0:0] tmp_1677_fu_5450_p3;
wire   [0:0] xor_ln67_1227_fu_5457_p2;
wire   [0:0] xor_ln67_1228_fu_5462_p2;
wire   [15:0] select_ln137_fu_4801_p3;
wire   [15:0] zext_ln169_1107_fu_5468_p1;
wire   [15:0] zext_ln169_1133_fu_5478_p1;
wire   [15:0] add_ln169_607_fu_5472_p2;
wire   [2:0] zext_ln169_1135_fu_5490_p1;
wire   [2:0] zext_ln169_1134_fu_5487_p1;
wire   [2:0] add_ln169_612_fu_5493_p2;
wire   [15:0] zext_ln169_1136_fu_5499_p1;
wire   [15:0] add_ln169_609_fu_5481_p2;
wire   [2:0] zext_ln169_1138_fu_5512_p1;
wire   [2:0] zext_ln169_1137_fu_5509_p1;
wire   [2:0] add_ln169_616_fu_5515_p2;
wire   [2:0] zext_ln169_1141_fu_5528_p1;
wire   [2:0] zext_ln169_1140_fu_5525_p1;
wire   [2:0] add_ln169_619_fu_5531_p2;
wire   [3:0] zext_ln169_1142_fu_5537_p1;
wire   [3:0] zext_ln169_1139_fu_5521_p1;
wire   [3:0] add_ln169_620_fu_5541_p2;
wire   [15:0] zext_ln169_1143_fu_5547_p1;
wire   [15:0] add_ln169_613_fu_5503_p2;
wire   [2:0] zext_ln169_1145_fu_5560_p1;
wire   [2:0] zext_ln169_1144_fu_5557_p1;
wire   [2:0] add_ln169_624_fu_5563_p2;
wire   [2:0] zext_ln169_1148_fu_5576_p1;
wire   [2:0] zext_ln169_1147_fu_5573_p1;
wire   [2:0] add_ln169_627_fu_5579_p2;
wire   [3:0] zext_ln169_1149_fu_5585_p1;
wire   [3:0] zext_ln169_1146_fu_5569_p1;
wire   [3:0] add_ln169_628_fu_5589_p2;
wire   [2:0] zext_ln169_1152_fu_5602_p1;
wire   [2:0] zext_ln169_1151_fu_5599_p1;
wire   [2:0] add_ln169_631_fu_5605_p2;
wire   [2:0] zext_ln169_1155_fu_5618_p1;
wire   [2:0] zext_ln169_1154_fu_5615_p1;
wire   [2:0] add_ln169_635_fu_5621_p2;
wire   [3:0] zext_ln169_1156_fu_5627_p1;
wire   [3:0] zext_ln169_1153_fu_5611_p1;
wire   [3:0] add_ln169_636_fu_5631_p2;
wire   [4:0] zext_ln169_1157_fu_5637_p1;
wire   [4:0] zext_ln169_1150_fu_5595_p1;
wire   [4:0] add_ln169_637_fu_5641_p2;
wire   [15:0] zext_ln169_1158_fu_5647_p1;
wire   [15:0] add_ln169_621_fu_5551_p2;
wire   [0:0] result_49_fu_5699_p2;
wire   [0:0] result_48_fu_5694_p2;
wire   [0:0] result_47_fu_5689_p2;
wire   [0:0] result_fu_5684_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_4075;
reg    ap_condition_4078;
wire   [5:0] tmp_i_fu_861_p1;
wire   [5:0] tmp_i_fu_861_p3;
wire   [5:0] tmp_i_fu_861_p5;
wire   [5:0] tmp_i_fu_861_p7;
wire   [5:0] tmp_i_fu_861_p9;
wire   [5:0] tmp_i_fu_861_p11;
wire   [5:0] tmp_i_fu_861_p13;
wire   [5:0] tmp_i_fu_861_p15;
wire   [5:0] tmp_i_fu_861_p17;
wire   [5:0] tmp_i_fu_861_p19;
wire   [5:0] tmp_i_fu_861_p21;
wire   [5:0] tmp_i_fu_861_p23;
wire   [5:0] tmp_i_fu_861_p25;
wire   [5:0] tmp_i_fu_861_p27;
wire   [5:0] tmp_i_fu_861_p29;
wire   [5:0] tmp_i_fu_861_p31;
wire   [5:0] tmp_i_fu_861_p33;
wire   [5:0] tmp_i_fu_861_p35;
wire   [5:0] tmp_i_fu_861_p37;
wire   [5:0] tmp_i_fu_861_p39;
wire   [5:0] tmp_i_fu_861_p41;
wire   [5:0] tmp_i_fu_861_p43;
wire   [5:0] tmp_i_fu_861_p45;
wire   [5:0] tmp_i_fu_861_p47;
wire   [5:0] tmp_i_fu_861_p49;
wire   [5:0] tmp_i_fu_861_p51;
wire   [5:0] tmp_i_fu_861_p53;
wire   [5:0] tmp_i_fu_861_p55;
wire   [5:0] tmp_i_fu_861_p57;
wire   [5:0] tmp_i_fu_861_p59;
wire   [5:0] tmp_i_fu_861_p61;
wire   [5:0] tmp_i_fu_861_p63;
wire  signed [5:0] tmp_i_fu_861_p65;
wire  signed [5:0] tmp_i_fu_861_p67;
wire  signed [5:0] tmp_i_fu_861_p69;
wire  signed [5:0] tmp_i_fu_861_p71;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 tile_fu_196 = 32'd0;
#0 sf_fu_200 = 32'd0;
#0 i_fu_204 = 32'd0;
#0 p_0_0_03747_i_fu_208 = 16'd0;
#0 p_0_0_037_149_i_fu_212 = 16'd0;
#0 p_0_0_037_251_i_fu_216 = 16'd0;
#0 p_0_0_037_353_i_fu_220 = 16'd0;
#0 inputBuf_fu_224 = 32'd0;
#0 inputBuf_37_fu_228 = 32'd0;
#0 inputBuf_38_fu_232 = 32'd0;
#0 inputBuf_39_fu_236 = 32'd0;
#0 inputBuf_40_fu_240 = 32'd0;
#0 inputBuf_41_fu_244 = 32'd0;
#0 inputBuf_42_fu_248 = 32'd0;
#0 inputBuf_43_fu_252 = 32'd0;
#0 inputBuf_44_fu_256 = 32'd0;
#0 inputBuf_45_fu_260 = 32'd0;
#0 inputBuf_46_fu_264 = 32'd0;
#0 inputBuf_47_fu_268 = 32'd0;
#0 inputBuf_48_fu_272 = 32'd0;
#0 inputBuf_49_fu_276 = 32'd0;
#0 inputBuf_50_fu_280 = 32'd0;
#0 inputBuf_51_fu_284 = 32'd0;
#0 inputBuf_52_fu_288 = 32'd0;
#0 inputBuf_53_fu_292 = 32'd0;
#0 inputBuf_54_fu_296 = 32'd0;
#0 inputBuf_55_fu_300 = 32'd0;
#0 inputBuf_56_fu_304 = 32'd0;
#0 inputBuf_57_fu_308 = 32'd0;
#0 inputBuf_58_fu_312 = 32'd0;
#0 inputBuf_59_fu_316 = 32'd0;
#0 inputBuf_60_fu_320 = 32'd0;
#0 inputBuf_61_fu_324 = 32'd0;
#0 inputBuf_62_fu_328 = 32'd0;
#0 inputBuf_63_fu_332 = 32'd0;
#0 inputBuf_64_fu_336 = 32'd0;
#0 inputBuf_65_fu_340 = 32'd0;
#0 inputBuf_66_fu_344 = 32'd0;
#0 inputBuf_67_fu_348 = 32'd0;
#0 inputBuf_68_fu_352 = 32'd0;
#0 inputBuf_69_fu_356 = 32'd0;
#0 inputBuf_70_fu_360 = 32'd0;
#0 inputBuf_71_fu_364 = 32'd0;
#0 nf_4_fu_368 = 32'd0;
#0 ap_done_reg = 1'b0;
end

BlackBoxJam_sparsemux_73_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 32 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 32 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 32 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 32 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_73_6_32_1_1_U522(
    .din0(inputBuf_fu_224),
    .din1(inputBuf_37_fu_228),
    .din2(inputBuf_38_fu_232),
    .din3(inputBuf_39_fu_236),
    .din4(inputBuf_40_fu_240),
    .din5(inputBuf_41_fu_244),
    .din6(inputBuf_42_fu_248),
    .din7(inputBuf_43_fu_252),
    .din8(inputBuf_44_fu_256),
    .din9(inputBuf_45_fu_260),
    .din10(inputBuf_46_fu_264),
    .din11(inputBuf_47_fu_268),
    .din12(inputBuf_48_fu_272),
    .din13(inputBuf_49_fu_276),
    .din14(inputBuf_50_fu_280),
    .din15(inputBuf_51_fu_284),
    .din16(inputBuf_52_fu_288),
    .din17(inputBuf_53_fu_292),
    .din18(inputBuf_54_fu_296),
    .din19(inputBuf_55_fu_300),
    .din20(inputBuf_56_fu_304),
    .din21(inputBuf_57_fu_308),
    .din22(inputBuf_58_fu_312),
    .din23(inputBuf_59_fu_316),
    .din24(inputBuf_60_fu_320),
    .din25(inputBuf_61_fu_324),
    .din26(inputBuf_62_fu_328),
    .din27(inputBuf_63_fu_332),
    .din28(inputBuf_64_fu_336),
    .din29(inputBuf_65_fu_340),
    .din30(inputBuf_66_fu_344),
    .din31(inputBuf_67_fu_348),
    .din32(inputBuf_68_fu_352),
    .din33(inputBuf_69_fu_356),
    .din34(inputBuf_70_fu_360),
    .din35(inputBuf_71_fu_364),
    .def(tmp_i_fu_861_p73),
    .sel(trunc_ln117_reg_6001),
    .dout(tmp_i_fu_861_p75)
);

BlackBoxJam_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_204 <= 32'd0;
        end else if (((icmp_ln122_fu_639_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_204 <= i_11_fu_644_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            nf_4_fu_368 <= 32'd0;
        end else if ((1'b1 == ap_condition_4075)) begin
            nf_4_fu_368 <= nf_7_fu_725_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln122_fu_639_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln159_fu_689_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        sf_fu_200 <= 32'd0;
    end else if (((icmp_ln122_fu_639_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln159_fu_689_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_fu_200 <= sf_6_fu_683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            tile_fu_196 <= 32'd0;
        end else if ((1'b1 == ap_condition_4075)) begin
            tile_fu_196 <= tile_7_fu_717_p3;
        end else if ((1'b1 == ap_condition_4078)) begin
            tile_fu_196 <= tile_6_fu_677_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln169_512_reg_6055 <= add_ln169_512_fu_2185_p2;
        add_ln169_514_reg_6060 <= add_ln169_514_fu_2191_p2;
        add_ln169_515_reg_6065 <= add_ln169_515_fu_2197_p2;
        add_ln169_518_reg_6070 <= add_ln169_518_fu_2203_p2;
        add_ln169_519_reg_6075 <= add_ln169_519_fu_2209_p2;
        add_ln169_521_reg_6080 <= add_ln169_521_fu_2215_p2;
        add_ln169_522_reg_6085 <= add_ln169_522_fu_2221_p2;
        add_ln169_526_reg_6090 <= add_ln169_526_fu_2227_p2;
        add_ln169_527_reg_6095 <= add_ln169_527_fu_2233_p2;
        add_ln169_529_reg_6100 <= add_ln169_529_fu_2239_p2;
        add_ln169_530_reg_6105 <= add_ln169_530_fu_2245_p2;
        add_ln169_533_reg_6110 <= add_ln169_533_fu_2251_p2;
        add_ln169_534_reg_6115 <= add_ln169_534_fu_2257_p2;
        add_ln169_536_reg_6120 <= add_ln169_536_fu_2263_p2;
        add_ln169_538_reg_6125 <= add_ln169_538_fu_2275_p2;
        add_ln169_542_reg_6370 <= add_ln169_542_fu_5030_p2;
        add_ln169_544_reg_6135 <= add_ln169_544_fu_3021_p2;
        add_ln169_546_reg_6140 <= add_ln169_546_fu_3027_p2;
        add_ln169_547_reg_6145 <= add_ln169_547_fu_3033_p2;
        add_ln169_550_reg_6150 <= add_ln169_550_fu_3039_p2;
        add_ln169_551_reg_6155 <= add_ln169_551_fu_3045_p2;
        add_ln169_553_reg_6160 <= add_ln169_553_fu_3051_p2;
        add_ln169_554_reg_6165 <= add_ln169_554_fu_3057_p2;
        add_ln169_558_reg_6170 <= add_ln169_558_fu_3063_p2;
        add_ln169_559_reg_6175 <= add_ln169_559_fu_3069_p2;
        add_ln169_561_reg_6180 <= add_ln169_561_fu_3075_p2;
        add_ln169_562_reg_6185 <= add_ln169_562_fu_3081_p2;
        add_ln169_565_reg_6190 <= add_ln169_565_fu_3087_p2;
        add_ln169_566_reg_6195 <= add_ln169_566_fu_3093_p2;
        add_ln169_568_reg_6200 <= add_ln169_568_fu_3099_p2;
        add_ln169_570_reg_6205 <= add_ln169_570_fu_3111_p2;
        add_ln169_574_reg_6375 <= add_ln169_574_fu_5237_p2;
        add_ln169_576_reg_6215 <= add_ln169_576_fu_3857_p2;
        add_ln169_578_reg_6220 <= add_ln169_578_fu_3863_p2;
        add_ln169_579_reg_6225 <= add_ln169_579_fu_3869_p2;
        add_ln169_582_reg_6230 <= add_ln169_582_fu_3875_p2;
        add_ln169_583_reg_6235 <= add_ln169_583_fu_3881_p2;
        add_ln169_585_reg_6240 <= add_ln169_585_fu_3887_p2;
        add_ln169_586_reg_6245 <= add_ln169_586_fu_3893_p2;
        add_ln169_590_reg_6250 <= add_ln169_590_fu_3899_p2;
        add_ln169_591_reg_6255 <= add_ln169_591_fu_3905_p2;
        add_ln169_593_reg_6260 <= add_ln169_593_fu_3911_p2;
        add_ln169_594_reg_6265 <= add_ln169_594_fu_3917_p2;
        add_ln169_597_reg_6270 <= add_ln169_597_fu_3923_p2;
        add_ln169_598_reg_6275 <= add_ln169_598_fu_3929_p2;
        add_ln169_600_reg_6280 <= add_ln169_600_fu_3935_p2;
        add_ln169_602_reg_6285 <= add_ln169_602_fu_3947_p2;
        add_ln169_606_reg_6380 <= add_ln169_606_fu_5444_p2;
        add_ln169_608_reg_6295 <= add_ln169_608_fu_4693_p2;
        add_ln169_610_reg_6300 <= add_ln169_610_fu_4699_p2;
        add_ln169_611_reg_6305 <= add_ln169_611_fu_4705_p2;
        add_ln169_614_reg_6310 <= add_ln169_614_fu_4711_p2;
        add_ln169_615_reg_6315 <= add_ln169_615_fu_4717_p2;
        add_ln169_617_reg_6320 <= add_ln169_617_fu_4723_p2;
        add_ln169_618_reg_6325 <= add_ln169_618_fu_4729_p2;
        add_ln169_622_reg_6330 <= add_ln169_622_fu_4735_p2;
        add_ln169_623_reg_6335 <= add_ln169_623_fu_4741_p2;
        add_ln169_625_reg_6340 <= add_ln169_625_fu_4747_p2;
        add_ln169_626_reg_6345 <= add_ln169_626_fu_4753_p2;
        add_ln169_629_reg_6350 <= add_ln169_629_fu_4759_p2;
        add_ln169_630_reg_6355 <= add_ln169_630_fu_4765_p2;
        add_ln169_632_reg_6360 <= add_ln169_632_fu_4771_p2;
        add_ln169_634_reg_6365 <= add_ln169_634_fu_4783_p2;
        add_ln169_638_reg_6385 <= add_ln169_638_fu_5651_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln137_reg_6010_pp0_iter2_reg <= icmp_ln137_reg_6010;
        icmp_ln159_reg_6038_pp0_iter2_reg <= icmp_ln159_reg_6038;
        icmp_ln159_reg_6038_pp0_iter3_reg <= icmp_ln159_reg_6038_pp0_iter2_reg;
        nf_6_reg_5992_pp0_iter2_reg <= nf_6_reg_5992;
        tmp_1559_reg_6047 <= ap_phi_mux_inElem_phi_fu_498_p74[32'd6];
        wgt_47_reg_6130 <= p_ZL8weights4_1_q0;
        wgt_48_reg_6210 <= p_ZL8weights4_2_q0;
        wgt_49_reg_6290 <= p_ZL8weights4_3_q0;
        wgt_reg_6042 <= p_ZL8weights4_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln122_reg_5997 <= icmp_ln122_fu_639_p2;
        icmp_ln125_reg_6006 <= icmp_ln125_fu_654_p2;
        icmp_ln137_reg_6010 <= icmp_ln137_fu_663_p2;
        icmp_ln159_reg_6038 <= icmp_ln159_fu_689_p2;
        nf_6_reg_5992 <= nf_4_fu_368;
        trunc_ln117_reg_6001 <= trunc_ln117_fu_650_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_37_fu_228 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_38_fu_232 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_39_fu_236 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_40_fu_240 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_41_fu_244 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_42_fu_248 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_43_fu_252 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_44_fu_256 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_45_fu_260 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_46_fu_264 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_47_fu_268 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_48_fu_272 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_49_fu_276 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_50_fu_280 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_51_fu_284 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd16) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_52_fu_288 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_53_fu_292 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd18) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_54_fu_296 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd19) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_55_fu_300 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd20) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_56_fu_304 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd21) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_57_fu_308 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd22) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_58_fu_312 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd23) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_59_fu_316 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd24) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_60_fu_320 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd25) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_61_fu_324 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd26) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_62_fu_328 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd27) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_63_fu_332 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd28) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_64_fu_336 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd29) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_65_fu_340 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd30) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_66_fu_344 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd31) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_67_fu_348 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd32) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_68_fu_352 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd33) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_69_fu_356 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd34) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_70_fu_360 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln117_reg_6001 == 6'd34) & ~(trunc_ln117_reg_6001 == 6'd33) & ~(trunc_ln117_reg_6001 == 6'd32) & ~(trunc_ln117_reg_6001 == 6'd31) & ~(trunc_ln117_reg_6001 == 6'd30) & ~(trunc_ln117_reg_6001 == 6'd29) & ~(trunc_ln117_reg_6001 == 6'd28) & ~(trunc_ln117_reg_6001 == 6'd27) & ~(trunc_ln117_reg_6001 == 6'd26) & ~(trunc_ln117_reg_6001 == 6'd25) & ~(trunc_ln117_reg_6001 == 6'd24) & ~(trunc_ln117_reg_6001 == 6'd23) & ~(trunc_ln117_reg_6001 == 6'd22) & ~(trunc_ln117_reg_6001 == 6'd21) & ~(trunc_ln117_reg_6001 == 6'd20) & ~(trunc_ln117_reg_6001 == 6'd19) & ~(trunc_ln117_reg_6001 == 6'd18) & ~(trunc_ln117_reg_6001 == 6'd17) & ~(trunc_ln117_reg_6001 == 6'd16) & ~(trunc_ln117_reg_6001 == 6'd15) & ~(trunc_ln117_reg_6001 == 6'd14) & ~(trunc_ln117_reg_6001 == 6'd13) & ~(trunc_ln117_reg_6001 == 6'd12) & ~(trunc_ln117_reg_6001 == 6'd11) & ~(trunc_ln117_reg_6001 == 6'd10) & ~(trunc_ln117_reg_6001 == 6'd9) & ~(trunc_ln117_reg_6001 == 6'd8) & ~(trunc_ln117_reg_6001 == 6'd7) & ~(trunc_ln117_reg_6001 == 6'd6) & ~(trunc_ln117_reg_6001 
    == 6'd5) & ~(trunc_ln117_reg_6001 == 6'd4) & ~(trunc_ln117_reg_6001 == 6'd3) & ~(trunc_ln117_reg_6001 == 6'd2) & ~(trunc_ln117_reg_6001 == 6'd1) & ~(trunc_ln117_reg_6001 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_71_fu_364 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        inputBuf_fu_224 <= convInp_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_0_0_03747_i_fu_208 <= add_ln169_542_fu_5030_p2;
        p_0_0_037_149_i_fu_212 <= add_ln169_574_fu_5237_p2;
        p_0_0_037_251_i_fu_216 <= add_ln169_606_fu_5444_p2;
        p_0_0_037_353_i_fu_220 <= add_ln169_638_fu_5651_p2;
    end
end

always @ (*) begin
    if (((icmp_ln122_fu_639_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln125_reg_6006 == 1'd0) & (icmp_ln122_reg_5997 == 1'd0))) begin
        ap_phi_mux_inElem_phi_fu_498_p74 = tmp_i_fu_861_p75;
    end else if (((~(trunc_ln117_reg_6001 == 6'd34) & ~(trunc_ln117_reg_6001 == 6'd33) & ~(trunc_ln117_reg_6001 == 6'd32) & ~(trunc_ln117_reg_6001 == 6'd31) & ~(trunc_ln117_reg_6001 == 6'd30) & ~(trunc_ln117_reg_6001 == 6'd29) & ~(trunc_ln117_reg_6001 == 6'd28) & ~(trunc_ln117_reg_6001 == 6'd27) & ~(trunc_ln117_reg_6001 == 6'd26) & ~(trunc_ln117_reg_6001 == 6'd25) & ~(trunc_ln117_reg_6001 == 6'd24) & ~(trunc_ln117_reg_6001 == 6'd23) & ~(trunc_ln117_reg_6001 == 6'd22) & ~(trunc_ln117_reg_6001 == 6'd21) & ~(trunc_ln117_reg_6001 == 6'd20) & ~(trunc_ln117_reg_6001 == 6'd19) & ~(trunc_ln117_reg_6001 == 6'd18) & ~(trunc_ln117_reg_6001 == 6'd17) & ~(trunc_ln117_reg_6001 == 6'd16) & ~(trunc_ln117_reg_6001 == 6'd15) & ~(trunc_ln117_reg_6001 == 6'd14) & ~(trunc_ln117_reg_6001 == 6'd13) & ~(trunc_ln117_reg_6001 == 6'd12) & ~(trunc_ln117_reg_6001 == 6'd11) & ~(trunc_ln117_reg_6001 == 6'd10) & ~(trunc_ln117_reg_6001 == 6'd9) & ~(trunc_ln117_reg_6001 == 6'd8) & ~(trunc_ln117_reg_6001 == 6'd7) & ~(trunc_ln117_reg_6001 == 6'd6) & ~(trunc_ln117_reg_6001 
    == 6'd5) & ~(trunc_ln117_reg_6001 == 6'd4) & ~(trunc_ln117_reg_6001 == 6'd3) & ~(trunc_ln117_reg_6001 == 6'd2) & ~(trunc_ln117_reg_6001 == 6'd1) & ~(trunc_ln117_reg_6001 == 6'd0) & (icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd34)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd33)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd32)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd31)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd30)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd29)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd28)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 
    == 6'd27)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd26)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd25)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd24)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd23)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd22)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd21)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd20)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd19)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd18)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd17)) | ((icmp_ln125_reg_6006 
    == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd16)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd15)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd14)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd13)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd12)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd11)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd10)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd9)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd8)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd7)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 
    == 1'd0) & (trunc_ln117_reg_6001 == 6'd6)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd5)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd4)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd3)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd2)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd1)) | ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0) & (trunc_ln117_reg_6001 == 6'd0)))) begin
        ap_phi_mux_inElem_phi_fu_498_p74 = convInp_1_dout;
    end else begin
        ap_phi_mux_inElem_phi_fu_498_p74 = ap_phi_reg_pp0_iter2_inElem_reg_495;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op134_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        convInp_1_blk_n = convInp_1_empty_n;
    end else begin
        convInp_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op134_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        convInp_1_read = 1'b1;
    end else begin
        convInp_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_6038_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mvOut_m_buffer_6_blk_n = mvOut_m_buffer_6_full_n;
    end else begin
        mvOut_m_buffer_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln159_reg_6038_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mvOut_m_buffer_6_write = 1'b1;
    end else begin
        mvOut_m_buffer_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs4_0_ce0 = 1'b1;
    end else begin
        p_ZL8threshs4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs4_1_ce0 = 1'b1;
    end else begin
        p_ZL8threshs4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs4_2_ce0 = 1'b1;
    end else begin
        p_ZL8threshs4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL8threshs4_3_ce0 = 1'b1;
    end else begin
        p_ZL8threshs4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8weights4_0_ce0 = 1'b1;
    end else begin
        p_ZL8weights4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8weights4_1_ce0 = 1'b1;
    end else begin
        p_ZL8weights4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8weights4_2_ce0 = 1'b1;
    end else begin
        p_ZL8weights4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL8weights4_3_ce0 = 1'b1;
    end else begin
        p_ZL8weights4_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln169_512_fu_2185_p2 = (zext_ln169_942_fu_1669_p1 + zext_ln169_948_fu_1861_p1);

assign add_ln169_513_fu_4860_p2 = (zext_ln169_959_fu_4857_p1 + add_ln169_fu_4851_p2);

assign add_ln169_514_fu_2191_p2 = (zext_ln169_937_fu_1509_p1 + zext_ln169_934_fu_1413_p1);

assign add_ln169_515_fu_2197_p2 = (zext_ln169_931_fu_1341_p1 + zext_ln169_951_fu_1957_p1);

assign add_ln169_516_fu_4872_p2 = (zext_ln169_961_fu_4869_p1 + zext_ln169_960_fu_4866_p1);

assign add_ln169_517_fu_4882_p2 = (zext_ln169_962_fu_4878_p1 + add_ln169_513_fu_4860_p2);

assign add_ln169_518_fu_2203_p2 = (zext_ln169_928_fu_1245_p1 + zext_ln169_949_fu_1893_p1);

assign add_ln169_519_fu_2209_p2 = (zext_ln169_953_fu_2021_p1 + zext_ln169_945_fu_1765_p1);

assign add_ln169_520_fu_4894_p2 = (zext_ln169_964_fu_4891_p1 + zext_ln169_963_fu_4888_p1);

assign add_ln169_521_fu_2215_p2 = (zext_ln169_936_fu_1477_p1 + zext_ln169_938_fu_1541_p1);

assign add_ln169_522_fu_2221_p2 = (zext_ln169_929_fu_1277_p1 + zext_ln169_fu_1213_p1);

assign add_ln169_523_fu_4910_p2 = (zext_ln169_967_fu_4907_p1 + zext_ln169_966_fu_4904_p1);

assign add_ln169_524_fu_4920_p2 = (zext_ln169_968_fu_4916_p1 + zext_ln169_965_fu_4900_p1);

assign add_ln169_525_fu_4930_p2 = (zext_ln169_969_fu_4926_p1 + add_ln169_517_fu_4882_p2);

assign add_ln169_526_fu_2227_p2 = (zext_ln169_952_fu_1989_p1 + zext_ln169_958_fu_2181_p1);

assign add_ln169_527_fu_2233_p2 = (zext_ln169_941_fu_1637_p1 + zext_ln169_954_fu_2053_p1);

assign add_ln169_528_fu_4942_p2 = (zext_ln169_971_fu_4939_p1 + zext_ln169_970_fu_4936_p1);

assign add_ln169_529_fu_2239_p2 = (zext_ln169_943_fu_1701_p1 + zext_ln169_957_fu_2149_p1);

assign add_ln169_530_fu_2245_p2 = (zext_ln169_955_fu_2085_p1 + zext_ln169_956_fu_2117_p1);

assign add_ln169_531_fu_4958_p2 = (zext_ln169_974_fu_4955_p1 + zext_ln169_973_fu_4952_p1);

assign add_ln169_532_fu_4968_p2 = (zext_ln169_975_fu_4964_p1 + zext_ln169_972_fu_4948_p1);

assign add_ln169_533_fu_2251_p2 = (zext_ln169_940_fu_1605_p1 + zext_ln169_935_fu_1445_p1);

assign add_ln169_534_fu_2257_p2 = (zext_ln169_932_fu_1373_p1 + zext_ln169_950_fu_1925_p1);

assign add_ln169_535_fu_4984_p2 = (zext_ln169_978_fu_4981_p1 + zext_ln169_977_fu_4978_p1);

assign add_ln169_536_fu_2263_p2 = (zext_ln169_947_fu_1829_p1 + zext_ln169_944_fu_1733_p1);

assign add_ln169_537_fu_2269_p2 = (zext_ln169_946_fu_1797_p1 + zext_ln169_939_fu_1573_p1);

assign add_ln169_538_fu_2275_p2 = (add_ln169_537_fu_2269_p2 + zext_ln169_930_fu_1309_p1);

assign add_ln169_539_fu_5000_p2 = (zext_ln169_981_fu_4997_p1 + zext_ln169_980_fu_4994_p1);

assign add_ln169_540_fu_5010_p2 = (zext_ln169_982_fu_5006_p1 + zext_ln169_979_fu_4990_p1);

assign add_ln169_541_fu_5020_p2 = (zext_ln169_983_fu_5016_p1 + zext_ln169_976_fu_4974_p1);

assign add_ln169_542_fu_5030_p2 = (zext_ln169_984_fu_5026_p1 + add_ln169_525_fu_4930_p2);

assign add_ln169_543_fu_5058_p2 = (select_ln137_17_fu_4815_p3 + zext_ln169_991_fu_5054_p1);

assign add_ln169_544_fu_3021_p2 = (zext_ln169_1000_fu_2633_p1 + zext_ln169_1006_fu_2777_p1);

assign add_ln169_545_fu_5067_p2 = (zext_ln169_1017_fu_5064_p1 + add_ln169_543_fu_5058_p2);

assign add_ln169_546_fu_3027_p2 = (zext_ln169_995_fu_2513_p1 + zext_ln169_992_fu_2441_p1);

assign add_ln169_547_fu_3033_p2 = (zext_ln169_989_fu_2393_p1 + zext_ln169_1009_fu_2849_p1);

assign add_ln169_548_fu_5079_p2 = (zext_ln169_1019_fu_5076_p1 + zext_ln169_1018_fu_5073_p1);

assign add_ln169_549_fu_5089_p2 = (zext_ln169_1020_fu_5085_p1 + add_ln169_545_fu_5067_p2);

assign add_ln169_550_fu_3039_p2 = (zext_ln169_986_fu_2321_p1 + zext_ln169_1007_fu_2801_p1);

assign add_ln169_551_fu_3045_p2 = (zext_ln169_1011_fu_2897_p1 + zext_ln169_1003_fu_2705_p1);

assign add_ln169_552_fu_5101_p2 = (zext_ln169_1022_fu_5098_p1 + zext_ln169_1021_fu_5095_p1);

assign add_ln169_553_fu_3051_p2 = (zext_ln169_994_fu_2489_p1 + zext_ln169_996_fu_2537_p1);

assign add_ln169_554_fu_3057_p2 = (zext_ln169_987_fu_2345_p1 + zext_ln169_985_fu_2297_p1);

assign add_ln169_555_fu_5117_p2 = (zext_ln169_1025_fu_5114_p1 + zext_ln169_1024_fu_5111_p1);

assign add_ln169_556_fu_5127_p2 = (zext_ln169_1026_fu_5123_p1 + zext_ln169_1023_fu_5107_p1);

assign add_ln169_557_fu_5137_p2 = (zext_ln169_1027_fu_5133_p1 + add_ln169_549_fu_5089_p2);

assign add_ln169_558_fu_3063_p2 = (zext_ln169_1010_fu_2873_p1 + zext_ln169_1016_fu_3017_p1);

assign add_ln169_559_fu_3069_p2 = (zext_ln169_999_fu_2609_p1 + zext_ln169_1012_fu_2921_p1);

assign add_ln169_560_fu_5149_p2 = (zext_ln169_1029_fu_5146_p1 + zext_ln169_1028_fu_5143_p1);

assign add_ln169_561_fu_3075_p2 = (zext_ln169_1001_fu_2657_p1 + zext_ln169_1015_fu_2993_p1);

assign add_ln169_562_fu_3081_p2 = (zext_ln169_1013_fu_2945_p1 + zext_ln169_1014_fu_2969_p1);

assign add_ln169_563_fu_5165_p2 = (zext_ln169_1032_fu_5162_p1 + zext_ln169_1031_fu_5159_p1);

assign add_ln169_564_fu_5175_p2 = (zext_ln169_1033_fu_5171_p1 + zext_ln169_1030_fu_5155_p1);

assign add_ln169_565_fu_3087_p2 = (zext_ln169_998_fu_2585_p1 + zext_ln169_993_fu_2465_p1);

assign add_ln169_566_fu_3093_p2 = (zext_ln169_990_fu_2417_p1 + zext_ln169_1008_fu_2825_p1);

assign add_ln169_567_fu_5191_p2 = (zext_ln169_1036_fu_5188_p1 + zext_ln169_1035_fu_5185_p1);

assign add_ln169_568_fu_3099_p2 = (zext_ln169_1005_fu_2753_p1 + zext_ln169_1002_fu_2681_p1);

assign add_ln169_569_fu_3105_p2 = (zext_ln169_1004_fu_2729_p1 + zext_ln169_997_fu_2561_p1);

assign add_ln169_570_fu_3111_p2 = (add_ln169_569_fu_3105_p2 + zext_ln169_988_fu_2369_p1);

assign add_ln169_571_fu_5207_p2 = (zext_ln169_1039_fu_5204_p1 + zext_ln169_1038_fu_5201_p1);

assign add_ln169_572_fu_5217_p2 = (zext_ln169_1040_fu_5213_p1 + zext_ln169_1037_fu_5197_p1);

assign add_ln169_573_fu_5227_p2 = (zext_ln169_1041_fu_5223_p1 + zext_ln169_1034_fu_5181_p1);

assign add_ln169_574_fu_5237_p2 = (zext_ln169_1042_fu_5233_p1 + add_ln169_557_fu_5137_p2);

assign add_ln169_575_fu_5265_p2 = (select_ln137_16_fu_4808_p3 + zext_ln169_1049_fu_5261_p1);

assign add_ln169_576_fu_3857_p2 = (zext_ln169_1058_fu_3469_p1 + zext_ln169_1064_fu_3613_p1);

assign add_ln169_577_fu_5274_p2 = (zext_ln169_1075_fu_5271_p1 + add_ln169_575_fu_5265_p2);

assign add_ln169_578_fu_3863_p2 = (zext_ln169_1053_fu_3349_p1 + zext_ln169_1050_fu_3277_p1);

assign add_ln169_579_fu_3869_p2 = (zext_ln169_1047_fu_3229_p1 + zext_ln169_1067_fu_3685_p1);

assign add_ln169_580_fu_5286_p2 = (zext_ln169_1077_fu_5283_p1 + zext_ln169_1076_fu_5280_p1);

assign add_ln169_581_fu_5296_p2 = (zext_ln169_1078_fu_5292_p1 + add_ln169_577_fu_5274_p2);

assign add_ln169_582_fu_3875_p2 = (zext_ln169_1044_fu_3157_p1 + zext_ln169_1065_fu_3637_p1);

assign add_ln169_583_fu_3881_p2 = (zext_ln169_1069_fu_3733_p1 + zext_ln169_1061_fu_3541_p1);

assign add_ln169_584_fu_5308_p2 = (zext_ln169_1080_fu_5305_p1 + zext_ln169_1079_fu_5302_p1);

assign add_ln169_585_fu_3887_p2 = (zext_ln169_1052_fu_3325_p1 + zext_ln169_1054_fu_3373_p1);

assign add_ln169_586_fu_3893_p2 = (zext_ln169_1045_fu_3181_p1 + zext_ln169_1043_fu_3133_p1);

assign add_ln169_587_fu_5324_p2 = (zext_ln169_1083_fu_5321_p1 + zext_ln169_1082_fu_5318_p1);

assign add_ln169_588_fu_5334_p2 = (zext_ln169_1084_fu_5330_p1 + zext_ln169_1081_fu_5314_p1);

assign add_ln169_589_fu_5344_p2 = (zext_ln169_1085_fu_5340_p1 + add_ln169_581_fu_5296_p2);

assign add_ln169_590_fu_3899_p2 = (zext_ln169_1068_fu_3709_p1 + zext_ln169_1074_fu_3853_p1);

assign add_ln169_591_fu_3905_p2 = (zext_ln169_1057_fu_3445_p1 + zext_ln169_1070_fu_3757_p1);

assign add_ln169_592_fu_5356_p2 = (zext_ln169_1087_fu_5353_p1 + zext_ln169_1086_fu_5350_p1);

assign add_ln169_593_fu_3911_p2 = (zext_ln169_1059_fu_3493_p1 + zext_ln169_1073_fu_3829_p1);

assign add_ln169_594_fu_3917_p2 = (zext_ln169_1071_fu_3781_p1 + zext_ln169_1072_fu_3805_p1);

assign add_ln169_595_fu_5372_p2 = (zext_ln169_1090_fu_5369_p1 + zext_ln169_1089_fu_5366_p1);

assign add_ln169_596_fu_5382_p2 = (zext_ln169_1091_fu_5378_p1 + zext_ln169_1088_fu_5362_p1);

assign add_ln169_597_fu_3923_p2 = (zext_ln169_1056_fu_3421_p1 + zext_ln169_1051_fu_3301_p1);

assign add_ln169_598_fu_3929_p2 = (zext_ln169_1048_fu_3253_p1 + zext_ln169_1066_fu_3661_p1);

assign add_ln169_599_fu_5398_p2 = (zext_ln169_1094_fu_5395_p1 + zext_ln169_1093_fu_5392_p1);

assign add_ln169_600_fu_3935_p2 = (zext_ln169_1063_fu_3589_p1 + zext_ln169_1060_fu_3517_p1);

assign add_ln169_601_fu_3941_p2 = (zext_ln169_1062_fu_3565_p1 + zext_ln169_1055_fu_3397_p1);

assign add_ln169_602_fu_3947_p2 = (add_ln169_601_fu_3941_p2 + zext_ln169_1046_fu_3205_p1);

assign add_ln169_603_fu_5414_p2 = (zext_ln169_1097_fu_5411_p1 + zext_ln169_1096_fu_5408_p1);

assign add_ln169_604_fu_5424_p2 = (zext_ln169_1098_fu_5420_p1 + zext_ln169_1095_fu_5404_p1);

assign add_ln169_605_fu_5434_p2 = (zext_ln169_1099_fu_5430_p1 + zext_ln169_1092_fu_5388_p1);

assign add_ln169_606_fu_5444_p2 = (zext_ln169_1100_fu_5440_p1 + add_ln169_589_fu_5344_p2);

assign add_ln169_607_fu_5472_p2 = (select_ln137_fu_4801_p3 + zext_ln169_1107_fu_5468_p1);

assign add_ln169_608_fu_4693_p2 = (zext_ln169_1116_fu_4305_p1 + zext_ln169_1122_fu_4449_p1);

assign add_ln169_609_fu_5481_p2 = (zext_ln169_1133_fu_5478_p1 + add_ln169_607_fu_5472_p2);

assign add_ln169_610_fu_4699_p2 = (zext_ln169_1111_fu_4185_p1 + zext_ln169_1108_fu_4113_p1);

assign add_ln169_611_fu_4705_p2 = (zext_ln169_1105_fu_4065_p1 + zext_ln169_1125_fu_4521_p1);

assign add_ln169_612_fu_5493_p2 = (zext_ln169_1135_fu_5490_p1 + zext_ln169_1134_fu_5487_p1);

assign add_ln169_613_fu_5503_p2 = (zext_ln169_1136_fu_5499_p1 + add_ln169_609_fu_5481_p2);

assign add_ln169_614_fu_4711_p2 = (zext_ln169_1102_fu_3993_p1 + zext_ln169_1123_fu_4473_p1);

assign add_ln169_615_fu_4717_p2 = (zext_ln169_1127_fu_4569_p1 + zext_ln169_1119_fu_4377_p1);

assign add_ln169_616_fu_5515_p2 = (zext_ln169_1138_fu_5512_p1 + zext_ln169_1137_fu_5509_p1);

assign add_ln169_617_fu_4723_p2 = (zext_ln169_1110_fu_4161_p1 + zext_ln169_1112_fu_4209_p1);

assign add_ln169_618_fu_4729_p2 = (zext_ln169_1103_fu_4017_p1 + zext_ln169_1101_fu_3969_p1);

assign add_ln169_619_fu_5531_p2 = (zext_ln169_1141_fu_5528_p1 + zext_ln169_1140_fu_5525_p1);

assign add_ln169_620_fu_5541_p2 = (zext_ln169_1142_fu_5537_p1 + zext_ln169_1139_fu_5521_p1);

assign add_ln169_621_fu_5551_p2 = (zext_ln169_1143_fu_5547_p1 + add_ln169_613_fu_5503_p2);

assign add_ln169_622_fu_4735_p2 = (zext_ln169_1126_fu_4545_p1 + zext_ln169_1132_fu_4689_p1);

assign add_ln169_623_fu_4741_p2 = (zext_ln169_1115_fu_4281_p1 + zext_ln169_1128_fu_4593_p1);

assign add_ln169_624_fu_5563_p2 = (zext_ln169_1145_fu_5560_p1 + zext_ln169_1144_fu_5557_p1);

assign add_ln169_625_fu_4747_p2 = (zext_ln169_1117_fu_4329_p1 + zext_ln169_1131_fu_4665_p1);

assign add_ln169_626_fu_4753_p2 = (zext_ln169_1129_fu_4617_p1 + zext_ln169_1130_fu_4641_p1);

assign add_ln169_627_fu_5579_p2 = (zext_ln169_1148_fu_5576_p1 + zext_ln169_1147_fu_5573_p1);

assign add_ln169_628_fu_5589_p2 = (zext_ln169_1149_fu_5585_p1 + zext_ln169_1146_fu_5569_p1);

assign add_ln169_629_fu_4759_p2 = (zext_ln169_1114_fu_4257_p1 + zext_ln169_1109_fu_4137_p1);

assign add_ln169_630_fu_4765_p2 = (zext_ln169_1106_fu_4089_p1 + zext_ln169_1124_fu_4497_p1);

assign add_ln169_631_fu_5605_p2 = (zext_ln169_1152_fu_5602_p1 + zext_ln169_1151_fu_5599_p1);

assign add_ln169_632_fu_4771_p2 = (zext_ln169_1121_fu_4425_p1 + zext_ln169_1118_fu_4353_p1);

assign add_ln169_633_fu_4777_p2 = (zext_ln169_1120_fu_4401_p1 + zext_ln169_1113_fu_4233_p1);

assign add_ln169_634_fu_4783_p2 = (add_ln169_633_fu_4777_p2 + zext_ln169_1104_fu_4041_p1);

assign add_ln169_635_fu_5621_p2 = (zext_ln169_1155_fu_5618_p1 + zext_ln169_1154_fu_5615_p1);

assign add_ln169_636_fu_5631_p2 = (zext_ln169_1156_fu_5627_p1 + zext_ln169_1153_fu_5611_p1);

assign add_ln169_637_fu_5641_p2 = (zext_ln169_1157_fu_5637_p1 + zext_ln169_1150_fu_5595_p1);

assign add_ln169_638_fu_5651_p2 = (zext_ln169_1158_fu_5647_p1 + add_ln169_621_fu_5551_p2);

assign add_ln169_fu_4851_p2 = (select_ln137_18_fu_4822_p3 + zext_ln169_933_fu_4847_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op134_read_state3 == 1'b1) & (convInp_1_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((icmp_ln159_reg_6038_pp0_iter3_reg == 1'd1) & (mvOut_m_buffer_6_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_4075 = ((icmp_ln122_fu_639_p2 == 1'd0) & (icmp_ln159_fu_689_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4078 = ((icmp_ln122_fu_639_p2 == 1'd0) & (icmp_ln159_fu_689_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter2_inElem_reg_495 = 'bx;

always @ (*) begin
    ap_predicate_op134_read_state3 = ((icmp_ln125_reg_6006 == 1'd1) & (icmp_ln122_reg_5997 == 1'd0));
end

assign empty_1258_fu_2281_p1 = p_ZL8weights4_1_q0[0:0];

assign empty_1259_fu_3117_p1 = p_ZL8weights4_2_q0[0:0];

assign empty_1260_fu_3953_p1 = p_ZL8weights4_3_q0[0:0];

assign empty_fu_1197_p1 = p_ZL8weights4_0_q0[0:0];

assign i_11_fu_644_p2 = (i_fu_204 + 32'd1);

assign icmp_ln122_fu_639_p2 = ((i_fu_204 == mul_i) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_654_p2 = ((nf_4_fu_368 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_663_p2 = ((sf_fu_200 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_689_p2 = ((sf_6_fu_683_p2 == 32'd36) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_711_p2 = ((nf_fu_705_p2 == 32'd64) ? 1'b1 : 1'b0);

assign idxprom2_i22_i_fu_669_p1 = tile_fu_196;

assign idxprom2_i_i_fu_5657_p1 = nf_6_reg_5992_pp0_iter2_reg;

assign mvOut_m_buffer_6_din = {{{{result_49_fu_5699_p2}, {result_48_fu_5694_p2}}, {result_47_fu_5689_p2}}, {result_fu_5684_p2}};

assign nf_7_fu_725_p3 = ((icmp_ln173_fu_711_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_705_p2);

assign nf_fu_705_p2 = (nf_4_fu_368 + 32'd1);

assign p_ZL8threshs4_0_address0 = idxprom2_i_i_fu_5657_p1;

assign p_ZL8threshs4_1_address0 = idxprom2_i_i_fu_5657_p1;

assign p_ZL8threshs4_2_address0 = idxprom2_i_i_fu_5657_p1;

assign p_ZL8threshs4_3_address0 = idxprom2_i_i_fu_5657_p1;

assign p_ZL8weights4_0_address0 = idxprom2_i22_i_fu_669_p1;

assign p_ZL8weights4_1_address0 = idxprom2_i22_i_fu_669_p1;

assign p_ZL8weights4_2_address0 = idxprom2_i22_i_fu_669_p1;

assign p_ZL8weights4_3_address0 = idxprom2_i22_i_fu_669_p1;

assign result_47_fu_5689_p2 = (($signed(p_ZL8threshs4_1_q0) < $signed(add_ln169_574_reg_6375)) ? 1'b1 : 1'b0);

assign result_48_fu_5694_p2 = (($signed(p_ZL8threshs4_2_q0) < $signed(add_ln169_606_reg_6380)) ? 1'b1 : 1'b0);

assign result_49_fu_5699_p2 = (($signed(p_ZL8threshs4_3_q0) < $signed(add_ln169_638_reg_6385)) ? 1'b1 : 1'b0);

assign result_fu_5684_p2 = (($signed(p_ZL8threshs4_0_q0) < $signed(add_ln169_542_reg_6370)) ? 1'b1 : 1'b0);

assign select_ln137_16_fu_4808_p3 = ((icmp_ln137_reg_6010_pp0_iter2_reg[0:0] == 1'b1) ? 16'd0 : p_0_0_037_251_i_fu_216);

assign select_ln137_17_fu_4815_p3 = ((icmp_ln137_reg_6010_pp0_iter2_reg[0:0] == 1'b1) ? 16'd0 : p_0_0_037_149_i_fu_212);

assign select_ln137_18_fu_4822_p3 = ((icmp_ln137_reg_6010_pp0_iter2_reg[0:0] == 1'b1) ? 16'd0 : p_0_0_03747_i_fu_208);

assign select_ln137_fu_4801_p3 = ((icmp_ln137_reg_6010_pp0_iter2_reg[0:0] == 1'b1) ? 16'd0 : p_0_0_037_353_i_fu_220);

assign sf_6_fu_683_p2 = (sf_fu_200 + 32'd1);

assign tile_6_fu_677_p2 = (tile_fu_196 + 32'd1);

assign tile_7_fu_717_p3 = ((icmp_ln173_fu_711_p2[0:0] == 1'b1) ? 32'd0 : tile_6_fu_677_p2);

assign tmp_1549_fu_1225_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd1];

assign tmp_1550_fu_1249_p3 = p_ZL8weights4_0_q0[32'd2];

assign tmp_1551_fu_1257_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd2];

assign tmp_1552_fu_1281_p3 = p_ZL8weights4_0_q0[32'd3];

assign tmp_1553_fu_1289_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd3];

assign tmp_1554_fu_1313_p3 = p_ZL8weights4_0_q0[32'd4];

assign tmp_1555_fu_1321_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd4];

assign tmp_1556_fu_1345_p3 = p_ZL8weights4_0_q0[32'd5];

assign tmp_1557_fu_1353_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd5];

assign tmp_1558_fu_4829_p3 = wgt_reg_6042[32'd6];

assign tmp_1560_fu_1385_p3 = p_ZL8weights4_0_q0[32'd7];

assign tmp_1561_fu_1393_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd7];

assign tmp_1562_fu_1417_p3 = p_ZL8weights4_0_q0[32'd8];

assign tmp_1563_fu_1425_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd8];

assign tmp_1564_fu_1449_p3 = p_ZL8weights4_0_q0[32'd9];

assign tmp_1565_fu_1457_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd9];

assign tmp_1566_fu_1481_p3 = p_ZL8weights4_0_q0[32'd10];

assign tmp_1567_fu_1489_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd10];

assign tmp_1568_fu_1513_p3 = p_ZL8weights4_0_q0[32'd11];

assign tmp_1569_fu_1521_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd11];

assign tmp_1570_fu_1545_p3 = p_ZL8weights4_0_q0[32'd12];

assign tmp_1571_fu_1553_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd12];

assign tmp_1572_fu_1577_p3 = p_ZL8weights4_0_q0[32'd13];

assign tmp_1573_fu_1585_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd13];

assign tmp_1574_fu_1609_p3 = p_ZL8weights4_0_q0[32'd14];

assign tmp_1575_fu_1617_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd14];

assign tmp_1576_fu_1641_p3 = p_ZL8weights4_0_q0[32'd15];

assign tmp_1577_fu_1649_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd15];

assign tmp_1578_fu_1673_p3 = p_ZL8weights4_0_q0[32'd16];

assign tmp_1579_fu_1681_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd16];

assign tmp_1580_fu_1705_p3 = p_ZL8weights4_0_q0[32'd17];

assign tmp_1581_fu_1713_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd17];

assign tmp_1582_fu_1737_p3 = p_ZL8weights4_0_q0[32'd18];

assign tmp_1583_fu_1745_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd18];

assign tmp_1584_fu_1769_p3 = p_ZL8weights4_0_q0[32'd19];

assign tmp_1585_fu_1777_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd19];

assign tmp_1586_fu_1801_p3 = p_ZL8weights4_0_q0[32'd20];

assign tmp_1587_fu_1809_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd20];

assign tmp_1588_fu_1833_p3 = p_ZL8weights4_0_q0[32'd21];

assign tmp_1589_fu_1841_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd21];

assign tmp_1590_fu_1865_p3 = p_ZL8weights4_0_q0[32'd22];

assign tmp_1591_fu_1873_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd22];

assign tmp_1592_fu_1897_p3 = p_ZL8weights4_0_q0[32'd23];

assign tmp_1593_fu_1905_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd23];

assign tmp_1594_fu_1929_p3 = p_ZL8weights4_0_q0[32'd24];

assign tmp_1595_fu_1937_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd24];

assign tmp_1596_fu_1961_p3 = p_ZL8weights4_0_q0[32'd25];

assign tmp_1597_fu_1969_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd25];

assign tmp_1598_fu_1993_p3 = p_ZL8weights4_0_q0[32'd26];

assign tmp_1599_fu_2001_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd26];

assign tmp_1600_fu_2025_p3 = p_ZL8weights4_0_q0[32'd27];

assign tmp_1601_fu_2033_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd27];

assign tmp_1602_fu_2057_p3 = p_ZL8weights4_0_q0[32'd28];

assign tmp_1603_fu_2065_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd28];

assign tmp_1604_fu_2089_p3 = p_ZL8weights4_0_q0[32'd29];

assign tmp_1605_fu_2097_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd29];

assign tmp_1606_fu_2121_p3 = p_ZL8weights4_0_q0[32'd30];

assign tmp_1607_fu_2129_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd30];

assign tmp_1608_fu_2153_p3 = p_ZL8weights4_0_q0[32'd31];

assign tmp_1609_fu_2161_p3 = ap_phi_mux_inElem_phi_fu_498_p74[32'd31];

assign tmp_1610_fu_2301_p3 = p_ZL8weights4_1_q0[32'd1];

assign tmp_1611_fu_2325_p3 = p_ZL8weights4_1_q0[32'd2];

assign tmp_1612_fu_2349_p3 = p_ZL8weights4_1_q0[32'd3];

assign tmp_1613_fu_2373_p3 = p_ZL8weights4_1_q0[32'd4];

assign tmp_1614_fu_2397_p3 = p_ZL8weights4_1_q0[32'd5];

assign tmp_1615_fu_5036_p3 = wgt_47_reg_6130[32'd6];

assign tmp_1616_fu_2421_p3 = p_ZL8weights4_1_q0[32'd7];

assign tmp_1617_fu_2445_p3 = p_ZL8weights4_1_q0[32'd8];

assign tmp_1618_fu_2469_p3 = p_ZL8weights4_1_q0[32'd9];

assign tmp_1619_fu_2493_p3 = p_ZL8weights4_1_q0[32'd10];

assign tmp_1620_fu_2517_p3 = p_ZL8weights4_1_q0[32'd11];

assign tmp_1621_fu_2541_p3 = p_ZL8weights4_1_q0[32'd12];

assign tmp_1622_fu_2565_p3 = p_ZL8weights4_1_q0[32'd13];

assign tmp_1623_fu_2589_p3 = p_ZL8weights4_1_q0[32'd14];

assign tmp_1624_fu_2613_p3 = p_ZL8weights4_1_q0[32'd15];

assign tmp_1625_fu_2637_p3 = p_ZL8weights4_1_q0[32'd16];

assign tmp_1626_fu_2661_p3 = p_ZL8weights4_1_q0[32'd17];

assign tmp_1627_fu_2685_p3 = p_ZL8weights4_1_q0[32'd18];

assign tmp_1628_fu_2709_p3 = p_ZL8weights4_1_q0[32'd19];

assign tmp_1629_fu_2733_p3 = p_ZL8weights4_1_q0[32'd20];

assign tmp_1630_fu_2757_p3 = p_ZL8weights4_1_q0[32'd21];

assign tmp_1631_fu_2781_p3 = p_ZL8weights4_1_q0[32'd22];

assign tmp_1632_fu_2805_p3 = p_ZL8weights4_1_q0[32'd23];

assign tmp_1633_fu_2829_p3 = p_ZL8weights4_1_q0[32'd24];

assign tmp_1634_fu_2853_p3 = p_ZL8weights4_1_q0[32'd25];

assign tmp_1635_fu_2877_p3 = p_ZL8weights4_1_q0[32'd26];

assign tmp_1636_fu_2901_p3 = p_ZL8weights4_1_q0[32'd27];

assign tmp_1637_fu_2925_p3 = p_ZL8weights4_1_q0[32'd28];

assign tmp_1638_fu_2949_p3 = p_ZL8weights4_1_q0[32'd29];

assign tmp_1639_fu_2973_p3 = p_ZL8weights4_1_q0[32'd30];

assign tmp_1640_fu_2997_p3 = p_ZL8weights4_1_q0[32'd31];

assign tmp_1641_fu_3137_p3 = p_ZL8weights4_2_q0[32'd1];

assign tmp_1642_fu_3161_p3 = p_ZL8weights4_2_q0[32'd2];

assign tmp_1643_fu_3185_p3 = p_ZL8weights4_2_q0[32'd3];

assign tmp_1644_fu_3209_p3 = p_ZL8weights4_2_q0[32'd4];

assign tmp_1645_fu_3233_p3 = p_ZL8weights4_2_q0[32'd5];

assign tmp_1646_fu_5243_p3 = wgt_48_reg_6210[32'd6];

assign tmp_1647_fu_3257_p3 = p_ZL8weights4_2_q0[32'd7];

assign tmp_1648_fu_3281_p3 = p_ZL8weights4_2_q0[32'd8];

assign tmp_1649_fu_3305_p3 = p_ZL8weights4_2_q0[32'd9];

assign tmp_1650_fu_3329_p3 = p_ZL8weights4_2_q0[32'd10];

assign tmp_1651_fu_3353_p3 = p_ZL8weights4_2_q0[32'd11];

assign tmp_1652_fu_3377_p3 = p_ZL8weights4_2_q0[32'd12];

assign tmp_1653_fu_3401_p3 = p_ZL8weights4_2_q0[32'd13];

assign tmp_1654_fu_3425_p3 = p_ZL8weights4_2_q0[32'd14];

assign tmp_1655_fu_3449_p3 = p_ZL8weights4_2_q0[32'd15];

assign tmp_1656_fu_3473_p3 = p_ZL8weights4_2_q0[32'd16];

assign tmp_1657_fu_3497_p3 = p_ZL8weights4_2_q0[32'd17];

assign tmp_1658_fu_3521_p3 = p_ZL8weights4_2_q0[32'd18];

assign tmp_1659_fu_3545_p3 = p_ZL8weights4_2_q0[32'd19];

assign tmp_1660_fu_3569_p3 = p_ZL8weights4_2_q0[32'd20];

assign tmp_1661_fu_3593_p3 = p_ZL8weights4_2_q0[32'd21];

assign tmp_1662_fu_3617_p3 = p_ZL8weights4_2_q0[32'd22];

assign tmp_1663_fu_3641_p3 = p_ZL8weights4_2_q0[32'd23];

assign tmp_1664_fu_3665_p3 = p_ZL8weights4_2_q0[32'd24];

assign tmp_1665_fu_3689_p3 = p_ZL8weights4_2_q0[32'd25];

assign tmp_1666_fu_3713_p3 = p_ZL8weights4_2_q0[32'd26];

assign tmp_1667_fu_3737_p3 = p_ZL8weights4_2_q0[32'd27];

assign tmp_1668_fu_3761_p3 = p_ZL8weights4_2_q0[32'd28];

assign tmp_1669_fu_3785_p3 = p_ZL8weights4_2_q0[32'd29];

assign tmp_1670_fu_3809_p3 = p_ZL8weights4_2_q0[32'd30];

assign tmp_1671_fu_3833_p3 = p_ZL8weights4_2_q0[32'd31];

assign tmp_1672_fu_3973_p3 = p_ZL8weights4_3_q0[32'd1];

assign tmp_1673_fu_3997_p3 = p_ZL8weights4_3_q0[32'd2];

assign tmp_1674_fu_4021_p3 = p_ZL8weights4_3_q0[32'd3];

assign tmp_1675_fu_4045_p3 = p_ZL8weights4_3_q0[32'd4];

assign tmp_1676_fu_4069_p3 = p_ZL8weights4_3_q0[32'd5];

assign tmp_1677_fu_5450_p3 = wgt_49_reg_6290[32'd6];

assign tmp_1678_fu_4093_p3 = p_ZL8weights4_3_q0[32'd7];

assign tmp_1679_fu_4117_p3 = p_ZL8weights4_3_q0[32'd8];

assign tmp_1680_fu_4141_p3 = p_ZL8weights4_3_q0[32'd9];

assign tmp_1681_fu_4165_p3 = p_ZL8weights4_3_q0[32'd10];

assign tmp_1682_fu_4189_p3 = p_ZL8weights4_3_q0[32'd11];

assign tmp_1683_fu_4213_p3 = p_ZL8weights4_3_q0[32'd12];

assign tmp_1684_fu_4237_p3 = p_ZL8weights4_3_q0[32'd13];

assign tmp_1685_fu_4261_p3 = p_ZL8weights4_3_q0[32'd14];

assign tmp_1686_fu_4285_p3 = p_ZL8weights4_3_q0[32'd15];

assign tmp_1687_fu_4309_p3 = p_ZL8weights4_3_q0[32'd16];

assign tmp_1688_fu_4333_p3 = p_ZL8weights4_3_q0[32'd17];

assign tmp_1689_fu_4357_p3 = p_ZL8weights4_3_q0[32'd18];

assign tmp_1690_fu_4381_p3 = p_ZL8weights4_3_q0[32'd19];

assign tmp_1691_fu_4405_p3 = p_ZL8weights4_3_q0[32'd20];

assign tmp_1692_fu_4429_p3 = p_ZL8weights4_3_q0[32'd21];

assign tmp_1693_fu_4453_p3 = p_ZL8weights4_3_q0[32'd22];

assign tmp_1694_fu_4477_p3 = p_ZL8weights4_3_q0[32'd23];

assign tmp_1695_fu_4501_p3 = p_ZL8weights4_3_q0[32'd24];

assign tmp_1696_fu_4525_p3 = p_ZL8weights4_3_q0[32'd25];

assign tmp_1697_fu_4549_p3 = p_ZL8weights4_3_q0[32'd26];

assign tmp_1698_fu_4573_p3 = p_ZL8weights4_3_q0[32'd27];

assign tmp_1699_fu_4597_p3 = p_ZL8weights4_3_q0[32'd28];

assign tmp_1700_fu_4621_p3 = p_ZL8weights4_3_q0[32'd29];

assign tmp_1701_fu_4645_p3 = p_ZL8weights4_3_q0[32'd30];

assign tmp_1702_fu_4669_p3 = p_ZL8weights4_3_q0[32'd31];

assign tmp_fu_1217_p3 = p_ZL8weights4_0_q0[32'd1];

assign tmp_i_fu_861_p73 = 'bx;

assign trunc_ln108_fu_1193_p1 = ap_phi_mux_inElem_phi_fu_498_p74[0:0];

assign trunc_ln117_fu_650_p1 = sf_fu_200[5:0];

assign xor_ln67_1024_fu_1207_p2 = (xor_ln67_fu_1201_p2 ^ 1'd1);

assign xor_ln67_1025_fu_1233_p2 = (tmp_fu_1217_p3 ^ tmp_1549_fu_1225_p3);

assign xor_ln67_1026_fu_1239_p2 = (xor_ln67_1025_fu_1233_p2 ^ 1'd1);

assign xor_ln67_1027_fu_1265_p2 = (tmp_1551_fu_1257_p3 ^ tmp_1550_fu_1249_p3);

assign xor_ln67_1028_fu_1271_p2 = (xor_ln67_1027_fu_1265_p2 ^ 1'd1);

assign xor_ln67_1029_fu_1297_p2 = (tmp_1553_fu_1289_p3 ^ tmp_1552_fu_1281_p3);

assign xor_ln67_1030_fu_1303_p2 = (xor_ln67_1029_fu_1297_p2 ^ 1'd1);

assign xor_ln67_1031_fu_1329_p2 = (tmp_1555_fu_1321_p3 ^ tmp_1554_fu_1313_p3);

assign xor_ln67_1032_fu_1335_p2 = (xor_ln67_1031_fu_1329_p2 ^ 1'd1);

assign xor_ln67_1033_fu_1361_p2 = (tmp_1557_fu_1353_p3 ^ tmp_1556_fu_1345_p3);

assign xor_ln67_1034_fu_1367_p2 = (xor_ln67_1033_fu_1361_p2 ^ 1'd1);

assign xor_ln67_1035_fu_4836_p2 = (tmp_1559_reg_6047 ^ tmp_1558_fu_4829_p3);

assign xor_ln67_1036_fu_4841_p2 = (xor_ln67_1035_fu_4836_p2 ^ 1'd1);

assign xor_ln67_1037_fu_1401_p2 = (tmp_1561_fu_1393_p3 ^ tmp_1560_fu_1385_p3);

assign xor_ln67_1038_fu_1407_p2 = (xor_ln67_1037_fu_1401_p2 ^ 1'd1);

assign xor_ln67_1039_fu_1433_p2 = (tmp_1563_fu_1425_p3 ^ tmp_1562_fu_1417_p3);

assign xor_ln67_1040_fu_1439_p2 = (xor_ln67_1039_fu_1433_p2 ^ 1'd1);

assign xor_ln67_1041_fu_1465_p2 = (tmp_1565_fu_1457_p3 ^ tmp_1564_fu_1449_p3);

assign xor_ln67_1042_fu_1471_p2 = (xor_ln67_1041_fu_1465_p2 ^ 1'd1);

assign xor_ln67_1043_fu_1497_p2 = (tmp_1567_fu_1489_p3 ^ tmp_1566_fu_1481_p3);

assign xor_ln67_1044_fu_1503_p2 = (xor_ln67_1043_fu_1497_p2 ^ 1'd1);

assign xor_ln67_1045_fu_1529_p2 = (tmp_1569_fu_1521_p3 ^ tmp_1568_fu_1513_p3);

assign xor_ln67_1046_fu_1535_p2 = (xor_ln67_1045_fu_1529_p2 ^ 1'd1);

assign xor_ln67_1047_fu_1561_p2 = (tmp_1570_fu_1545_p3 ^ 1'd1);

assign xor_ln67_1048_fu_1567_p2 = (xor_ln67_1047_fu_1561_p2 ^ tmp_1571_fu_1553_p3);

assign xor_ln67_1049_fu_1593_p2 = (tmp_1573_fu_1585_p3 ^ tmp_1572_fu_1577_p3);

assign xor_ln67_1050_fu_1599_p2 = (xor_ln67_1049_fu_1593_p2 ^ 1'd1);

assign xor_ln67_1051_fu_1625_p2 = (tmp_1575_fu_1617_p3 ^ tmp_1574_fu_1609_p3);

assign xor_ln67_1052_fu_1631_p2 = (xor_ln67_1051_fu_1625_p2 ^ 1'd1);

assign xor_ln67_1053_fu_1657_p2 = (tmp_1577_fu_1649_p3 ^ tmp_1576_fu_1641_p3);

assign xor_ln67_1054_fu_1663_p2 = (xor_ln67_1053_fu_1657_p2 ^ 1'd1);

assign xor_ln67_1055_fu_1689_p2 = (tmp_1579_fu_1681_p3 ^ tmp_1578_fu_1673_p3);

assign xor_ln67_1056_fu_1695_p2 = (xor_ln67_1055_fu_1689_p2 ^ 1'd1);

assign xor_ln67_1057_fu_1721_p2 = (tmp_1581_fu_1713_p3 ^ tmp_1580_fu_1705_p3);

assign xor_ln67_1058_fu_1727_p2 = (xor_ln67_1057_fu_1721_p2 ^ 1'd1);

assign xor_ln67_1059_fu_1753_p2 = (tmp_1583_fu_1745_p3 ^ tmp_1582_fu_1737_p3);

assign xor_ln67_1060_fu_1759_p2 = (xor_ln67_1059_fu_1753_p2 ^ 1'd1);

assign xor_ln67_1061_fu_1785_p2 = (tmp_1584_fu_1769_p3 ^ 1'd1);

assign xor_ln67_1062_fu_1791_p2 = (xor_ln67_1061_fu_1785_p2 ^ tmp_1585_fu_1777_p3);

assign xor_ln67_1063_fu_1817_p2 = (tmp_1587_fu_1809_p3 ^ tmp_1586_fu_1801_p3);

assign xor_ln67_1064_fu_1823_p2 = (xor_ln67_1063_fu_1817_p2 ^ 1'd1);

assign xor_ln67_1065_fu_1849_p2 = (tmp_1589_fu_1841_p3 ^ tmp_1588_fu_1833_p3);

assign xor_ln67_1066_fu_1855_p2 = (xor_ln67_1065_fu_1849_p2 ^ 1'd1);

assign xor_ln67_1067_fu_1881_p2 = (tmp_1591_fu_1873_p3 ^ tmp_1590_fu_1865_p3);

assign xor_ln67_1068_fu_1887_p2 = (xor_ln67_1067_fu_1881_p2 ^ 1'd1);

assign xor_ln67_1069_fu_1913_p2 = (tmp_1593_fu_1905_p3 ^ tmp_1592_fu_1897_p3);

assign xor_ln67_1070_fu_1919_p2 = (xor_ln67_1069_fu_1913_p2 ^ 1'd1);

assign xor_ln67_1071_fu_1945_p2 = (tmp_1595_fu_1937_p3 ^ tmp_1594_fu_1929_p3);

assign xor_ln67_1072_fu_1951_p2 = (xor_ln67_1071_fu_1945_p2 ^ 1'd1);

assign xor_ln67_1073_fu_1977_p2 = (tmp_1597_fu_1969_p3 ^ tmp_1596_fu_1961_p3);

assign xor_ln67_1074_fu_1983_p2 = (xor_ln67_1073_fu_1977_p2 ^ 1'd1);

assign xor_ln67_1075_fu_2009_p2 = (tmp_1599_fu_2001_p3 ^ tmp_1598_fu_1993_p3);

assign xor_ln67_1076_fu_2015_p2 = (xor_ln67_1075_fu_2009_p2 ^ 1'd1);

assign xor_ln67_1077_fu_2041_p2 = (tmp_1601_fu_2033_p3 ^ tmp_1600_fu_2025_p3);

assign xor_ln67_1078_fu_2047_p2 = (xor_ln67_1077_fu_2041_p2 ^ 1'd1);

assign xor_ln67_1079_fu_2073_p2 = (tmp_1603_fu_2065_p3 ^ tmp_1602_fu_2057_p3);

assign xor_ln67_1080_fu_2079_p2 = (xor_ln67_1079_fu_2073_p2 ^ 1'd1);

assign xor_ln67_1081_fu_2105_p2 = (tmp_1605_fu_2097_p3 ^ tmp_1604_fu_2089_p3);

assign xor_ln67_1082_fu_2111_p2 = (xor_ln67_1081_fu_2105_p2 ^ 1'd1);

assign xor_ln67_1083_fu_2137_p2 = (tmp_1607_fu_2129_p3 ^ tmp_1606_fu_2121_p3);

assign xor_ln67_1084_fu_2143_p2 = (xor_ln67_1083_fu_2137_p2 ^ 1'd1);

assign xor_ln67_1085_fu_2169_p2 = (tmp_1609_fu_2161_p3 ^ tmp_1608_fu_2153_p3);

assign xor_ln67_1086_fu_2175_p2 = (xor_ln67_1085_fu_2169_p2 ^ 1'd1);

assign xor_ln67_1087_fu_2285_p2 = (trunc_ln108_fu_1193_p1 ^ empty_1258_fu_2281_p1);

assign xor_ln67_1088_fu_2291_p2 = (xor_ln67_1087_fu_2285_p2 ^ 1'd1);

assign xor_ln67_1089_fu_2309_p2 = (tmp_1610_fu_2301_p3 ^ tmp_1549_fu_1225_p3);

assign xor_ln67_1090_fu_2315_p2 = (xor_ln67_1089_fu_2309_p2 ^ 1'd1);

assign xor_ln67_1091_fu_2333_p2 = (tmp_1611_fu_2325_p3 ^ tmp_1551_fu_1257_p3);

assign xor_ln67_1092_fu_2339_p2 = (xor_ln67_1091_fu_2333_p2 ^ 1'd1);

assign xor_ln67_1093_fu_2357_p2 = (tmp_1612_fu_2349_p3 ^ tmp_1553_fu_1289_p3);

assign xor_ln67_1094_fu_2363_p2 = (xor_ln67_1093_fu_2357_p2 ^ 1'd1);

assign xor_ln67_1095_fu_2381_p2 = (tmp_1613_fu_2373_p3 ^ tmp_1555_fu_1321_p3);

assign xor_ln67_1096_fu_2387_p2 = (xor_ln67_1095_fu_2381_p2 ^ 1'd1);

assign xor_ln67_1097_fu_2405_p2 = (tmp_1614_fu_2397_p3 ^ tmp_1557_fu_1353_p3);

assign xor_ln67_1098_fu_2411_p2 = (xor_ln67_1097_fu_2405_p2 ^ 1'd1);

assign xor_ln67_1099_fu_5043_p2 = (tmp_1615_fu_5036_p3 ^ tmp_1559_reg_6047);

assign xor_ln67_1100_fu_5048_p2 = (xor_ln67_1099_fu_5043_p2 ^ 1'd1);

assign xor_ln67_1101_fu_2429_p2 = (tmp_1616_fu_2421_p3 ^ tmp_1561_fu_1393_p3);

assign xor_ln67_1102_fu_2435_p2 = (xor_ln67_1101_fu_2429_p2 ^ 1'd1);

assign xor_ln67_1103_fu_2453_p2 = (tmp_1617_fu_2445_p3 ^ tmp_1563_fu_1425_p3);

assign xor_ln67_1104_fu_2459_p2 = (xor_ln67_1103_fu_2453_p2 ^ 1'd1);

assign xor_ln67_1105_fu_2477_p2 = (tmp_1618_fu_2469_p3 ^ tmp_1565_fu_1457_p3);

assign xor_ln67_1106_fu_2483_p2 = (xor_ln67_1105_fu_2477_p2 ^ 1'd1);

assign xor_ln67_1107_fu_2501_p2 = (tmp_1619_fu_2493_p3 ^ tmp_1567_fu_1489_p3);

assign xor_ln67_1108_fu_2507_p2 = (xor_ln67_1107_fu_2501_p2 ^ 1'd1);

assign xor_ln67_1109_fu_2525_p2 = (tmp_1620_fu_2517_p3 ^ tmp_1569_fu_1521_p3);

assign xor_ln67_1110_fu_2531_p2 = (xor_ln67_1109_fu_2525_p2 ^ 1'd1);

assign xor_ln67_1111_fu_2549_p2 = (tmp_1621_fu_2541_p3 ^ 1'd1);

assign xor_ln67_1112_fu_2555_p2 = (xor_ln67_1111_fu_2549_p2 ^ tmp_1571_fu_1553_p3);

assign xor_ln67_1113_fu_2573_p2 = (tmp_1622_fu_2565_p3 ^ tmp_1573_fu_1585_p3);

assign xor_ln67_1114_fu_2579_p2 = (xor_ln67_1113_fu_2573_p2 ^ 1'd1);

assign xor_ln67_1115_fu_2597_p2 = (tmp_1623_fu_2589_p3 ^ tmp_1575_fu_1617_p3);

assign xor_ln67_1116_fu_2603_p2 = (xor_ln67_1115_fu_2597_p2 ^ 1'd1);

assign xor_ln67_1117_fu_2621_p2 = (tmp_1624_fu_2613_p3 ^ tmp_1577_fu_1649_p3);

assign xor_ln67_1118_fu_2627_p2 = (xor_ln67_1117_fu_2621_p2 ^ 1'd1);

assign xor_ln67_1119_fu_2645_p2 = (tmp_1625_fu_2637_p3 ^ tmp_1579_fu_1681_p3);

assign xor_ln67_1120_fu_2651_p2 = (xor_ln67_1119_fu_2645_p2 ^ 1'd1);

assign xor_ln67_1121_fu_2669_p2 = (tmp_1626_fu_2661_p3 ^ tmp_1581_fu_1713_p3);

assign xor_ln67_1122_fu_2675_p2 = (xor_ln67_1121_fu_2669_p2 ^ 1'd1);

assign xor_ln67_1123_fu_2693_p2 = (tmp_1627_fu_2685_p3 ^ tmp_1583_fu_1745_p3);

assign xor_ln67_1124_fu_2699_p2 = (xor_ln67_1123_fu_2693_p2 ^ 1'd1);

assign xor_ln67_1125_fu_2717_p2 = (tmp_1628_fu_2709_p3 ^ 1'd1);

assign xor_ln67_1126_fu_2723_p2 = (xor_ln67_1125_fu_2717_p2 ^ tmp_1585_fu_1777_p3);

assign xor_ln67_1127_fu_2741_p2 = (tmp_1629_fu_2733_p3 ^ tmp_1587_fu_1809_p3);

assign xor_ln67_1128_fu_2747_p2 = (xor_ln67_1127_fu_2741_p2 ^ 1'd1);

assign xor_ln67_1129_fu_2765_p2 = (tmp_1630_fu_2757_p3 ^ tmp_1589_fu_1841_p3);

assign xor_ln67_1130_fu_2771_p2 = (xor_ln67_1129_fu_2765_p2 ^ 1'd1);

assign xor_ln67_1131_fu_2789_p2 = (tmp_1631_fu_2781_p3 ^ tmp_1591_fu_1873_p3);

assign xor_ln67_1132_fu_2795_p2 = (xor_ln67_1131_fu_2789_p2 ^ 1'd1);

assign xor_ln67_1133_fu_2813_p2 = (tmp_1632_fu_2805_p3 ^ tmp_1593_fu_1905_p3);

assign xor_ln67_1134_fu_2819_p2 = (xor_ln67_1133_fu_2813_p2 ^ 1'd1);

assign xor_ln67_1135_fu_2837_p2 = (tmp_1633_fu_2829_p3 ^ tmp_1595_fu_1937_p3);

assign xor_ln67_1136_fu_2843_p2 = (xor_ln67_1135_fu_2837_p2 ^ 1'd1);

assign xor_ln67_1137_fu_2861_p2 = (tmp_1634_fu_2853_p3 ^ tmp_1597_fu_1969_p3);

assign xor_ln67_1138_fu_2867_p2 = (xor_ln67_1137_fu_2861_p2 ^ 1'd1);

assign xor_ln67_1139_fu_2885_p2 = (tmp_1635_fu_2877_p3 ^ tmp_1599_fu_2001_p3);

assign xor_ln67_1140_fu_2891_p2 = (xor_ln67_1139_fu_2885_p2 ^ 1'd1);

assign xor_ln67_1141_fu_2909_p2 = (tmp_1636_fu_2901_p3 ^ tmp_1601_fu_2033_p3);

assign xor_ln67_1142_fu_2915_p2 = (xor_ln67_1141_fu_2909_p2 ^ 1'd1);

assign xor_ln67_1143_fu_2933_p2 = (tmp_1637_fu_2925_p3 ^ tmp_1603_fu_2065_p3);

assign xor_ln67_1144_fu_2939_p2 = (xor_ln67_1143_fu_2933_p2 ^ 1'd1);

assign xor_ln67_1145_fu_2957_p2 = (tmp_1638_fu_2949_p3 ^ tmp_1605_fu_2097_p3);

assign xor_ln67_1146_fu_2963_p2 = (xor_ln67_1145_fu_2957_p2 ^ 1'd1);

assign xor_ln67_1147_fu_2981_p2 = (tmp_1639_fu_2973_p3 ^ tmp_1607_fu_2129_p3);

assign xor_ln67_1148_fu_2987_p2 = (xor_ln67_1147_fu_2981_p2 ^ 1'd1);

assign xor_ln67_1149_fu_3005_p2 = (tmp_1640_fu_2997_p3 ^ tmp_1609_fu_2161_p3);

assign xor_ln67_1150_fu_3011_p2 = (xor_ln67_1149_fu_3005_p2 ^ 1'd1);

assign xor_ln67_1151_fu_3121_p2 = (trunc_ln108_fu_1193_p1 ^ empty_1259_fu_3117_p1);

assign xor_ln67_1152_fu_3127_p2 = (xor_ln67_1151_fu_3121_p2 ^ 1'd1);

assign xor_ln67_1153_fu_3145_p2 = (tmp_1641_fu_3137_p3 ^ tmp_1549_fu_1225_p3);

assign xor_ln67_1154_fu_3151_p2 = (xor_ln67_1153_fu_3145_p2 ^ 1'd1);

assign xor_ln67_1155_fu_3169_p2 = (tmp_1642_fu_3161_p3 ^ tmp_1551_fu_1257_p3);

assign xor_ln67_1156_fu_3175_p2 = (xor_ln67_1155_fu_3169_p2 ^ 1'd1);

assign xor_ln67_1157_fu_3193_p2 = (tmp_1643_fu_3185_p3 ^ 1'd1);

assign xor_ln67_1158_fu_3199_p2 = (xor_ln67_1157_fu_3193_p2 ^ tmp_1553_fu_1289_p3);

assign xor_ln67_1159_fu_3217_p2 = (tmp_1644_fu_3209_p3 ^ tmp_1555_fu_1321_p3);

assign xor_ln67_1160_fu_3223_p2 = (xor_ln67_1159_fu_3217_p2 ^ 1'd1);

assign xor_ln67_1161_fu_3241_p2 = (tmp_1645_fu_3233_p3 ^ tmp_1557_fu_1353_p3);

assign xor_ln67_1162_fu_3247_p2 = (xor_ln67_1161_fu_3241_p2 ^ 1'd1);

assign xor_ln67_1163_fu_5250_p2 = (tmp_1646_fu_5243_p3 ^ tmp_1559_reg_6047);

assign xor_ln67_1164_fu_5255_p2 = (xor_ln67_1163_fu_5250_p2 ^ 1'd1);

assign xor_ln67_1165_fu_3265_p2 = (tmp_1647_fu_3257_p3 ^ tmp_1561_fu_1393_p3);

assign xor_ln67_1166_fu_3271_p2 = (xor_ln67_1165_fu_3265_p2 ^ 1'd1);

assign xor_ln67_1167_fu_3289_p2 = (tmp_1648_fu_3281_p3 ^ tmp_1563_fu_1425_p3);

assign xor_ln67_1168_fu_3295_p2 = (xor_ln67_1167_fu_3289_p2 ^ 1'd1);

assign xor_ln67_1169_fu_3313_p2 = (tmp_1649_fu_3305_p3 ^ tmp_1565_fu_1457_p3);

assign xor_ln67_1170_fu_3319_p2 = (xor_ln67_1169_fu_3313_p2 ^ 1'd1);

assign xor_ln67_1171_fu_3337_p2 = (tmp_1650_fu_3329_p3 ^ tmp_1567_fu_1489_p3);

assign xor_ln67_1172_fu_3343_p2 = (xor_ln67_1171_fu_3337_p2 ^ 1'd1);

assign xor_ln67_1173_fu_3361_p2 = (tmp_1651_fu_3353_p3 ^ tmp_1569_fu_1521_p3);

assign xor_ln67_1174_fu_3367_p2 = (xor_ln67_1173_fu_3361_p2 ^ 1'd1);

assign xor_ln67_1175_fu_3385_p2 = (tmp_1652_fu_3377_p3 ^ 1'd1);

assign xor_ln67_1176_fu_3391_p2 = (xor_ln67_1175_fu_3385_p2 ^ tmp_1571_fu_1553_p3);

assign xor_ln67_1177_fu_3409_p2 = (tmp_1653_fu_3401_p3 ^ tmp_1573_fu_1585_p3);

assign xor_ln67_1178_fu_3415_p2 = (xor_ln67_1177_fu_3409_p2 ^ 1'd1);

assign xor_ln67_1179_fu_3433_p2 = (tmp_1654_fu_3425_p3 ^ tmp_1575_fu_1617_p3);

assign xor_ln67_1180_fu_3439_p2 = (xor_ln67_1179_fu_3433_p2 ^ 1'd1);

assign xor_ln67_1181_fu_3457_p2 = (tmp_1655_fu_3449_p3 ^ tmp_1577_fu_1649_p3);

assign xor_ln67_1182_fu_3463_p2 = (xor_ln67_1181_fu_3457_p2 ^ 1'd1);

assign xor_ln67_1183_fu_3481_p2 = (tmp_1656_fu_3473_p3 ^ tmp_1579_fu_1681_p3);

assign xor_ln67_1184_fu_3487_p2 = (xor_ln67_1183_fu_3481_p2 ^ 1'd1);

assign xor_ln67_1185_fu_3505_p2 = (tmp_1657_fu_3497_p3 ^ tmp_1581_fu_1713_p3);

assign xor_ln67_1186_fu_3511_p2 = (xor_ln67_1185_fu_3505_p2 ^ 1'd1);

assign xor_ln67_1187_fu_3529_p2 = (tmp_1658_fu_3521_p3 ^ tmp_1583_fu_1745_p3);

assign xor_ln67_1188_fu_3535_p2 = (xor_ln67_1187_fu_3529_p2 ^ 1'd1);

assign xor_ln67_1189_fu_3553_p2 = (tmp_1659_fu_3545_p3 ^ 1'd1);

assign xor_ln67_1190_fu_3559_p2 = (xor_ln67_1189_fu_3553_p2 ^ tmp_1585_fu_1777_p3);

assign xor_ln67_1191_fu_3577_p2 = (tmp_1660_fu_3569_p3 ^ tmp_1587_fu_1809_p3);

assign xor_ln67_1192_fu_3583_p2 = (xor_ln67_1191_fu_3577_p2 ^ 1'd1);

assign xor_ln67_1193_fu_3601_p2 = (tmp_1661_fu_3593_p3 ^ tmp_1589_fu_1841_p3);

assign xor_ln67_1194_fu_3607_p2 = (xor_ln67_1193_fu_3601_p2 ^ 1'd1);

assign xor_ln67_1195_fu_3625_p2 = (tmp_1662_fu_3617_p3 ^ tmp_1591_fu_1873_p3);

assign xor_ln67_1196_fu_3631_p2 = (xor_ln67_1195_fu_3625_p2 ^ 1'd1);

assign xor_ln67_1197_fu_3649_p2 = (tmp_1663_fu_3641_p3 ^ tmp_1593_fu_1905_p3);

assign xor_ln67_1198_fu_3655_p2 = (xor_ln67_1197_fu_3649_p2 ^ 1'd1);

assign xor_ln67_1199_fu_3673_p2 = (tmp_1664_fu_3665_p3 ^ tmp_1595_fu_1937_p3);

assign xor_ln67_1200_fu_3679_p2 = (xor_ln67_1199_fu_3673_p2 ^ 1'd1);

assign xor_ln67_1201_fu_3697_p2 = (tmp_1665_fu_3689_p3 ^ tmp_1597_fu_1969_p3);

assign xor_ln67_1202_fu_3703_p2 = (xor_ln67_1201_fu_3697_p2 ^ 1'd1);

assign xor_ln67_1203_fu_3721_p2 = (tmp_1666_fu_3713_p3 ^ tmp_1599_fu_2001_p3);

assign xor_ln67_1204_fu_3727_p2 = (xor_ln67_1203_fu_3721_p2 ^ 1'd1);

assign xor_ln67_1205_fu_3745_p2 = (tmp_1667_fu_3737_p3 ^ tmp_1601_fu_2033_p3);

assign xor_ln67_1206_fu_3751_p2 = (xor_ln67_1205_fu_3745_p2 ^ 1'd1);

assign xor_ln67_1207_fu_3769_p2 = (tmp_1668_fu_3761_p3 ^ tmp_1603_fu_2065_p3);

assign xor_ln67_1208_fu_3775_p2 = (xor_ln67_1207_fu_3769_p2 ^ 1'd1);

assign xor_ln67_1209_fu_3793_p2 = (tmp_1669_fu_3785_p3 ^ tmp_1605_fu_2097_p3);

assign xor_ln67_1210_fu_3799_p2 = (xor_ln67_1209_fu_3793_p2 ^ 1'd1);

assign xor_ln67_1211_fu_3817_p2 = (tmp_1670_fu_3809_p3 ^ tmp_1607_fu_2129_p3);

assign xor_ln67_1212_fu_3823_p2 = (xor_ln67_1211_fu_3817_p2 ^ 1'd1);

assign xor_ln67_1213_fu_3841_p2 = (tmp_1671_fu_3833_p3 ^ tmp_1609_fu_2161_p3);

assign xor_ln67_1214_fu_3847_p2 = (xor_ln67_1213_fu_3841_p2 ^ 1'd1);

assign xor_ln67_1215_fu_3957_p2 = (trunc_ln108_fu_1193_p1 ^ empty_1260_fu_3953_p1);

assign xor_ln67_1216_fu_3963_p2 = (xor_ln67_1215_fu_3957_p2 ^ 1'd1);

assign xor_ln67_1217_fu_3981_p2 = (tmp_1672_fu_3973_p3 ^ tmp_1549_fu_1225_p3);

assign xor_ln67_1218_fu_3987_p2 = (xor_ln67_1217_fu_3981_p2 ^ 1'd1);

assign xor_ln67_1219_fu_4005_p2 = (tmp_1673_fu_3997_p3 ^ tmp_1551_fu_1257_p3);

assign xor_ln67_1220_fu_4011_p2 = (xor_ln67_1219_fu_4005_p2 ^ 1'd1);

assign xor_ln67_1221_fu_4029_p2 = (tmp_1674_fu_4021_p3 ^ 1'd1);

assign xor_ln67_1222_fu_4035_p2 = (xor_ln67_1221_fu_4029_p2 ^ tmp_1553_fu_1289_p3);

assign xor_ln67_1223_fu_4053_p2 = (tmp_1675_fu_4045_p3 ^ tmp_1555_fu_1321_p3);

assign xor_ln67_1224_fu_4059_p2 = (xor_ln67_1223_fu_4053_p2 ^ 1'd1);

assign xor_ln67_1225_fu_4077_p2 = (tmp_1676_fu_4069_p3 ^ tmp_1557_fu_1353_p3);

assign xor_ln67_1226_fu_4083_p2 = (xor_ln67_1225_fu_4077_p2 ^ 1'd1);

assign xor_ln67_1227_fu_5457_p2 = (tmp_1677_fu_5450_p3 ^ tmp_1559_reg_6047);

assign xor_ln67_1228_fu_5462_p2 = (xor_ln67_1227_fu_5457_p2 ^ 1'd1);

assign xor_ln67_1229_fu_4101_p2 = (tmp_1678_fu_4093_p3 ^ tmp_1561_fu_1393_p3);

assign xor_ln67_1230_fu_4107_p2 = (xor_ln67_1229_fu_4101_p2 ^ 1'd1);

assign xor_ln67_1231_fu_4125_p2 = (tmp_1679_fu_4117_p3 ^ tmp_1563_fu_1425_p3);

assign xor_ln67_1232_fu_4131_p2 = (xor_ln67_1231_fu_4125_p2 ^ 1'd1);

assign xor_ln67_1233_fu_4149_p2 = (tmp_1680_fu_4141_p3 ^ tmp_1565_fu_1457_p3);

assign xor_ln67_1234_fu_4155_p2 = (xor_ln67_1233_fu_4149_p2 ^ 1'd1);

assign xor_ln67_1235_fu_4173_p2 = (tmp_1681_fu_4165_p3 ^ tmp_1567_fu_1489_p3);

assign xor_ln67_1236_fu_4179_p2 = (xor_ln67_1235_fu_4173_p2 ^ 1'd1);

assign xor_ln67_1237_fu_4197_p2 = (tmp_1682_fu_4189_p3 ^ tmp_1569_fu_1521_p3);

assign xor_ln67_1238_fu_4203_p2 = (xor_ln67_1237_fu_4197_p2 ^ 1'd1);

assign xor_ln67_1239_fu_4221_p2 = (tmp_1683_fu_4213_p3 ^ 1'd1);

assign xor_ln67_1240_fu_4227_p2 = (xor_ln67_1239_fu_4221_p2 ^ tmp_1571_fu_1553_p3);

assign xor_ln67_1241_fu_4245_p2 = (tmp_1684_fu_4237_p3 ^ tmp_1573_fu_1585_p3);

assign xor_ln67_1242_fu_4251_p2 = (xor_ln67_1241_fu_4245_p2 ^ 1'd1);

assign xor_ln67_1243_fu_4269_p2 = (tmp_1685_fu_4261_p3 ^ tmp_1575_fu_1617_p3);

assign xor_ln67_1244_fu_4275_p2 = (xor_ln67_1243_fu_4269_p2 ^ 1'd1);

assign xor_ln67_1245_fu_4293_p2 = (tmp_1686_fu_4285_p3 ^ tmp_1577_fu_1649_p3);

assign xor_ln67_1246_fu_4299_p2 = (xor_ln67_1245_fu_4293_p2 ^ 1'd1);

assign xor_ln67_1247_fu_4317_p2 = (tmp_1687_fu_4309_p3 ^ tmp_1579_fu_1681_p3);

assign xor_ln67_1248_fu_4323_p2 = (xor_ln67_1247_fu_4317_p2 ^ 1'd1);

assign xor_ln67_1249_fu_4341_p2 = (tmp_1688_fu_4333_p3 ^ tmp_1581_fu_1713_p3);

assign xor_ln67_1250_fu_4347_p2 = (xor_ln67_1249_fu_4341_p2 ^ 1'd1);

assign xor_ln67_1251_fu_4365_p2 = (tmp_1689_fu_4357_p3 ^ tmp_1583_fu_1745_p3);

assign xor_ln67_1252_fu_4371_p2 = (xor_ln67_1251_fu_4365_p2 ^ 1'd1);

assign xor_ln67_1253_fu_4389_p2 = (tmp_1690_fu_4381_p3 ^ 1'd1);

assign xor_ln67_1254_fu_4395_p2 = (xor_ln67_1253_fu_4389_p2 ^ tmp_1585_fu_1777_p3);

assign xor_ln67_1255_fu_4413_p2 = (tmp_1691_fu_4405_p3 ^ tmp_1587_fu_1809_p3);

assign xor_ln67_1256_fu_4419_p2 = (xor_ln67_1255_fu_4413_p2 ^ 1'd1);

assign xor_ln67_1257_fu_4437_p2 = (tmp_1692_fu_4429_p3 ^ tmp_1589_fu_1841_p3);

assign xor_ln67_1258_fu_4443_p2 = (xor_ln67_1257_fu_4437_p2 ^ 1'd1);

assign xor_ln67_1259_fu_4461_p2 = (tmp_1693_fu_4453_p3 ^ tmp_1591_fu_1873_p3);

assign xor_ln67_1260_fu_4467_p2 = (xor_ln67_1259_fu_4461_p2 ^ 1'd1);

assign xor_ln67_1261_fu_4485_p2 = (tmp_1694_fu_4477_p3 ^ tmp_1593_fu_1905_p3);

assign xor_ln67_1262_fu_4491_p2 = (xor_ln67_1261_fu_4485_p2 ^ 1'd1);

assign xor_ln67_1263_fu_4509_p2 = (tmp_1695_fu_4501_p3 ^ tmp_1595_fu_1937_p3);

assign xor_ln67_1264_fu_4515_p2 = (xor_ln67_1263_fu_4509_p2 ^ 1'd1);

assign xor_ln67_1265_fu_4533_p2 = (tmp_1696_fu_4525_p3 ^ tmp_1597_fu_1969_p3);

assign xor_ln67_1266_fu_4539_p2 = (xor_ln67_1265_fu_4533_p2 ^ 1'd1);

assign xor_ln67_1267_fu_4557_p2 = (tmp_1697_fu_4549_p3 ^ tmp_1599_fu_2001_p3);

assign xor_ln67_1268_fu_4563_p2 = (xor_ln67_1267_fu_4557_p2 ^ 1'd1);

assign xor_ln67_1269_fu_4581_p2 = (tmp_1698_fu_4573_p3 ^ tmp_1601_fu_2033_p3);

assign xor_ln67_1270_fu_4587_p2 = (xor_ln67_1269_fu_4581_p2 ^ 1'd1);

assign xor_ln67_1271_fu_4605_p2 = (tmp_1699_fu_4597_p3 ^ tmp_1603_fu_2065_p3);

assign xor_ln67_1272_fu_4611_p2 = (xor_ln67_1271_fu_4605_p2 ^ 1'd1);

assign xor_ln67_1273_fu_4629_p2 = (tmp_1700_fu_4621_p3 ^ tmp_1605_fu_2097_p3);

assign xor_ln67_1274_fu_4635_p2 = (xor_ln67_1273_fu_4629_p2 ^ 1'd1);

assign xor_ln67_1275_fu_4653_p2 = (tmp_1701_fu_4645_p3 ^ tmp_1607_fu_2129_p3);

assign xor_ln67_1276_fu_4659_p2 = (xor_ln67_1275_fu_4653_p2 ^ 1'd1);

assign xor_ln67_1277_fu_4677_p2 = (tmp_1702_fu_4669_p3 ^ tmp_1609_fu_2161_p3);

assign xor_ln67_1278_fu_4683_p2 = (xor_ln67_1277_fu_4677_p2 ^ 1'd1);

assign xor_ln67_fu_1201_p2 = (trunc_ln108_fu_1193_p1 ^ empty_fu_1197_p1);

assign zext_ln169_1000_fu_2633_p1 = xor_ln67_1118_fu_2627_p2;

assign zext_ln169_1001_fu_2657_p1 = xor_ln67_1120_fu_2651_p2;

assign zext_ln169_1002_fu_2681_p1 = xor_ln67_1122_fu_2675_p2;

assign zext_ln169_1003_fu_2705_p1 = xor_ln67_1124_fu_2699_p2;

assign zext_ln169_1004_fu_2729_p1 = xor_ln67_1126_fu_2723_p2;

assign zext_ln169_1005_fu_2753_p1 = xor_ln67_1128_fu_2747_p2;

assign zext_ln169_1006_fu_2777_p1 = xor_ln67_1130_fu_2771_p2;

assign zext_ln169_1007_fu_2801_p1 = xor_ln67_1132_fu_2795_p2;

assign zext_ln169_1008_fu_2825_p1 = xor_ln67_1134_fu_2819_p2;

assign zext_ln169_1009_fu_2849_p1 = xor_ln67_1136_fu_2843_p2;

assign zext_ln169_1010_fu_2873_p1 = xor_ln67_1138_fu_2867_p2;

assign zext_ln169_1011_fu_2897_p1 = xor_ln67_1140_fu_2891_p2;

assign zext_ln169_1012_fu_2921_p1 = xor_ln67_1142_fu_2915_p2;

assign zext_ln169_1013_fu_2945_p1 = xor_ln67_1144_fu_2939_p2;

assign zext_ln169_1014_fu_2969_p1 = xor_ln67_1146_fu_2963_p2;

assign zext_ln169_1015_fu_2993_p1 = xor_ln67_1148_fu_2987_p2;

assign zext_ln169_1016_fu_3017_p1 = xor_ln67_1150_fu_3011_p2;

assign zext_ln169_1017_fu_5064_p1 = add_ln169_544_reg_6135;

assign zext_ln169_1018_fu_5073_p1 = add_ln169_546_reg_6140;

assign zext_ln169_1019_fu_5076_p1 = add_ln169_547_reg_6145;

assign zext_ln169_1020_fu_5085_p1 = add_ln169_548_fu_5079_p2;

assign zext_ln169_1021_fu_5095_p1 = add_ln169_550_reg_6150;

assign zext_ln169_1022_fu_5098_p1 = add_ln169_551_reg_6155;

assign zext_ln169_1023_fu_5107_p1 = add_ln169_552_fu_5101_p2;

assign zext_ln169_1024_fu_5111_p1 = add_ln169_553_reg_6160;

assign zext_ln169_1025_fu_5114_p1 = add_ln169_554_reg_6165;

assign zext_ln169_1026_fu_5123_p1 = add_ln169_555_fu_5117_p2;

assign zext_ln169_1027_fu_5133_p1 = add_ln169_556_fu_5127_p2;

assign zext_ln169_1028_fu_5143_p1 = add_ln169_558_reg_6170;

assign zext_ln169_1029_fu_5146_p1 = add_ln169_559_reg_6175;

assign zext_ln169_1030_fu_5155_p1 = add_ln169_560_fu_5149_p2;

assign zext_ln169_1031_fu_5159_p1 = add_ln169_561_reg_6180;

assign zext_ln169_1032_fu_5162_p1 = add_ln169_562_reg_6185;

assign zext_ln169_1033_fu_5171_p1 = add_ln169_563_fu_5165_p2;

assign zext_ln169_1034_fu_5181_p1 = add_ln169_564_fu_5175_p2;

assign zext_ln169_1035_fu_5185_p1 = add_ln169_565_reg_6190;

assign zext_ln169_1036_fu_5188_p1 = add_ln169_566_reg_6195;

assign zext_ln169_1037_fu_5197_p1 = add_ln169_567_fu_5191_p2;

assign zext_ln169_1038_fu_5201_p1 = add_ln169_568_reg_6200;

assign zext_ln169_1039_fu_5204_p1 = add_ln169_570_reg_6205;

assign zext_ln169_1040_fu_5213_p1 = add_ln169_571_fu_5207_p2;

assign zext_ln169_1041_fu_5223_p1 = add_ln169_572_fu_5217_p2;

assign zext_ln169_1042_fu_5233_p1 = add_ln169_573_fu_5227_p2;

assign zext_ln169_1043_fu_3133_p1 = xor_ln67_1152_fu_3127_p2;

assign zext_ln169_1044_fu_3157_p1 = xor_ln67_1154_fu_3151_p2;

assign zext_ln169_1045_fu_3181_p1 = xor_ln67_1156_fu_3175_p2;

assign zext_ln169_1046_fu_3205_p1 = xor_ln67_1158_fu_3199_p2;

assign zext_ln169_1047_fu_3229_p1 = xor_ln67_1160_fu_3223_p2;

assign zext_ln169_1048_fu_3253_p1 = xor_ln67_1162_fu_3247_p2;

assign zext_ln169_1049_fu_5261_p1 = xor_ln67_1164_fu_5255_p2;

assign zext_ln169_1050_fu_3277_p1 = xor_ln67_1166_fu_3271_p2;

assign zext_ln169_1051_fu_3301_p1 = xor_ln67_1168_fu_3295_p2;

assign zext_ln169_1052_fu_3325_p1 = xor_ln67_1170_fu_3319_p2;

assign zext_ln169_1053_fu_3349_p1 = xor_ln67_1172_fu_3343_p2;

assign zext_ln169_1054_fu_3373_p1 = xor_ln67_1174_fu_3367_p2;

assign zext_ln169_1055_fu_3397_p1 = xor_ln67_1176_fu_3391_p2;

assign zext_ln169_1056_fu_3421_p1 = xor_ln67_1178_fu_3415_p2;

assign zext_ln169_1057_fu_3445_p1 = xor_ln67_1180_fu_3439_p2;

assign zext_ln169_1058_fu_3469_p1 = xor_ln67_1182_fu_3463_p2;

assign zext_ln169_1059_fu_3493_p1 = xor_ln67_1184_fu_3487_p2;

assign zext_ln169_1060_fu_3517_p1 = xor_ln67_1186_fu_3511_p2;

assign zext_ln169_1061_fu_3541_p1 = xor_ln67_1188_fu_3535_p2;

assign zext_ln169_1062_fu_3565_p1 = xor_ln67_1190_fu_3559_p2;

assign zext_ln169_1063_fu_3589_p1 = xor_ln67_1192_fu_3583_p2;

assign zext_ln169_1064_fu_3613_p1 = xor_ln67_1194_fu_3607_p2;

assign zext_ln169_1065_fu_3637_p1 = xor_ln67_1196_fu_3631_p2;

assign zext_ln169_1066_fu_3661_p1 = xor_ln67_1198_fu_3655_p2;

assign zext_ln169_1067_fu_3685_p1 = xor_ln67_1200_fu_3679_p2;

assign zext_ln169_1068_fu_3709_p1 = xor_ln67_1202_fu_3703_p2;

assign zext_ln169_1069_fu_3733_p1 = xor_ln67_1204_fu_3727_p2;

assign zext_ln169_1070_fu_3757_p1 = xor_ln67_1206_fu_3751_p2;

assign zext_ln169_1071_fu_3781_p1 = xor_ln67_1208_fu_3775_p2;

assign zext_ln169_1072_fu_3805_p1 = xor_ln67_1210_fu_3799_p2;

assign zext_ln169_1073_fu_3829_p1 = xor_ln67_1212_fu_3823_p2;

assign zext_ln169_1074_fu_3853_p1 = xor_ln67_1214_fu_3847_p2;

assign zext_ln169_1075_fu_5271_p1 = add_ln169_576_reg_6215;

assign zext_ln169_1076_fu_5280_p1 = add_ln169_578_reg_6220;

assign zext_ln169_1077_fu_5283_p1 = add_ln169_579_reg_6225;

assign zext_ln169_1078_fu_5292_p1 = add_ln169_580_fu_5286_p2;

assign zext_ln169_1079_fu_5302_p1 = add_ln169_582_reg_6230;

assign zext_ln169_1080_fu_5305_p1 = add_ln169_583_reg_6235;

assign zext_ln169_1081_fu_5314_p1 = add_ln169_584_fu_5308_p2;

assign zext_ln169_1082_fu_5318_p1 = add_ln169_585_reg_6240;

assign zext_ln169_1083_fu_5321_p1 = add_ln169_586_reg_6245;

assign zext_ln169_1084_fu_5330_p1 = add_ln169_587_fu_5324_p2;

assign zext_ln169_1085_fu_5340_p1 = add_ln169_588_fu_5334_p2;

assign zext_ln169_1086_fu_5350_p1 = add_ln169_590_reg_6250;

assign zext_ln169_1087_fu_5353_p1 = add_ln169_591_reg_6255;

assign zext_ln169_1088_fu_5362_p1 = add_ln169_592_fu_5356_p2;

assign zext_ln169_1089_fu_5366_p1 = add_ln169_593_reg_6260;

assign zext_ln169_1090_fu_5369_p1 = add_ln169_594_reg_6265;

assign zext_ln169_1091_fu_5378_p1 = add_ln169_595_fu_5372_p2;

assign zext_ln169_1092_fu_5388_p1 = add_ln169_596_fu_5382_p2;

assign zext_ln169_1093_fu_5392_p1 = add_ln169_597_reg_6270;

assign zext_ln169_1094_fu_5395_p1 = add_ln169_598_reg_6275;

assign zext_ln169_1095_fu_5404_p1 = add_ln169_599_fu_5398_p2;

assign zext_ln169_1096_fu_5408_p1 = add_ln169_600_reg_6280;

assign zext_ln169_1097_fu_5411_p1 = add_ln169_602_reg_6285;

assign zext_ln169_1098_fu_5420_p1 = add_ln169_603_fu_5414_p2;

assign zext_ln169_1099_fu_5430_p1 = add_ln169_604_fu_5424_p2;

assign zext_ln169_1100_fu_5440_p1 = add_ln169_605_fu_5434_p2;

assign zext_ln169_1101_fu_3969_p1 = xor_ln67_1216_fu_3963_p2;

assign zext_ln169_1102_fu_3993_p1 = xor_ln67_1218_fu_3987_p2;

assign zext_ln169_1103_fu_4017_p1 = xor_ln67_1220_fu_4011_p2;

assign zext_ln169_1104_fu_4041_p1 = xor_ln67_1222_fu_4035_p2;

assign zext_ln169_1105_fu_4065_p1 = xor_ln67_1224_fu_4059_p2;

assign zext_ln169_1106_fu_4089_p1 = xor_ln67_1226_fu_4083_p2;

assign zext_ln169_1107_fu_5468_p1 = xor_ln67_1228_fu_5462_p2;

assign zext_ln169_1108_fu_4113_p1 = xor_ln67_1230_fu_4107_p2;

assign zext_ln169_1109_fu_4137_p1 = xor_ln67_1232_fu_4131_p2;

assign zext_ln169_1110_fu_4161_p1 = xor_ln67_1234_fu_4155_p2;

assign zext_ln169_1111_fu_4185_p1 = xor_ln67_1236_fu_4179_p2;

assign zext_ln169_1112_fu_4209_p1 = xor_ln67_1238_fu_4203_p2;

assign zext_ln169_1113_fu_4233_p1 = xor_ln67_1240_fu_4227_p2;

assign zext_ln169_1114_fu_4257_p1 = xor_ln67_1242_fu_4251_p2;

assign zext_ln169_1115_fu_4281_p1 = xor_ln67_1244_fu_4275_p2;

assign zext_ln169_1116_fu_4305_p1 = xor_ln67_1246_fu_4299_p2;

assign zext_ln169_1117_fu_4329_p1 = xor_ln67_1248_fu_4323_p2;

assign zext_ln169_1118_fu_4353_p1 = xor_ln67_1250_fu_4347_p2;

assign zext_ln169_1119_fu_4377_p1 = xor_ln67_1252_fu_4371_p2;

assign zext_ln169_1120_fu_4401_p1 = xor_ln67_1254_fu_4395_p2;

assign zext_ln169_1121_fu_4425_p1 = xor_ln67_1256_fu_4419_p2;

assign zext_ln169_1122_fu_4449_p1 = xor_ln67_1258_fu_4443_p2;

assign zext_ln169_1123_fu_4473_p1 = xor_ln67_1260_fu_4467_p2;

assign zext_ln169_1124_fu_4497_p1 = xor_ln67_1262_fu_4491_p2;

assign zext_ln169_1125_fu_4521_p1 = xor_ln67_1264_fu_4515_p2;

assign zext_ln169_1126_fu_4545_p1 = xor_ln67_1266_fu_4539_p2;

assign zext_ln169_1127_fu_4569_p1 = xor_ln67_1268_fu_4563_p2;

assign zext_ln169_1128_fu_4593_p1 = xor_ln67_1270_fu_4587_p2;

assign zext_ln169_1129_fu_4617_p1 = xor_ln67_1272_fu_4611_p2;

assign zext_ln169_1130_fu_4641_p1 = xor_ln67_1274_fu_4635_p2;

assign zext_ln169_1131_fu_4665_p1 = xor_ln67_1276_fu_4659_p2;

assign zext_ln169_1132_fu_4689_p1 = xor_ln67_1278_fu_4683_p2;

assign zext_ln169_1133_fu_5478_p1 = add_ln169_608_reg_6295;

assign zext_ln169_1134_fu_5487_p1 = add_ln169_610_reg_6300;

assign zext_ln169_1135_fu_5490_p1 = add_ln169_611_reg_6305;

assign zext_ln169_1136_fu_5499_p1 = add_ln169_612_fu_5493_p2;

assign zext_ln169_1137_fu_5509_p1 = add_ln169_614_reg_6310;

assign zext_ln169_1138_fu_5512_p1 = add_ln169_615_reg_6315;

assign zext_ln169_1139_fu_5521_p1 = add_ln169_616_fu_5515_p2;

assign zext_ln169_1140_fu_5525_p1 = add_ln169_617_reg_6320;

assign zext_ln169_1141_fu_5528_p1 = add_ln169_618_reg_6325;

assign zext_ln169_1142_fu_5537_p1 = add_ln169_619_fu_5531_p2;

assign zext_ln169_1143_fu_5547_p1 = add_ln169_620_fu_5541_p2;

assign zext_ln169_1144_fu_5557_p1 = add_ln169_622_reg_6330;

assign zext_ln169_1145_fu_5560_p1 = add_ln169_623_reg_6335;

assign zext_ln169_1146_fu_5569_p1 = add_ln169_624_fu_5563_p2;

assign zext_ln169_1147_fu_5573_p1 = add_ln169_625_reg_6340;

assign zext_ln169_1148_fu_5576_p1 = add_ln169_626_reg_6345;

assign zext_ln169_1149_fu_5585_p1 = add_ln169_627_fu_5579_p2;

assign zext_ln169_1150_fu_5595_p1 = add_ln169_628_fu_5589_p2;

assign zext_ln169_1151_fu_5599_p1 = add_ln169_629_reg_6350;

assign zext_ln169_1152_fu_5602_p1 = add_ln169_630_reg_6355;

assign zext_ln169_1153_fu_5611_p1 = add_ln169_631_fu_5605_p2;

assign zext_ln169_1154_fu_5615_p1 = add_ln169_632_reg_6360;

assign zext_ln169_1155_fu_5618_p1 = add_ln169_634_reg_6365;

assign zext_ln169_1156_fu_5627_p1 = add_ln169_635_fu_5621_p2;

assign zext_ln169_1157_fu_5637_p1 = add_ln169_636_fu_5631_p2;

assign zext_ln169_1158_fu_5647_p1 = add_ln169_637_fu_5641_p2;

assign zext_ln169_928_fu_1245_p1 = xor_ln67_1026_fu_1239_p2;

assign zext_ln169_929_fu_1277_p1 = xor_ln67_1028_fu_1271_p2;

assign zext_ln169_930_fu_1309_p1 = xor_ln67_1030_fu_1303_p2;

assign zext_ln169_931_fu_1341_p1 = xor_ln67_1032_fu_1335_p2;

assign zext_ln169_932_fu_1373_p1 = xor_ln67_1034_fu_1367_p2;

assign zext_ln169_933_fu_4847_p1 = xor_ln67_1036_fu_4841_p2;

assign zext_ln169_934_fu_1413_p1 = xor_ln67_1038_fu_1407_p2;

assign zext_ln169_935_fu_1445_p1 = xor_ln67_1040_fu_1439_p2;

assign zext_ln169_936_fu_1477_p1 = xor_ln67_1042_fu_1471_p2;

assign zext_ln169_937_fu_1509_p1 = xor_ln67_1044_fu_1503_p2;

assign zext_ln169_938_fu_1541_p1 = xor_ln67_1046_fu_1535_p2;

assign zext_ln169_939_fu_1573_p1 = xor_ln67_1048_fu_1567_p2;

assign zext_ln169_940_fu_1605_p1 = xor_ln67_1050_fu_1599_p2;

assign zext_ln169_941_fu_1637_p1 = xor_ln67_1052_fu_1631_p2;

assign zext_ln169_942_fu_1669_p1 = xor_ln67_1054_fu_1663_p2;

assign zext_ln169_943_fu_1701_p1 = xor_ln67_1056_fu_1695_p2;

assign zext_ln169_944_fu_1733_p1 = xor_ln67_1058_fu_1727_p2;

assign zext_ln169_945_fu_1765_p1 = xor_ln67_1060_fu_1759_p2;

assign zext_ln169_946_fu_1797_p1 = xor_ln67_1062_fu_1791_p2;

assign zext_ln169_947_fu_1829_p1 = xor_ln67_1064_fu_1823_p2;

assign zext_ln169_948_fu_1861_p1 = xor_ln67_1066_fu_1855_p2;

assign zext_ln169_949_fu_1893_p1 = xor_ln67_1068_fu_1887_p2;

assign zext_ln169_950_fu_1925_p1 = xor_ln67_1070_fu_1919_p2;

assign zext_ln169_951_fu_1957_p1 = xor_ln67_1072_fu_1951_p2;

assign zext_ln169_952_fu_1989_p1 = xor_ln67_1074_fu_1983_p2;

assign zext_ln169_953_fu_2021_p1 = xor_ln67_1076_fu_2015_p2;

assign zext_ln169_954_fu_2053_p1 = xor_ln67_1078_fu_2047_p2;

assign zext_ln169_955_fu_2085_p1 = xor_ln67_1080_fu_2079_p2;

assign zext_ln169_956_fu_2117_p1 = xor_ln67_1082_fu_2111_p2;

assign zext_ln169_957_fu_2149_p1 = xor_ln67_1084_fu_2143_p2;

assign zext_ln169_958_fu_2181_p1 = xor_ln67_1086_fu_2175_p2;

assign zext_ln169_959_fu_4857_p1 = add_ln169_512_reg_6055;

assign zext_ln169_960_fu_4866_p1 = add_ln169_514_reg_6060;

assign zext_ln169_961_fu_4869_p1 = add_ln169_515_reg_6065;

assign zext_ln169_962_fu_4878_p1 = add_ln169_516_fu_4872_p2;

assign zext_ln169_963_fu_4888_p1 = add_ln169_518_reg_6070;

assign zext_ln169_964_fu_4891_p1 = add_ln169_519_reg_6075;

assign zext_ln169_965_fu_4900_p1 = add_ln169_520_fu_4894_p2;

assign zext_ln169_966_fu_4904_p1 = add_ln169_521_reg_6080;

assign zext_ln169_967_fu_4907_p1 = add_ln169_522_reg_6085;

assign zext_ln169_968_fu_4916_p1 = add_ln169_523_fu_4910_p2;

assign zext_ln169_969_fu_4926_p1 = add_ln169_524_fu_4920_p2;

assign zext_ln169_970_fu_4936_p1 = add_ln169_526_reg_6090;

assign zext_ln169_971_fu_4939_p1 = add_ln169_527_reg_6095;

assign zext_ln169_972_fu_4948_p1 = add_ln169_528_fu_4942_p2;

assign zext_ln169_973_fu_4952_p1 = add_ln169_529_reg_6100;

assign zext_ln169_974_fu_4955_p1 = add_ln169_530_reg_6105;

assign zext_ln169_975_fu_4964_p1 = add_ln169_531_fu_4958_p2;

assign zext_ln169_976_fu_4974_p1 = add_ln169_532_fu_4968_p2;

assign zext_ln169_977_fu_4978_p1 = add_ln169_533_reg_6110;

assign zext_ln169_978_fu_4981_p1 = add_ln169_534_reg_6115;

assign zext_ln169_979_fu_4990_p1 = add_ln169_535_fu_4984_p2;

assign zext_ln169_980_fu_4994_p1 = add_ln169_536_reg_6120;

assign zext_ln169_981_fu_4997_p1 = add_ln169_538_reg_6125;

assign zext_ln169_982_fu_5006_p1 = add_ln169_539_fu_5000_p2;

assign zext_ln169_983_fu_5016_p1 = add_ln169_540_fu_5010_p2;

assign zext_ln169_984_fu_5026_p1 = add_ln169_541_fu_5020_p2;

assign zext_ln169_985_fu_2297_p1 = xor_ln67_1088_fu_2291_p2;

assign zext_ln169_986_fu_2321_p1 = xor_ln67_1090_fu_2315_p2;

assign zext_ln169_987_fu_2345_p1 = xor_ln67_1092_fu_2339_p2;

assign zext_ln169_988_fu_2369_p1 = xor_ln67_1094_fu_2363_p2;

assign zext_ln169_989_fu_2393_p1 = xor_ln67_1096_fu_2387_p2;

assign zext_ln169_990_fu_2417_p1 = xor_ln67_1098_fu_2411_p2;

assign zext_ln169_991_fu_5054_p1 = xor_ln67_1100_fu_5048_p2;

assign zext_ln169_992_fu_2441_p1 = xor_ln67_1102_fu_2435_p2;

assign zext_ln169_993_fu_2465_p1 = xor_ln67_1104_fu_2459_p2;

assign zext_ln169_994_fu_2489_p1 = xor_ln67_1106_fu_2483_p2;

assign zext_ln169_995_fu_2513_p1 = xor_ln67_1108_fu_2507_p2;

assign zext_ln169_996_fu_2537_p1 = xor_ln67_1110_fu_2531_p2;

assign zext_ln169_997_fu_2561_p1 = xor_ln67_1112_fu_2555_p2;

assign zext_ln169_998_fu_2585_p1 = xor_ln67_1114_fu_2579_p2;

assign zext_ln169_999_fu_2609_p1 = xor_ln67_1116_fu_2603_p2;

assign zext_ln169_fu_1213_p1 = xor_ln67_1024_fu_1207_p2;

endmodule //BlackBoxJam_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1
