strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8caa785d10>",
		fillcolor=firebrick,
		label="23:NS
next_state <= (in)? 0 : 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8caa785d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_19:AL"	[def_var="['next_state']",
		label="Leaf_19:AL"];
	"23:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8ca6871250>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f8ca6866450>",
		fillcolor=linen,
		label="21:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:BL" -> "21:CS"	[cond="[]",
		lineno=None];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ca6863210>",
		fillcolor=firebrick,
		label="15:NS
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ca6863210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_12:AL"	[def_var="['present_state']",
		label="Leaf_12:AL"];
	"15:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f8ca6863110>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8ca65d6bd0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f8ca687dd10>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f8ca6866f50>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f8ca6871050>",
		clk_sens=False,
		fillcolor=gold,
		label="19:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"Leaf_12:AL" -> "19:AL";
	"26:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f8ca68ead10>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="26:AS
out = present_state == 1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_12:AL" -> "26:AS";
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ca6866950>",
		fillcolor=firebrick,
		label="22:NS
next_state <= (in)? 0 : 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ca6866950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:CA" -> "22:NS"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ca65cee90>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"14:IF" -> "15:NS"	[cond="['reset']",
		label=reset,
		lineno=14];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ca65cebd0>",
		fillcolor=firebrick,
		label="17:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ca65cebd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:IF" -> "17:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"23:CA" -> "23:NS"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"22:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"Leaf_19:AL" -> "12:AL";
}
