// Seed: 1218627106
`define pp_5 0
module module_0 (
    output logic id_0,
    input reg id_1,
    output id_2,
    input id_3,
    output id_4
);
  always @(id_3 ? 1 : 1 or negedge id_3) id_2 <= id_1;
endmodule
