{
   DisplayTieOff: "1",
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port btns_4bits -pg 1 -y 710 -defaultsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port vga_hs -pg 1 -y 1170 -defaultsOSRD
preplace port sws_4bits -pg 1 -y 990 -defaultsOSRD
preplace port leds_4bits -pg 1 -y 850 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port vga_vs -pg 1 -y 1190 -defaultsOSRD
preplace portBus vga_b -pg 1 -y 1150 -defaultsOSRD
preplace portBus vga_r -pg 1 -y 1110 -defaultsOSRD
preplace portBus vga_g -pg 1 -y 1130 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 4 -y 710 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 3 -y 690 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -y 450 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 730 -defaultsOSRD
preplace inst axi_gpio_sw -pg 1 -lvl 5 -y 990 -defaultsOSRD
preplace inst axi_gpio_btn -pg 1 -lvl 5 -y 710 -defaultsOSRD
preplace inst axi_gpio_led -pg 1 -lvl 5 -y 850 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 500 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 3 -y 1060 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 210 -defaultsOSRD
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 3 -y 230 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 870 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 170 -defaultsOSRD
preplace inst rgb2vga_0 -pg 1 -lvl 5 -y 1150 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ
preplace netloc rgb2vga_0_vga_pRed 1 5 1 NJ
preplace netloc axi_dynclk_0_PXL_CLK_O 1 2 3 770 850 1150 1160 NJ
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 2 1 730
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 3 750 830 NJ 830 NJ
preplace netloc rgb2vga_0_vga_pGreen 1 5 1 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 1120
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 4 1 1450
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 400 340 NJ 340 NJ 340 NJ 340 1980
preplace netloc rst_processing_system7_0_150M_peripheral_aresetn 1 3 1 1150
preplace netloc processing_system7_0_axi_periph_M05_AXI 1 2 1 710
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 1 1120
preplace netloc v_tc_0_irq 1 3 1 1130
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 20 350 NJ 350 710 350 NJ 350 1470J 360 1960
preplace netloc axi_gpio_led_GPIO 1 5 1 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1450
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 3 720 960 NJ 960 1470J
preplace netloc rst_processing_system7_0_150M_interconnect_aresetn 1 3 1 1130
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 4 380 650 760 970 NJ 970 1460
preplace netloc axi_gpio_0_GPIO1 1 5 1 NJ
preplace netloc xlconcat_0_dout 1 4 1 1460
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
preplace netloc rgb2vga_0_vga_pVSync 1 5 1 NJ
preplace netloc rgb2vga_0_vga_pHSync 1 5 1 NJ
preplace netloc axi_vdma_0_mm2s_introut 1 3 1 N
preplace netloc axi_gpio_0_GPIO 1 5 1 NJ
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 1 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 30 630 390 630 740 330 NJ 330 1480 370 1990
preplace netloc v_tc_0_vtiming_out 1 3 1 N
preplace netloc processing_system7_0_FCLK_CLK1 1 2 4 770 130 1140 90 1490 350 1970
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 2 1 700
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 3 NJ 840 NJ 840 1470
preplace netloc rgb2vga_0_vga_pBlue 1 5 1 NJ
levelinfo -pg 1 0 210 550 950 1300 1730 2010 -top 0 -bot 1250
",
}
{
   da_clkrst_cnt: "1",
}
