{'addr': {'DefVars': ['q'],
          'Lines': ['12:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f0324be4e10>]},
 'ram': {'DefVars': ['q'],
         'Lines': ['12:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f0324be4e10>]}}
