The following files were generated for 'ila0' in directory
/home/lekhobola/Documents/xilinx/Rhino_Sdr_Blocks/pcores/IO/fmc150_if/rtl/spartan6/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila0.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila0.cdc
   * ila0.constraints/ila0.ucf
   * ila0.constraints/ila0.xdc
   * ila0.ncf
   * ila0.ngc
   * ila0.ucf
   * ila0.vhd
   * ila0.vho
   * ila0.xdc
   * ila0_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * ila0.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila0.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ila0.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * ila0.gise
   * ila0.xise

Deliver Readme:
   Readme file for the IP.

   * ila0_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila0_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

