INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/project_1/project_1.srcs/sources_1/new/traffic_light_controller_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_controller_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/project_1/Traffic_Light_Controller_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller_TB
WARNING: [VRFC 10-8884] decimal constant 10000000000 should be smaller than 2147483648; using 1410065408 instead [C:/Xilinx/Projects/project_1/Traffic_Light_Controller_TB.v:46]
