// Seed: 2136685831
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_1 ? ~-1 : -1 - id_1;
  id_3[-1] (
      -1
  );
  wand id_4;
  tri0 id_5, id_6;
  tri0 id_7 = 1;
  assign id_4 = -1 + (1);
  id_8(
      .id_0(-1'h0), .id_1(id_3), .id_2(-1), .id_3(id_7), .id_4(id_6)
  );
  assign id_2 = id_5;
  wire id_9;
endmodule
module module_1;
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_1 = -1;
      end
    end
    if (id_2) id_3.id_3 = id_3 + id_2;
    begin : LABEL_0
      id_2 = -1'b0;
    end
  end
  module_0 modCall_1 ();
endmodule
