// Seed: 1999056559
module module_0 (
    id_1,
    id_2
);
  output wand id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
  assign id_2 = -1;
endmodule
module module_0 #(
    parameter id_14 = 32'd46,
    parameter id_16 = 32'd64
) (
    input wand id_0
    , _id_16,
    input wire id_1,
    input supply1 id_2,
    output uwire module_1,
    input tri id_4,
    input supply1 id_5
    , id_17,
    output tri0 id_6,
    output wire id_7,
    output logic id_8,
    input supply1 id_9,
    input wor id_10,
    output wire id_11,
    input wor id_12,
    output wire id_13,
    input uwire _id_14
);
  parameter id_18 = -1 != -1;
  module_0 modCall_1 (
      id_17,
      id_18
  );
  always @(posedge id_14 or -1)
    #1 begin : LABEL_0
      if (-1) begin : LABEL_1
        assert (id_18);
      end
    end
  wire id_19;
  assign id_3 = id_10;
  bit id_20;
  parameter id_21 = "";
  wire [id_16 : id_14] id_22, id_23;
  task id_24;
    input [-1 : -1 'b0] id_25;
    begin : LABEL_2
      $unsigned(39);
      ;
      fork
        id_20 = id_18;
        id_8 <= 1'b0;
      join
    end
  endtask
endmodule
