--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.twx
DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ncd -o
DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.twr
DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.pcf -ucf KIT_XC3S500E_PQ208.ucf

Design file:              DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.ncd
Physical constraint file: DEM_NP_8BIT_SS_UD_4TS_XVN_HT7D_3BTN_2SW.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CKHT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |    4.634(F)|   -0.480(F)|CKHT_BUFGP        |   0.000|
BTN<1>      |    2.616(F)|    0.793(F)|CKHT_BUFGP        |   0.000|
BTN<2>      |    2.285(F)|    0.810(F)|CKHT_BUFGP        |   0.000|
SW<0>       |    7.368(F)|   -2.851(F)|CKHT_BUFGP        |   0.000|
SW<1>       |    6.848(F)|   -2.945(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock CKHT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CATHODE<0>  |    8.263(F)|CKHT_BUFGP        |   0.000|
CATHODE<1>  |    8.196(F)|CKHT_BUFGP        |   0.000|
CATHODE<2>  |   11.706(F)|CKHT_BUFGP        |   0.000|
CATHODE<3>  |    8.831(F)|CKHT_BUFGP        |   0.000|
CATHODE<4>  |    8.550(F)|CKHT_BUFGP        |   0.000|
CATHODE<5>  |    8.959(F)|CKHT_BUFGP        |   0.000|
CATHODE<6>  |    8.469(F)|CKHT_BUFGP        |   0.000|
CATHODE<7>  |    8.688(F)|CKHT_BUFGP        |   0.000|
LED<0>      |    8.056(F)|CKHT_BUFGP        |   0.000|
LED<1>      |    7.998(F)|CKHT_BUFGP        |   0.000|
SSEG<0>     |   20.414(F)|CKHT_BUFGP        |   0.000|
SSEG<1>     |   20.466(F)|CKHT_BUFGP        |   0.000|
SSEG<2>     |   20.563(F)|CKHT_BUFGP        |   0.000|
SSEG<3>     |   20.578(F)|CKHT_BUFGP        |   0.000|
SSEG<4>     |   21.045(F)|CKHT_BUFGP        |   0.000|
SSEG<5>     |   20.524(F)|CKHT_BUFGP        |   0.000|
SSEG<6>     |   20.525(F)|CKHT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CKHT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CKHT           |         |         |         |    8.332|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |SSEG<0>        |    9.800|
SW<0>          |SSEG<1>        |   10.006|
SW<0>          |SSEG<2>        |   10.259|
SW<0>          |SSEG<3>        |   10.455|
SW<0>          |SSEG<4>        |   10.741|
SW<0>          |SSEG<5>        |   10.693|
SW<0>          |SSEG<6>        |   10.742|
SW<1>          |SSEG<0>        |    9.852|
SW<1>          |SSEG<1>        |   10.085|
SW<1>          |SSEG<2>        |   10.609|
SW<1>          |SSEG<3>        |   10.805|
SW<1>          |SSEG<4>        |   11.091|
SW<1>          |SSEG<5>        |   11.043|
SW<1>          |SSEG<6>        |   11.092|
---------------+---------------+---------+


Analysis completed Mon Apr 17 03:46:31 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 351 MB



