module reg_data_out(clk, busB, data_out_ctl, data_out);
	input clk, data_out_ctl;
	input [15:0] busB;
	output reg [15:0] data_out;
	always @(clk or busB or data_out_ctl) begin
		if(data_out_ctl == 1'b1 && clk == 1'b0) begin
			data_out = busB;
		end
	end
endmodule