

================================================================
== Vitis HLS Report for 'guitar_effects'
================================================================
* Date:           Wed Apr 24 17:03:08 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_guitar_effects_Pipeline_LPF_Loop_fu_580  |guitar_effects_Pipeline_LPF_Loop  |     6635|     6635|  66.350 us|  66.350 us|  6635|  6635|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1           |      441|      441|         1|          -|          -|    441|        no|
        |- Loop 2           |    88200|    88200|         1|          -|          -|  88200|        no|
        |- VITIS_LOOP_96_3  |        ?|        ?|  9 ~ 6823|          -|          -|      ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   4372|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|   24|    4830|   5731|    -|
|Memory           |      257|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1662|    -|
|Register         |        -|    -|    2459|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      258|   24|    7289|  11765|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       92|   10|       6|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |control_r_s_axi_U                            |control_r_s_axi                   |        0|   0|  508|   840|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U15            |dmul_64ns_64ns_64_7_max_dsp_1     |        0|  11|  342|   586|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U12            |fdiv_32ns_32ns_32_16_no_dsp_1     |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11            |fmul_32ns_32ns_32_4_max_dsp_1     |        0|   3|  143|   321|    0|
    |gmem_m_axi_U                                 |gmem_m_axi                        |        0|   0|  718|  1318|    0|
    |grp_guitar_effects_Pipeline_LPF_Loop_fu_580  |guitar_effects_Pipeline_LPF_Loop  |        1|   2|  875|  1447|    0|
    |mul_32s_32s_32_2_1_U22                       |mul_32s_32s_32_2_1                |        0|   3|  165|    50|    0|
    |mul_32s_34ns_65_2_1_U23                      |mul_32s_34ns_65_2_1               |        0|   3|  173|    54|    0|
    |mul_32s_8s_40_2_1_U17                        |mul_32s_8s_40_2_1                 |        0|   1|  165|    50|    0|
    |mul_32s_8s_40_2_1_U18                        |mul_32s_8s_40_2_1                 |        0|   1|  165|    50|    0|
    |mul_5s_10ns_15_1_1_U25                       |mul_5s_10ns_15_1_1                |        0|   0|    0|    63|    0|
    |sitodp_32ns_64_6_no_dsp_1_U16                |sitodp_32ns_64_6_no_dsp_1         |        0|   0|    0|     0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U13                |sitofp_32ns_32_6_no_dsp_1         |        0|   0|    0|     0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U14                |sitofp_32ns_32_6_no_dsp_1         |        0|   0|    0|     0|    0|
    |srem_32ns_10ns_32_36_seq_1_U19               |srem_32ns_10ns_32_36_seq_1        |        0|   0|  394|   238|    0|
    |srem_32ns_18ns_17_36_seq_1_U20               |srem_32ns_18ns_17_36_seq_1        |        0|   0|  394|   238|    0|
    |srem_32ns_18ns_32_36_seq_1_U21               |srem_32ns_18ns_32_36_seq_1        |        0|   0|  394|   238|    0|
    |srem_32ns_5ns_32_36_seq_1_U24                |srem_32ns_5ns_32_36_seq_1         |        0|   0|  394|   238|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                        |                                  |        1|  24| 4830|  5731|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |compression_buffer_U  |compression_buffer_RAM_AUTO_1R1W  |        1|  0|   0|    0|    441|   32|     1|        14112|
    |delay_buffer_U        |delay_buffer_RAM_AUTO_1R1W        |      256|  0|   0|    0|  88200|   32|     1|      2822400|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                 |                                  |      257|  0|   0|    0|  88641|   64|     2|      2836512|
    +----------------------+----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |add_ln235_fu_724_p2           |         +|   0|  0|   39|          32|          32|
    |add_ln254_fu_1826_p2          |         +|   0|  0|   71|          64|          64|
    |add_ln346_1_fu_1152_p2        |         +|   0|  0|   14|           9|           8|
    |add_ln346_2_fu_1453_p2        |         +|   0|  0|   14|           9|           8|
    |add_ln346_fu_1325_p2          |         +|   0|  0|   14|           9|           8|
    |add_ln515_fu_1712_p2          |         +|   0|  0|   12|          12|          11|
    |current_sample_fu_1589_p2     |         +|   0|  0|   39|          32|           1|
    |empty_42_fu_652_p2            |         +|   0|  0|   14|           9|           1|
    |empty_45_fu_682_p2            |         +|   0|  0|   24|          17|           1|
    |grp_fu_1042_p0                |         +|   0|  0|   39|          32|           1|
    |grp_fu_1289_p0                |         +|   0|  0|   39|          32|           1|
    |output_fu_1572_p2             |         +|   0|  0|   39|          32|          32|
    |r_V_fu_825_p2                 |         +|   0|  0|   39|          32|          32|
    |result_fu_933_p2              |         +|   0|  0|   39|          32|          32|
    |ret_V_2_fu_950_p2             |         +|   0|  0|   39|          32|           1|
    |ret_V_fu_914_p2               |         +|   0|  0|   39|          32|           1|
    |grp_fu_1277_p0                |         -|   0|  0|   39|          32|          32|
    |negative_threshold_fu_770_p2  |         -|   0|  0|   39|           1|          32|
    |r_V_2_fu_820_p2               |         -|   0|  0|   39|          32|          32|
    |result_1_fu_969_p2            |         -|   0|  0|   39|          32|          32|
    |result_V_12_fu_1794_p2        |         -|   0|  0|   39|           1|          32|
    |result_V_5_fu_1257_p2         |         -|   0|  0|   39|           1|          32|
    |result_V_6_fu_1245_p2         |         -|   0|  0|   39|           1|          32|
    |result_V_9_fu_1546_p2         |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_1_fu_1726_p2       |         -|   0|  0|   12|          10|          11|
    |sub_ln1512_2_fu_1339_p2       |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_3_fu_1166_p2       |         -|   0|  0|   15|           7|           8|
    |sub_ln1512_fu_1467_p2         |         -|   0|  0|   15|           7|           8|
    |sub_ln165_fu_1018_p2          |         -|   0|  0|   39|           1|          32|
    |sub_ln235_1_fu_1656_p2        |         -|   0|  0|   39|           1|          32|
    |sub_ln235_fu_1627_p2          |         -|   0|  0|   72|           1|          65|
    |and_ln147_fu_974_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln149_fu_847_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln197_1_fu_1100_p2        |       and|   0|  0|    2|           1|           1|
    |and_ln197_fu_1094_p2          |       and|   0|  0|    2|           1|           1|
    |ap_condition_3430             |       and|   0|  0|    2|           1|           1|
    |exitcond3412_fu_676_p2        |      icmp|   0|  0|   13|          17|          17|
    |exitcond3465_fu_646_p2        |      icmp|   0|  0|   11|           9|           8|
    |icmp_ln1049_1_fu_945_p2       |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln1049_fu_909_p2         |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln147_fu_815_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln149_fu_836_p2          |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln180_fu_1052_p2         |      icmp|   0|  0|   18|          32|           9|
    |icmp_ln188_fu_1073_p2         |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln197_1_fu_1089_p2       |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln197_fu_1084_p2         |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln198_fu_1078_p2         |      icmp|   0|  0|   18|          32|           1|
    |r_V_11_fu_1752_p2             |      lshr|   0|  0|  460|         137|         137|
    |r_V_5_fu_1377_p2              |      lshr|   0|  0|  242|          79|          79|
    |r_V_7_fu_1204_p2              |      lshr|   0|  0|  242|          79|          79|
    |r_V_9_fu_1505_p2              |      lshr|   0|  0|  242|          79|          79|
    |ap_block_state226             |        or|   0|  0|    2|           1|           1|
    |ap_block_state228             |        or|   0|  0|    2|           1|           1|
    |or_ln104_fu_995_p2            |        or|   0|  0|   32|          32|           4|
    |or_ln109_fu_1061_p2           |        or|   0|  0|   32|          32|           3|
    |or_ln114_fu_1552_p2           |        or|   0|  0|   32|          32|           2|
    |or_ln119_fu_1851_p2           |        or|   0|  0|   32|          32|           1|
    |or_ln149_fu_853_p2            |        or|   0|  0|    2|           1|           1|
    |abs_in_1_fu_1023_p3           |    select|   0|  0|   32|           1|          32|
    |current_level_fu_1066_p3      |    select|   0|  0|   32|           1|          32|
    |empty_48_fu_1001_p3           |    select|   0|  0|   32|           1|          32|
    |result_2_fu_978_p3            |    select|   0|  0|   32|           1|          32|
    |result_4_fu_986_p3            |    select|   0|  0|   32|           1|          32|
    |result_V_14_fu_1262_p3        |    select|   0|  0|   32|           1|          32|
    |result_V_15_fu_1566_p3        |    select|   0|  0|   32|           1|          32|
    |result_V_16_fu_1799_p3        |    select|   0|  0|   32|           1|          32|
    |result_V_fu_1250_p3           |    select|   0|  0|   32|           1|          32|
    |ret_V_1_fu_926_p3             |    select|   0|  0|   32|           1|          32|
    |ret_V_3_fu_962_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln1048_1_fu_955_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln1048_fu_919_p3       |    select|   0|  0|   32|           1|          32|
    |select_ln235_1_fu_1662_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln235_fu_1649_p3       |    select|   0|  0|   32|           1|          32|
    |ush_1_fu_1176_p3              |    select|   0|  0|    9|           1|           9|
    |ush_2_fu_1477_p3              |    select|   0|  0|    9|           1|           9|
    |ush_3_fu_1736_p3              |    select|   0|  0|   12|           1|          12|
    |ush_fu_1349_p3                |    select|   0|  0|    9|           1|           9|
    |val_1_fu_1238_p3              |    select|   0|  0|   32|           1|          32|
    |val_2_fu_1539_p3              |    select|   0|  0|   32|           1|          32|
    |val_3_fu_1786_p3              |    select|   0|  0|   32|           1|          32|
    |val_fu_1411_p3                |    select|   0|  0|   32|           1|          32|
    |r_V_10_fu_1511_p2             |       shl|   0|  0|  242|          79|          79|
    |r_V_12_fu_1758_p2             |       shl|   0|  0|  460|         137|         137|
    |r_V_6_fu_1383_p2              |       shl|   0|  0|  242|          79|          79|
    |r_V_8_fu_1210_p2              |       shl|   0|  0|  242|          79|          79|
    |rev_fu_765_p2                 |       xor|   0|  0|    2|           1|           2|
    |xor_ln147_fu_830_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln149_fu_841_p2           |       xor|   0|  0|    2|           1|           2|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0| 4372|        1726|        2270|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+------+-----------+-----+-----------+
    |                 Name                |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+------+-----------+-----+-----------+
    |INPUT_r_TDATA_blk_n                  |     9|          2|    1|          2|
    |OUTPUT_r_TDATA_blk_n                 |     9|          2|    1|          2|
    |OUTPUT_r_TLAST_int_regslice          |    14|          3|    1|          3|
    |ap_NS_fsm                            |  1219|        229|    1|        229|
    |ap_phi_mux_empty_49_phi_fu_505_p10   |     9|          2|   32|         64|
    |ap_phi_mux_empty_50_phi_fu_537_p4    |     9|          2|   32|         64|
    |ap_phi_mux_empty_51_phi_fu_559_p4    |     9|          2|   32|         64|
    |ap_phi_mux_tmp_int_3_phi_fu_521_p10  |    14|          3|   32|         96|
    |ap_phi_mux_tmp_int_6_phi_fu_548_p4   |     9|          2|   32|         64|
    |ap_phi_mux_tmp_int_phi_fu_571_p4     |     9|          2|   32|         64|
    |ap_sig_allocacmp_p_0_0_0_i338_load   |     9|          2|   32|         64|
    |compression_buffer_address0          |    20|          4|    9|         36|
    |compression_buffer_ce0               |    14|          3|    1|          3|
    |compression_buffer_d0                |    14|          3|   32|         96|
    |compression_buffer_index_fu_304      |     9|          2|   32|         64|
    |current_sample_2_fu_296              |     9|          2|   32|         64|
    |delay_buffer_address0                |    20|          4|   17|         68|
    |delay_buffer_d0                      |    14|          3|   32|         96|
    |delay_buffer_index_fu_300            |     9|          2|   32|         64|
    |empty_43_fu_288                      |     9|          2|   17|         34|
    |empty_46_fu_292                      |     9|          2|   32|         64|
    |empty_49_reg_502                     |    14|          3|   32|         96|
    |empty_50_reg_534                     |     9|          2|   32|         64|
    |empty_51_reg_556                     |     9|          2|   32|         64|
    |empty_fu_272                         |     9|          2|    9|         18|
    |gmem_ARADDR                          |    14|          3|   64|        192|
    |gmem_blk_n_AR                        |     9|          2|    1|          2|
    |gmem_blk_n_R                         |     9|          2|    1|          2|
    |grp_fu_589_ce                        |     9|          2|    1|          2|
    |grp_fu_589_p0                        |    14|          3|   32|         96|
    |grp_fu_589_p1                        |    20|          4|   32|        128|
    |grp_fu_593_p0                        |    14|          3|   32|         96|
    |grp_fu_597_ce                        |    14|          3|    1|          3|
    |grp_fu_597_p0                        |    31|          6|   32|        192|
    |p_0_0_0_i338_fu_308                  |     9|          2|   32|         64|
    |tmp_int_3_reg_518                    |    14|          3|   32|         96|
    |tmp_int_6_reg_545                    |     9|          2|   32|         64|
    |tmp_int_reg_567                      |     9|          2|   32|         64|
    +-------------------------------------+------+-----------+-----+-----------+
    |Total                                |  1662|        324|  893|       2548|
    +-------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                           |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |add_ln235_reg_2016                                        |   31|   0|   32|          1|
    |and_ln197_1_reg_2217                                      |    1|   0|    1|          0|
    |ap_CS_fsm                                                 |  228|   0|  228|          0|
    |compression_buffer_index_1_reg_2178                       |   32|   0|   32|          0|
    |compression_buffer_index_fu_304                           |   32|   0|   32|          0|
    |compression_max_threshold_read_reg_1905                   |   32|   0|   32|          0|
    |compression_min_threshold_read_reg_1911                   |   32|   0|   32|          0|
    |compression_zero_threshold_read_reg_1900                  |   32|   0|   32|          0|
    |control_read_reg_1933                                     |    8|   0|    8|          0|
    |control_signal_reg_2395                                   |   32|   0|   32|          0|
    |conv18_i_reg_2048                                         |   32|   0|   32|          0|
    |conv30_i_reg_2053                                         |   32|   0|   32|          0|
    |conv7_i_i_i_reg_2042                                      |   40|   0|   40|          0|
    |conv_i2_reg_2369                                          |   64|   0|   64|          0|
    |current_sample_2_fu_296                                   |   32|   0|   32|          0|
    |data_V_2_reg_2303                                         |   32|   0|   32|          0|
    |dc_3_reg_2374                                             |   64|   0|   64|          0|
    |delay_buffer_index_fu_300                                 |   32|   0|   32|          0|
    |delay_buffer_index_load_reg_2247                          |   32|   0|   32|          0|
    |delay_buffer_load_reg_2298                                |   32|   0|   32|          0|
    |delay_mult_read_reg_1895                                  |   32|   0|   32|          0|
    |delay_samples_read_reg_1890                               |   32|   0|   32|          0|
    |distortion_clip_factor_read_reg_1918                      |    8|   0|    8|          0|
    |distortion_threshold_read_reg_1923                        |   32|   0|   32|          0|
    |empty_43_fu_288                                           |   17|   0|   17|          0|
    |empty_46_fu_292                                           |   32|   0|   32|          0|
    |empty_48_reg_2167                                         |   32|   0|   32|          0|
    |empty_49_reg_502                                          |   32|   0|   32|          0|
    |empty_50_reg_534                                          |   32|   0|   32|          0|
    |empty_51_reg_556                                          |   32|   0|   32|          0|
    |empty_fu_272                                              |    9|   0|    9|          0|
    |gmem_addr_1_read_reg_2416                                 |   32|   0|   32|          0|
    |gmem_addr_1_reg_2410                                      |   64|   0|   64|          0|
    |gmem_addr_read_reg_2027                                   |   32|   0|   32|          0|
    |grp_guitar_effects_Pipeline_LPF_Loop_fu_580_ap_start_reg  |    1|   0|    1|          0|
    |icmp_ln147_reg_2092                                       |    1|   0|    1|          0|
    |icmp_ln180_reg_2191                                       |    1|   0|    1|          0|
    |icmp_ln188_reg_2209                                       |    1|   0|    1|          0|
    |icmp_ln198_reg_2213                                       |    1|   0|    1|          0|
    |isNeg_1_reg_2231                                          |    1|   0|    1|          0|
    |isNeg_2_reg_2313                                          |    1|   0|    1|          0|
    |isNeg_reg_2272                                            |    1|   0|    1|          0|
    |mul_ln235_1_reg_2354                                      |   65|   0|   65|          0|
    |mul_ln235_reg_2338                                        |   32|   0|   32|          0|
    |mul_ln254_reg_2405                                        |   15|   0|   15|          0|
    |negative_threshold_reg_2037                               |   32|   0|   32|          0|
    |or_ln109_reg_2196                                         |   31|   0|   32|          1|
    |or_ln149_reg_2107                                         |    1|   0|    1|          0|
    |p_0_0_0_i338_fu_308                                       |   32|   0|   32|          0|
    |p_Result_15_reg_2262                                      |    1|   0|    1|          0|
    |p_Result_16_reg_2267                                      |   23|   0|   23|          0|
    |p_Result_17_reg_2221                                      |    1|   0|    1|          0|
    |p_Result_18_reg_2226                                      |   23|   0|   23|          0|
    |p_Result_20_reg_2308                                      |   23|   0|   23|          0|
    |p_Result_21_reg_2379                                      |    1|   0|    1|          0|
    |r_V_13_reg_2122                                           |   40|   0|   40|          0|
    |r_V_14_reg_2139                                           |   40|   0|   40|          0|
    |r_V_2_reg_2097                                            |   32|   0|   32|          0|
    |r_V_reg_2102                                              |   32|   0|   32|          0|
    |reg_614                                                   |   32|   0|   32|          0|
    |reg_620                                                   |   32|   0|   32|          0|
    |reg_625                                                   |   32|   0|   32|          0|
    |result_4_reg_2156                                         |   32|   0|   32|          0|
    |result_V_16_reg_2390                                      |   32|   0|   32|          0|
    |result_V_9_reg_2328                                       |   32|   0|   32|          0|
    |ret_V_3_cast_reg_2144                                     |   32|   0|   32|          0|
    |ret_V_cast_reg_2127                                       |   32|   0|   32|          0|
    |rev_reg_2032                                              |    1|   0|    1|          0|
    |select_ln235_1_reg_2364                                   |   32|   0|   32|          0|
    |srem_ln216_reg_2288                                       |   17|   0|   17|          0|
    |tempo_read_reg_1884                                       |   32|   0|   32|          0|
    |tmp_1_reg_2008                                            |    1|   0|    1|          0|
    |tmp_24_reg_2343                                           |    1|   0|    1|          0|
    |tmp_26_reg_2359                                           |   16|   0|   16|          0|
    |tmp_2_reg_2012                                            |    1|   0|    1|          0|
    |tmp_data_V_1_reg_2058                                     |   32|   0|   32|          0|
    |tmp_dest_V_reg_2087                                       |    6|   0|    6|          0|
    |tmp_id_V_reg_2082                                         |    5|   0|    5|          0|
    |tmp_int_3_reg_518                                         |   32|   0|   32|          0|
    |tmp_int_6_reg_545                                         |   32|   0|   32|          0|
    |tmp_int_reg_567                                           |   32|   0|   32|          0|
    |tmp_keep_V_reg_2063                                       |    4|   0|    4|          0|
    |tmp_last_V_reg_2078                                       |    1|   0|    1|          0|
    |tmp_reg_2001                                              |    1|   0|    1|          0|
    |tmp_strb_V_reg_2068                                       |    4|   0|    4|          0|
    |tmp_user_V_reg_2073                                       |    2|   0|    2|          0|
    |trunc_ln1049_1_reg_2151                                   |    7|   0|    7|          0|
    |trunc_ln1049_reg_2134                                     |    7|   0|    7|          0|
    |trunc_ln23_reg_1946                                       |    1|   0|    1|          0|
    |trunc_ln254_reg_2400                                      |    5|   0|    5|          0|
    |trunc_ln67_reg_2186                                       |   10|   0|   10|          0|
    |ush_1_reg_2236                                            |    9|   0|    9|          0|
    |ush_2_reg_2318                                            |    9|   0|    9|          0|
    |ush_reg_2277                                              |    9|   0|    9|          0|
    |val_1_reg_2241                                            |   32|   0|   32|          0|
    |val_2_reg_2323                                            |   32|   0|   32|          0|
    |val_3_reg_2384                                            |   32|   0|   32|          0|
    |val_reg_2282                                              |   32|   0|   32|          0|
    |wah_coeffs_read_reg_1878                                  |   64|   0|   64|          0|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                     | 2459|   0| 2461|          2|
    +----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-------------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    8|         s_axi|          control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    8|         s_axi|          control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|         s_axi|          control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|         s_axi|          control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|         s_axi|          control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|         s_axi|          control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_none|     guitar_effects|  return value|
|m_axi_gmem_AWVALID       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|         m_axi|               gmem|       pointer|
|INPUT_r_TDATA            |   in|   32|          axis|   INPUT_r_V_data_V|       pointer|
|INPUT_r_TVALID           |   in|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TREADY           |  out|    1|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TDEST            |   in|    6|          axis|   INPUT_r_V_dest_V|       pointer|
|INPUT_r_TKEEP            |   in|    4|          axis|   INPUT_r_V_keep_V|       pointer|
|INPUT_r_TSTRB            |   in|    4|          axis|   INPUT_r_V_strb_V|       pointer|
|INPUT_r_TUSER            |   in|    2|          axis|   INPUT_r_V_user_V|       pointer|
|INPUT_r_TLAST            |   in|    1|          axis|   INPUT_r_V_last_V|       pointer|
|INPUT_r_TID              |   in|    5|          axis|     INPUT_r_V_id_V|       pointer|
|OUTPUT_r_TDATA           |  out|   32|          axis|  OUTPUT_r_V_data_V|       pointer|
|OUTPUT_r_TVALID          |  out|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TREADY          |   in|    1|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TDEST           |  out|    6|          axis|  OUTPUT_r_V_dest_V|       pointer|
|OUTPUT_r_TKEEP           |  out|    4|          axis|  OUTPUT_r_V_keep_V|       pointer|
|OUTPUT_r_TSTRB           |  out|    4|          axis|  OUTPUT_r_V_strb_V|       pointer|
|OUTPUT_r_TUSER           |  out|    2|          axis|  OUTPUT_r_V_user_V|       pointer|
|OUTPUT_r_TLAST           |  out|    1|          axis|  OUTPUT_r_V_last_V|       pointer|
|OUTPUT_r_TID             |  out|    5|          axis|    OUTPUT_r_V_id_V|       pointer|
+-------------------------+-----+-----+--------------+-------------------+--------------+

