--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml instrument.twx instrument.ncd -o instrument.twr
instrument.pcf -ucf instrument.ucf

Design file:              instrument.ncd
Physical constraint file: instrument.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ch<0>       |    2.177(R)|   -0.534(R)|clk_BUFGP         |   0.000|
ch<1>       |    1.013(R)|    0.397(R)|clk_BUFGP         |   0.000|
ch<2>       |    1.098(R)|    0.324(R)|clk_BUFGP         |   0.000|
ch<3>       |    1.068(R)|    0.349(R)|clk_BUFGP         |   0.000|
ch<4>       |    0.309(R)|    0.974(R)|clk_BUFGP         |   0.000|
ch<5>       |    0.310(R)|    0.974(R)|clk_BUFGP         |   0.000|
ch<6>       |    0.686(R)|    0.658(R)|clk_BUFGP         |   0.000|
ch<7>       |    0.636(R)|    0.697(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SPI_CS      |   12.048(R)|clk_BUFGP         |   0.000|
SPI_MOSI    |    8.758(R)|clk_BUFGP         |   0.000|
SPI_SCK     |   10.145(R)|clk_BUFGP         |   0.000|
test<0>     |   15.987(R)|clk_BUFGP         |   0.000|
test<1>     |   16.825(R)|clk_BUFGP         |   0.000|
test<2>     |   16.685(R)|clk_BUFGP         |   0.000|
test<3>     |   17.376(R)|clk_BUFGP         |   0.000|
test<4>     |   16.548(R)|clk_BUFGP         |   0.000|
test<5>     |   17.021(R)|clk_BUFGP         |   0.000|
test<6>     |   17.924(R)|clk_BUFGP         |   0.000|
test<7>     |   18.344(R)|clk_BUFGP         |   0.000|
test<8>     |   17.444(R)|clk_BUFGP         |   0.000|
test<9>     |   19.334(R)|clk_BUFGP         |   0.000|
test<10>    |   17.027(R)|clk_BUFGP         |   0.000|
test<11>    |   17.027(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.425|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ch<0>          |d_ch1          |    8.716|
ch<1>          |d_ch2          |    7.551|
ch<2>          |d_ch3          |    8.588|
reset          |SPI_CLR        |   11.039|
reset          |d_CLR          |   12.399|
---------------+---------------+---------+


Analysis completed Tue Nov 27 16:48:57 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 258 MB



