In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMAArch64Disassembler.a_gcc_-Os:

AArch64Disassembler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>:
       0:	mov	x2, x0
       4:	lsr	x3, x0, #12
       8:	cmp	w1, #0x20
       c:	ubfx	w0, w0, #12, #1
      10:	csel	w0, w0, wzr, eq  // eq = none
      14:	cbnz	w0, 54 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0x54>
      18:	and	w2, w2, #0x3f
      1c:	ubfiz	w3, w3, #6, #1
      20:	eor	w1, w2, #0x3f
      24:	orr	w3, w3, w1
      28:	mov	w1, #0x1f                  	// #31
      2c:	clz	w3, w3
      30:	sub	w1, w1, w3
      34:	cmn	w1, #0x1
      38:	b.eq	50 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0x50>  // b.none
      3c:	mov	w3, #0x1                   	// #1
      40:	lsl	w3, w3, w1
      44:	sub	w3, w3, #0x1
      48:	bics	wzr, w3, w2
      4c:	cset	w0, ne  // ne = any
      50:	ret
      54:	mov	w0, #0x0                   	// #0
      58:	b	50 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj+0x50>

000000000000005c <_ZL25createAArch64DisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE>:
      5c:	stp	x29, x30, [sp, #-32]!
      60:	mov	x0, #0x28                  	// #40
      64:	mov	x29, sp
      68:	stp	x19, x20, [sp, #16]
      6c:	mov	x19, x1
      70:	mov	x20, x2
      74:	bl	0 <_Znwm>
      78:	stp	x19, xzr, [x0, #16]
      7c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
      80:	add	x1, x1, #0x0
      84:	stp	x1, x20, [x0]
      88:	str	xzr, [x0, #32]
      8c:	ldp	x19, x20, [sp, #16]
      90:	ldp	x29, x30, [sp], #32
      94:	ret

0000000000000098 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>:
      98:	stp	x29, x30, [sp, #-16]!
      9c:	add	w3, w1, w2
      a0:	cmp	w3, #0x40
      a4:	mov	x29, sp
      a8:	b.ls	cc <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0+0x34>  // b.plast
      ac:	adrp	x3, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
      b0:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
      b4:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
      b8:	add	x3, x3, #0x0
      bc:	add	x1, x1, #0x0
      c0:	add	x0, x0, #0x0
      c4:	mov	w2, #0x24                  	// #36
      c8:	bl	0 <__assert_fail>
      cc:	cmp	w3, #0x20
      d0:	b.ls	f4 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0+0x5c>  // b.plast
      d4:	adrp	x3, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
      d8:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
      dc:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
      e0:	add	x3, x3, #0x0
      e4:	add	x1, x1, #0x0
      e8:	add	x0, x0, #0x0
      ec:	mov	w2, #0x25                  	// #37
      f0:	b	c8 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0+0x30>
      f4:	mov	w3, #0x1                   	// #1
      f8:	cmp	w2, #0x20
      fc:	lsl	w3, w3, w2
     100:	sub	w3, w3, #0x1
     104:	ldp	x29, x30, [sp], #16
     108:	lsl	w3, w3, w1
     10c:	csinv	w2, w3, wzr, ne  // ne = any
     110:	and	w0, w2, w0
     114:	lsr	w0, w0, w1
     118:	ret

000000000000011c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>:
     11c:	cmp	w1, #0x1
     120:	b.eq	13c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x20>  // b.none
     124:	cmp	w1, #0x3
     128:	b.eq	168 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x4c>  // b.none
     12c:	cbnz	w1, 148 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x2c>
     130:	mov	w1, #0x0                   	// #0
     134:	str	wzr, [x0]
     138:	b	140 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x24>
     13c:	str	w1, [x0]
     140:	mov	w0, w1
     144:	ret
     148:	stp	x29, x30, [sp, #-16]!
     14c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     150:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     154:	mov	x29, sp
     158:	add	x1, x1, #0x0
     15c:	add	x0, x0, #0x0
     160:	mov	w2, #0xeb                  	// #235
     164:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     168:	mov	w1, #0x1                   	// #1
     16c:	b	140 <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_+0x24>

0000000000000170 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_.isra.0>:
     170:	cbz	x0, 184 <_ZNKSt14default_deleteIN4llvm16MCRelocationInfoEEclEPS1_.isra.0+0x14>
     174:	ldr	x1, [x0]
     178:	ldr	x1, [x1, #8]
     17c:	mov	x16, x1
     180:	br	x16
     184:	ret

0000000000000188 <_ZL31createAArch64ExternalSymbolizerRKN4llvm6TripleEPFiPvmmmiS3_EPFPKcS3_mPmmPS7_ES3_PNS_9MCContextEOSt10unique_ptrINS_16MCRelocationInfoESt14default_deleteISF_EE>:
     188:	stp	x29, x30, [sp, #-64]!
     18c:	mov	x0, #0x30                  	// #48
     190:	mov	x29, sp
     194:	str	x23, [sp, #48]
     198:	ldr	x23, [x5]
     19c:	str	xzr, [x5]
     1a0:	stp	x19, x20, [sp, #16]
     1a4:	mov	x20, x2
     1a8:	mov	x19, x3
     1ac:	stp	x21, x22, [sp, #32]
     1b0:	mov	x21, x1
     1b4:	mov	x22, x4
     1b8:	bl	0 <_Znwm>
     1bc:	stp	x23, x21, [x0, #16]
     1c0:	adrp	x1, 0 <_ZTVN4llvm25AArch64ExternalSymbolizerE>
     1c4:	stp	x20, x19, [x0, #32]
     1c8:	ldr	x1, [x1]
     1cc:	ldp	x19, x20, [sp, #16]
     1d0:	add	x1, x1, #0x10
     1d4:	stp	x1, x22, [x0]
     1d8:	ldp	x21, x22, [sp, #32]
     1dc:	ldr	x23, [sp, #48]
     1e0:	ldp	x29, x30, [sp], #64
     1e4:	ret

00000000000001e8 <LLVMInitializeAArch64Disassembler>:
     1e8:	stp	x29, x30, [sp, #-32]!
     1ec:	mov	x29, sp
     1f0:	stp	x19, x20, [sp, #16]
     1f4:	bl	0 <_ZN4llvm21getTheAArch64leTargetEv>
     1f8:	adrp	x20, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     1fc:	add	x20, x20, #0x0
     200:	str	x20, [x0, #120]
     204:	adrp	x19, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     208:	add	x19, x19, #0x0
     20c:	bl	0 <_ZN4llvm21getTheAArch64beTargetEv>
     210:	str	x20, [x0, #120]
     214:	bl	0 <_ZN4llvm21getTheAArch64leTargetEv>
     218:	str	x19, [x0, #208]
     21c:	bl	0 <_ZN4llvm21getTheAArch64beTargetEv>
     220:	str	x19, [x0, #208]
     224:	bl	0 <_ZN4llvm22getTheAArch64_32TargetEv>
     228:	str	x20, [x0, #120]
     22c:	bl	0 <_ZN4llvm22getTheAArch64_32TargetEv>
     230:	str	x19, [x0, #208]
     234:	bl	0 <_ZN4llvm17getTheARM64TargetEv>
     238:	str	x20, [x0, #120]
     23c:	bl	0 <_ZN4llvm17getTheARM64TargetEv>
     240:	str	x19, [x0, #208]
     244:	bl	0 <_ZN4llvm20getTheARM64_32TargetEv>
     248:	str	x20, [x0, #120]
     24c:	bl	0 <_ZN4llvm20getTheARM64_32TargetEv>
     250:	str	x19, [x0, #208]
     254:	ldp	x19, x20, [sp, #16]
     258:	ldp	x29, x30, [sp], #32
     25c:	ret

0000000000000260 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     260:	cmp	w1, #0x1f
     264:	b.hi	2b4 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x54>  // b.pmore
     268:	stp	x29, x30, [sp, #-48]!
     26c:	mov	x29, sp
     270:	str	x19, [sp, #16]
     274:	mov	x19, x0
     278:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     27c:	add	x0, x0, #0x0
     280:	ldr	w0, [x0, w1, uxtw #2]
     284:	mov	w1, #0x6                   	// #6
     288:	cmp	w0, #0x7
     28c:	csel	w0, w0, w1, ne  // ne = any
     290:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     294:	stp	x0, x1, [sp, #32]
     298:	add	x1, sp, #0x20
     29c:	add	x0, x19, #0x10
     2a0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     2a4:	mov	w0, #0x3                   	// #3
     2a8:	ldr	x19, [sp, #16]
     2ac:	ldp	x29, x30, [sp], #48
     2b0:	ret
     2b4:	mov	w0, #0x0                   	// #0
     2b8:	ret

00000000000002bc <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>:
     2bc:	tst	x1, #0xffffffffffffffe0
     2c0:	b.ne	2f8 <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x3c>  // b.any
     2c4:	stp	x29, x30, [sp, #-32]!
     2c8:	mov	x29, sp
     2cc:	tbz	w1, #4, 2d4 <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x18>
     2d0:	orr	x1, x1, #0xffffffffffffffe0
     2d4:	mov	w2, #0x2                   	// #2
     2d8:	add	x0, x0, #0x10
     2dc:	strb	w2, [sp, #16]
     2e0:	str	x1, [sp, #24]
     2e4:	add	x1, sp, #0x10
     2e8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     2ec:	mov	w0, #0x3                   	// #3
     2f0:	ldp	x29, x30, [sp], #32
     2f4:	ret
     2f8:	mov	w0, #0x0                   	// #0
     2fc:	ret

0000000000000300 <_Z16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>:
     300:	tbnz	w1, #8, 360 <_Z16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0+0x60>
     304:	stp	x29, x30, [sp, #-64]!
     308:	and	x1, x1, #0xff
     30c:	mov	x29, sp
     310:	stp	x19, x20, [sp, #16]
     314:	add	x20, sp, #0x30
     318:	add	x19, x0, #0x10
     31c:	mov	x0, x19
     320:	str	x21, [sp, #32]
     324:	mov	w21, #0x2                   	// #2
     328:	strb	w21, [sp, #48]
     32c:	str	x1, [sp, #56]
     330:	mov	x1, x20
     334:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     338:	strb	w21, [sp, #48]
     33c:	mov	x1, x20
     340:	mov	x0, x19
     344:	str	xzr, [sp, #56]
     348:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     34c:	mov	w0, #0x3                   	// #3
     350:	ldp	x19, x20, [sp, #16]
     354:	ldr	x21, [sp, #32]
     358:	ldp	x29, x30, [sp], #64
     35c:	ret
     360:	mov	w0, #0x0                   	// #0
     364:	ret

0000000000000368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>:
     368:	stp	x29, x30, [sp, #-64]!
     36c:	mov	x29, sp
     370:	stp	x19, x20, [sp, #16]
     374:	mov	w19, w1
     378:	add	x20, x0, #0x10
     37c:	and	x1, x1, #0xff
     380:	stp	x21, x22, [sp, #32]
     384:	add	x21, sp, #0x30
     388:	mov	x0, x20
     38c:	mov	w22, #0x2                   	// #2
     390:	lsr	w19, w19, #5
     394:	strb	w22, [sp, #48]
     398:	str	x1, [sp, #56]
     39c:	mov	x1, x21
     3a0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     3a4:	and	w19, w19, #0x8
     3a8:	mov	x1, x21
     3ac:	mov	x0, x20
     3b0:	strb	w22, [sp, #48]
     3b4:	str	x19, [sp, #56]
     3b8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     3bc:	mov	w0, #0x3                   	// #3
     3c0:	ldp	x19, x20, [sp, #16]
     3c4:	ldp	x21, x22, [sp, #32]
     3c8:	ldp	x29, x30, [sp], #64
     3cc:	ret

00000000000003d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     3d0:	cmp	w1, #0xf
     3d4:	b.hi	41c <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     3d8:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     3dc:	add	x2, x2, #0x0
     3e0:	stp	x29, x30, [sp, #-48]!
     3e4:	add	x2, x2, #0x80
     3e8:	mov	x29, sp
     3ec:	str	x19, [sp, #16]
     3f0:	mov	x19, x0
     3f4:	ldr	w0, [x2, w1, uxtw #2]
     3f8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     3fc:	stp	x0, x1, [sp, #32]
     400:	add	x1, sp, #0x20
     404:	add	x0, x19, #0x10
     408:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     40c:	mov	w0, #0x3                   	// #3
     410:	ldr	x19, [sp, #16]
     414:	ldp	x29, x30, [sp], #48
     418:	ret
     41c:	mov	w0, #0x0                   	// #0
     420:	ret

0000000000000424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     424:	cmp	w1, #0x7
     428:	b.hi	430 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0xc>  // b.pmore
     42c:	b	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     430:	mov	w0, #0x0                   	// #0
     434:	ret

0000000000000438 <_Z10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>:
     438:	tst	x1, #0xffffffffffffffc0
     43c:	b.ne	474 <_Z10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x3c>  // b.any
     440:	stp	x29, x30, [sp, #-32]!
     444:	mov	x29, sp
     448:	tbz	w1, #5, 450 <_Z10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x18>
     44c:	orr	x1, x1, #0xffffffffffffffc0
     450:	mov	w2, #0x2                   	// #2
     454:	add	x0, x0, #0x10
     458:	strb	w2, [sp, #16]
     45c:	str	x1, [sp, #24]
     460:	add	x1, sp, #0x10
     464:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     468:	mov	w0, #0x3                   	// #3
     46c:	ldp	x29, x30, [sp], #32
     470:	ret
     474:	mov	w0, #0x0                   	// #0
     478:	ret

000000000000047c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     47c:	cmp	w1, #0x1f
     480:	b.hi	4c8 <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     484:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     488:	add	x2, x2, #0x0
     48c:	stp	x29, x30, [sp, #-48]!
     490:	add	x2, x2, #0xc0
     494:	mov	x29, sp
     498:	str	x19, [sp, #16]
     49c:	mov	x19, x0
     4a0:	ldr	w0, [x2, w1, uxtw #2]
     4a4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     4a8:	stp	x0, x1, [sp, #32]
     4ac:	add	x1, sp, #0x20
     4b0:	add	x0, x19, #0x10
     4b4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     4b8:	mov	w0, #0x3                   	// #3
     4bc:	ldr	x19, [sp, #16]
     4c0:	ldp	x29, x30, [sp], #48
     4c4:	ret
     4c8:	mov	w0, #0x0                   	// #0
     4cc:	ret

00000000000004d0 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     4d0:	cmp	w1, #0x7
     4d4:	b.hi	4dc <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0xc>  // b.pmore
     4d8:	b	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     4dc:	mov	w0, #0x0                   	// #0
     4e0:	ret

00000000000004e4 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     4e4:	cmp	w1, #0xf
     4e8:	b.hi	4f0 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0xc>  // b.pmore
     4ec:	b	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     4f0:	mov	w0, #0x0                   	// #0
     4f4:	ret

00000000000004f8 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     4f8:	cmp	w1, #0x1f
     4fc:	b.hi	544 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     500:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     504:	add	x2, x2, #0x0
     508:	stp	x29, x30, [sp, #-48]!
     50c:	add	x2, x2, #0x140
     510:	mov	x29, sp
     514:	str	x19, [sp, #16]
     518:	mov	x19, x0
     51c:	ldr	w0, [x2, w1, uxtw #2]
     520:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     524:	stp	x0, x1, [sp, #32]
     528:	add	x1, sp, #0x20
     52c:	add	x0, x19, #0x10
     530:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     534:	mov	w0, #0x3                   	// #3
     538:	ldr	x19, [sp, #16]
     53c:	ldp	x29, x30, [sp], #48
     540:	ret
     544:	mov	w0, #0x0                   	// #0
     548:	ret

000000000000054c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     54c:	cmp	w1, #0x1f
     550:	b.hi	598 <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     554:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     558:	add	x2, x2, #0x0
     55c:	stp	x29, x30, [sp, #-48]!
     560:	add	x2, x2, #0x1c0
     564:	mov	x29, sp
     568:	str	x19, [sp, #16]
     56c:	mov	x19, x0
     570:	ldr	w0, [x2, w1, uxtw #2]
     574:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     578:	stp	x0, x1, [sp, #32]
     57c:	add	x1, sp, #0x20
     580:	add	x0, x19, #0x10
     584:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     588:	mov	w0, #0x3                   	// #3
     58c:	ldr	x19, [sp, #16]
     590:	ldp	x29, x30, [sp], #48
     594:	ret
     598:	mov	w0, #0x0                   	// #0
     59c:	ret

00000000000005a0 <_Z10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>:
     5a0:	tst	x1, #0xfffffffffffffff0
     5a4:	b.ne	5dc <_Z10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x3c>  // b.any
     5a8:	stp	x29, x30, [sp, #-32]!
     5ac:	mov	x29, sp
     5b0:	tbz	w1, #3, 5b8 <_Z10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x18>
     5b4:	orr	x1, x1, #0xfffffffffffffff0
     5b8:	mov	w2, #0x2                   	// #2
     5bc:	add	x0, x0, #0x10
     5c0:	strb	w2, [sp, #16]
     5c4:	str	x1, [sp, #24]
     5c8:	add	x1, sp, #0x10
     5cc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     5d0:	mov	w0, #0x3                   	// #3
     5d4:	ldp	x29, x30, [sp], #32
     5d8:	ret
     5dc:	mov	w0, #0x0                   	// #0
     5e0:	ret

00000000000005e4 <_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv.isra.0.part.0>:
     5e4:	stp	x29, x30, [sp, #-48]!
     5e8:	adrp	x3, 0 <_ZN4llvm24AArch64MCRegisterClassesE>
     5ec:	ubfiz	x1, x1, #5, #32
     5f0:	mov	x29, sp
     5f4:	ldr	x3, [x3]
     5f8:	add	x4, x1, x3
     5fc:	ldrh	w4, [x4, #20]
     600:	str	x19, [sp, #16]
     604:	cmp	w4, w2, lsr #1
     608:	b.hi	62c <_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv.isra.0.part.0+0x48>  // b.pmore
     60c:	adrp	x3, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     610:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     614:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     618:	add	x3, x3, #0x0
     61c:	add	x1, x1, #0x0
     620:	add	x0, x0, #0x0
     624:	mov	w2, #0x3d                  	// #61
     628:	bl	0 <__assert_fail>
     62c:	mov	x19, x0
     630:	lsr	w0, w2, #1
     634:	ldr	x1, [x1, x3]
     638:	lsl	w0, w0, #1
     63c:	ldrh	w0, [x1, x0]
     640:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     644:	stp	x0, x1, [sp, #32]
     648:	add	x1, sp, #0x20
     64c:	add	x0, x19, #0x10
     650:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     654:	mov	w0, #0x3                   	// #3
     658:	ldr	x19, [sp, #16]
     65c:	ldp	x29, x30, [sp], #48
     660:	ret

0000000000000664 <_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     664:	mov	w2, w1
     668:	tbnz	w2, #0, 674 <_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x10>
     66c:	mov	w1, #0x1c                  	// #28
     670:	b	5e4 <_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv.isra.0.part.0>
     674:	mov	w0, #0x0                   	// #0
     678:	ret

000000000000067c <_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     67c:	mov	w2, w1
     680:	tbnz	w2, #0, 68c <_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x10>
     684:	mov	w1, #0xc                   	// #12
     688:	b	5e4 <_ZL35DecodeGPRSeqPairsClassRegisterClassRN4llvm6MCInstEjjmPKv.isra.0.part.0>
     68c:	mov	w0, #0x0                   	// #0
     690:	ret

0000000000000694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     694:	cmp	w1, #0x1f
     698:	b.hi	6e0 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     69c:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     6a0:	add	x2, x2, #0x0
     6a4:	stp	x29, x30, [sp, #-48]!
     6a8:	add	x2, x2, #0x240
     6ac:	mov	x29, sp
     6b0:	str	x19, [sp, #16]
     6b4:	mov	x19, x0
     6b8:	ldr	w0, [x2, w1, uxtw #2]
     6bc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     6c0:	stp	x0, x1, [sp, #32]
     6c4:	add	x1, sp, #0x20
     6c8:	add	x0, x19, #0x10
     6cc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     6d0:	mov	w0, #0x3                   	// #3
     6d4:	ldr	x19, [sp, #16]
     6d8:	ldp	x29, x30, [sp], #48
     6dc:	ret
     6e0:	mov	w0, #0x0                   	// #0
     6e4:	ret

00000000000006e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     6e8:	cmp	w1, #0x1f
     6ec:	b.hi	734 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     6f0:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     6f4:	add	x2, x2, #0x0
     6f8:	stp	x29, x30, [sp, #-48]!
     6fc:	add	x2, x2, #0x2c0
     700:	mov	x29, sp
     704:	str	x19, [sp, #16]
     708:	mov	x19, x0
     70c:	ldr	w0, [x2, w1, uxtw #2]
     710:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     714:	stp	x0, x1, [sp, #32]
     718:	add	x1, sp, #0x20
     71c:	add	x0, x19, #0x10
     720:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     724:	mov	w0, #0x3                   	// #3
     728:	ldr	x19, [sp, #16]
     72c:	ldp	x29, x30, [sp], #48
     730:	ret
     734:	mov	w0, #0x0                   	// #0
     738:	ret

000000000000073c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     73c:	cmp	w1, #0x1f
     740:	b.hi	788 <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     744:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     748:	add	x2, x2, #0x0
     74c:	stp	x29, x30, [sp, #-48]!
     750:	add	x2, x2, #0x340
     754:	mov	x29, sp
     758:	str	x19, [sp, #16]
     75c:	mov	x19, x0
     760:	ldr	w0, [x2, w1, uxtw #2]
     764:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     768:	stp	x0, x1, [sp, #32]
     76c:	add	x1, sp, #0x20
     770:	add	x0, x19, #0x10
     774:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     778:	mov	w0, #0x3                   	// #3
     77c:	ldr	x19, [sp, #16]
     780:	ldp	x29, x30, [sp], #48
     784:	ret
     788:	mov	w0, #0x0                   	// #0
     78c:	ret

0000000000000790 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     790:	cmp	w1, #0x1f
     794:	b.hi	7d8 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x48>  // b.pmore
     798:	stp	x29, x30, [sp, #-48]!
     79c:	mov	x29, sp
     7a0:	str	x19, [sp, #16]
     7a4:	mov	x19, x0
     7a8:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     7ac:	add	x0, x0, #0x0
     7b0:	ldr	w0, [x0, w1, uxtw #2]
     7b4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     7b8:	stp	x0, x1, [sp, #32]
     7bc:	add	x1, sp, #0x20
     7c0:	add	x0, x19, #0x10
     7c4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     7c8:	mov	w0, #0x3                   	// #3
     7cc:	ldr	x19, [sp, #16]
     7d0:	ldp	x29, x30, [sp], #48
     7d4:	ret
     7d8:	mov	w0, #0x0                   	// #0
     7dc:	ret

00000000000007e0 <_Z10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>:
     7e0:	tst	x1, #0xfffffffffffffe00
     7e4:	b.ne	81c <_Z10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x3c>  // b.any
     7e8:	stp	x29, x30, [sp, #-32]!
     7ec:	mov	x29, sp
     7f0:	tbz	w1, #8, 7f8 <_Z10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x18>
     7f4:	orr	x1, x1, #0xfffffffffffffe00
     7f8:	mov	w2, #0x2                   	// #2
     7fc:	add	x0, x0, #0x10
     800:	strb	w2, [sp, #16]
     804:	str	x1, [sp, #24]
     808:	add	x1, sp, #0x10
     80c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     810:	mov	w0, #0x3                   	// #3
     814:	ldp	x29, x30, [sp], #32
     818:	ret
     81c:	mov	w0, #0x0                   	// #0
     820:	ret

0000000000000824 <_Z10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>:
     824:	tst	x1, #0xfffffffffffffc00
     828:	b.ne	860 <_Z10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x3c>  // b.any
     82c:	stp	x29, x30, [sp, #-32]!
     830:	mov	x29, sp
     834:	tbz	w1, #9, 83c <_Z10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0+0x18>
     838:	orr	x1, x1, #0xfffffffffffffc00
     83c:	mov	w2, #0x2                   	// #2
     840:	add	x0, x0, #0x10
     844:	strb	w2, [sp, #16]
     848:	str	x1, [sp, #24]
     84c:	add	x1, sp, #0x10
     850:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     854:	mov	w0, #0x3                   	// #3
     858:	ldp	x29, x30, [sp], #32
     85c:	ret
     860:	mov	w0, #0x0                   	// #0
     864:	ret

0000000000000868 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv.isra.0>:
     868:	stp	x29, x30, [sp, #-32]!
     86c:	mov	w2, #0x2                   	// #2
     870:	add	x0, x0, #0x10
     874:	mov	x29, sp
     878:	strb	w2, [sp, #16]
     87c:	orr	w2, w1, #0x20
     880:	mov	w1, #0x40                  	// #64
     884:	sub	w1, w1, w2
     888:	str	x1, [sp, #24]
     88c:	add	x1, sp, #0x10
     890:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     894:	mov	w0, #0x3                   	// #3
     898:	ldp	x29, x30, [sp], #32
     89c:	ret

00000000000008a0 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv.isra.0>:
     8a0:	stp	x29, x30, [sp, #-32]!
     8a4:	mov	w2, #0x2                   	// #2
     8a8:	and	x1, x1, #0x3f
     8ac:	mov	x29, sp
     8b0:	add	x0, x0, #0x10
     8b4:	strb	w2, [sp, #16]
     8b8:	str	x1, [sp, #24]
     8bc:	add	x1, sp, #0x10
     8c0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     8c4:	mov	w0, #0x3                   	// #3
     8c8:	ldp	x29, x30, [sp], #32
     8cc:	ret

00000000000008d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     8d0:	cmp	w1, #0x1f
     8d4:	b.hi	91c <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     8d8:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     8dc:	add	x2, x2, #0x0
     8e0:	stp	x29, x30, [sp, #-48]!
     8e4:	add	x2, x2, #0x3c0
     8e8:	mov	x29, sp
     8ec:	str	x19, [sp, #16]
     8f0:	mov	x19, x0
     8f4:	ldr	w0, [x2, w1, uxtw #2]
     8f8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     8fc:	stp	x0, x1, [sp, #32]
     900:	add	x1, sp, #0x20
     904:	add	x0, x19, #0x10
     908:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     90c:	mov	w0, #0x3                   	// #3
     910:	ldr	x19, [sp, #16]
     914:	ldp	x29, x30, [sp], #48
     918:	ret
     91c:	mov	w0, #0x0                   	// #0
     920:	ret

0000000000000924 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>:
     924:	stp	x29, x30, [sp, #-48]!
     928:	mov	x29, sp
     92c:	stp	x19, x20, [sp, #16]
     930:	mov	x19, x0
     934:	mov	w20, w1
     938:	mov	x0, x3
     93c:	tbz	w1, #18, 944 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv+0x20>
     940:	orr	x20, x20, #0xfffffffffff80000
     944:	ldr	w1, [x19]
     948:	mov	x3, x2
     94c:	mov	x6, #0x4                   	// #4
     950:	lsl	x2, x20, #2
     954:	cmp	w1, #0xa02
     958:	mov	x5, #0x0                   	// #0
     95c:	cset	w4, ne  // ne = any
     960:	mov	x1, x19
     964:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
     968:	tst	w0, #0xff
     96c:	b.ne	988 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv+0x64>  // b.any
     970:	mov	w0, #0x2                   	// #2
     974:	add	x1, sp, #0x20
     978:	strb	w0, [sp, #32]
     97c:	add	x0, x19, #0x10
     980:	str	x20, [sp, #40]
     984:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     988:	mov	w0, #0x3                   	// #3
     98c:	ldp	x19, x20, [sp, #16]
     990:	ldp	x29, x30, [sp], #48
     994:	ret

0000000000000998 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv.isra.0>:
     998:	stp	x29, x30, [sp, #-32]!
     99c:	mov	w2, #0x2                   	// #2
     9a0:	add	x0, x0, #0x10
     9a4:	mov	x29, sp
     9a8:	strb	w2, [sp, #16]
     9ac:	mov	w2, #0x40                  	// #64
     9b0:	sub	w2, w2, w1
     9b4:	add	x1, sp, #0x10
     9b8:	str	x2, [sp, #24]
     9bc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     9c0:	mov	w0, #0x3                   	// #3
     9c4:	ldp	x29, x30, [sp], #32
     9c8:	ret

00000000000009cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     9cc:	cmp	w1, #0x1f
     9d0:	b.hi	a18 <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     9d4:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     9d8:	add	x2, x2, #0x0
     9dc:	stp	x29, x30, [sp, #-48]!
     9e0:	add	x2, x2, #0x440
     9e4:	mov	x29, sp
     9e8:	str	x19, [sp, #16]
     9ec:	mov	x19, x0
     9f0:	ldr	w0, [x2, w1, uxtw #2]
     9f4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     9f8:	stp	x0, x1, [sp, #32]
     9fc:	add	x1, sp, #0x20
     a00:	add	x0, x19, #0x10
     a04:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     a08:	mov	w0, #0x3                   	// #3
     a0c:	ldr	x19, [sp, #16]
     a10:	ldp	x29, x30, [sp], #48
     a14:	ret
     a18:	mov	w0, #0x0                   	// #0
     a1c:	ret

0000000000000a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     a20:	cmp	w1, #0x1f
     a24:	b.hi	a6c <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     a28:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     a2c:	add	x2, x2, #0x0
     a30:	stp	x29, x30, [sp, #-48]!
     a34:	add	x2, x2, #0x4c0
     a38:	mov	x29, sp
     a3c:	str	x19, [sp, #16]
     a40:	mov	x19, x0
     a44:	ldr	w0, [x2, w1, uxtw #2]
     a48:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     a4c:	stp	x0, x1, [sp, #32]
     a50:	add	x1, sp, #0x20
     a54:	add	x0, x19, #0x10
     a58:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     a5c:	mov	w0, #0x3                   	// #3
     a60:	ldr	x19, [sp, #16]
     a64:	ldp	x29, x30, [sp], #48
     a68:	ret
     a6c:	mov	w0, #0x0                   	// #0
     a70:	ret

0000000000000a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     a74:	cmp	w1, #0x1f
     a78:	b.hi	abc <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x48>  // b.pmore
     a7c:	stp	x29, x30, [sp, #-48]!
     a80:	mov	x29, sp
     a84:	str	x19, [sp, #16]
     a88:	mov	x19, x0
     a8c:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     a90:	add	x0, x0, #0x0
     a94:	ldr	w0, [x0, w1, uxtw #2]
     a98:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     a9c:	stp	x0, x1, [sp, #32]
     aa0:	add	x1, sp, #0x20
     aa4:	add	x0, x19, #0x10
     aa8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     aac:	mov	w0, #0x3                   	// #3
     ab0:	ldr	x19, [sp, #16]
     ab4:	ldp	x29, x30, [sp], #48
     ab8:	ret
     abc:	mov	w0, #0x0                   	// #0
     ac0:	ret

0000000000000ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     ac4:	cmp	w1, #0x1f
     ac8:	b.hi	b10 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     acc:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     ad0:	add	x2, x2, #0x0
     ad4:	stp	x29, x30, [sp, #-48]!
     ad8:	add	x2, x2, #0x540
     adc:	mov	x29, sp
     ae0:	str	x19, [sp, #16]
     ae4:	mov	x19, x0
     ae8:	ldr	w0, [x2, w1, uxtw #2]
     aec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     af0:	stp	x0, x1, [sp, #32]
     af4:	add	x1, sp, #0x20
     af8:	add	x0, x19, #0x10
     afc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     b00:	mov	w0, #0x3                   	// #3
     b04:	ldr	x19, [sp, #16]
     b08:	ldp	x29, x30, [sp], #48
     b0c:	ret
     b10:	mov	w0, #0x0                   	// #0
     b14:	ret

0000000000000b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     b18:	cmp	w1, #0x1f
     b1c:	b.hi	b70 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x58>  // b.pmore
     b20:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     b24:	add	x2, x2, #0x0
     b28:	stp	x29, x30, [sp, #-48]!
     b2c:	add	x2, x2, #0x1c0
     b30:	mov	x29, sp
     b34:	str	x19, [sp, #16]
     b38:	mov	x19, x0
     b3c:	ldr	w0, [x2, w1, uxtw #2]
     b40:	mov	w1, #0x5                   	// #5
     b44:	cmp	w0, #0x8
     b48:	csel	w0, w0, w1, ne  // ne = any
     b4c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     b50:	stp	x0, x1, [sp, #32]
     b54:	add	x1, sp, #0x20
     b58:	add	x0, x19, #0x10
     b5c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     b60:	mov	w0, #0x3                   	// #3
     b64:	ldr	x19, [sp, #16]
     b68:	ldp	x29, x30, [sp], #48
     b6c:	ret
     b70:	mov	w0, #0x0                   	// #0
     b74:	ret

0000000000000b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>:
     b78:	stp	x29, x30, [sp, #-64]!
     b7c:	mov	x29, sp
     b80:	stp	x19, x20, [sp, #16]
     b84:	mov	w19, w1
     b88:	add	x20, x0, #0x10
     b8c:	ubfx	x1, x19, #1, #1
     b90:	stp	x21, x22, [sp, #32]
     b94:	add	x21, sp, #0x30
     b98:	mov	x0, x20
     b9c:	mov	w22, #0x2                   	// #2
     ba0:	strb	w22, [sp, #48]
     ba4:	and	x19, x19, #0x1
     ba8:	str	x1, [sp, #56]
     bac:	mov	x1, x21
     bb0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     bb4:	strb	w22, [sp, #48]
     bb8:	mov	x1, x21
     bbc:	mov	x0, x20
     bc0:	str	x19, [sp, #56]
     bc4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     bc8:	mov	w0, #0x3                   	// #3
     bcc:	ldp	x19, x20, [sp, #16]
     bd0:	ldp	x21, x22, [sp, #32]
     bd4:	ldp	x29, x30, [sp], #64
     bd8:	ret

0000000000000bdc <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv.isra.0>:
     bdc:	stp	x29, x30, [sp, #-32]!
     be0:	mov	w2, #0x2                   	// #2
     be4:	add	x0, x0, #0x10
     be8:	mov	x29, sp
     bec:	strb	w2, [sp, #16]
     bf0:	mov	w2, #0x40                  	// #64
     bf4:	sub	w2, w2, w1
     bf8:	add	x1, sp, #0x10
     bfc:	str	x2, [sp, #24]
     c00:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     c04:	mov	w0, #0x3                   	// #3
     c08:	ldp	x29, x30, [sp], #32
     c0c:	ret

0000000000000c10 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv.isra.0>:
     c10:	stp	x29, x30, [sp, #-32]!
     c14:	mov	w2, #0x2                   	// #2
     c18:	add	x0, x0, #0x10
     c1c:	mov	x29, sp
     c20:	strb	w2, [sp, #16]
     c24:	mov	w2, #0x8                   	// #8
     c28:	sub	w2, w2, w1
     c2c:	add	x1, sp, #0x10
     c30:	str	x2, [sp, #24]
     c34:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     c38:	mov	w0, #0x3                   	// #3
     c3c:	ldp	x29, x30, [sp], #32
     c40:	ret

0000000000000c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>:
     c44:	stp	x29, x30, [sp, #-32]!
     c48:	mov	w2, #0x2                   	// #2
     c4c:	add	x0, x0, #0x10
     c50:	mov	x29, sp
     c54:	strb	w2, [sp, #16]
     c58:	mov	w2, #0x10                  	// #16
     c5c:	sub	w2, w2, w1
     c60:	add	x1, sp, #0x10
     c64:	str	x2, [sp, #24]
     c68:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     c6c:	mov	w0, #0x3                   	// #3
     c70:	ldp	x29, x30, [sp], #32
     c74:	ret

0000000000000c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>:
     c78:	stp	x29, x30, [sp, #-32]!
     c7c:	mov	w2, #0x2                   	// #2
     c80:	add	x0, x0, #0x10
     c84:	mov	x29, sp
     c88:	strb	w2, [sp, #16]
     c8c:	mov	w2, #0x20                  	// #32
     c90:	sub	w2, w2, w1
     c94:	add	x1, sp, #0x10
     c98:	str	x2, [sp, #24]
     c9c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     ca0:	mov	w0, #0x3                   	// #3
     ca4:	ldp	x29, x30, [sp], #32
     ca8:	ret

0000000000000cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>:
     cac:	stp	x29, x30, [sp, #-32]!
     cb0:	mov	w2, #0x2                   	// #2
     cb4:	and	x1, x1, #0x7
     cb8:	mov	x29, sp
     cbc:	add	x0, x0, #0x10
     cc0:	strb	w2, [sp, #16]
     cc4:	str	x1, [sp, #24]
     cc8:	add	x1, sp, #0x10
     ccc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     cd0:	mov	w0, #0x3                   	// #3
     cd4:	ldp	x29, x30, [sp], #32
     cd8:	ret

0000000000000cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>:
     cdc:	stp	x29, x30, [sp, #-32]!
     ce0:	mov	w2, #0x2                   	// #2
     ce4:	and	x1, x1, #0xf
     ce8:	mov	x29, sp
     cec:	add	x0, x0, #0x10
     cf0:	strb	w2, [sp, #16]
     cf4:	str	x1, [sp, #24]
     cf8:	add	x1, sp, #0x10
     cfc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     d00:	mov	w0, #0x3                   	// #3
     d04:	ldp	x29, x30, [sp], #32
     d08:	ret

0000000000000d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>:
     d0c:	stp	x29, x30, [sp, #-32]!
     d10:	mov	w2, #0x2                   	// #2
     d14:	and	x1, x1, #0x1f
     d18:	mov	x29, sp
     d1c:	add	x0, x0, #0x10
     d20:	strb	w2, [sp, #16]
     d24:	str	x1, [sp, #24]
     d28:	add	x1, sp, #0x10
     d2c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     d30:	mov	w0, #0x3                   	// #3
     d34:	ldp	x29, x30, [sp], #32
     d38:	ret

0000000000000d3c <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     d3c:	cmp	w1, #0x1e
     d40:	b.hi	d88 <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x4c>  // b.pmore
     d44:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     d48:	add	x2, x2, #0x0
     d4c:	stp	x29, x30, [sp, #-48]!
     d50:	add	x2, x2, #0x1c0
     d54:	mov	x29, sp
     d58:	str	x19, [sp, #16]
     d5c:	mov	x19, x0
     d60:	ldr	w0, [x2, w1, uxtw #2]
     d64:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     d68:	stp	x0, x1, [sp, #32]
     d6c:	add	x1, sp, #0x20
     d70:	add	x0, x19, #0x10
     d74:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     d78:	mov	w0, #0x3                   	// #3
     d7c:	ldr	x19, [sp, #16]
     d80:	ldp	x29, x30, [sp], #48
     d84:	ret
     d88:	mov	w0, #0x0                   	// #0
     d8c:	ret

0000000000000d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     d90:	cmp	w1, #0x1f
     d94:	b.hi	dd8 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0+0x48>  // b.pmore
     d98:	stp	x29, x30, [sp, #-48]!
     d9c:	mov	x29, sp
     da0:	str	x19, [sp, #16]
     da4:	mov	x19, x0
     da8:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     dac:	add	x0, x0, #0x0
     db0:	ldr	w0, [x0, w1, uxtw #2]
     db4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     db8:	stp	x0, x1, [sp, #32]
     dbc:	add	x1, sp, #0x20
     dc0:	add	x0, x19, #0x10
     dc4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     dc8:	mov	w0, #0x3                   	// #3
     dcc:	ldr	x19, [sp, #16]
     dd0:	ldp	x29, x30, [sp], #48
     dd4:	ret
     dd8:	mov	w0, #0x0                   	// #0
     ddc:	ret

0000000000000de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>:
     de0:	cmp	w1, #0xf
     de4:	b.hi	dec <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0+0xc>  // b.pmore
     de8:	b	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     dec:	mov	w0, #0x0                   	// #0
     df0:	ret

0000000000000df4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb>:
     df4:	stp	x29, x30, [sp, #-144]!
     df8:	cmp	w1, #0x225
     dfc:	mov	x29, sp
     e00:	stp	x19, x20, [sp, #16]
     e04:	stp	x21, x22, [sp, #32]
     e08:	stp	x23, x24, [sp, #48]
     e0c:	stp	x25, x26, [sp, #64]
     e10:	str	w0, [sp, #92]
     e14:	mov	w0, #0x1                   	// #1
     e18:	strb	w0, [x6]
     e1c:	b.hi	e48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x54>  // b.pmore
     e20:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     e24:	mov	w20, w2
     e28:	mov	x19, x3
     e2c:	mov	x22, x4
     e30:	mov	x21, x5
     e34:	add	x0, x0, #0x0
     e38:	ldrh	w0, [x0, w1, uxtw #1]
     e3c:	adr	x1, e48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x54>
     e40:	add	x0, x1, w0, sxth #2
     e44:	br	x0
     e48:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     e4c:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     e50:	add	x1, x1, #0x0
     e54:	add	x0, x0, #0x0
     e58:	mov	w2, #0x50a6                	// #20646
     e5c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     e60:	mov	w2, #0x10                  	// #16
     e64:	mov	w1, #0x0                   	// #0
     e68:	mov	w0, w20
     e6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
     e70:	mov	w1, #0x2                   	// #2
     e74:	mov	w0, w0
     e78:	strb	w1, [sp, #120]
     e7c:	add	x1, sp, #0x78
     e80:	str	x0, [sp, #128]
     e84:	add	x0, x19, #0x10
     e88:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
     e8c:	ldr	w0, [sp, #92]
     e90:	ldp	x19, x20, [sp, #16]
     e94:	ldp	x21, x22, [sp, #32]
     e98:	ldp	x23, x24, [sp, #48]
     e9c:	ldp	x25, x26, [sp, #64]
     ea0:	ldp	x29, x30, [sp], #144
     ea4:	ret
     ea8:	mov	w2, #0x5                   	// #5
     eac:	mov	w1, #0x0                   	// #0
     eb0:	mov	w0, w20
     eb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
     eb8:	add	x21, sp, #0x5c
     ebc:	mov	w1, w0
     ec0:	mov	x0, x19
     ec4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     ec8:	mov	w1, w0
     ecc:	mov	x0, x21
     ed0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
     ed4:	tst	w0, #0xff
     ed8:	b.ne	ee4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf0>  // b.any
     edc:	mov	w0, #0x0                   	// #0
     ee0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
     ee4:	mov	w2, #0x3                   	// #3
     ee8:	mov	w1, #0xa                   	// #10
     eec:	mov	w0, w20
     ef0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
     ef4:	mov	w1, w0
     ef8:	mov	x0, x19
     efc:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     f00:	mov	w1, w0
     f04:	mov	x0, x21
     f08:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
     f0c:	tst	w0, #0xff
     f10:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
     f14:	mov	w2, #0x5                   	// #5
     f18:	mov	w1, #0x0                   	// #0
     f1c:	mov	w0, w20
     f20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
     f24:	mov	w1, w0
     f28:	mov	x0, x19
     f2c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     f30:	mov	w1, w0
     f34:	mov	x0, x21
     f38:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
     f3c:	tst	w0, #0xff
     f40:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
     f44:	mov	w2, #0x5                   	// #5
     f48:	mov	w0, w20
     f4c:	mov	w1, w2
     f50:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
     f54:	mov	w1, w0
     f58:	mov	x0, x19
     f5c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     f60:	mov	w1, w0
     f64:	mov	x0, x21
     f68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
     f6c:	tst	w0, #0xff
     f70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
     f74:	ldr	w0, [sp, #92]
     f78:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
     f7c:	mov	w2, #0x5                   	// #5
     f80:	mov	w1, #0x0                   	// #0
     f84:	mov	w0, w20
     f88:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
     f8c:	add	x21, sp, #0x5c
     f90:	mov	w1, w0
     f94:	mov	x0, x19
     f98:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     f9c:	mov	w1, w0
     fa0:	mov	x0, x21
     fa4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
     fa8:	tst	w0, #0xff
     fac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
     fb0:	mov	w2, #0x3                   	// #3
     fb4:	mov	w1, #0xa                   	// #10
     fb8:	mov	w0, w20
     fbc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
     fc0:	mov	w1, w0
     fc4:	mov	x0, x19
     fc8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     fcc:	mov	w1, w0
     fd0:	mov	x0, x21
     fd4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
     fd8:	tst	w0, #0xff
     fdc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
     fe0:	mov	w2, #0x5                   	// #5
     fe4:	mov	w0, w20
     fe8:	mov	w1, w2
     fec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
     ff0:	mov	w1, w0
     ff4:	mov	x0, x19
     ff8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
     ffc:	mov	w1, w0
    1000:	mov	x0, x21
    1004:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1008:	tst	w0, #0xff
    100c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1010:	ldr	w0, [sp, #92]
    1014:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1018:	mov	w2, #0x5                   	// #5
    101c:	mov	w1, #0x0                   	// #0
    1020:	mov	w0, w20
    1024:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1028:	add	x21, sp, #0x5c
    102c:	mov	w1, w0
    1030:	mov	x0, x19
    1034:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1038:	mov	w1, w0
    103c:	mov	x0, x21
    1040:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1044:	tst	w0, #0xff
    1048:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    104c:	mov	w2, #0x3                   	// #3
    1050:	mov	w1, #0xa                   	// #10
    1054:	mov	w0, w20
    1058:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    105c:	mov	w1, w0
    1060:	mov	x0, x19
    1064:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1068:	mov	w1, w0
    106c:	mov	x0, x21
    1070:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1074:	tst	w0, #0xff
    1078:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    107c:	mov	w2, #0x5                   	// #5
    1080:	mov	w0, w20
    1084:	mov	w1, w2
    1088:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    108c:	mov	w1, w0
    1090:	mov	x0, x19
    1094:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1098:	mov	w1, w0
    109c:	mov	x0, x21
    10a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    10a4:	tst	w0, #0xff
    10a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    10ac:	ldr	w0, [sp, #92]
    10b0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    10b4:	mov	w2, #0x5                   	// #5
    10b8:	mov	w1, #0x0                   	// #0
    10bc:	mov	w0, w20
    10c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    10c4:	add	x21, sp, #0x5c
    10c8:	mov	w1, w0
    10cc:	mov	x0, x19
    10d0:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    10d4:	mov	w1, w0
    10d8:	mov	x0, x21
    10dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    10e0:	tst	w0, #0xff
    10e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    10e8:	mov	w2, #0x3                   	// #3
    10ec:	mov	w1, #0xa                   	// #10
    10f0:	mov	w0, w20
    10f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    10f8:	mov	w1, w0
    10fc:	mov	x0, x19
    1100:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1104:	mov	w1, w0
    1108:	mov	x0, x21
    110c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1110:	tst	w0, #0xff
    1114:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1118:	mov	w2, #0x5                   	// #5
    111c:	mov	w0, w20
    1120:	mov	w1, w2
    1124:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1128:	mov	w1, w0
    112c:	mov	x0, x19
    1130:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1134:	mov	w1, w0
    1138:	mov	x0, x21
    113c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1140:	tst	w0, #0xff
    1144:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1148:	ldr	w0, [sp, #92]
    114c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1150:	mov	w2, #0x5                   	// #5
    1154:	mov	w1, #0x0                   	// #0
    1158:	mov	w0, w20
    115c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1160:	add	x21, sp, #0x5c
    1164:	mov	w1, w0
    1168:	mov	x0, x19
    116c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1170:	mov	w1, w0
    1174:	mov	x0, x21
    1178:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    117c:	tst	w0, #0xff
    1180:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1184:	mov	w2, #0x3                   	// #3
    1188:	mov	w1, #0xa                   	// #10
    118c:	mov	w0, w20
    1190:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1194:	mov	w1, w0
    1198:	mov	x0, x19
    119c:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    11a0:	mov	w1, w0
    11a4:	mov	x0, x21
    11a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    11ac:	tst	w0, #0xff
    11b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    11b4:	mov	w2, #0x5                   	// #5
    11b8:	mov	w0, w20
    11bc:	mov	w1, w2
    11c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    11c4:	mov	w1, w0
    11c8:	mov	x0, x19
    11cc:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    11d0:	mov	w1, w0
    11d4:	mov	x0, x21
    11d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    11dc:	tst	w0, #0xff
    11e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    11e4:	ldr	w0, [sp, #92]
    11e8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    11ec:	mov	w2, #0x5                   	// #5
    11f0:	mov	w1, #0x0                   	// #0
    11f4:	mov	w0, w20
    11f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    11fc:	add	x21, sp, #0x5c
    1200:	mov	w1, w0
    1204:	mov	x0, x19
    1208:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    120c:	mov	w1, w0
    1210:	mov	x0, x21
    1214:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1218:	tst	w0, #0xff
    121c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1220:	mov	w2, #0x5                   	// #5
    1224:	mov	w1, #0x0                   	// #0
    1228:	mov	w0, w20
    122c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1230:	mov	w1, w0
    1234:	mov	x0, x19
    1238:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    123c:	mov	w1, w0
    1240:	mov	x0, x21
    1244:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1248:	tst	w0, #0xff
    124c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1250:	mov	w2, #0x3                   	// #3
    1254:	mov	w1, #0xa                   	// #10
    1258:	mov	w0, w20
    125c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1260:	mov	w1, w0
    1264:	mov	x0, x19
    1268:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    126c:	mov	w1, w0
    1270:	mov	x0, x21
    1274:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1278:	tst	w0, #0xff
    127c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1280:	mov	w2, #0x5                   	// #5
    1284:	mov	w0, w20
    1288:	mov	w1, w2
    128c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1290:	mov	w1, w0
    1294:	mov	x0, x19
    1298:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    129c:	mov	w1, w0
    12a0:	mov	x0, x21
    12a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    12a8:	tst	w0, #0xff
    12ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    12b0:	ldr	w0, [sp, #92]
    12b4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    12b8:	mov	w2, #0x5                   	// #5
    12bc:	mov	w1, #0x0                   	// #0
    12c0:	mov	w0, w20
    12c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    12c8:	add	x21, sp, #0x5c
    12cc:	mov	w1, w0
    12d0:	mov	x0, x19
    12d4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    12d8:	mov	w1, w0
    12dc:	mov	x0, x21
    12e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    12e4:	tst	w0, #0xff
    12e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    12ec:	mov	w2, #0x3                   	// #3
    12f0:	mov	w1, #0xa                   	// #10
    12f4:	mov	w0, w20
    12f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    12fc:	mov	w1, w0
    1300:	mov	x0, x19
    1304:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1308:	mov	w1, w0
    130c:	mov	x0, x21
    1310:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1314:	tst	w0, #0xff
    1318:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    131c:	mov	w2, #0x5                   	// #5
    1320:	mov	w1, #0x0                   	// #0
    1324:	mov	w0, w20
    1328:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    132c:	mov	w1, w0
    1330:	mov	x0, x19
    1334:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1338:	mov	w1, w0
    133c:	mov	x0, x21
    1340:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1344:	tst	w0, #0xff
    1348:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    134c:	mov	w2, #0x5                   	// #5
    1350:	mov	w0, w20
    1354:	mov	w1, w2
    1358:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    135c:	mov	w1, w0
    1360:	mov	x0, x19
    1364:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1368:	mov	w1, w0
    136c:	mov	x0, x21
    1370:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1374:	tst	w0, #0xff
    1378:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    137c:	mov	w2, #0x5                   	// #5
    1380:	mov	w1, #0x10                  	// #16
    1384:	mov	w0, w20
    1388:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    138c:	mov	w1, w0
    1390:	mov	x0, x19
    1394:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1398:	mov	w1, w0
    139c:	mov	x0, x21
    13a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    13a4:	tst	w0, #0xff
    13a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    13ac:	ldr	w0, [sp, #92]
    13b0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    13b4:	mov	w2, #0x5                   	// #5
    13b8:	mov	w1, #0x0                   	// #0
    13bc:	mov	w0, w20
    13c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    13c4:	add	x21, sp, #0x5c
    13c8:	mov	w1, w0
    13cc:	mov	x0, x19
    13d0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    13d4:	mov	w1, w0
    13d8:	mov	x0, x21
    13dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    13e0:	tst	w0, #0xff
    13e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    13e8:	mov	w2, #0x3                   	// #3
    13ec:	mov	w1, #0xa                   	// #10
    13f0:	mov	w0, w20
    13f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    13f8:	mov	w1, w0
    13fc:	mov	x0, x19
    1400:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1404:	mov	w1, w0
    1408:	mov	x0, x21
    140c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1410:	tst	w0, #0xff
    1414:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1418:	mov	w2, #0x5                   	// #5
    141c:	mov	w1, #0x0                   	// #0
    1420:	mov	w0, w20
    1424:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1428:	mov	w1, w0
    142c:	mov	x0, x19
    1430:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1434:	mov	w1, w0
    1438:	mov	x0, x21
    143c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1440:	tst	w0, #0xff
    1444:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1448:	mov	w2, #0x3                   	// #3
    144c:	mov	w1, #0x5                   	// #5
    1450:	mov	w0, w20
    1454:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1458:	mov	w1, w0
    145c:	mov	x0, x19
    1460:	bl	c10 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv.isra.0>
    1464:	mov	w1, w0
    1468:	mov	x0, x21
    146c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1470:	tst	w0, #0xff
    1474:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1478:	ldr	w0, [sp, #92]
    147c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1480:	mov	w2, #0x5                   	// #5
    1484:	mov	w1, #0x0                   	// #0
    1488:	mov	w0, w20
    148c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1490:	add	x21, sp, #0x5c
    1494:	mov	w1, w0
    1498:	mov	x0, x19
    149c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    14a0:	mov	w1, w0
    14a4:	mov	x0, x21
    14a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    14ac:	tst	w0, #0xff
    14b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    14b4:	mov	w2, #0x3                   	// #3
    14b8:	mov	w1, #0xa                   	// #10
    14bc:	mov	w0, w20
    14c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    14c4:	mov	w1, w0
    14c8:	mov	x0, x19
    14cc:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    14d0:	mov	w1, w0
    14d4:	mov	x0, x21
    14d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    14dc:	tst	w0, #0xff
    14e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    14e4:	mov	w2, #0x5                   	// #5
    14e8:	mov	w1, #0x0                   	// #0
    14ec:	mov	w0, w20
    14f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    14f4:	mov	w1, w0
    14f8:	mov	x0, x19
    14fc:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1500:	mov	w1, w0
    1504:	mov	x0, x21
    1508:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    150c:	tst	w0, #0xff
    1510:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1514:	mov	w2, #0x4                   	// #4
    1518:	mov	w1, #0x5                   	// #5
    151c:	mov	w0, w20
    1520:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1524:	mov	w1, w0
    1528:	mov	x0, x19
    152c:	bl	c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>
    1530:	mov	w1, w0
    1534:	mov	x0, x21
    1538:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    153c:	tst	w0, #0xff
    1540:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1544:	ldr	w0, [sp, #92]
    1548:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    154c:	mov	w2, #0x5                   	// #5
    1550:	mov	w1, #0x0                   	// #0
    1554:	mov	w0, w20
    1558:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    155c:	add	x21, sp, #0x5c
    1560:	mov	w1, w0
    1564:	mov	x0, x19
    1568:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    156c:	mov	w1, w0
    1570:	mov	x0, x21
    1574:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1578:	tst	w0, #0xff
    157c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1580:	mov	w2, #0x3                   	// #3
    1584:	mov	w1, #0xa                   	// #10
    1588:	mov	w0, w20
    158c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1590:	mov	w1, w0
    1594:	mov	x0, x19
    1598:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    159c:	mov	w1, w0
    15a0:	mov	x0, x21
    15a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    15a8:	tst	w0, #0xff
    15ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    15b0:	mov	w2, #0x5                   	// #5
    15b4:	mov	w1, #0x0                   	// #0
    15b8:	mov	w0, w20
    15bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    15c0:	mov	w1, w0
    15c4:	mov	x0, x19
    15c8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    15cc:	mov	w1, w0
    15d0:	mov	x0, x21
    15d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    15d8:	tst	w0, #0xff
    15dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    15e0:	mov	w2, #0x5                   	// #5
    15e4:	mov	w0, w20
    15e8:	mov	w1, w2
    15ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    15f0:	mov	w1, w0
    15f4:	mov	x0, x19
    15f8:	bl	c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>
    15fc:	mov	w1, w0
    1600:	mov	x0, x21
    1604:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1608:	tst	w0, #0xff
    160c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1610:	ldr	w0, [sp, #92]
    1614:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1618:	mov	w2, #0x5                   	// #5
    161c:	mov	w1, #0x0                   	// #0
    1620:	mov	w0, w20
    1624:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1628:	add	x21, sp, #0x5c
    162c:	mov	w1, w0
    1630:	mov	x0, x19
    1634:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1638:	mov	w1, w0
    163c:	mov	x0, x21
    1640:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1644:	tst	w0, #0xff
    1648:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    164c:	mov	w2, #0x3                   	// #3
    1650:	mov	w1, #0xa                   	// #10
    1654:	mov	w0, w20
    1658:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    165c:	mov	w1, w0
    1660:	mov	x0, x19
    1664:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1668:	mov	w1, w0
    166c:	mov	x0, x21
    1670:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1674:	tst	w0, #0xff
    1678:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    167c:	mov	w2, #0x5                   	// #5
    1680:	mov	w1, #0x0                   	// #0
    1684:	mov	w0, w20
    1688:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    168c:	mov	w1, w0
    1690:	mov	x0, x19
    1694:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1698:	mov	w1, w0
    169c:	mov	x0, x21
    16a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    16a4:	tst	w0, #0xff
    16a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    16ac:	mov	w2, #0x3                   	// #3
    16b0:	mov	w1, #0x5                   	// #5
    16b4:	mov	w0, w20
    16b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    16bc:	mov	w1, w0
    16c0:	mov	x0, x19
    16c4:	bl	cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>
    16c8:	mov	w1, w0
    16cc:	mov	x0, x21
    16d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    16d4:	tst	w0, #0xff
    16d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    16dc:	ldr	w0, [sp, #92]
    16e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    16e4:	mov	w2, #0x5                   	// #5
    16e8:	mov	w1, #0x0                   	// #0
    16ec:	mov	w0, w20
    16f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    16f4:	add	x21, sp, #0x5c
    16f8:	mov	w1, w0
    16fc:	mov	x0, x19
    1700:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1704:	mov	w1, w0
    1708:	mov	x0, x21
    170c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1710:	tst	w0, #0xff
    1714:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1718:	mov	w2, #0x3                   	// #3
    171c:	mov	w1, #0xa                   	// #10
    1720:	mov	w0, w20
    1724:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1728:	mov	w1, w0
    172c:	mov	x0, x19
    1730:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1734:	mov	w1, w0
    1738:	mov	x0, x21
    173c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1740:	tst	w0, #0xff
    1744:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1748:	mov	w2, #0x5                   	// #5
    174c:	mov	w1, #0x0                   	// #0
    1750:	mov	w0, w20
    1754:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1758:	mov	w1, w0
    175c:	mov	x0, x19
    1760:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1764:	mov	w1, w0
    1768:	mov	x0, x21
    176c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1770:	tst	w0, #0xff
    1774:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1778:	mov	w2, #0x4                   	// #4
    177c:	mov	w1, #0x5                   	// #5
    1780:	mov	w0, w20
    1784:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1788:	mov	w1, w0
    178c:	mov	x0, x19
    1790:	bl	cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>
    1794:	mov	w1, w0
    1798:	mov	x0, x21
    179c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    17a0:	tst	w0, #0xff
    17a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    17a8:	ldr	w0, [sp, #92]
    17ac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    17b0:	mov	w2, #0x5                   	// #5
    17b4:	mov	w1, #0x0                   	// #0
    17b8:	mov	w0, w20
    17bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    17c0:	add	x21, sp, #0x5c
    17c4:	mov	w1, w0
    17c8:	mov	x0, x19
    17cc:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    17d0:	mov	w1, w0
    17d4:	mov	x0, x21
    17d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    17dc:	tst	w0, #0xff
    17e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    17e4:	mov	w2, #0x3                   	// #3
    17e8:	mov	w1, #0xa                   	// #10
    17ec:	mov	w0, w20
    17f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    17f4:	mov	w1, w0
    17f8:	mov	x0, x19
    17fc:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1800:	mov	w1, w0
    1804:	mov	x0, x21
    1808:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    180c:	tst	w0, #0xff
    1810:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1814:	mov	w2, #0x5                   	// #5
    1818:	mov	w1, #0x0                   	// #0
    181c:	mov	w0, w20
    1820:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1824:	mov	w1, w0
    1828:	mov	x0, x19
    182c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1830:	mov	w1, w0
    1834:	mov	x0, x21
    1838:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    183c:	tst	w0, #0xff
    1840:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1844:	mov	w2, #0x5                   	// #5
    1848:	mov	w0, w20
    184c:	mov	w1, w2
    1850:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1854:	mov	w1, w0
    1858:	mov	x0, x19
    185c:	bl	d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>
    1860:	mov	w1, w0
    1864:	mov	x0, x21
    1868:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    186c:	tst	w0, #0xff
    1870:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1874:	ldr	w0, [sp, #92]
    1878:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    187c:	mov	w2, #0x5                   	// #5
    1880:	mov	w1, #0x0                   	// #0
    1884:	mov	w0, w20
    1888:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    188c:	add	x21, sp, #0x5c
    1890:	mov	w1, w0
    1894:	mov	x0, x19
    1898:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    189c:	mov	w1, w0
    18a0:	mov	x0, x21
    18a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    18a8:	tst	w0, #0xff
    18ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    18b0:	mov	w2, #0x3                   	// #3
    18b4:	mov	w1, #0xa                   	// #10
    18b8:	mov	w0, w20
    18bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    18c0:	mov	w1, w0
    18c4:	mov	x0, x19
    18c8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    18cc:	mov	w1, w0
    18d0:	mov	x0, x21
    18d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    18d8:	tst	w0, #0xff
    18dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    18e0:	mov	w2, #0x5                   	// #5
    18e4:	mov	w1, #0x0                   	// #0
    18e8:	mov	w0, w20
    18ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    18f0:	mov	w1, w0
    18f4:	mov	x0, x19
    18f8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    18fc:	mov	w1, w0
    1900:	mov	x0, x21
    1904:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1908:	tst	w0, #0xff
    190c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1910:	mov	w2, #0x5                   	// #5
    1914:	mov	w1, #0x10                  	// #16
    1918:	mov	w0, w20
    191c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1920:	mov	w1, w0
    1924:	mov	x0, x19
    1928:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    192c:	mov	w1, w0
    1930:	mov	x0, x21
    1934:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1938:	tst	w0, #0xff
    193c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1940:	mov	w2, #0x5                   	// #5
    1944:	mov	w0, w20
    1948:	mov	w1, w2
    194c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1950:	mov	w1, w0
    1954:	mov	x0, x19
    1958:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    195c:	mov	w1, w0
    1960:	mov	x0, x21
    1964:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1968:	tst	w0, #0xff
    196c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1970:	ldr	w0, [sp, #92]
    1974:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1978:	mov	w2, #0x5                   	// #5
    197c:	mov	w1, #0x0                   	// #0
    1980:	mov	w0, w20
    1984:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1988:	add	x21, sp, #0x5c
    198c:	mov	w1, w0
    1990:	mov	x0, x19
    1994:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1998:	mov	w1, w0
    199c:	mov	x0, x21
    19a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    19a4:	tst	w0, #0xff
    19a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    19ac:	mov	w2, #0x3                   	// #3
    19b0:	mov	w1, #0xa                   	// #10
    19b4:	mov	w0, w20
    19b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    19bc:	mov	w1, w0
    19c0:	mov	x0, x19
    19c4:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    19c8:	mov	w1, w0
    19cc:	mov	x0, x21
    19d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    19d4:	tst	w0, #0xff
    19d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    19dc:	mov	w2, #0x5                   	// #5
    19e0:	mov	w0, w20
    19e4:	mov	w1, w2
    19e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    19ec:	mov	w1, w0
    19f0:	mov	x0, x19
    19f4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    19f8:	mov	w1, w0
    19fc:	mov	x0, x21
    1a00:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1a04:	tst	w0, #0xff
    1a08:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1a0c:	ldr	w0, [sp, #92]
    1a10:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1a14:	mov	w2, #0x5                   	// #5
    1a18:	mov	w1, #0x0                   	// #0
    1a1c:	mov	w0, w20
    1a20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1a24:	add	x21, sp, #0x5c
    1a28:	mov	w1, w0
    1a2c:	mov	x0, x19
    1a30:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1a34:	mov	w1, w0
    1a38:	mov	x0, x21
    1a3c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1a40:	tst	w0, #0xff
    1a44:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1a48:	mov	w2, #0x3                   	// #3
    1a4c:	mov	w1, #0xa                   	// #10
    1a50:	mov	w0, w20
    1a54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1a58:	mov	w1, w0
    1a5c:	mov	x0, x19
    1a60:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1a64:	mov	w1, w0
    1a68:	mov	x0, x21
    1a6c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1a70:	tst	w0, #0xff
    1a74:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1a78:	mov	w2, #0x5                   	// #5
    1a7c:	mov	w1, #0x0                   	// #0
    1a80:	mov	w0, w20
    1a84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1a88:	mov	w1, w0
    1a8c:	mov	x0, x19
    1a90:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1a94:	mov	w1, w0
    1a98:	mov	x0, x21
    1a9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1aa0:	tst	w0, #0xff
    1aa4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1aa8:	mov	w2, #0x5                   	// #5
    1aac:	mov	w0, w20
    1ab0:	mov	w1, w2
    1ab4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1ab8:	mov	w2, #0x1                   	// #1
    1abc:	mov	w22, w0
    1ac0:	mov	w1, #0x16                  	// #22
    1ac4:	mov	w0, w20
    1ac8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1acc:	orr	w1, w22, w0, lsl #5
    1ad0:	mov	x0, x19
    1ad4:	bl	bdc <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv.isra.0>
    1ad8:	mov	w1, w0
    1adc:	mov	x0, x21
    1ae0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1ae4:	tst	w0, #0xff
    1ae8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1aec:	ldr	w0, [sp, #92]
    1af0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1af4:	mov	w2, #0x5                   	// #5
    1af8:	mov	w1, #0x0                   	// #0
    1afc:	mov	w0, w20
    1b00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1b04:	add	x21, sp, #0x5c
    1b08:	mov	w1, w0
    1b0c:	mov	x0, x19
    1b10:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1b14:	mov	w1, w0
    1b18:	mov	x0, x21
    1b1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1b20:	tst	w0, #0xff
    1b24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1b28:	mov	w2, #0x3                   	// #3
    1b2c:	mov	w1, #0xa                   	// #10
    1b30:	mov	w0, w20
    1b34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1b38:	mov	w1, w0
    1b3c:	mov	x0, x19
    1b40:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1b44:	mov	w1, w0
    1b48:	mov	x0, x21
    1b4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1b50:	tst	w0, #0xff
    1b54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1b58:	mov	w2, #0x5                   	// #5
    1b5c:	mov	w1, #0x0                   	// #0
    1b60:	mov	w0, w20
    1b64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1b68:	mov	w1, w0
    1b6c:	mov	x0, x19
    1b70:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1b74:	mov	w1, w0
    1b78:	mov	x0, x21
    1b7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1b80:	tst	w0, #0xff
    1b84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1b88:	mov	w2, #0x5                   	// #5
    1b8c:	mov	w0, w20
    1b90:	mov	w1, w2
    1b94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1b98:	mov	w2, #0x1                   	// #1
    1b9c:	mov	w22, w0
    1ba0:	mov	w1, #0x16                  	// #22
    1ba4:	mov	w0, w20
    1ba8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1bac:	orr	w1, w22, w0, lsl #5
    1bb0:	mov	x0, x19
    1bb4:	bl	8a0 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv.isra.0>
    1bb8:	mov	w1, w0
    1bbc:	mov	x0, x21
    1bc0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1bc4:	tst	w0, #0xff
    1bc8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1bcc:	ldr	w0, [sp, #92]
    1bd0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1bd4:	mov	w0, w20
    1bd8:	mov	w2, #0x5                   	// #5
    1bdc:	mov	w1, #0x0                   	// #0
    1be0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1be4:	mov	w2, #0xd                   	// #13
    1be8:	mov	w1, #0x5                   	// #5
    1bec:	mov	w21, w0
    1bf0:	mov	w0, w20
    1bf4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1bf8:	mov	w20, w0
    1bfc:	mov	x0, x20
    1c00:	mov	w1, #0x40                  	// #64
    1c04:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    1c08:	tst	w0, #0xff
    1c0c:	b.eq	1c68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe74>  // b.none
    1c10:	mov	w1, w21
    1c14:	mov	x0, x19
    1c18:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1c1c:	ldr	w0, [x19]
    1c20:	cmp	w0, #0x33b
    1c24:	b.eq	1c34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe40>  // b.none
    1c28:	mov	w1, w21
    1c2c:	mov	x0, x19
    1c30:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1c34:	mov	w0, #0x2                   	// #2
    1c38:	add	x1, sp, #0x78
    1c3c:	strb	w0, [sp, #120]
    1c40:	add	x0, x19, #0x10
    1c44:	str	x20, [sp, #128]
    1c48:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    1c4c:	mov	w1, #0x3                   	// #3
    1c50:	add	x0, sp, #0x5c
    1c54:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1c58:	tst	w0, #0xff
    1c5c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1c60:	ldr	w0, [sp, #92]
    1c64:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1c68:	mov	w1, #0x0                   	// #0
    1c6c:	b	1c50 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe5c>
    1c70:	mov	w2, #0x5                   	// #5
    1c74:	mov	w1, #0x0                   	// #0
    1c78:	mov	w0, w20
    1c7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1c80:	add	x21, sp, #0x5c
    1c84:	mov	w1, w0
    1c88:	mov	x0, x19
    1c8c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1c90:	mov	w1, w0
    1c94:	mov	x0, x21
    1c98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1c9c:	tst	w0, #0xff
    1ca0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1ca4:	mov	w2, #0x4                   	// #4
    1ca8:	mov	w1, #0x10                  	// #16
    1cac:	mov	w0, w20
    1cb0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1cb4:	mov	w1, w0
    1cb8:	mov	x0, x19
    1cbc:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1cc0:	mov	w1, w0
    1cc4:	mov	x0, x21
    1cc8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1ccc:	tst	w0, #0xff
    1cd0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1cd4:	mov	w2, #0x9                   	// #9
    1cd8:	mov	w1, #0x5                   	// #5
    1cdc:	mov	w0, w20
    1ce0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1ce4:	mov	w1, w0
    1ce8:	mov	x0, x19
    1cec:	bl	300 <_Z16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    1cf0:	mov	w1, w0
    1cf4:	mov	x0, x21
    1cf8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1cfc:	tst	w0, #0xff
    1d00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1d04:	ldr	w0, [sp, #92]
    1d08:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1d0c:	mov	w2, #0x5                   	// #5
    1d10:	mov	w1, #0x0                   	// #0
    1d14:	mov	w0, w20
    1d18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1d1c:	add	x21, sp, #0x5c
    1d20:	mov	w1, w0
    1d24:	mov	x0, x19
    1d28:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1d2c:	mov	w1, w0
    1d30:	mov	x0, x21
    1d34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1d38:	tst	w0, #0xff
    1d3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1d40:	mov	w2, #0x4                   	// #4
    1d44:	mov	w1, #0x10                  	// #16
    1d48:	mov	w0, w20
    1d4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1d50:	mov	w1, w0
    1d54:	mov	x0, x19
    1d58:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1d5c:	mov	w1, w0
    1d60:	mov	x0, x21
    1d64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1d68:	tst	w0, #0xff
    1d6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1d70:	mov	w2, #0x9                   	// #9
    1d74:	mov	w1, #0x5                   	// #5
    1d78:	mov	w0, w20
    1d7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1d80:	mov	w1, w0
    1d84:	mov	x0, x19
    1d88:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    1d8c:	mov	w1, w0
    1d90:	mov	x0, x21
    1d94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1d98:	tst	w0, #0xff
    1d9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1da0:	ldr	w0, [sp, #92]
    1da4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1da8:	mov	w2, #0x5                   	// #5
    1dac:	mov	w1, #0x0                   	// #0
    1db0:	mov	w0, w20
    1db4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1db8:	add	x21, sp, #0x5c
    1dbc:	mov	w1, w0
    1dc0:	mov	x0, x19
    1dc4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1dc8:	mov	w1, w0
    1dcc:	mov	x0, x21
    1dd0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1dd4:	tst	w0, #0xff
    1dd8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1ddc:	mov	w2, #0x5                   	// #5
    1de0:	mov	w1, #0x0                   	// #0
    1de4:	mov	w0, w20
    1de8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1dec:	mov	w1, w0
    1df0:	mov	x0, x19
    1df4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1df8:	mov	w1, w0
    1dfc:	mov	x0, x21
    1e00:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1e04:	tst	w0, #0xff
    1e08:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1e0c:	mov	w2, #0x4                   	// #4
    1e10:	mov	w1, #0x10                  	// #16
    1e14:	mov	w0, w20
    1e18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1e1c:	mov	w1, w0
    1e20:	mov	x0, x19
    1e24:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1e28:	mov	w1, w0
    1e2c:	mov	x0, x21
    1e30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1e34:	tst	w0, #0xff
    1e38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1e3c:	mov	w2, #0x9                   	// #9
    1e40:	mov	w1, #0x5                   	// #5
    1e44:	mov	w0, w20
    1e48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1e4c:	mov	w1, w0
    1e50:	mov	x0, x19
    1e54:	bl	300 <_Z16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    1e58:	mov	w1, w0
    1e5c:	mov	x0, x21
    1e60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1e64:	tst	w0, #0xff
    1e68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1e6c:	ldr	w0, [sp, #92]
    1e70:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1e74:	mov	w2, #0x5                   	// #5
    1e78:	mov	w1, #0x0                   	// #0
    1e7c:	mov	w0, w20
    1e80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1e84:	add	x21, sp, #0x5c
    1e88:	mov	w1, w0
    1e8c:	mov	x0, x19
    1e90:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1e94:	mov	w1, w0
    1e98:	mov	x0, x21
    1e9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1ea0:	tst	w0, #0xff
    1ea4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1ea8:	mov	w2, #0x5                   	// #5
    1eac:	mov	w1, #0x0                   	// #0
    1eb0:	mov	w0, w20
    1eb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1eb8:	mov	w1, w0
    1ebc:	mov	x0, x19
    1ec0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1ec4:	mov	w1, w0
    1ec8:	mov	x0, x21
    1ecc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1ed0:	tst	w0, #0xff
    1ed4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1ed8:	mov	w2, #0x4                   	// #4
    1edc:	mov	w1, #0x10                  	// #16
    1ee0:	mov	w0, w20
    1ee4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1ee8:	mov	w1, w0
    1eec:	mov	x0, x19
    1ef0:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1ef4:	mov	w1, w0
    1ef8:	mov	x0, x21
    1efc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1f00:	tst	w0, #0xff
    1f04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1f08:	mov	w2, #0x9                   	// #9
    1f0c:	mov	w1, #0x5                   	// #5
    1f10:	mov	w0, w20
    1f14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1f18:	mov	w1, w0
    1f1c:	mov	x0, x19
    1f20:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    1f24:	mov	w1, w0
    1f28:	mov	x0, x21
    1f2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1f30:	tst	w0, #0xff
    1f34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1f38:	ldr	w0, [sp, #92]
    1f3c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    1f40:	mov	w2, #0x5                   	// #5
    1f44:	mov	w1, #0x0                   	// #0
    1f48:	mov	w0, w20
    1f4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1f50:	add	x21, sp, #0x5c
    1f54:	mov	w1, w0
    1f58:	mov	x0, x19
    1f5c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1f60:	mov	w1, w0
    1f64:	mov	x0, x21
    1f68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1f6c:	tst	w0, #0xff
    1f70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1f74:	mov	w2, #0x5                   	// #5
    1f78:	mov	w1, #0x0                   	// #0
    1f7c:	mov	w0, w20
    1f80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1f84:	mov	w1, w0
    1f88:	mov	x0, x19
    1f8c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1f90:	mov	w1, w0
    1f94:	mov	x0, x21
    1f98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1f9c:	tst	w0, #0xff
    1fa0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1fa4:	mov	w2, #0x4                   	// #4
    1fa8:	mov	w1, #0x10                  	// #16
    1fac:	mov	w0, w20
    1fb0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1fb4:	mov	w1, w0
    1fb8:	mov	x0, x19
    1fbc:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    1fc0:	mov	w1, w0
    1fc4:	mov	x0, x21
    1fc8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    1fcc:	tst	w0, #0xff
    1fd0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    1fd4:	mov	w2, #0x8                   	// #8
    1fd8:	mov	w1, #0x5                   	// #5
    1fdc:	mov	w0, w20
    1fe0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    1fe4:	mov	w1, #0x2                   	// #2
    1fe8:	mov	w0, w0
    1fec:	strb	w1, [sp, #120]
    1ff0:	add	x1, sp, #0x78
    1ff4:	str	x0, [sp, #128]
    1ff8:	add	x0, x19, #0x10
    1ffc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    2000:	ldr	w0, [sp, #92]
    2004:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2008:	mov	w2, #0x5                   	// #5
    200c:	mov	w1, #0x0                   	// #0
    2010:	mov	w0, w20
    2014:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2018:	add	x21, sp, #0x5c
    201c:	mov	w1, w0
    2020:	mov	x0, x19
    2024:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2028:	mov	w1, w0
    202c:	mov	x0, x21
    2030:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2034:	tst	w0, #0xff
    2038:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    203c:	mov	w2, #0x4                   	// #4
    2040:	mov	w1, #0x10                  	// #16
    2044:	mov	w0, w20
    2048:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    204c:	mov	w1, w0
    2050:	mov	x0, x19
    2054:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2058:	mov	w1, w0
    205c:	mov	x0, x21
    2060:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2064:	tst	w0, #0xff
    2068:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    206c:	mov	w2, #0x9                   	// #9
    2070:	mov	w1, #0x5                   	// #5
    2074:	mov	w0, w20
    2078:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    207c:	mov	w1, w0
    2080:	mov	x0, x19
    2084:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    2088:	mov	w1, w0
    208c:	mov	x0, x21
    2090:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2094:	tst	w0, #0xff
    2098:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    209c:	ldr	w0, [sp, #92]
    20a0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    20a4:	mov	w2, #0x5                   	// #5
    20a8:	mov	w1, #0x0                   	// #0
    20ac:	mov	w0, w20
    20b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    20b4:	add	x21, sp, #0x5c
    20b8:	mov	w1, w0
    20bc:	mov	x0, x19
    20c0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    20c4:	mov	w1, w0
    20c8:	mov	x0, x21
    20cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    20d0:	tst	w0, #0xff
    20d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    20d8:	mov	w2, #0x4                   	// #4
    20dc:	mov	w1, #0x10                  	// #16
    20e0:	mov	w0, w20
    20e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    20e8:	mov	w1, w0
    20ec:	mov	x0, x19
    20f0:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    20f4:	mov	w1, w0
    20f8:	mov	x0, x21
    20fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2100:	tst	w0, #0xff
    2104:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2108:	mov	w2, #0x9                   	// #9
    210c:	mov	w1, #0x5                   	// #5
    2110:	mov	w0, w20
    2114:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2118:	mov	w1, w0
    211c:	mov	x0, x19
    2120:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    2124:	mov	w1, w0
    2128:	mov	x0, x21
    212c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2130:	tst	w0, #0xff
    2134:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2138:	ldr	w0, [sp, #92]
    213c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2140:	mov	w2, #0x5                   	// #5
    2144:	mov	w1, #0x0                   	// #0
    2148:	mov	w0, w20
    214c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2150:	add	x21, sp, #0x5c
    2154:	mov	w1, w0
    2158:	mov	x0, x19
    215c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2160:	mov	w1, w0
    2164:	mov	x0, x21
    2168:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    216c:	tst	w0, #0xff
    2170:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2174:	mov	w2, #0x5                   	// #5
    2178:	mov	w1, #0x0                   	// #0
    217c:	mov	w0, w20
    2180:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2184:	mov	w1, w0
    2188:	mov	x0, x19
    218c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2190:	mov	w1, w0
    2194:	mov	x0, x21
    2198:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    219c:	tst	w0, #0xff
    21a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    21a4:	mov	w2, #0x4                   	// #4
    21a8:	mov	w1, #0x10                  	// #16
    21ac:	mov	w0, w20
    21b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    21b4:	mov	w1, w0
    21b8:	mov	x0, x19
    21bc:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    21c0:	mov	w1, w0
    21c4:	mov	x0, x21
    21c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    21cc:	tst	w0, #0xff
    21d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    21d4:	mov	w2, #0x9                   	// #9
    21d8:	mov	w1, #0x5                   	// #5
    21dc:	mov	w0, w20
    21e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    21e4:	mov	w1, w0
    21e8:	mov	x0, x19
    21ec:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    21f0:	mov	w1, w0
    21f4:	mov	x0, x21
    21f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    21fc:	tst	w0, #0xff
    2200:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2204:	ldr	w0, [sp, #92]
    2208:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    220c:	mov	w2, #0x5                   	// #5
    2210:	mov	w1, #0x0                   	// #0
    2214:	mov	w0, w20
    2218:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    221c:	add	x21, sp, #0x5c
    2220:	mov	w1, w0
    2224:	mov	x0, x19
    2228:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    222c:	mov	w1, w0
    2230:	mov	x0, x21
    2234:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2238:	tst	w0, #0xff
    223c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2240:	mov	w2, #0x5                   	// #5
    2244:	mov	w1, #0x0                   	// #0
    2248:	mov	w0, w20
    224c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2250:	mov	w1, w0
    2254:	mov	x0, x19
    2258:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    225c:	mov	w1, w0
    2260:	mov	x0, x21
    2264:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2268:	tst	w0, #0xff
    226c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2270:	mov	w2, #0x4                   	// #4
    2274:	mov	w1, #0x10                  	// #16
    2278:	mov	w0, w20
    227c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2280:	mov	w1, w0
    2284:	mov	x0, x19
    2288:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    228c:	mov	w1, w0
    2290:	mov	x0, x21
    2294:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2298:	tst	w0, #0xff
    229c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    22a0:	mov	w2, #0x9                   	// #9
    22a4:	mov	w1, #0x5                   	// #5
    22a8:	mov	w0, w20
    22ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    22b0:	mov	w1, w0
    22b4:	mov	x0, x19
    22b8:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    22bc:	mov	w1, w0
    22c0:	mov	x0, x21
    22c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    22c8:	tst	w0, #0xff
    22cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    22d0:	ldr	w0, [sp, #92]
    22d4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    22d8:	mov	w2, #0x5                   	// #5
    22dc:	mov	w1, #0x0                   	// #0
    22e0:	mov	w0, w20
    22e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    22e8:	add	x21, sp, #0x5c
    22ec:	mov	w1, w0
    22f0:	mov	x0, x19
    22f4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    22f8:	mov	w1, w0
    22fc:	mov	x0, x21
    2300:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2304:	tst	w0, #0xff
    2308:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    230c:	mov	w2, #0x5                   	// #5
    2310:	mov	w0, w20
    2314:	mov	w1, w2
    2318:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    231c:	mov	w1, w0
    2320:	mov	x0, x19
    2324:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2328:	mov	w1, w0
    232c:	mov	x0, x21
    2330:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2334:	tst	w0, #0xff
    2338:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    233c:	mov	w2, #0x5                   	// #5
    2340:	mov	w1, #0x10                  	// #16
    2344:	mov	w0, w20
    2348:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    234c:	mov	w1, w0
    2350:	mov	x0, x19
    2354:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2358:	mov	w1, w0
    235c:	mov	x0, x21
    2360:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2364:	tst	w0, #0xff
    2368:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    236c:	ldr	w0, [sp, #92]
    2370:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2374:	mov	w2, #0x5                   	// #5
    2378:	mov	w1, #0x0                   	// #0
    237c:	mov	w0, w20
    2380:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2384:	add	x21, sp, #0x5c
    2388:	mov	w1, w0
    238c:	mov	x0, x19
    2390:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2394:	mov	w1, w0
    2398:	mov	x0, x21
    239c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    23a0:	tst	w0, #0xff
    23a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    23a8:	mov	w2, #0x5                   	// #5
    23ac:	mov	w1, #0x0                   	// #0
    23b0:	mov	w0, w20
    23b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    23b8:	mov	w1, w0
    23bc:	mov	x0, x19
    23c0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    23c4:	mov	w1, w0
    23c8:	mov	x0, x21
    23cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    23d0:	tst	w0, #0xff
    23d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    23d8:	mov	w2, #0x5                   	// #5
    23dc:	mov	w0, w20
    23e0:	mov	w1, w2
    23e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    23e8:	mov	w1, w0
    23ec:	mov	x0, x19
    23f0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    23f4:	mov	w1, w0
    23f8:	mov	x0, x21
    23fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2400:	tst	w0, #0xff
    2404:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2408:	mov	w2, #0x3                   	// #3
    240c:	mov	w1, #0xa                   	// #10
    2410:	mov	w0, w20
    2414:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2418:	mov	w21, w0
    241c:	mov	w2, #0x5                   	// #5
    2420:	mov	w1, #0x10                  	// #16
    2424:	mov	w0, w20
    2428:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    242c:	orr	w0, w21, w0, lsl #3
    2430:	mov	w1, #0x2                   	// #2
    2434:	strb	w1, [sp, #120]
    2438:	add	x1, sp, #0x78
    243c:	str	x0, [sp, #128]
    2440:	add	x0, x19, #0x10
    2444:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    2448:	ldr	w0, [sp, #92]
    244c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2450:	mov	w2, #0x5                   	// #5
    2454:	mov	w1, #0x0                   	// #0
    2458:	mov	w0, w20
    245c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2460:	add	x21, sp, #0x5c
    2464:	mov	w1, w0
    2468:	mov	x0, x19
    246c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2470:	mov	w1, w0
    2474:	mov	x0, x21
    2478:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    247c:	tst	w0, #0xff
    2480:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2484:	mov	w2, #0x5                   	// #5
    2488:	mov	w0, w20
    248c:	mov	w1, w2
    2490:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2494:	mov	w1, w0
    2498:	mov	x0, x19
    249c:	bl	4f8 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    24a0:	mov	w1, w0
    24a4:	mov	x0, x21
    24a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    24ac:	tst	w0, #0xff
    24b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    24b4:	mov	w2, #0x3                   	// #3
    24b8:	mov	w1, #0xa                   	// #10
    24bc:	mov	w0, w20
    24c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    24c4:	mov	w21, w0
    24c8:	mov	w2, #0x5                   	// #5
    24cc:	mov	w1, #0x10                  	// #16
    24d0:	mov	w0, w20
    24d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    24d8:	orr	w0, w21, w0, lsl #3
    24dc:	mov	w1, #0x2                   	// #2
    24e0:	strb	w1, [sp, #120]
    24e4:	add	x1, sp, #0x78
    24e8:	str	x0, [sp, #128]
    24ec:	add	x0, x19, #0x10
    24f0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    24f4:	ldr	w0, [sp, #92]
    24f8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    24fc:	mov	w2, #0x5                   	// #5
    2500:	mov	w1, #0x0                   	// #0
    2504:	mov	w0, w20
    2508:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    250c:	add	x21, sp, #0x5c
    2510:	mov	w1, w0
    2514:	mov	x0, x19
    2518:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    251c:	mov	w1, w0
    2520:	mov	x0, x21
    2524:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2528:	tst	w0, #0xff
    252c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2530:	mov	w2, #0x5                   	// #5
    2534:	mov	w0, w20
    2538:	mov	w1, w2
    253c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2540:	mov	w1, w0
    2544:	mov	x0, x19
    2548:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    254c:	mov	w1, w0
    2550:	mov	x0, x21
    2554:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2558:	tst	w0, #0xff
    255c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2560:	mov	w2, #0x2                   	// #2
    2564:	mov	w1, #0x16                  	// #22
    2568:	mov	w0, w20
    256c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2570:	mov	w1, #0x2                   	// #2
    2574:	mov	w0, w0
    2578:	strb	w1, [sp, #120]
    257c:	add	x1, sp, #0x78
    2580:	str	x0, [sp, #128]
    2584:	add	x0, x19, #0x10
    2588:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    258c:	ldr	w0, [sp, #92]
    2590:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2594:	mov	w2, #0x5                   	// #5
    2598:	mov	w1, #0x0                   	// #0
    259c:	mov	w0, w20
    25a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    25a4:	add	x21, sp, #0x5c
    25a8:	mov	w1, w0
    25ac:	mov	x0, x19
    25b0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    25b4:	mov	w1, w0
    25b8:	mov	x0, x21
    25bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    25c0:	tst	w0, #0xff
    25c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    25c8:	mov	w2, #0x5                   	// #5
    25cc:	mov	w0, w20
    25d0:	mov	w1, w2
    25d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    25d8:	mov	w1, w0
    25dc:	mov	x0, x19
    25e0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    25e4:	mov	w1, w0
    25e8:	mov	x0, x21
    25ec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    25f0:	tst	w0, #0xff
    25f4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    25f8:	mov	w2, #0x1                   	// #1
    25fc:	mov	w1, #0x14                  	// #20
    2600:	mov	w0, w20
    2604:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2608:	mov	w21, w0
    260c:	mov	w2, #0x2                   	// #2
    2610:	mov	w1, #0x16                  	// #22
    2614:	mov	w0, w20
    2618:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    261c:	orr	w0, w21, w0, lsl #1
    2620:	mov	w1, #0x2                   	// #2
    2624:	strb	w1, [sp, #120]
    2628:	add	x1, sp, #0x78
    262c:	str	x0, [sp, #128]
    2630:	add	x0, x19, #0x10
    2634:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    2638:	ldr	w0, [sp, #92]
    263c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2640:	mov	w2, #0x5                   	// #5
    2644:	mov	w1, #0x0                   	// #0
    2648:	mov	w0, w20
    264c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2650:	add	x21, sp, #0x5c
    2654:	mov	w1, w0
    2658:	mov	x0, x19
    265c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2660:	mov	w1, w0
    2664:	mov	x0, x21
    2668:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    266c:	tst	w0, #0xff
    2670:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2674:	mov	w2, #0x5                   	// #5
    2678:	mov	w0, w20
    267c:	mov	w1, w2
    2680:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2684:	mov	w1, w0
    2688:	mov	x0, x19
    268c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2690:	mov	w1, w0
    2694:	mov	x0, x21
    2698:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    269c:	tst	w0, #0xff
    26a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    26a4:	mov	w2, #0x2                   	// #2
    26a8:	mov	w1, #0x13                  	// #19
    26ac:	mov	w0, w20
    26b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    26b4:	mov	w21, w0
    26b8:	mov	w2, #0x2                   	// #2
    26bc:	mov	w1, #0x16                  	// #22
    26c0:	mov	w0, w20
    26c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    26c8:	orr	w0, w21, w0, lsl #2
    26cc:	mov	w1, #0x2                   	// #2
    26d0:	strb	w1, [sp, #120]
    26d4:	add	x1, sp, #0x78
    26d8:	str	x0, [sp, #128]
    26dc:	add	x0, x19, #0x10
    26e0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    26e4:	ldr	w0, [sp, #92]
    26e8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    26ec:	mov	w2, #0x5                   	// #5
    26f0:	mov	w1, #0x0                   	// #0
    26f4:	mov	w0, w20
    26f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    26fc:	add	x21, sp, #0x5c
    2700:	mov	w1, w0
    2704:	mov	x0, x19
    2708:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    270c:	mov	w1, w0
    2710:	mov	x0, x21
    2714:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2718:	tst	w0, #0xff
    271c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2720:	mov	w2, #0x5                   	// #5
    2724:	mov	w0, w20
    2728:	mov	w1, w2
    272c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2730:	mov	w1, w0
    2734:	mov	x0, x19
    2738:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    273c:	mov	w1, w0
    2740:	mov	x0, x21
    2744:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2748:	tst	w0, #0xff
    274c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2750:	mov	w2, #0x3                   	// #3
    2754:	mov	w1, #0x12                  	// #18
    2758:	mov	w0, w20
    275c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2760:	mov	w21, w0
    2764:	mov	w2, #0x2                   	// #2
    2768:	mov	w1, #0x16                  	// #22
    276c:	mov	w0, w20
    2770:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2774:	orr	w0, w21, w0, lsl #3
    2778:	mov	w1, #0x2                   	// #2
    277c:	strb	w1, [sp, #120]
    2780:	add	x1, sp, #0x78
    2784:	str	x0, [sp, #128]
    2788:	add	x0, x19, #0x10
    278c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    2790:	ldr	w0, [sp, #92]
    2794:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2798:	mov	w2, #0x5                   	// #5
    279c:	mov	w1, #0x0                   	// #0
    27a0:	mov	w0, w20
    27a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    27a8:	add	x21, sp, #0x5c
    27ac:	mov	w1, w0
    27b0:	mov	x0, x19
    27b4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    27b8:	mov	w1, w0
    27bc:	mov	x0, x21
    27c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    27c4:	tst	w0, #0xff
    27c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    27cc:	mov	w2, #0x5                   	// #5
    27d0:	mov	w0, w20
    27d4:	mov	w1, w2
    27d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    27dc:	mov	w1, w0
    27e0:	mov	x0, x19
    27e4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    27e8:	mov	w1, w0
    27ec:	mov	x0, x21
    27f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    27f4:	tst	w0, #0xff
    27f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    27fc:	mov	w2, #0x4                   	// #4
    2800:	mov	w1, #0x11                  	// #17
    2804:	mov	w0, w20
    2808:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    280c:	mov	w21, w0
    2810:	mov	w2, #0x2                   	// #2
    2814:	mov	w1, #0x16                  	// #22
    2818:	mov	w0, w20
    281c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2820:	orr	w0, w21, w0, lsl #4
    2824:	mov	w1, #0x2                   	// #2
    2828:	strb	w1, [sp, #120]
    282c:	add	x1, sp, #0x78
    2830:	str	x0, [sp, #128]
    2834:	add	x0, x19, #0x10
    2838:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    283c:	ldr	w0, [sp, #92]
    2840:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2844:	mov	w2, #0x5                   	// #5
    2848:	mov	w1, #0x0                   	// #0
    284c:	mov	w0, w20
    2850:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2854:	add	x21, sp, #0x5c
    2858:	mov	w1, w0
    285c:	mov	x0, x19
    2860:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2864:	mov	w1, w0
    2868:	mov	x0, x21
    286c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2870:	tst	w0, #0xff
    2874:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2878:	mov	w2, #0x5                   	// #5
    287c:	mov	w0, w20
    2880:	mov	w1, w2
    2884:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2888:	mov	w1, w0
    288c:	mov	x0, x19
    2890:	bl	4f8 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2894:	mov	w1, w0
    2898:	mov	x0, x21
    289c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    28a0:	tst	w0, #0xff
    28a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    28a8:	mov	w2, #0x5                   	// #5
    28ac:	mov	w1, #0x10                  	// #16
    28b0:	mov	w0, w20
    28b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    28b8:	mov	w1, w0
    28bc:	mov	x0, x19
    28c0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    28c4:	mov	w1, w0
    28c8:	mov	x0, x21
    28cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    28d0:	tst	w0, #0xff
    28d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    28d8:	ldr	w0, [sp, #92]
    28dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    28e0:	mov	w2, #0x5                   	// #5
    28e4:	mov	w1, #0x0                   	// #0
    28e8:	mov	w0, w20
    28ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    28f0:	add	x21, sp, #0x5c
    28f4:	mov	w1, w0
    28f8:	mov	x0, x19
    28fc:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2900:	mov	w1, w0
    2904:	mov	x0, x21
    2908:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    290c:	tst	w0, #0xff
    2910:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2914:	mov	w2, #0x5                   	// #5
    2918:	mov	w1, #0x0                   	// #0
    291c:	mov	w0, w20
    2920:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2924:	mov	w1, w0
    2928:	mov	x0, x19
    292c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2930:	mov	w1, w0
    2934:	mov	x0, x21
    2938:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    293c:	tst	w0, #0xff
    2940:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2944:	mov	w2, #0x5                   	// #5
    2948:	mov	w0, w20
    294c:	mov	w1, w2
    2950:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2954:	mov	w1, w0
    2958:	mov	x0, x19
    295c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2960:	mov	w1, w0
    2964:	mov	x0, x21
    2968:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    296c:	tst	w0, #0xff
    2970:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2974:	mov	w2, #0x5                   	// #5
    2978:	mov	w1, #0x10                  	// #16
    297c:	mov	w0, w20
    2980:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2984:	mov	w1, w0
    2988:	mov	x0, x19
    298c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2990:	mov	w1, w0
    2994:	mov	x0, x21
    2998:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    299c:	tst	w0, #0xff
    29a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    29a4:	ldr	w0, [sp, #92]
    29a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    29ac:	mov	w2, #0x5                   	// #5
    29b0:	mov	w1, #0x0                   	// #0
    29b4:	mov	w0, w20
    29b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    29bc:	add	x21, sp, #0x5c
    29c0:	mov	w1, w0
    29c4:	mov	x0, x19
    29c8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    29cc:	mov	w1, w0
    29d0:	mov	x0, x21
    29d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    29d8:	tst	w0, #0xff
    29dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    29e0:	mov	w2, #0x5                   	// #5
    29e4:	mov	w1, #0x0                   	// #0
    29e8:	mov	w0, w20
    29ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    29f0:	mov	w1, w0
    29f4:	mov	x0, x19
    29f8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    29fc:	mov	w1, w0
    2a00:	mov	x0, x21
    2a04:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2a08:	tst	w0, #0xff
    2a0c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2a10:	mov	w2, #0x5                   	// #5
    2a14:	mov	w0, w20
    2a18:	mov	w1, w2
    2a1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2a20:	mov	w1, w0
    2a24:	mov	x0, x19
    2a28:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2a2c:	mov	w1, w0
    2a30:	mov	x0, x21
    2a34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2a38:	tst	w0, #0xff
    2a3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2a40:	mov	w2, #0x3                   	// #3
    2a44:	mov	w1, #0x10                  	// #16
    2a48:	mov	w0, w20
    2a4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2a50:	mov	w1, w0
    2a54:	mov	x0, x19
    2a58:	bl	c10 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv.isra.0>
    2a5c:	mov	w1, w0
    2a60:	mov	x0, x21
    2a64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2a68:	tst	w0, #0xff
    2a6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2a70:	ldr	w0, [sp, #92]
    2a74:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2a78:	mov	w2, #0x5                   	// #5
    2a7c:	mov	w1, #0x0                   	// #0
    2a80:	mov	w0, w20
    2a84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2a88:	add	x21, sp, #0x5c
    2a8c:	mov	w1, w0
    2a90:	mov	x0, x19
    2a94:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2a98:	mov	w1, w0
    2a9c:	mov	x0, x21
    2aa0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2aa4:	tst	w0, #0xff
    2aa8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2aac:	mov	w2, #0x5                   	// #5
    2ab0:	mov	w1, #0x0                   	// #0
    2ab4:	mov	w0, w20
    2ab8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2abc:	mov	w1, w0
    2ac0:	mov	x0, x19
    2ac4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2ac8:	mov	w1, w0
    2acc:	mov	x0, x21
    2ad0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2ad4:	tst	w0, #0xff
    2ad8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2adc:	mov	w2, #0x5                   	// #5
    2ae0:	mov	w0, w20
    2ae4:	mov	w1, w2
    2ae8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2aec:	mov	w1, w0
    2af0:	mov	x0, x19
    2af4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2af8:	mov	w1, w0
    2afc:	mov	x0, x21
    2b00:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2b04:	tst	w0, #0xff
    2b08:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2b0c:	mov	w2, #0x4                   	// #4
    2b10:	mov	w1, #0x10                  	// #16
    2b14:	mov	w0, w20
    2b18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2b1c:	mov	w1, w0
    2b20:	mov	x0, x19
    2b24:	bl	c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>
    2b28:	mov	w1, w0
    2b2c:	mov	x0, x21
    2b30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2b34:	tst	w0, #0xff
    2b38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2b3c:	ldr	w0, [sp, #92]
    2b40:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2b44:	mov	w2, #0x5                   	// #5
    2b48:	mov	w1, #0x0                   	// #0
    2b4c:	mov	w0, w20
    2b50:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2b54:	add	x21, sp, #0x5c
    2b58:	mov	w1, w0
    2b5c:	mov	x0, x19
    2b60:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2b64:	mov	w1, w0
    2b68:	mov	x0, x21
    2b6c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2b70:	tst	w0, #0xff
    2b74:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2b78:	mov	w2, #0x5                   	// #5
    2b7c:	mov	w1, #0x0                   	// #0
    2b80:	mov	w0, w20
    2b84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2b88:	mov	w1, w0
    2b8c:	mov	x0, x19
    2b90:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2b94:	mov	w1, w0
    2b98:	mov	x0, x21
    2b9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2ba0:	tst	w0, #0xff
    2ba4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2ba8:	mov	w2, #0x5                   	// #5
    2bac:	mov	w0, w20
    2bb0:	mov	w1, w2
    2bb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2bb8:	mov	w1, w0
    2bbc:	mov	x0, x19
    2bc0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2bc4:	mov	w1, w0
    2bc8:	mov	x0, x21
    2bcc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2bd0:	tst	w0, #0xff
    2bd4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2bd8:	mov	w2, #0x5                   	// #5
    2bdc:	mov	w1, #0x10                  	// #16
    2be0:	mov	w0, w20
    2be4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2be8:	mov	w1, w0
    2bec:	mov	x0, x19
    2bf0:	bl	c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>
    2bf4:	mov	w1, w0
    2bf8:	mov	x0, x21
    2bfc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2c00:	tst	w0, #0xff
    2c04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2c08:	ldr	w0, [sp, #92]
    2c0c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2c10:	mov	w2, #0x5                   	// #5
    2c14:	mov	w1, #0x0                   	// #0
    2c18:	mov	w0, w20
    2c1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2c20:	add	x21, sp, #0x5c
    2c24:	mov	w1, w0
    2c28:	mov	x0, x19
    2c2c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2c30:	mov	w1, w0
    2c34:	mov	x0, x21
    2c38:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2c3c:	tst	w0, #0xff
    2c40:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2c44:	mov	w2, #0x5                   	// #5
    2c48:	mov	w1, #0x0                   	// #0
    2c4c:	mov	w0, w20
    2c50:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2c54:	mov	w1, w0
    2c58:	mov	x0, x19
    2c5c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2c60:	mov	w1, w0
    2c64:	mov	x0, x21
    2c68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2c6c:	tst	w0, #0xff
    2c70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2c74:	mov	w2, #0x5                   	// #5
    2c78:	mov	w0, w20
    2c7c:	mov	w1, w2
    2c80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2c84:	mov	w1, w0
    2c88:	mov	x0, x19
    2c8c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2c90:	mov	w1, w0
    2c94:	mov	x0, x21
    2c98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2c9c:	tst	w0, #0xff
    2ca0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2ca4:	mov	w2, #0x5                   	// #5
    2ca8:	mov	w1, #0x10                  	// #16
    2cac:	mov	w0, w20
    2cb0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2cb4:	mov	w2, #0x1                   	// #1
    2cb8:	mov	w22, w0
    2cbc:	mov	w1, #0x16                  	// #22
    2cc0:	mov	w0, w20
    2cc4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2cc8:	orr	w1, w22, w0, lsl #5
    2ccc:	mov	x0, x19
    2cd0:	bl	bdc <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv.isra.0>
    2cd4:	mov	w1, w0
    2cd8:	mov	x0, x21
    2cdc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2ce0:	tst	w0, #0xff
    2ce4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2ce8:	ldr	w0, [sp, #92]
    2cec:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2cf0:	mov	w2, #0x5                   	// #5
    2cf4:	mov	w1, #0x0                   	// #0
    2cf8:	mov	w0, w20
    2cfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2d00:	add	x21, sp, #0x5c
    2d04:	mov	w1, w0
    2d08:	mov	x0, x19
    2d0c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2d10:	mov	w1, w0
    2d14:	mov	x0, x21
    2d18:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2d1c:	tst	w0, #0xff
    2d20:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2d24:	mov	w2, #0x5                   	// #5
    2d28:	mov	w1, #0x0                   	// #0
    2d2c:	mov	w0, w20
    2d30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2d34:	mov	w1, w0
    2d38:	mov	x0, x19
    2d3c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2d40:	mov	w1, w0
    2d44:	mov	x0, x21
    2d48:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2d4c:	tst	w0, #0xff
    2d50:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2d54:	mov	w2, #0x5                   	// #5
    2d58:	mov	w1, #0x10                  	// #16
    2d5c:	mov	w0, w20
    2d60:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2d64:	mov	w1, w0
    2d68:	mov	x0, x19
    2d6c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2d70:	mov	w1, w0
    2d74:	mov	x0, x21
    2d78:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2d7c:	tst	w0, #0xff
    2d80:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2d84:	mov	w2, #0x5                   	// #5
    2d88:	mov	w0, w20
    2d8c:	mov	w1, w2
    2d90:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2d94:	mov	w1, w0
    2d98:	mov	x0, x19
    2d9c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2da0:	mov	w1, w0
    2da4:	mov	x0, x21
    2da8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2dac:	tst	w0, #0xff
    2db0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2db4:	ldr	w0, [sp, #92]
    2db8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2dbc:	mov	w2, #0x5                   	// #5
    2dc0:	mov	w1, #0x0                   	// #0
    2dc4:	mov	w0, w20
    2dc8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2dcc:	add	x21, sp, #0x5c
    2dd0:	mov	w1, w0
    2dd4:	mov	x0, x19
    2dd8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2ddc:	mov	w1, w0
    2de0:	mov	x0, x21
    2de4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2de8:	tst	w0, #0xff
    2dec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2df0:	mov	w2, #0x5                   	// #5
    2df4:	mov	w0, w20
    2df8:	mov	w1, w2
    2dfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2e00:	mov	w1, w0
    2e04:	mov	x0, x19
    2e08:	bl	260 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2e0c:	mov	w1, w0
    2e10:	mov	x0, x21
    2e14:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2e18:	tst	w0, #0xff
    2e1c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2e20:	ldr	w0, [sp, #92]
    2e24:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2e28:	mov	w2, #0x5                   	// #5
    2e2c:	mov	w1, #0x0                   	// #0
    2e30:	mov	w0, w20
    2e34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2e38:	add	x21, sp, #0x5c
    2e3c:	mov	w1, w0
    2e40:	mov	x0, x19
    2e44:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2e48:	mov	w1, w0
    2e4c:	mov	x0, x21
    2e50:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2e54:	tst	w0, #0xff
    2e58:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2e5c:	mov	w2, #0x5                   	// #5
    2e60:	mov	w1, #0x0                   	// #0
    2e64:	mov	w0, w20
    2e68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2e6c:	mov	w1, w0
    2e70:	mov	x0, x19
    2e74:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2e78:	mov	w1, w0
    2e7c:	mov	x0, x21
    2e80:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2e84:	tst	w0, #0xff
    2e88:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2e8c:	mov	w2, #0x5                   	// #5
    2e90:	mov	w0, w20
    2e94:	mov	w1, w2
    2e98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2e9c:	mov	w1, w0
    2ea0:	mov	x0, x19
    2ea4:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2ea8:	mov	w1, w0
    2eac:	mov	x0, x21
    2eb0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2eb4:	tst	w0, #0xff
    2eb8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2ebc:	ldr	w0, [sp, #92]
    2ec0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2ec4:	mov	w2, #0x5                   	// #5
    2ec8:	mov	w1, #0x0                   	// #0
    2ecc:	mov	w0, w20
    2ed0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2ed4:	add	x21, sp, #0x5c
    2ed8:	mov	w1, w0
    2edc:	mov	x0, x19
    2ee0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2ee4:	mov	w1, w0
    2ee8:	mov	x0, x21
    2eec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2ef0:	tst	w0, #0xff
    2ef4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2ef8:	mov	w2, #0x5                   	// #5
    2efc:	mov	w1, #0x0                   	// #0
    2f00:	mov	w0, w20
    2f04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2f08:	mov	w1, w0
    2f0c:	mov	x0, x19
    2f10:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2f14:	mov	w1, w0
    2f18:	mov	x0, x21
    2f1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2f20:	tst	w0, #0xff
    2f24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2f28:	mov	w2, #0x5                   	// #5
    2f2c:	mov	w0, w20
    2f30:	mov	w1, w2
    2f34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2f38:	mov	w1, w0
    2f3c:	mov	x0, x19
    2f40:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2f44:	mov	w1, w0
    2f48:	mov	x0, x21
    2f4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2f50:	tst	w0, #0xff
    2f54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2f58:	ldr	w0, [sp, #92]
    2f5c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2f60:	mov	w2, #0x5                   	// #5
    2f64:	mov	w1, #0x0                   	// #0
    2f68:	mov	w0, w20
    2f6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2f70:	add	x21, sp, #0x5c
    2f74:	mov	w1, w0
    2f78:	mov	x0, x19
    2f7c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2f80:	mov	w1, w0
    2f84:	mov	x0, x21
    2f88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2f8c:	tst	w0, #0xff
    2f90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2f94:	mov	w2, #0x5                   	// #5
    2f98:	mov	w0, w20
    2f9c:	mov	w1, w2
    2fa0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2fa4:	mov	w1, w0
    2fa8:	mov	x0, x19
    2fac:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2fb0:	mov	w1, w0
    2fb4:	mov	x0, x21
    2fb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2fbc:	tst	w0, #0xff
    2fc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    2fc4:	ldr	w0, [sp, #92]
    2fc8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    2fcc:	mov	w2, #0x5                   	// #5
    2fd0:	mov	w1, #0x0                   	// #0
    2fd4:	mov	w0, w20
    2fd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    2fdc:	add	x21, sp, #0x5c
    2fe0:	mov	w1, w0
    2fe4:	mov	x0, x19
    2fe8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    2fec:	mov	w1, w0
    2ff0:	mov	x0, x21
    2ff4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    2ff8:	tst	w0, #0xff
    2ffc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3000:	mov	w2, #0x5                   	// #5
    3004:	mov	w1, #0x0                   	// #0
    3008:	mov	w0, w20
    300c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3010:	mov	w1, w0
    3014:	mov	x0, x19
    3018:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    301c:	mov	w1, w0
    3020:	mov	x0, x21
    3024:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3028:	tst	w0, #0xff
    302c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3030:	mov	w2, #0x5                   	// #5
    3034:	mov	w0, w20
    3038:	mov	w1, w2
    303c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3040:	mov	w1, w0
    3044:	mov	x0, x19
    3048:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    304c:	mov	w1, w0
    3050:	mov	x0, x21
    3054:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3058:	tst	w0, #0xff
    305c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3060:	ldr	w0, [sp, #92]
    3064:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3068:	mov	w2, #0x5                   	// #5
    306c:	mov	w1, #0x0                   	// #0
    3070:	mov	w0, w20
    3074:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3078:	add	x21, sp, #0x5c
    307c:	mov	w1, w0
    3080:	mov	x0, x19
    3084:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3088:	mov	w1, w0
    308c:	mov	x0, x21
    3090:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3094:	tst	w0, #0xff
    3098:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    309c:	mov	w2, #0x5                   	// #5
    30a0:	mov	w1, #0x0                   	// #0
    30a4:	mov	w0, w20
    30a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    30ac:	mov	w1, w0
    30b0:	mov	x0, x19
    30b4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    30b8:	mov	w1, w0
    30bc:	mov	x0, x21
    30c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    30c4:	tst	w0, #0xff
    30c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    30cc:	mov	w2, #0x5                   	// #5
    30d0:	mov	w0, w20
    30d4:	mov	w1, w2
    30d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    30dc:	mov	w1, w0
    30e0:	mov	x0, x19
    30e4:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    30e8:	mov	w1, w0
    30ec:	mov	x0, x21
    30f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    30f4:	tst	w0, #0xff
    30f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    30fc:	ldr	w0, [sp, #92]
    3100:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3104:	mov	w2, #0x5                   	// #5
    3108:	mov	w1, #0x0                   	// #0
    310c:	mov	w0, w20
    3110:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3114:	add	x21, sp, #0x5c
    3118:	mov	w1, w0
    311c:	mov	x0, x19
    3120:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3124:	mov	w1, w0
    3128:	mov	x0, x21
    312c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3130:	tst	w0, #0xff
    3134:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3138:	mov	w2, #0x5                   	// #5
    313c:	mov	w0, w20
    3140:	mov	w1, w2
    3144:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3148:	mov	w1, w0
    314c:	mov	x0, x19
    3150:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3154:	mov	w1, w0
    3158:	mov	x0, x21
    315c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3160:	tst	w0, #0xff
    3164:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3168:	ldr	w0, [sp, #92]
    316c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3170:	mov	w2, #0x5                   	// #5
    3174:	mov	w1, #0x0                   	// #0
    3178:	mov	w0, w20
    317c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3180:	add	x21, sp, #0x5c
    3184:	mov	w1, w0
    3188:	mov	x0, x19
    318c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3190:	mov	w1, w0
    3194:	mov	x0, x21
    3198:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    319c:	tst	w0, #0xff
    31a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    31a4:	mov	w2, #0x5                   	// #5
    31a8:	mov	w1, #0x0                   	// #0
    31ac:	mov	w0, w20
    31b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    31b4:	mov	w1, w0
    31b8:	mov	x0, x19
    31bc:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    31c0:	mov	w1, w0
    31c4:	mov	x0, x21
    31c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    31cc:	tst	w0, #0xff
    31d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    31d4:	mov	w2, #0x5                   	// #5
    31d8:	mov	w0, w20
    31dc:	mov	w1, w2
    31e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    31e4:	mov	w1, w0
    31e8:	mov	x0, x19
    31ec:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    31f0:	mov	w1, w0
    31f4:	mov	x0, x21
    31f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    31fc:	tst	w0, #0xff
    3200:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3204:	ldr	w0, [sp, #92]
    3208:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    320c:	mov	w2, #0x5                   	// #5
    3210:	mov	w1, #0x0                   	// #0
    3214:	mov	w0, w20
    3218:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    321c:	add	x21, sp, #0x5c
    3220:	mov	w1, w0
    3224:	mov	x0, x19
    3228:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    322c:	mov	w1, w0
    3230:	mov	x0, x21
    3234:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3238:	tst	w0, #0xff
    323c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3240:	mov	w2, #0x5                   	// #5
    3244:	mov	w1, #0x0                   	// #0
    3248:	mov	w0, w20
    324c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3250:	mov	w1, w0
    3254:	mov	x0, x19
    3258:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    325c:	mov	w1, w0
    3260:	mov	x0, x21
    3264:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3268:	tst	w0, #0xff
    326c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3270:	mov	w2, #0x5                   	// #5
    3274:	mov	w0, w20
    3278:	mov	w1, w2
    327c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3280:	mov	w1, w0
    3284:	mov	x0, x19
    3288:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    328c:	mov	w1, w0
    3290:	mov	x0, x21
    3294:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3298:	tst	w0, #0xff
    329c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    32a0:	ldr	w0, [sp, #92]
    32a4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    32a8:	mov	w2, #0x5                   	// #5
    32ac:	mov	w1, #0x0                   	// #0
    32b0:	mov	w0, w20
    32b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    32b8:	add	x21, sp, #0x5c
    32bc:	mov	w1, w0
    32c0:	mov	x0, x19
    32c4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    32c8:	mov	w1, w0
    32cc:	mov	x0, x21
    32d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    32d4:	tst	w0, #0xff
    32d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    32dc:	mov	w2, #0x5                   	// #5
    32e0:	mov	w0, w20
    32e4:	mov	w1, w2
    32e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    32ec:	mov	w1, w0
    32f0:	mov	x0, x19
    32f4:	bl	2bc <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    32f8:	mov	w1, w0
    32fc:	mov	x0, x21
    3300:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3304:	tst	w0, #0xff
    3308:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    330c:	mov	w2, #0x5                   	// #5
    3310:	mov	w1, #0x10                  	// #16
    3314:	mov	w0, w20
    3318:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    331c:	mov	w1, w0
    3320:	mov	x0, x19
    3324:	bl	2bc <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    3328:	mov	w1, w0
    332c:	mov	x0, x21
    3330:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3334:	tst	w0, #0xff
    3338:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    333c:	ldr	w0, [sp, #92]
    3340:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3344:	mov	w2, #0x5                   	// #5
    3348:	mov	w1, #0x0                   	// #0
    334c:	mov	w0, w20
    3350:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3354:	add	x21, sp, #0x5c
    3358:	mov	w1, w0
    335c:	mov	x0, x19
    3360:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3364:	mov	w1, w0
    3368:	mov	x0, x21
    336c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3370:	tst	w0, #0xff
    3374:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3378:	mov	w2, #0x5                   	// #5
    337c:	mov	w0, w20
    3380:	mov	w1, w2
    3384:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3388:	mov	w1, w0
    338c:	mov	x0, x19
    3390:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3394:	mov	w1, w0
    3398:	mov	x0, x21
    339c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    33a0:	tst	w0, #0xff
    33a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    33a8:	mov	w2, #0x5                   	// #5
    33ac:	mov	w1, #0x10                  	// #16
    33b0:	mov	w0, w20
    33b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    33b8:	mov	w1, w0
    33bc:	mov	x0, x19
    33c0:	bl	2bc <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    33c4:	mov	w1, w0
    33c8:	mov	x0, x21
    33cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    33d0:	tst	w0, #0xff
    33d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    33d8:	ldr	w0, [sp, #92]
    33dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    33e0:	mov	w2, #0x5                   	// #5
    33e4:	mov	w1, #0x0                   	// #0
    33e8:	mov	w0, w20
    33ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    33f0:	add	x21, sp, #0x5c
    33f4:	mov	w1, w0
    33f8:	mov	x0, x19
    33fc:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3400:	mov	w1, w0
    3404:	mov	x0, x21
    3408:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    340c:	tst	w0, #0xff
    3410:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3414:	mov	w2, #0x5                   	// #5
    3418:	mov	w0, w20
    341c:	mov	w1, w2
    3420:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3424:	mov	w1, w0
    3428:	mov	x0, x19
    342c:	bl	2bc <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    3430:	mov	w1, w0
    3434:	mov	x0, x21
    3438:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    343c:	tst	w0, #0xff
    3440:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3444:	mov	w2, #0x5                   	// #5
    3448:	mov	w1, #0x10                  	// #16
    344c:	mov	w0, w20
    3450:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3454:	mov	w1, w0
    3458:	mov	x0, x19
    345c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3460:	mov	w1, w0
    3464:	mov	x0, x21
    3468:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    346c:	tst	w0, #0xff
    3470:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3474:	ldr	w0, [sp, #92]
    3478:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    347c:	mov	w2, #0x5                   	// #5
    3480:	mov	w1, #0x0                   	// #0
    3484:	mov	w0, w20
    3488:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    348c:	add	x21, sp, #0x5c
    3490:	mov	w1, w0
    3494:	mov	x0, x19
    3498:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    349c:	mov	w1, w0
    34a0:	mov	x0, x21
    34a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    34a8:	tst	w0, #0xff
    34ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    34b0:	mov	w2, #0x5                   	// #5
    34b4:	mov	w0, w20
    34b8:	mov	w1, w2
    34bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    34c0:	mov	w1, w0
    34c4:	mov	x0, x19
    34c8:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    34cc:	mov	w1, w0
    34d0:	mov	x0, x21
    34d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    34d8:	tst	w0, #0xff
    34dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    34e0:	mov	w2, #0x5                   	// #5
    34e4:	mov	w1, #0x10                  	// #16
    34e8:	mov	w0, w20
    34ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    34f0:	mov	w1, w0
    34f4:	mov	x0, x19
    34f8:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    34fc:	mov	w1, w0
    3500:	mov	x0, x21
    3504:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3508:	tst	w0, #0xff
    350c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3510:	ldr	w0, [sp, #92]
    3514:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3518:	mov	w2, #0x5                   	// #5
    351c:	mov	w1, #0x0                   	// #0
    3520:	mov	w0, w20
    3524:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3528:	add	x21, sp, #0x5c
    352c:	mov	w1, w0
    3530:	mov	x0, x19
    3534:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3538:	mov	w1, w0
    353c:	mov	x0, x21
    3540:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3544:	tst	w0, #0xff
    3548:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    354c:	mov	w2, #0x5                   	// #5
    3550:	mov	w1, #0x10                  	// #16
    3554:	mov	w0, w20
    3558:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    355c:	mov	w1, w0
    3560:	mov	x0, x19
    3564:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3568:	mov	w1, w0
    356c:	mov	x0, x21
    3570:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3574:	tst	w0, #0xff
    3578:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    357c:	mov	w2, #0x6                   	// #6
    3580:	mov	w1, #0x5                   	// #5
    3584:	mov	w0, w20
    3588:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    358c:	mov	w1, w0
    3590:	mov	x0, x19
    3594:	bl	438 <_Z10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    3598:	mov	w1, w0
    359c:	mov	x0, x21
    35a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    35a4:	tst	w0, #0xff
    35a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    35ac:	ldr	w0, [sp, #92]
    35b0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    35b4:	mov	w2, #0x5                   	// #5
    35b8:	mov	w1, #0x0                   	// #0
    35bc:	mov	w0, w20
    35c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    35c4:	add	x21, sp, #0x5c
    35c8:	mov	w1, w0
    35cc:	mov	x0, x19
    35d0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    35d4:	mov	w1, w0
    35d8:	mov	x0, x21
    35dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    35e0:	tst	w0, #0xff
    35e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    35e8:	mov	w2, #0x6                   	// #6
    35ec:	mov	w1, #0x5                   	// #5
    35f0:	mov	w0, w20
    35f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    35f8:	mov	w1, w0
    35fc:	mov	x0, x19
    3600:	bl	438 <_Z10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    3604:	mov	w1, w0
    3608:	mov	x0, x21
    360c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3610:	tst	w0, #0xff
    3614:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3618:	ldr	w0, [sp, #92]
    361c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3620:	mov	w2, #0x5                   	// #5
    3624:	mov	w1, #0x0                   	// #0
    3628:	mov	w0, w20
    362c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3630:	add	x21, sp, #0x5c
    3634:	mov	w1, w0
    3638:	mov	x0, x19
    363c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3640:	mov	w1, w0
    3644:	mov	x0, x21
    3648:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    364c:	tst	w0, #0xff
    3650:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3654:	mov	w2, #0x5                   	// #5
    3658:	mov	w0, w20
    365c:	mov	w1, w2
    3660:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3664:	mov	w1, w0
    3668:	mov	x0, x19
    366c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3670:	mov	w1, w0
    3674:	mov	x0, x21
    3678:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    367c:	tst	w0, #0xff
    3680:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3684:	mov	w2, #0x5                   	// #5
    3688:	mov	w1, #0x10                  	// #16
    368c:	mov	w0, w20
    3690:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3694:	mov	w1, w0
    3698:	mov	x0, x19
    369c:	bl	2bc <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    36a0:	mov	w1, w0
    36a4:	mov	x0, x21
    36a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    36ac:	tst	w0, #0xff
    36b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    36b4:	ldr	w0, [sp, #92]
    36b8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    36bc:	mov	w2, #0x5                   	// #5
    36c0:	mov	w1, #0x0                   	// #0
    36c4:	mov	w0, w20
    36c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    36cc:	add	x21, sp, #0x5c
    36d0:	mov	w1, w0
    36d4:	mov	x0, x19
    36d8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    36dc:	mov	w1, w0
    36e0:	mov	x0, x21
    36e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    36e8:	tst	w0, #0xff
    36ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    36f0:	mov	w2, #0x5                   	// #5
    36f4:	mov	w0, w20
    36f8:	mov	w1, w2
    36fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3700:	mov	w1, w0
    3704:	mov	x0, x19
    3708:	bl	2bc <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    370c:	mov	w1, w0
    3710:	mov	x0, x21
    3714:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3718:	tst	w0, #0xff
    371c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3720:	mov	w2, #0x5                   	// #5
    3724:	mov	w1, #0x10                  	// #16
    3728:	mov	w0, w20
    372c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3730:	mov	w1, w0
    3734:	mov	x0, x19
    3738:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    373c:	mov	w1, w0
    3740:	mov	x0, x21
    3744:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3748:	tst	w0, #0xff
    374c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3750:	ldr	w0, [sp, #92]
    3754:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3758:	mov	w2, #0x5                   	// #5
    375c:	mov	w1, #0x0                   	// #0
    3760:	mov	w0, w20
    3764:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3768:	add	x21, sp, #0x5c
    376c:	mov	w1, w0
    3770:	mov	x0, x19
    3774:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3778:	mov	w1, w0
    377c:	mov	x0, x21
    3780:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3784:	tst	w0, #0xff
    3788:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    378c:	mov	w2, #0x5                   	// #5
    3790:	mov	w0, w20
    3794:	mov	w1, w2
    3798:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    379c:	mov	w1, w0
    37a0:	mov	x0, x19
    37a4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    37a8:	mov	w1, w0
    37ac:	mov	x0, x21
    37b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    37b4:	tst	w0, #0xff
    37b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    37bc:	mov	w2, #0x5                   	// #5
    37c0:	mov	w1, #0x10                  	// #16
    37c4:	mov	w0, w20
    37c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    37cc:	mov	w1, w0
    37d0:	mov	x0, x19
    37d4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    37d8:	mov	w1, w0
    37dc:	mov	x0, x21
    37e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    37e4:	tst	w0, #0xff
    37e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    37ec:	ldr	w0, [sp, #92]
    37f0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    37f4:	mov	w2, #0x4                   	// #4
    37f8:	mov	w1, #0x0                   	// #0
    37fc:	mov	w0, w20
    3800:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3804:	add	x21, sp, #0x5c
    3808:	mov	w1, w0
    380c:	mov	x0, x19
    3810:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3814:	mov	w1, w0
    3818:	mov	x0, x21
    381c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3820:	tst	w0, #0xff
    3824:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3828:	mov	w2, #0x4                   	// #4
    382c:	mov	w1, #0x5                   	// #5
    3830:	mov	w0, w20
    3834:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3838:	mov	w1, w0
    383c:	mov	x0, x19
    3840:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3844:	mov	w1, w0
    3848:	mov	x0, x21
    384c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3850:	tst	w0, #0xff
    3854:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3858:	mov	w2, #0x4                   	// #4
    385c:	mov	w1, #0x10                  	// #16
    3860:	mov	w0, w20
    3864:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3868:	mov	w1, w0
    386c:	mov	x0, x19
    3870:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3874:	mov	w1, w0
    3878:	mov	x0, x21
    387c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3880:	tst	w0, #0xff
    3884:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3888:	ldr	w0, [sp, #92]
    388c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3890:	mov	w2, #0x4                   	// #4
    3894:	mov	w1, #0x0                   	// #0
    3898:	mov	w0, w20
    389c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    38a0:	add	x21, sp, #0x5c
    38a4:	mov	w1, w0
    38a8:	mov	x0, x19
    38ac:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    38b0:	mov	w1, w0
    38b4:	mov	x0, x21
    38b8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    38bc:	tst	w0, #0xff
    38c0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    38c4:	mov	w2, #0x4                   	// #4
    38c8:	mov	w1, #0x5                   	// #5
    38cc:	mov	w0, w20
    38d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    38d4:	mov	w1, w0
    38d8:	mov	x0, x19
    38dc:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    38e0:	mov	w1, w0
    38e4:	mov	x0, x21
    38e8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    38ec:	tst	w0, #0xff
    38f0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    38f4:	ldr	w0, [sp, #92]
    38f8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    38fc:	mov	w2, #0x5                   	// #5
    3900:	mov	w1, #0x0                   	// #0
    3904:	mov	w0, w20
    3908:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    390c:	add	x21, sp, #0x5c
    3910:	mov	w1, w0
    3914:	mov	x0, x19
    3918:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    391c:	mov	w1, w0
    3920:	mov	x0, x21
    3924:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3928:	tst	w0, #0xff
    392c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3930:	mov	w2, #0x5                   	// #5
    3934:	mov	w0, w20
    3938:	mov	w1, w2
    393c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3940:	mov	w1, w0
    3944:	mov	x0, x19
    3948:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    394c:	mov	w1, w0
    3950:	mov	x0, x21
    3954:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3958:	tst	w0, #0xff
    395c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3960:	mov	w2, #0x3                   	// #3
    3964:	mov	w1, #0x10                  	// #16
    3968:	mov	w0, w20
    396c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3970:	mov	w1, w0
    3974:	mov	x0, x19
    3978:	bl	c10 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv.isra.0>
    397c:	mov	w1, w0
    3980:	mov	x0, x21
    3984:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3988:	tst	w0, #0xff
    398c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3990:	ldr	w0, [sp, #92]
    3994:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3998:	mov	w2, #0x5                   	// #5
    399c:	mov	w1, #0x0                   	// #0
    39a0:	mov	w0, w20
    39a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    39a8:	add	x21, sp, #0x5c
    39ac:	mov	w1, w0
    39b0:	mov	x0, x19
    39b4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    39b8:	mov	w1, w0
    39bc:	mov	x0, x21
    39c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    39c4:	tst	w0, #0xff
    39c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    39cc:	mov	w2, #0x5                   	// #5
    39d0:	mov	w0, w20
    39d4:	mov	w1, w2
    39d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    39dc:	mov	w1, w0
    39e0:	mov	x0, x19
    39e4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    39e8:	mov	w1, w0
    39ec:	mov	x0, x21
    39f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    39f4:	tst	w0, #0xff
    39f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    39fc:	mov	w2, #0x4                   	// #4
    3a00:	mov	w1, #0x10                  	// #16
    3a04:	mov	w0, w20
    3a08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3a0c:	mov	w1, w0
    3a10:	mov	x0, x19
    3a14:	bl	c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>
    3a18:	mov	w1, w0
    3a1c:	mov	x0, x21
    3a20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3a24:	tst	w0, #0xff
    3a28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3a2c:	ldr	w0, [sp, #92]
    3a30:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3a34:	mov	w2, #0x5                   	// #5
    3a38:	mov	w1, #0x0                   	// #0
    3a3c:	mov	w0, w20
    3a40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3a44:	add	x21, sp, #0x5c
    3a48:	mov	w1, w0
    3a4c:	mov	x0, x19
    3a50:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3a54:	mov	w1, w0
    3a58:	mov	x0, x21
    3a5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3a60:	tst	w0, #0xff
    3a64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3a68:	mov	w2, #0x5                   	// #5
    3a6c:	mov	w0, w20
    3a70:	mov	w1, w2
    3a74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3a78:	mov	w1, w0
    3a7c:	mov	x0, x19
    3a80:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3a84:	mov	w1, w0
    3a88:	mov	x0, x21
    3a8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3a90:	tst	w0, #0xff
    3a94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3a98:	mov	w2, #0x5                   	// #5
    3a9c:	mov	w1, #0x10                  	// #16
    3aa0:	mov	w0, w20
    3aa4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3aa8:	mov	w1, w0
    3aac:	mov	x0, x19
    3ab0:	bl	c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>
    3ab4:	mov	w1, w0
    3ab8:	mov	x0, x21
    3abc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3ac0:	tst	w0, #0xff
    3ac4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3ac8:	ldr	w0, [sp, #92]
    3acc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3ad0:	mov	w2, #0x5                   	// #5
    3ad4:	mov	w1, #0x0                   	// #0
    3ad8:	mov	w0, w20
    3adc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3ae0:	add	x21, sp, #0x5c
    3ae4:	mov	w1, w0
    3ae8:	mov	x0, x19
    3aec:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3af0:	mov	w1, w0
    3af4:	mov	x0, x21
    3af8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3afc:	tst	w0, #0xff
    3b00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3b04:	mov	w2, #0x5                   	// #5
    3b08:	mov	w0, w20
    3b0c:	mov	w1, w2
    3b10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3b14:	mov	w1, w0
    3b18:	mov	x0, x19
    3b1c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3b20:	mov	w1, w0
    3b24:	mov	x0, x21
    3b28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3b2c:	tst	w0, #0xff
    3b30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3b34:	mov	w2, #0x3                   	// #3
    3b38:	mov	w1, #0x10                  	// #16
    3b3c:	mov	w0, w20
    3b40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3b44:	mov	w1, w0
    3b48:	mov	x0, x19
    3b4c:	bl	cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>
    3b50:	mov	w1, w0
    3b54:	mov	x0, x21
    3b58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3b5c:	tst	w0, #0xff
    3b60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3b64:	ldr	w0, [sp, #92]
    3b68:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3b6c:	mov	w2, #0x5                   	// #5
    3b70:	mov	w1, #0x0                   	// #0
    3b74:	mov	w0, w20
    3b78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3b7c:	add	x21, sp, #0x5c
    3b80:	mov	w1, w0
    3b84:	mov	x0, x19
    3b88:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3b8c:	mov	w1, w0
    3b90:	mov	x0, x21
    3b94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3b98:	tst	w0, #0xff
    3b9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3ba0:	mov	w2, #0x5                   	// #5
    3ba4:	mov	w0, w20
    3ba8:	mov	w1, w2
    3bac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3bb0:	mov	w1, w0
    3bb4:	mov	x0, x19
    3bb8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3bbc:	mov	w1, w0
    3bc0:	mov	x0, x21
    3bc4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3bc8:	tst	w0, #0xff
    3bcc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3bd0:	mov	w2, #0x4                   	// #4
    3bd4:	mov	w1, #0x10                  	// #16
    3bd8:	mov	w0, w20
    3bdc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3be0:	mov	w1, w0
    3be4:	mov	x0, x19
    3be8:	bl	cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>
    3bec:	mov	w1, w0
    3bf0:	mov	x0, x21
    3bf4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3bf8:	tst	w0, #0xff
    3bfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3c00:	ldr	w0, [sp, #92]
    3c04:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3c08:	mov	w2, #0x5                   	// #5
    3c0c:	mov	w1, #0x0                   	// #0
    3c10:	mov	w0, w20
    3c14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3c18:	add	x21, sp, #0x5c
    3c1c:	mov	w1, w0
    3c20:	mov	x0, x19
    3c24:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3c28:	mov	w1, w0
    3c2c:	mov	x0, x21
    3c30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3c34:	tst	w0, #0xff
    3c38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3c3c:	mov	w2, #0x5                   	// #5
    3c40:	mov	w0, w20
    3c44:	mov	w1, w2
    3c48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3c4c:	mov	w1, w0
    3c50:	mov	x0, x19
    3c54:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3c58:	mov	w1, w0
    3c5c:	mov	x0, x21
    3c60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3c64:	tst	w0, #0xff
    3c68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3c6c:	mov	w2, #0x5                   	// #5
    3c70:	mov	w1, #0x10                  	// #16
    3c74:	mov	w0, w20
    3c78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3c7c:	mov	w1, w0
    3c80:	mov	x0, x19
    3c84:	bl	d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>
    3c88:	mov	w1, w0
    3c8c:	mov	x0, x21
    3c90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3c94:	tst	w0, #0xff
    3c98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3c9c:	ldr	w0, [sp, #92]
    3ca0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3ca4:	mov	w2, #0x5                   	// #5
    3ca8:	mov	w1, #0x0                   	// #0
    3cac:	mov	w0, w20
    3cb0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3cb4:	add	x21, sp, #0x5c
    3cb8:	mov	w1, w0
    3cbc:	mov	x0, x19
    3cc0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3cc4:	mov	w1, w0
    3cc8:	mov	x0, x21
    3ccc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3cd0:	tst	w0, #0xff
    3cd4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3cd8:	mov	w2, #0x5                   	// #5
    3cdc:	mov	w0, w20
    3ce0:	mov	w1, w2
    3ce4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3ce8:	mov	w1, w0
    3cec:	mov	x0, x19
    3cf0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3cf4:	mov	w1, w0
    3cf8:	mov	x0, x21
    3cfc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3d00:	tst	w0, #0xff
    3d04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3d08:	mov	w2, #0x5                   	// #5
    3d0c:	mov	w1, #0x10                  	// #16
    3d10:	mov	w0, w20
    3d14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3d18:	mov	w2, #0x1                   	// #1
    3d1c:	mov	w22, w0
    3d20:	mov	w1, #0x16                  	// #22
    3d24:	mov	w0, w20
    3d28:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3d2c:	orr	w1, w22, w0, lsl #5
    3d30:	mov	x0, x19
    3d34:	bl	bdc <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv.isra.0>
    3d38:	mov	w1, w0
    3d3c:	mov	x0, x21
    3d40:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3d44:	tst	w0, #0xff
    3d48:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3d4c:	ldr	w0, [sp, #92]
    3d50:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3d54:	mov	w2, #0x5                   	// #5
    3d58:	mov	w1, #0x0                   	// #0
    3d5c:	mov	w0, w20
    3d60:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3d64:	add	x21, sp, #0x5c
    3d68:	mov	w1, w0
    3d6c:	mov	x0, x19
    3d70:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3d74:	mov	w1, w0
    3d78:	mov	x0, x21
    3d7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3d80:	tst	w0, #0xff
    3d84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3d88:	mov	w2, #0x5                   	// #5
    3d8c:	mov	w0, w20
    3d90:	mov	w1, w2
    3d94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3d98:	mov	w1, w0
    3d9c:	mov	x0, x19
    3da0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3da4:	mov	w1, w0
    3da8:	mov	x0, x21
    3dac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3db0:	tst	w0, #0xff
    3db4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3db8:	mov	w2, #0x5                   	// #5
    3dbc:	mov	w1, #0x10                  	// #16
    3dc0:	mov	w0, w20
    3dc4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3dc8:	mov	w2, #0x1                   	// #1
    3dcc:	mov	w22, w0
    3dd0:	mov	w1, #0x16                  	// #22
    3dd4:	mov	w0, w20
    3dd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3ddc:	orr	w1, w22, w0, lsl #5
    3de0:	mov	x0, x19
    3de4:	bl	8a0 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv.isra.0>
    3de8:	mov	w1, w0
    3dec:	mov	x0, x21
    3df0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3df4:	tst	w0, #0xff
    3df8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3dfc:	ldr	w0, [sp, #92]
    3e00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3e04:	mov	w2, #0x5                   	// #5
    3e08:	mov	w1, #0x0                   	// #0
    3e0c:	mov	w0, w20
    3e10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3e14:	add	x21, sp, #0x5c
    3e18:	mov	w1, w0
    3e1c:	mov	x0, x19
    3e20:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3e24:	mov	w1, w0
    3e28:	mov	x0, x21
    3e2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3e30:	tst	w0, #0xff
    3e34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3e38:	mov	w2, #0x5                   	// #5
    3e3c:	mov	w1, #0x0                   	// #0
    3e40:	mov	w0, w20
    3e44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3e48:	mov	w1, w0
    3e4c:	mov	x0, x19
    3e50:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3e54:	mov	w1, w0
    3e58:	mov	x0, x21
    3e5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3e60:	tst	w0, #0xff
    3e64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3e68:	mov	w2, #0x3                   	// #3
    3e6c:	mov	w1, #0xa                   	// #10
    3e70:	mov	w0, w20
    3e74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3e78:	mov	w1, w0
    3e7c:	mov	x0, x19
    3e80:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3e84:	mov	w1, w0
    3e88:	mov	x0, x21
    3e8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3e90:	tst	w0, #0xff
    3e94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3e98:	mov	w2, #0x5                   	// #5
    3e9c:	mov	w0, w20
    3ea0:	mov	w1, w2
    3ea4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3ea8:	mov	w1, w0
    3eac:	mov	x0, x19
    3eb0:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3eb4:	mov	w1, w0
    3eb8:	mov	x0, x21
    3ebc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3ec0:	tst	w0, #0xff
    3ec4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3ec8:	ldr	w0, [sp, #92]
    3ecc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3ed0:	mov	w2, #0x5                   	// #5
    3ed4:	mov	w1, #0x0                   	// #0
    3ed8:	mov	w0, w20
    3edc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3ee0:	add	x21, sp, #0x5c
    3ee4:	mov	w1, w0
    3ee8:	mov	x0, x19
    3eec:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3ef0:	mov	w1, w0
    3ef4:	mov	x0, x21
    3ef8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3efc:	tst	w0, #0xff
    3f00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3f04:	mov	w2, #0x5                   	// #5
    3f08:	mov	w1, #0x0                   	// #0
    3f0c:	mov	w0, w20
    3f10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3f14:	mov	w1, w0
    3f18:	mov	x0, x19
    3f1c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3f20:	mov	w1, w0
    3f24:	mov	x0, x21
    3f28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3f2c:	tst	w0, #0xff
    3f30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3f34:	mov	w2, #0x3                   	// #3
    3f38:	mov	w1, #0xa                   	// #10
    3f3c:	mov	w0, w20
    3f40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3f44:	mov	w1, w0
    3f48:	mov	x0, x19
    3f4c:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3f50:	mov	w1, w0
    3f54:	mov	x0, x21
    3f58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3f5c:	tst	w0, #0xff
    3f60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3f64:	mov	w2, #0x5                   	// #5
    3f68:	mov	w0, w20
    3f6c:	mov	w1, w2
    3f70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3f74:	mov	w1, w0
    3f78:	mov	x0, x19
    3f7c:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3f80:	mov	w1, w0
    3f84:	mov	x0, x21
    3f88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3f8c:	tst	w0, #0xff
    3f90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3f94:	ldr	w0, [sp, #92]
    3f98:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    3f9c:	mov	w2, #0x5                   	// #5
    3fa0:	mov	w1, #0x0                   	// #0
    3fa4:	mov	w0, w20
    3fa8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3fac:	add	x21, sp, #0x5c
    3fb0:	mov	w1, w0
    3fb4:	mov	x0, x19
    3fb8:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3fbc:	mov	w1, w0
    3fc0:	mov	x0, x21
    3fc4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3fc8:	tst	w0, #0xff
    3fcc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    3fd0:	mov	w2, #0x3                   	// #3
    3fd4:	mov	w1, #0xa                   	// #10
    3fd8:	mov	w0, w20
    3fdc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    3fe0:	mov	w1, w0
    3fe4:	mov	x0, x19
    3fe8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    3fec:	mov	w1, w0
    3ff0:	mov	x0, x21
    3ff4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    3ff8:	tst	w0, #0xff
    3ffc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4000:	mov	w2, #0x5                   	// #5
    4004:	mov	w0, w20
    4008:	mov	w1, w2
    400c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4010:	mov	w1, w0
    4014:	mov	x0, x19
    4018:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    401c:	mov	w1, w0
    4020:	mov	x0, x21
    4024:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4028:	tst	w0, #0xff
    402c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4030:	ldr	w0, [sp, #92]
    4034:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4038:	mov	w2, #0x5                   	// #5
    403c:	mov	w1, #0x0                   	// #0
    4040:	mov	w0, w20
    4044:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4048:	add	x21, sp, #0x5c
    404c:	mov	w1, w0
    4050:	mov	x0, x19
    4054:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4058:	mov	w1, w0
    405c:	mov	x0, x21
    4060:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4064:	tst	w0, #0xff
    4068:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    406c:	mov	w2, #0x5                   	// #5
    4070:	mov	w1, #0x0                   	// #0
    4074:	mov	w0, w20
    4078:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    407c:	mov	w1, w0
    4080:	mov	x0, x19
    4084:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4088:	mov	w1, w0
    408c:	mov	x0, x21
    4090:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4094:	tst	w0, #0xff
    4098:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    409c:	mov	w2, #0x3                   	// #3
    40a0:	mov	w1, #0xa                   	// #10
    40a4:	mov	w0, w20
    40a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    40ac:	mov	w1, w0
    40b0:	mov	x0, x19
    40b4:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    40b8:	mov	w1, w0
    40bc:	mov	x0, x21
    40c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    40c4:	tst	w0, #0xff
    40c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    40cc:	mov	w2, #0x5                   	// #5
    40d0:	mov	w0, w20
    40d4:	mov	w1, w2
    40d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    40dc:	mov	w1, w0
    40e0:	mov	x0, x19
    40e4:	bl	260 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    40e8:	mov	w1, w0
    40ec:	mov	x0, x21
    40f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    40f4:	tst	w0, #0xff
    40f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    40fc:	ldr	w0, [sp, #92]
    4100:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4104:	mov	w2, #0x5                   	// #5
    4108:	mov	w1, #0x0                   	// #0
    410c:	mov	w0, w20
    4110:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4114:	add	x21, sp, #0x5c
    4118:	mov	w1, w0
    411c:	mov	x0, x19
    4120:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4124:	mov	w1, w0
    4128:	mov	x0, x21
    412c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4130:	tst	w0, #0xff
    4134:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4138:	mov	w2, #0x3                   	// #3
    413c:	mov	w1, #0xa                   	// #10
    4140:	mov	w0, w20
    4144:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4148:	mov	w1, w0
    414c:	mov	x0, x19
    4150:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4154:	mov	w1, w0
    4158:	mov	x0, x21
    415c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4160:	tst	w0, #0xff
    4164:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4168:	mov	w2, #0x5                   	// #5
    416c:	mov	w1, #0x0                   	// #0
    4170:	mov	w0, w20
    4174:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4178:	mov	w1, w0
    417c:	mov	x0, x19
    4180:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4184:	mov	w1, w0
    4188:	mov	x0, x21
    418c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4190:	tst	w0, #0xff
    4194:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4198:	mov	w2, #0x5                   	// #5
    419c:	mov	w0, w20
    41a0:	mov	w1, w2
    41a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    41a8:	mov	w1, w0
    41ac:	mov	x0, x19
    41b0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    41b4:	mov	w1, w0
    41b8:	mov	x0, x21
    41bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    41c0:	tst	w0, #0xff
    41c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    41c8:	ldr	w0, [sp, #92]
    41cc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    41d0:	mov	w2, #0x5                   	// #5
    41d4:	mov	w1, #0x0                   	// #0
    41d8:	mov	w0, w20
    41dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    41e0:	add	x21, sp, #0x5c
    41e4:	mov	w1, w0
    41e8:	mov	x0, x19
    41ec:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    41f0:	mov	w1, w0
    41f4:	mov	x0, x21
    41f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    41fc:	tst	w0, #0xff
    4200:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4204:	mov	w2, #0x3                   	// #3
    4208:	mov	w1, #0xa                   	// #10
    420c:	mov	w0, w20
    4210:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4214:	mov	w1, w0
    4218:	mov	x0, x19
    421c:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4220:	mov	w1, w0
    4224:	mov	x0, x21
    4228:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    422c:	tst	w0, #0xff
    4230:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4234:	mov	w2, #0x5                   	// #5
    4238:	mov	w1, #0x0                   	// #0
    423c:	mov	w0, w20
    4240:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4244:	mov	w1, w0
    4248:	mov	x0, x19
    424c:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4250:	mov	w1, w0
    4254:	mov	x0, x21
    4258:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    425c:	tst	w0, #0xff
    4260:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4264:	mov	w2, #0x5                   	// #5
    4268:	mov	w0, w20
    426c:	mov	w1, w2
    4270:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4274:	mov	w1, w0
    4278:	mov	x0, x19
    427c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4280:	mov	w1, w0
    4284:	mov	x0, x21
    4288:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    428c:	tst	w0, #0xff
    4290:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4294:	ldr	w0, [sp, #92]
    4298:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    429c:	mov	w2, #0x5                   	// #5
    42a0:	mov	w1, #0x0                   	// #0
    42a4:	mov	w0, w20
    42a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    42ac:	add	x21, sp, #0x5c
    42b0:	mov	w1, w0
    42b4:	mov	x0, x19
    42b8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    42bc:	mov	w1, w0
    42c0:	mov	x0, x21
    42c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    42c8:	tst	w0, #0xff
    42cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    42d0:	mov	w2, #0x3                   	// #3
    42d4:	mov	w1, #0xa                   	// #10
    42d8:	mov	w0, w20
    42dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    42e0:	mov	w1, w0
    42e4:	mov	x0, x19
    42e8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    42ec:	mov	w1, w0
    42f0:	mov	x0, x21
    42f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    42f8:	tst	w0, #0xff
    42fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4300:	mov	w2, #0x5                   	// #5
    4304:	mov	w0, w20
    4308:	mov	w1, w2
    430c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4310:	mov	w1, w0
    4314:	mov	x0, x19
    4318:	bl	4f8 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    431c:	mov	w1, w0
    4320:	mov	x0, x21
    4324:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4328:	tst	w0, #0xff
    432c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4330:	ldr	w0, [sp, #92]
    4334:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4338:	mov	w2, #0x5                   	// #5
    433c:	mov	w1, #0x0                   	// #0
    4340:	mov	w0, w20
    4344:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4348:	add	x21, sp, #0x5c
    434c:	mov	w1, w0
    4350:	mov	x0, x19
    4354:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4358:	mov	w1, w0
    435c:	mov	x0, x21
    4360:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4364:	tst	w0, #0xff
    4368:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    436c:	mov	w2, #0x3                   	// #3
    4370:	mov	w1, #0xa                   	// #10
    4374:	mov	w0, w20
    4378:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    437c:	mov	w1, w0
    4380:	mov	x0, x19
    4384:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4388:	mov	w1, w0
    438c:	mov	x0, x21
    4390:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4394:	tst	w0, #0xff
    4398:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    439c:	mov	w2, #0x5                   	// #5
    43a0:	mov	w1, #0x0                   	// #0
    43a4:	mov	w0, w20
    43a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    43ac:	mov	w1, w0
    43b0:	mov	x0, x19
    43b4:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    43b8:	mov	w1, w0
    43bc:	mov	x0, x21
    43c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    43c4:	tst	w0, #0xff
    43c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    43cc:	mov	w2, #0x5                   	// #5
    43d0:	mov	w0, w20
    43d4:	mov	w1, w2
    43d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    43dc:	mov	w1, w0
    43e0:	mov	x0, x19
    43e4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    43e8:	mov	w1, w0
    43ec:	mov	x0, x21
    43f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    43f4:	tst	w0, #0xff
    43f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    43fc:	ldr	w0, [sp, #92]
    4400:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4404:	mov	w2, #0x5                   	// #5
    4408:	mov	w1, #0x0                   	// #0
    440c:	mov	w0, w20
    4410:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4414:	add	x21, sp, #0x5c
    4418:	mov	w1, w0
    441c:	mov	x0, x19
    4420:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4424:	mov	w1, w0
    4428:	mov	x0, x21
    442c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4430:	tst	w0, #0xff
    4434:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4438:	mov	w2, #0x5                   	// #5
    443c:	mov	w1, #0x0                   	// #0
    4440:	mov	w0, w20
    4444:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4448:	mov	w1, w0
    444c:	mov	x0, x19
    4450:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4454:	mov	w1, w0
    4458:	mov	x0, x21
    445c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4460:	tst	w0, #0xff
    4464:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4468:	mov	w2, #0x3                   	// #3
    446c:	mov	w1, #0xa                   	// #10
    4470:	mov	w0, w20
    4474:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4478:	mov	w1, w0
    447c:	mov	x0, x19
    4480:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4484:	mov	w1, w0
    4488:	mov	x0, x21
    448c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4490:	tst	w0, #0xff
    4494:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4498:	mov	w2, #0x5                   	// #5
    449c:	mov	w0, w20
    44a0:	mov	w1, w2
    44a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    44a8:	mov	w1, w0
    44ac:	mov	x0, x19
    44b0:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    44b4:	mov	w1, w0
    44b8:	mov	x0, x21
    44bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    44c0:	tst	w0, #0xff
    44c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    44c8:	ldr	w0, [sp, #92]
    44cc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    44d0:	mov	w2, #0x5                   	// #5
    44d4:	mov	w1, #0x0                   	// #0
    44d8:	mov	w0, w20
    44dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    44e0:	add	x21, sp, #0x5c
    44e4:	mov	w1, w0
    44e8:	mov	x0, x19
    44ec:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    44f0:	mov	w1, w0
    44f4:	mov	x0, x21
    44f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    44fc:	tst	w0, #0xff
    4500:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4504:	mov	w2, #0x5                   	// #5
    4508:	mov	w1, #0x0                   	// #0
    450c:	mov	w0, w20
    4510:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4514:	mov	w1, w0
    4518:	mov	x0, x19
    451c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4520:	mov	w1, w0
    4524:	mov	x0, x21
    4528:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    452c:	tst	w0, #0xff
    4530:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4534:	mov	w2, #0x3                   	// #3
    4538:	mov	w1, #0xa                   	// #10
    453c:	mov	w0, w20
    4540:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4544:	mov	w1, w0
    4548:	mov	x0, x19
    454c:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4550:	mov	w1, w0
    4554:	mov	x0, x21
    4558:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    455c:	tst	w0, #0xff
    4560:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4564:	mov	w2, #0x5                   	// #5
    4568:	mov	w0, w20
    456c:	mov	w1, w2
    4570:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4574:	mov	w1, w0
    4578:	mov	x0, x19
    457c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4580:	mov	w1, w0
    4584:	mov	x0, x21
    4588:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    458c:	tst	w0, #0xff
    4590:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4594:	ldr	w0, [sp, #92]
    4598:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    459c:	mov	w2, #0x5                   	// #5
    45a0:	mov	w1, #0x0                   	// #0
    45a4:	mov	w0, w20
    45a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    45ac:	add	x21, sp, #0x5c
    45b0:	mov	w1, w0
    45b4:	mov	x0, x19
    45b8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    45bc:	mov	w1, w0
    45c0:	mov	x0, x21
    45c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    45c8:	tst	w0, #0xff
    45cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    45d0:	mov	w2, #0x3                   	// #3
    45d4:	mov	w1, #0xa                   	// #10
    45d8:	mov	w0, w20
    45dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    45e0:	mov	w1, w0
    45e4:	mov	x0, x19
    45e8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    45ec:	mov	w1, w0
    45f0:	mov	x0, x21
    45f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    45f8:	tst	w0, #0xff
    45fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4600:	mov	w2, #0x5                   	// #5
    4604:	mov	w0, w20
    4608:	mov	w1, w2
    460c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4610:	mov	w1, w0
    4614:	mov	x0, x19
    4618:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    461c:	mov	w1, w0
    4620:	mov	x0, x21
    4624:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4628:	tst	w0, #0xff
    462c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4630:	ldr	w0, [sp, #92]
    4634:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4638:	mov	w2, #0x5                   	// #5
    463c:	mov	w1, #0x0                   	// #0
    4640:	mov	w0, w20
    4644:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4648:	add	x21, sp, #0x5c
    464c:	mov	w1, w0
    4650:	mov	x0, x19
    4654:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4658:	mov	w1, w0
    465c:	mov	x0, x21
    4660:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4664:	tst	w0, #0xff
    4668:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    466c:	mov	w2, #0x5                   	// #5
    4670:	mov	w1, #0x0                   	// #0
    4674:	mov	w0, w20
    4678:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    467c:	mov	w1, w0
    4680:	mov	x0, x19
    4684:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4688:	mov	w1, w0
    468c:	mov	x0, x21
    4690:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4694:	tst	w0, #0xff
    4698:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    469c:	mov	w2, #0x3                   	// #3
    46a0:	mov	w1, #0xa                   	// #10
    46a4:	mov	w0, w20
    46a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    46ac:	mov	w1, w0
    46b0:	mov	x0, x19
    46b4:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    46b8:	mov	w1, w0
    46bc:	mov	x0, x21
    46c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    46c4:	tst	w0, #0xff
    46c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    46cc:	mov	w2, #0x5                   	// #5
    46d0:	mov	w0, w20
    46d4:	mov	w1, w2
    46d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    46dc:	mov	w1, w0
    46e0:	mov	x0, x19
    46e4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    46e8:	mov	w1, w0
    46ec:	mov	x0, x21
    46f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    46f4:	tst	w0, #0xff
    46f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    46fc:	ldr	w0, [sp, #92]
    4700:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4704:	mov	w2, #0x5                   	// #5
    4708:	mov	w1, #0x0                   	// #0
    470c:	mov	w0, w20
    4710:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4714:	add	x21, sp, #0x5c
    4718:	mov	w1, w0
    471c:	mov	x0, x19
    4720:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4724:	mov	w1, w0
    4728:	mov	x0, x21
    472c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4730:	tst	w0, #0xff
    4734:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4738:	mov	w2, #0x3                   	// #3
    473c:	mov	w1, #0xa                   	// #10
    4740:	mov	w0, w20
    4744:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4748:	mov	w1, w0
    474c:	mov	x0, x19
    4750:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4754:	mov	w1, w0
    4758:	mov	x0, x21
    475c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4760:	tst	w0, #0xff
    4764:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4768:	mov	w2, #0x5                   	// #5
    476c:	mov	w1, #0x0                   	// #0
    4770:	mov	w0, w20
    4774:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4778:	mov	w1, w0
    477c:	mov	x0, x19
    4780:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4784:	mov	w1, w0
    4788:	mov	x0, x21
    478c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4790:	tst	w0, #0xff
    4794:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4798:	mov	w2, #0x5                   	// #5
    479c:	mov	w0, w20
    47a0:	mov	w1, w2
    47a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    47a8:	mov	w1, w0
    47ac:	mov	x0, x19
    47b0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    47b4:	mov	w1, w0
    47b8:	mov	x0, x21
    47bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    47c0:	tst	w0, #0xff
    47c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    47c8:	ldr	w0, [sp, #92]
    47cc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    47d0:	mov	w2, #0x5                   	// #5
    47d4:	mov	w1, #0x0                   	// #0
    47d8:	mov	w0, w20
    47dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    47e0:	add	x21, sp, #0x5c
    47e4:	mov	w1, w0
    47e8:	mov	x0, x19
    47ec:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    47f0:	mov	w1, w0
    47f4:	mov	x0, x21
    47f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    47fc:	tst	w0, #0xff
    4800:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4804:	mov	w2, #0x3                   	// #3
    4808:	mov	w1, #0xa                   	// #10
    480c:	mov	w0, w20
    4810:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4814:	mov	w1, w0
    4818:	mov	x0, x19
    481c:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4820:	mov	w1, w0
    4824:	mov	x0, x21
    4828:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    482c:	tst	w0, #0xff
    4830:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4834:	mov	w2, #0x5                   	// #5
    4838:	mov	w1, #0x0                   	// #0
    483c:	mov	w0, w20
    4840:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4844:	mov	w1, w0
    4848:	mov	x0, x19
    484c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4850:	mov	w1, w0
    4854:	mov	x0, x21
    4858:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    485c:	tst	w0, #0xff
    4860:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4864:	mov	w2, #0x5                   	// #5
    4868:	mov	w0, w20
    486c:	mov	w1, w2
    4870:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4874:	mov	w1, w0
    4878:	mov	x0, x19
    487c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4880:	mov	w1, w0
    4884:	mov	x0, x21
    4888:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    488c:	tst	w0, #0xff
    4890:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4894:	ldr	w0, [sp, #92]
    4898:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    489c:	mov	w2, #0x5                   	// #5
    48a0:	mov	w1, #0x0                   	// #0
    48a4:	mov	w0, w20
    48a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    48ac:	add	x21, sp, #0x5c
    48b0:	mov	w1, w0
    48b4:	mov	x0, x19
    48b8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    48bc:	mov	w1, w0
    48c0:	mov	x0, x21
    48c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    48c8:	tst	w0, #0xff
    48cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    48d0:	mov	w2, #0x3                   	// #3
    48d4:	mov	w1, #0xa                   	// #10
    48d8:	mov	w0, w20
    48dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    48e0:	mov	w1, w0
    48e4:	mov	x0, x19
    48e8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    48ec:	mov	w1, w0
    48f0:	mov	x0, x21
    48f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    48f8:	tst	w0, #0xff
    48fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4900:	mov	w2, #0x5                   	// #5
    4904:	mov	w1, #0x0                   	// #0
    4908:	mov	w0, w20
    490c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4910:	mov	w1, w0
    4914:	mov	x0, x19
    4918:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    491c:	mov	w1, w0
    4920:	mov	x0, x21
    4924:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4928:	tst	w0, #0xff
    492c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4930:	mov	w2, #0x5                   	// #5
    4934:	mov	w0, w20
    4938:	mov	w1, w2
    493c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4940:	mov	w1, w0
    4944:	mov	x0, x19
    4948:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    494c:	mov	w1, w0
    4950:	mov	x0, x21
    4954:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4958:	tst	w0, #0xff
    495c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4960:	ldr	w0, [sp, #92]
    4964:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4968:	mov	w2, #0x5                   	// #5
    496c:	mov	w1, #0x0                   	// #0
    4970:	mov	w0, w20
    4974:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4978:	add	x21, sp, #0x5c
    497c:	mov	w1, w0
    4980:	mov	x0, x19
    4984:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4988:	mov	w1, w0
    498c:	mov	x0, x21
    4990:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4994:	tst	w0, #0xff
    4998:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    499c:	mov	w2, #0x5                   	// #5
    49a0:	add	x19, x19, #0x10
    49a4:	mov	w1, w2
    49a8:	add	x22, sp, #0x78
    49ac:	mov	w0, w20
    49b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    49b4:	mov	w0, w0
    49b8:	mov	x1, x22
    49bc:	mov	w23, #0x2                   	// #2
    49c0:	strb	w23, [sp, #120]
    49c4:	str	x0, [sp, #128]
    49c8:	mov	x0, x19
    49cc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    49d0:	mov	w2, #0x4                   	// #4
    49d4:	mov	w1, #0x10                  	// #16
    49d8:	mov	w0, w20
    49dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    49e0:	add	w0, w0, #0x1
    49e4:	mov	x1, x22
    49e8:	strb	w23, [sp, #120]
    49ec:	str	x0, [sp, #128]
    49f0:	mov	x0, x19
    49f4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    49f8:	mov	x0, x21
    49fc:	mov	w1, #0x3                   	// #3
    4a00:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4a04:	tst	w0, #0xff
    4a08:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4a0c:	ldr	w0, [sp, #92]
    4a10:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4a14:	mov	w2, #0x5                   	// #5
    4a18:	mov	w1, #0x0                   	// #0
    4a1c:	mov	w0, w20
    4a20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4a24:	add	x21, sp, #0x5c
    4a28:	mov	w1, w0
    4a2c:	mov	x0, x19
    4a30:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4a34:	mov	w1, w0
    4a38:	mov	x0, x21
    4a3c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4a40:	tst	w0, #0xff
    4a44:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4a48:	mov	w2, #0x5                   	// #5
    4a4c:	mov	w1, #0x0                   	// #0
    4a50:	mov	w0, w20
    4a54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4a58:	mov	w1, w0
    4a5c:	mov	x0, x19
    4a60:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4a64:	mov	w1, w0
    4a68:	mov	x0, x21
    4a6c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4a70:	tst	w0, #0xff
    4a74:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4a78:	mov	w2, #0x5                   	// #5
    4a7c:	add	x19, x19, #0x10
    4a80:	mov	w1, w2
    4a84:	add	x22, sp, #0x78
    4a88:	mov	w0, w20
    4a8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4a90:	mov	w0, w0
    4a94:	mov	x1, x22
    4a98:	mov	w23, #0x2                   	// #2
    4a9c:	strb	w23, [sp, #120]
    4aa0:	str	x0, [sp, #128]
    4aa4:	mov	x0, x19
    4aa8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    4aac:	mov	w2, #0x4                   	// #4
    4ab0:	mov	w1, #0x10                  	// #16
    4ab4:	mov	w0, w20
    4ab8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4abc:	add	w0, w0, #0x1
    4ac0:	mov	x1, x22
    4ac4:	strb	w23, [sp, #120]
    4ac8:	str	x0, [sp, #128]
    4acc:	mov	x0, x19
    4ad0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    4ad4:	mov	x0, x21
    4ad8:	mov	w1, #0x3                   	// #3
    4adc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4ae0:	tst	w0, #0xff
    4ae4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4ae8:	ldr	w0, [sp, #92]
    4aec:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4af0:	mov	w2, #0x5                   	// #5
    4af4:	mov	w1, #0x0                   	// #0
    4af8:	mov	w0, w20
    4afc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4b00:	add	x21, sp, #0x5c
    4b04:	mov	w1, w0
    4b08:	mov	x0, x19
    4b0c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4b10:	mov	w1, w0
    4b14:	mov	x0, x21
    4b18:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4b1c:	tst	w0, #0xff
    4b20:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4b24:	mov	w2, #0x5                   	// #5
    4b28:	mov	w1, #0x0                   	// #0
    4b2c:	mov	w0, w20
    4b30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4b34:	mov	w1, w0
    4b38:	mov	x0, x19
    4b3c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4b40:	mov	w1, w0
    4b44:	mov	x0, x21
    4b48:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4b4c:	tst	w0, #0xff
    4b50:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4b54:	mov	w2, #0x5                   	// #5
    4b58:	add	x19, x19, #0x10
    4b5c:	mov	w1, w2
    4b60:	add	x22, sp, #0x78
    4b64:	mov	w0, w20
    4b68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4b6c:	mov	w0, w0
    4b70:	mov	x1, x22
    4b74:	mov	w23, #0x2                   	// #2
    4b78:	strb	w23, [sp, #120]
    4b7c:	str	x0, [sp, #128]
    4b80:	mov	x0, x19
    4b84:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    4b88:	mov	w2, #0x4                   	// #4
    4b8c:	mov	w1, #0x10                  	// #16
    4b90:	mov	w0, w20
    4b94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4b98:	add	w0, w0, #0x1
    4b9c:	mov	x1, x22
    4ba0:	strb	w23, [sp, #120]
    4ba4:	str	x0, [sp, #128]
    4ba8:	mov	x0, x19
    4bac:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    4bb0:	mov	x0, x21
    4bb4:	mov	w1, #0x3                   	// #3
    4bb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4bbc:	tst	w0, #0xff
    4bc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4bc4:	ldr	w0, [sp, #92]
    4bc8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4bcc:	mov	w2, #0x5                   	// #5
    4bd0:	mov	w1, #0x0                   	// #0
    4bd4:	mov	w0, w20
    4bd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4bdc:	add	x21, sp, #0x5c
    4be0:	mov	w1, w0
    4be4:	mov	x0, x19
    4be8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4bec:	mov	w1, w0
    4bf0:	mov	x0, x21
    4bf4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4bf8:	tst	w0, #0xff
    4bfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4c00:	mov	w2, #0x5                   	// #5
    4c04:	mov	w1, #0x0                   	// #0
    4c08:	mov	w0, w20
    4c0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4c10:	mov	w1, w0
    4c14:	mov	x0, x19
    4c18:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4c1c:	mov	w1, w0
    4c20:	mov	x0, x21
    4c24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4c28:	tst	w0, #0xff
    4c2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4c30:	mov	w2, #0x5                   	// #5
    4c34:	add	x19, x19, #0x10
    4c38:	mov	w1, w2
    4c3c:	add	x22, sp, #0x78
    4c40:	mov	w0, w20
    4c44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4c48:	mov	w0, w0
    4c4c:	mov	x1, x22
    4c50:	mov	w23, #0x2                   	// #2
    4c54:	strb	w23, [sp, #120]
    4c58:	str	x0, [sp, #128]
    4c5c:	mov	x0, x19
    4c60:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    4c64:	mov	w2, #0x4                   	// #4
    4c68:	mov	w1, #0x10                  	// #16
    4c6c:	mov	w0, w20
    4c70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4c74:	add	w0, w0, #0x1
    4c78:	mov	x1, x22
    4c7c:	strb	w23, [sp, #120]
    4c80:	str	x0, [sp, #128]
    4c84:	mov	x0, x19
    4c88:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    4c8c:	mov	x0, x21
    4c90:	mov	w1, #0x3                   	// #3
    4c94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4c98:	tst	w0, #0xff
    4c9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4ca0:	ldr	w0, [sp, #92]
    4ca4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4ca8:	mov	w2, #0x5                   	// #5
    4cac:	mov	w1, #0x0                   	// #0
    4cb0:	mov	w0, w20
    4cb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4cb8:	add	x21, sp, #0x5c
    4cbc:	mov	w1, w0
    4cc0:	mov	x0, x19
    4cc4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4cc8:	mov	w1, w0
    4ccc:	mov	x0, x21
    4cd0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4cd4:	tst	w0, #0xff
    4cd8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4cdc:	mov	w2, #0x4                   	// #4
    4ce0:	mov	w1, #0xa                   	// #10
    4ce4:	mov	w0, w20
    4ce8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4cec:	mov	w1, w0
    4cf0:	mov	x0, x19
    4cf4:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4cf8:	mov	w1, w0
    4cfc:	mov	x0, x21
    4d00:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4d04:	tst	w0, #0xff
    4d08:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4d0c:	mov	w2, #0x5                   	// #5
    4d10:	mov	w0, w20
    4d14:	mov	w1, w2
    4d18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4d1c:	mov	w1, w0
    4d20:	mov	x0, x19
    4d24:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4d28:	mov	w1, w0
    4d2c:	mov	x0, x21
    4d30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4d34:	tst	w0, #0xff
    4d38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4d3c:	mov	w2, #0x5                   	// #5
    4d40:	mov	w1, #0x10                  	// #16
    4d44:	mov	w0, w20
    4d48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4d4c:	mov	w1, w0
    4d50:	mov	x0, x19
    4d54:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4d58:	mov	w1, w0
    4d5c:	mov	x0, x21
    4d60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4d64:	tst	w0, #0xff
    4d68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4d6c:	ldr	w0, [sp, #92]
    4d70:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4d74:	mov	w2, #0x4                   	// #4
    4d78:	mov	w1, #0x0                   	// #0
    4d7c:	mov	w0, w20
    4d80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4d84:	add	x21, sp, #0x5c
    4d88:	mov	w1, w0
    4d8c:	mov	x0, x19
    4d90:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4d94:	mov	w1, w0
    4d98:	mov	x0, x21
    4d9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4da0:	tst	w0, #0xff
    4da4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4da8:	mov	w2, #0x3                   	// #3
    4dac:	mov	w1, #0xa                   	// #10
    4db0:	mov	w0, w20
    4db4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4db8:	mov	w1, w0
    4dbc:	mov	x0, x19
    4dc0:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4dc4:	mov	w1, w0
    4dc8:	mov	x0, x21
    4dcc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4dd0:	tst	w0, #0xff
    4dd4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4dd8:	mov	w2, #0x5                   	// #5
    4ddc:	mov	w0, w20
    4de0:	mov	w1, w2
    4de4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4de8:	mov	w1, w0
    4dec:	mov	x0, x19
    4df0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4df4:	mov	w1, w0
    4df8:	mov	x0, x21
    4dfc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4e00:	tst	w0, #0xff
    4e04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4e08:	mov	w2, #0x5                   	// #5
    4e0c:	mov	w1, #0x10                  	// #16
    4e10:	mov	w0, w20
    4e14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4e18:	mov	w1, w0
    4e1c:	mov	x0, x19
    4e20:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4e24:	mov	w1, w0
    4e28:	mov	x0, x21
    4e2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4e30:	tst	w0, #0xff
    4e34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4e38:	ldr	w0, [sp, #92]
    4e3c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4e40:	mov	w2, #0x4                   	// #4
    4e44:	mov	w1, #0x0                   	// #0
    4e48:	mov	w0, w20
    4e4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4e50:	add	x21, sp, #0x5c
    4e54:	mov	w1, w0
    4e58:	mov	x0, x19
    4e5c:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4e60:	mov	w1, w0
    4e64:	mov	x0, x21
    4e68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4e6c:	tst	w0, #0xff
    4e70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4e74:	mov	w2, #0x3                   	// #3
    4e78:	mov	w1, #0xa                   	// #10
    4e7c:	mov	w0, w20
    4e80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4e84:	mov	w1, w0
    4e88:	mov	x0, x19
    4e8c:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4e90:	mov	w1, w0
    4e94:	mov	x0, x21
    4e98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4e9c:	tst	w0, #0xff
    4ea0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4ea4:	mov	w2, #0x5                   	// #5
    4ea8:	mov	w0, w20
    4eac:	mov	w1, w2
    4eb0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4eb4:	mov	w1, w0
    4eb8:	mov	x0, x19
    4ebc:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4ec0:	mov	w1, w0
    4ec4:	mov	x0, x21
    4ec8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4ecc:	tst	w0, #0xff
    4ed0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4ed4:	mov	w2, #0x7                   	// #7
    4ed8:	mov	w1, #0xe                   	// #14
    4edc:	mov	w0, w20
    4ee0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4ee4:	mov	w1, #0x2                   	// #2
    4ee8:	mov	w0, w0
    4eec:	strb	w1, [sp, #120]
    4ef0:	add	x1, sp, #0x78
    4ef4:	str	x0, [sp, #128]
    4ef8:	add	x0, x19, #0x10
    4efc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    4f00:	ldr	w0, [sp, #92]
    4f04:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4f08:	mov	w2, #0x4                   	// #4
    4f0c:	mov	w1, #0x0                   	// #0
    4f10:	mov	w0, w20
    4f14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4f18:	add	x21, sp, #0x5c
    4f1c:	mov	w1, w0
    4f20:	mov	x0, x19
    4f24:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4f28:	mov	w1, w0
    4f2c:	mov	x0, x21
    4f30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4f34:	tst	w0, #0xff
    4f38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4f3c:	mov	w2, #0x3                   	// #3
    4f40:	mov	w1, #0xa                   	// #10
    4f44:	mov	w0, w20
    4f48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4f4c:	mov	w1, w0
    4f50:	mov	x0, x19
    4f54:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4f58:	mov	w1, w0
    4f5c:	mov	x0, x21
    4f60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4f64:	tst	w0, #0xff
    4f68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4f6c:	mov	w2, #0x5                   	// #5
    4f70:	mov	w0, w20
    4f74:	mov	w1, w2
    4f78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4f7c:	mov	w1, w0
    4f80:	mov	x0, x19
    4f84:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4f88:	mov	w1, w0
    4f8c:	mov	x0, x21
    4f90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4f94:	tst	w0, #0xff
    4f98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4f9c:	mov	w2, #0x5                   	// #5
    4fa0:	mov	w1, #0x10                  	// #16
    4fa4:	mov	w0, w20
    4fa8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4fac:	mov	w1, w0
    4fb0:	mov	x0, x19
    4fb4:	bl	2bc <_Z10DecodeSImmILi5EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    4fb8:	mov	w1, w0
    4fbc:	mov	x0, x21
    4fc0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    4fc4:	tst	w0, #0xff
    4fc8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    4fcc:	ldr	w0, [sp, #92]
    4fd0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    4fd4:	mov	w2, #0x4                   	// #4
    4fd8:	mov	w1, #0x0                   	// #0
    4fdc:	mov	w0, w20
    4fe0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    4fe4:	add	x21, sp, #0x5c
    4fe8:	mov	w1, w0
    4fec:	mov	x0, x19
    4ff0:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    4ff4:	mov	w1, w0
    4ff8:	mov	x0, x21
    4ffc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5000:	tst	w0, #0xff
    5004:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5008:	mov	w2, #0x4                   	// #4
    500c:	mov	w1, #0xa                   	// #10
    5010:	mov	w0, w20
    5014:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5018:	mov	w1, w0
    501c:	mov	x0, x19
    5020:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5024:	mov	w1, w0
    5028:	mov	x0, x21
    502c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5030:	tst	w0, #0xff
    5034:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5038:	mov	w2, #0x4                   	// #4
    503c:	mov	w1, #0x5                   	// #5
    5040:	mov	w0, w20
    5044:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5048:	mov	w1, w0
    504c:	mov	x0, x19
    5050:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5054:	mov	w1, w0
    5058:	mov	x0, x21
    505c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5060:	tst	w0, #0xff
    5064:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5068:	mov	w2, #0x4                   	// #4
    506c:	mov	w1, #0x10                  	// #16
    5070:	mov	w0, w20
    5074:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5078:	mov	w1, w0
    507c:	mov	x0, x19
    5080:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5084:	mov	w1, w0
    5088:	mov	x0, x21
    508c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5090:	tst	w0, #0xff
    5094:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5098:	ldr	w0, [sp, #92]
    509c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    50a0:	mov	w2, #0x4                   	// #4
    50a4:	mov	w1, #0x0                   	// #0
    50a8:	mov	w0, w20
    50ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    50b0:	add	x21, sp, #0x5c
    50b4:	mov	w1, w0
    50b8:	mov	x0, x19
    50bc:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    50c0:	mov	w1, w0
    50c4:	mov	x0, x21
    50c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    50cc:	tst	w0, #0xff
    50d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    50d4:	mov	w2, #0x4                   	// #4
    50d8:	mov	w1, #0xa                   	// #10
    50dc:	mov	w0, w20
    50e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    50e4:	mov	w1, w0
    50e8:	mov	x0, x19
    50ec:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    50f0:	mov	w1, w0
    50f4:	mov	x0, x21
    50f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    50fc:	tst	w0, #0xff
    5100:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5104:	mov	w2, #0x4                   	// #4
    5108:	mov	w1, #0x5                   	// #5
    510c:	mov	w0, w20
    5110:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5114:	mov	w1, w0
    5118:	mov	x0, x19
    511c:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5120:	mov	w1, w0
    5124:	mov	x0, x21
    5128:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    512c:	tst	w0, #0xff
    5130:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5134:	ldr	w0, [sp, #92]
    5138:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    513c:	mov	w2, #0x4                   	// #4
    5140:	mov	w1, #0x0                   	// #0
    5144:	mov	w0, w20
    5148:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    514c:	add	x21, sp, #0x5c
    5150:	mov	w1, w0
    5154:	mov	x0, x19
    5158:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    515c:	mov	w1, w0
    5160:	mov	x0, x21
    5164:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5168:	tst	w0, #0xff
    516c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5170:	mov	w2, #0x4                   	// #4
    5174:	mov	w1, #0xa                   	// #10
    5178:	mov	w0, w20
    517c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5180:	mov	w1, w0
    5184:	mov	x0, x19
    5188:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    518c:	mov	w1, w0
    5190:	mov	x0, x21
    5194:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5198:	tst	w0, #0xff
    519c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    51a0:	mov	w2, #0x4                   	// #4
    51a4:	mov	w1, #0x5                   	// #5
    51a8:	mov	w0, w20
    51ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    51b0:	mov	w1, w0
    51b4:	mov	x0, x19
    51b8:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    51bc:	mov	w1, w0
    51c0:	mov	x0, x21
    51c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    51c8:	tst	w0, #0xff
    51cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    51d0:	mov	w2, #0x4                   	// #4
    51d4:	mov	w1, #0x0                   	// #0
    51d8:	mov	w0, w20
    51dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    51e0:	mov	w1, w0
    51e4:	mov	x0, x19
    51e8:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    51ec:	mov	w1, w0
    51f0:	mov	x0, x21
    51f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    51f8:	tst	w0, #0xff
    51fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5200:	ldr	w0, [sp, #92]
    5204:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5208:	mov	w2, #0x4                   	// #4
    520c:	mov	w1, #0x0                   	// #0
    5210:	mov	w0, w20
    5214:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5218:	add	x21, sp, #0x5c
    521c:	mov	w1, w0
    5220:	mov	x0, x19
    5224:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5228:	mov	w1, w0
    522c:	mov	x0, x21
    5230:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5234:	tst	w0, #0xff
    5238:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    523c:	mov	w2, #0x4                   	// #4
    5240:	mov	w1, #0x0                   	// #0
    5244:	mov	w0, w20
    5248:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    524c:	mov	w1, w0
    5250:	mov	x0, x19
    5254:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5258:	mov	w1, w0
    525c:	mov	x0, x21
    5260:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5264:	tst	w0, #0xff
    5268:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    526c:	mov	w2, #0x4                   	// #4
    5270:	mov	w1, #0xa                   	// #10
    5274:	mov	w0, w20
    5278:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    527c:	mov	w1, w0
    5280:	mov	x0, x19
    5284:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5288:	mov	w1, w0
    528c:	mov	x0, x21
    5290:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5294:	tst	w0, #0xff
    5298:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    529c:	mov	w2, #0x4                   	// #4
    52a0:	mov	w1, #0x5                   	// #5
    52a4:	mov	w0, w20
    52a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    52ac:	mov	w1, w0
    52b0:	mov	x0, x19
    52b4:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    52b8:	mov	w1, w0
    52bc:	mov	x0, x21
    52c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    52c4:	tst	w0, #0xff
    52c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    52cc:	ldr	w0, [sp, #92]
    52d0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    52d4:	mov	w2, #0x4                   	// #4
    52d8:	mov	w1, #0x0                   	// #0
    52dc:	mov	w0, w20
    52e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    52e4:	add	x21, sp, #0x5c
    52e8:	mov	w1, w0
    52ec:	mov	x0, x19
    52f0:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    52f4:	mov	w1, w0
    52f8:	mov	x0, x21
    52fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5300:	tst	w0, #0xff
    5304:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5308:	mov	w2, #0x4                   	// #4
    530c:	mov	w1, #0x5                   	// #5
    5310:	mov	w0, w20
    5314:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5318:	mov	w1, w0
    531c:	mov	x0, x19
    5320:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5324:	mov	w1, w0
    5328:	mov	x0, x21
    532c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5330:	tst	w0, #0xff
    5334:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5338:	mov	w2, #0x4                   	// #4
    533c:	mov	w1, #0x0                   	// #0
    5340:	mov	w0, w20
    5344:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5348:	mov	w1, w0
    534c:	mov	x0, x19
    5350:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5354:	mov	w1, w0
    5358:	mov	x0, x21
    535c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5360:	tst	w0, #0xff
    5364:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5368:	ldr	w0, [sp, #92]
    536c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5370:	mov	w2, #0x4                   	// #4
    5374:	mov	w1, #0x0                   	// #0
    5378:	mov	w0, w20
    537c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5380:	mov	w1, w0
    5384:	mov	x0, x19
    5388:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    538c:	mov	w1, w0
    5390:	add	x0, sp, #0x5c
    5394:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5398:	tst	w0, #0xff
    539c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    53a0:	mov	w2, #0x5                   	// #5
    53a4:	mov	w0, w20
    53a8:	mov	w1, w2
    53ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    53b0:	mov	w1, #0x2                   	// #2
    53b4:	mov	w0, w0
    53b8:	strb	w1, [sp, #120]
    53bc:	add	x1, sp, #0x78
    53c0:	str	x0, [sp, #128]
    53c4:	add	x0, x19, #0x10
    53c8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    53cc:	ldr	w0, [sp, #92]
    53d0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    53d4:	mov	w2, #0x4                   	// #4
    53d8:	mov	w1, #0x0                   	// #0
    53dc:	mov	w0, w20
    53e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    53e4:	mov	w1, w0
    53e8:	mov	x0, x19
    53ec:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    53f0:	mov	w1, w0
    53f4:	add	x0, sp, #0x5c
    53f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    53fc:	tst	w0, #0xff
    5400:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5404:	ldr	w0, [sp, #92]
    5408:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    540c:	mov	w2, #0x4                   	// #4
    5410:	mov	w1, #0x0                   	// #0
    5414:	mov	w0, w20
    5418:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    541c:	add	x21, sp, #0x5c
    5420:	mov	w1, w0
    5424:	mov	x0, x19
    5428:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    542c:	mov	w1, w0
    5430:	mov	x0, x21
    5434:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5438:	tst	w0, #0xff
    543c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5440:	mov	w2, #0x5                   	// #5
    5444:	mov	w0, w20
    5448:	mov	w1, w2
    544c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5450:	mov	w1, w0
    5454:	mov	x0, x19
    5458:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    545c:	mov	w1, w0
    5460:	mov	x0, x21
    5464:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5468:	tst	w0, #0xff
    546c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5470:	mov	w2, #0x5                   	// #5
    5474:	mov	w1, #0x10                  	// #16
    5478:	mov	w0, w20
    547c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5480:	mov	w1, w0
    5484:	mov	x0, x19
    5488:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    548c:	mov	w1, w0
    5490:	mov	x0, x21
    5494:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5498:	tst	w0, #0xff
    549c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    54a0:	ldr	w0, [sp, #92]
    54a4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    54a8:	mov	w2, #0x4                   	// #4
    54ac:	mov	w1, #0x0                   	// #0
    54b0:	mov	w0, w20
    54b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    54b8:	add	x21, sp, #0x5c
    54bc:	mov	w1, w0
    54c0:	mov	x0, x19
    54c4:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    54c8:	mov	w1, w0
    54cc:	mov	x0, x21
    54d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    54d4:	tst	w0, #0xff
    54d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    54dc:	mov	w2, #0x5                   	// #5
    54e0:	mov	w0, w20
    54e4:	mov	w1, w2
    54e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    54ec:	mov	w1, w0
    54f0:	mov	x0, x19
    54f4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    54f8:	mov	w1, w0
    54fc:	mov	x0, x21
    5500:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5504:	tst	w0, #0xff
    5508:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    550c:	mov	w2, #0x5                   	// #5
    5510:	mov	w1, #0x10                  	// #16
    5514:	mov	w0, w20
    5518:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    551c:	mov	w1, w0
    5520:	mov	x0, x19
    5524:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5528:	mov	w1, w0
    552c:	mov	x0, x21
    5530:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5534:	tst	w0, #0xff
    5538:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    553c:	ldr	w0, [sp, #92]
    5540:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5544:	mov	w2, #0x5                   	// #5
    5548:	mov	w1, #0x0                   	// #0
    554c:	mov	w0, w20
    5550:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5554:	add	x21, sp, #0x5c
    5558:	mov	w1, w0
    555c:	mov	x0, x19
    5560:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5564:	mov	w1, w0
    5568:	mov	x0, x21
    556c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5570:	tst	w0, #0xff
    5574:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5578:	mov	w2, #0x4                   	// #4
    557c:	mov	w1, #0xa                   	// #10
    5580:	mov	w0, w20
    5584:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5588:	mov	w1, w0
    558c:	mov	x0, x19
    5590:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5594:	mov	w1, w0
    5598:	mov	x0, x21
    559c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    55a0:	tst	w0, #0xff
    55a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    55a8:	mov	w2, #0x4                   	// #4
    55ac:	mov	w1, #0x5                   	// #5
    55b0:	mov	w0, w20
    55b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    55b8:	mov	w1, w0
    55bc:	mov	x0, x19
    55c0:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    55c4:	mov	w1, w0
    55c8:	mov	x0, x21
    55cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    55d0:	tst	w0, #0xff
    55d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    55d8:	ldr	w0, [sp, #92]
    55dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    55e0:	mov	w2, #0x5                   	// #5
    55e4:	mov	w1, #0x0                   	// #0
    55e8:	mov	w0, w20
    55ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    55f0:	add	x21, sp, #0x5c
    55f4:	mov	w1, w0
    55f8:	mov	x0, x19
    55fc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5600:	mov	w1, w0
    5604:	mov	x0, x21
    5608:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    560c:	tst	w0, #0xff
    5610:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5614:	mov	w2, #0x4                   	// #4
    5618:	mov	w1, #0x5                   	// #5
    561c:	mov	w0, w20
    5620:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5624:	mov	w1, w0
    5628:	mov	x0, x19
    562c:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5630:	mov	w1, w0
    5634:	mov	x0, x21
    5638:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    563c:	tst	w0, #0xff
    5640:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5644:	mov	w2, #0x5                   	// #5
    5648:	mov	w1, #0x0                   	// #0
    564c:	mov	w0, w20
    5650:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5654:	mov	w1, w0
    5658:	mov	x0, x19
    565c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5660:	mov	w1, w0
    5664:	mov	x0, x21
    5668:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    566c:	tst	w0, #0xff
    5670:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5674:	ldr	w0, [sp, #92]
    5678:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    567c:	mov	w2, #0x4                   	// #4
    5680:	mov	w1, #0x5                   	// #5
    5684:	mov	w0, w20
    5688:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    568c:	mov	w1, w0
    5690:	mov	x0, x19
    5694:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5698:	mov	w1, w0
    569c:	add	x0, sp, #0x5c
    56a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    56a4:	tst	w0, #0xff
    56a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    56ac:	ldr	w0, [sp, #92]
    56b0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    56b4:	mov	w2, #0x5                   	// #5
    56b8:	mov	w1, #0x0                   	// #0
    56bc:	mov	w0, w20
    56c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    56c4:	add	x21, sp, #0x5c
    56c8:	mov	w1, w0
    56cc:	mov	x0, x19
    56d0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    56d4:	mov	w1, w0
    56d8:	mov	x0, x21
    56dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    56e0:	tst	w0, #0xff
    56e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    56e8:	mov	w2, #0x4                   	// #4
    56ec:	mov	w1, #0x5                   	// #5
    56f0:	mov	w0, w20
    56f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    56f8:	mov	w1, w0
    56fc:	mov	x0, x19
    5700:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5704:	mov	w1, w0
    5708:	mov	x0, x21
    570c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5710:	tst	w0, #0xff
    5714:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5718:	mov	w2, #0x5                   	// #5
    571c:	mov	w1, #0x0                   	// #0
    5720:	mov	w0, w20
    5724:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5728:	mov	w1, w0
    572c:	mov	x0, x19
    5730:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5734:	mov	w1, w0
    5738:	mov	x0, x21
    573c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5740:	tst	w0, #0xff
    5744:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5748:	ldr	w0, [sp, #92]
    574c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5750:	ldr	w0, [sp, #92]
    5754:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5758:	mov	w2, #0x5                   	// #5
    575c:	mov	w1, #0x0                   	// #0
    5760:	mov	w0, w20
    5764:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5768:	add	x21, sp, #0x5c
    576c:	mov	w1, w0
    5770:	mov	x0, x19
    5774:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5778:	mov	w1, w0
    577c:	mov	x0, x21
    5780:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5784:	tst	w0, #0xff
    5788:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    578c:	mov	w2, #0x5                   	// #5
    5790:	mov	w1, #0x0                   	// #0
    5794:	mov	w0, w20
    5798:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    579c:	mov	w1, w0
    57a0:	mov	x0, x19
    57a4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    57a8:	mov	w1, w0
    57ac:	mov	x0, x21
    57b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    57b4:	tst	w0, #0xff
    57b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    57bc:	mov	w2, #0x9                   	// #9
    57c0:	mov	w1, #0x5                   	// #5
    57c4:	mov	w0, w20
    57c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    57cc:	mov	w1, w0
    57d0:	mov	x0, x19
    57d4:	bl	300 <_Z16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    57d8:	mov	w1, w0
    57dc:	mov	x0, x21
    57e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    57e4:	tst	w0, #0xff
    57e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    57ec:	ldr	w0, [sp, #92]
    57f0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    57f4:	mov	w2, #0x5                   	// #5
    57f8:	mov	w1, #0x0                   	// #0
    57fc:	mov	w0, w20
    5800:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5804:	add	x21, sp, #0x5c
    5808:	mov	w1, w0
    580c:	mov	x0, x19
    5810:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5814:	mov	w1, w0
    5818:	mov	x0, x21
    581c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5820:	tst	w0, #0xff
    5824:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5828:	mov	w2, #0x5                   	// #5
    582c:	mov	w1, #0x0                   	// #0
    5830:	mov	w0, w20
    5834:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5838:	mov	w1, w0
    583c:	mov	x0, x19
    5840:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5844:	mov	w1, w0
    5848:	mov	x0, x21
    584c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5850:	tst	w0, #0xff
    5854:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5858:	mov	w1, #0x5                   	// #5
    585c:	mov	w0, w20
    5860:	mov	w2, #0x8                   	// #8
    5864:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5868:	mov	w1, w0
    586c:	tst	x0, #0xffffff00
    5870:	b.ne	58b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4abc>  // b.any
    5874:	tbz	w0, #7, 587c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4a88>
    5878:	orr	x1, x1, #0xffffffffffffff00
    587c:	mov	w0, #0x2                   	// #2
    5880:	strb	w0, [sp, #120]
    5884:	add	x0, x19, #0x10
    5888:	str	x1, [sp, #128]
    588c:	add	x1, sp, #0x78
    5890:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    5894:	mov	w1, #0x3                   	// #3
    5898:	mov	x0, x21
    589c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    58a0:	tst	w0, #0xff
    58a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    58a8:	ldr	w0, [sp, #92]
    58ac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    58b0:	mov	w1, #0x0                   	// #0
    58b4:	b	5898 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x4aa4>
    58b8:	mov	w2, #0x5                   	// #5
    58bc:	mov	w1, #0x0                   	// #0
    58c0:	mov	w0, w20
    58c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    58c8:	add	x21, sp, #0x5c
    58cc:	mov	w1, w0
    58d0:	mov	x0, x19
    58d4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    58d8:	mov	w1, w0
    58dc:	mov	x0, x21
    58e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    58e4:	tst	w0, #0xff
    58e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    58ec:	mov	w2, #0x5                   	// #5
    58f0:	mov	w1, #0x0                   	// #0
    58f4:	mov	w0, w20
    58f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    58fc:	mov	w1, w0
    5900:	mov	x0, x19
    5904:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5908:	mov	w1, w0
    590c:	mov	x0, x21
    5910:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5914:	tst	w0, #0xff
    5918:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    591c:	mov	w2, #0x8                   	// #8
    5920:	mov	w1, #0x5                   	// #5
    5924:	mov	w0, w20
    5928:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    592c:	mov	w1, #0x2                   	// #2
    5930:	mov	w0, w0
    5934:	strb	w1, [sp, #120]
    5938:	add	x1, sp, #0x78
    593c:	str	x0, [sp, #128]
    5940:	add	x0, x19, #0x10
    5944:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    5948:	ldr	w0, [sp, #92]
    594c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5950:	mov	w2, #0x5                   	// #5
    5954:	mov	w1, #0x0                   	// #0
    5958:	mov	w0, w20
    595c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5960:	add	x21, sp, #0x5c
    5964:	mov	w1, w0
    5968:	mov	x0, x19
    596c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5970:	mov	w1, w0
    5974:	mov	x0, x21
    5978:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    597c:	tst	w0, #0xff
    5980:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5984:	mov	w2, #0x9                   	// #9
    5988:	mov	w1, #0x5                   	// #5
    598c:	mov	w0, w20
    5990:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5994:	mov	w1, w0
    5998:	mov	x0, x19
    599c:	bl	300 <_Z16DecodeImm8OptLslILi8EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    59a0:	mov	w1, w0
    59a4:	mov	x0, x21
    59a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    59ac:	tst	w0, #0xff
    59b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    59b4:	ldr	w0, [sp, #92]
    59b8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    59bc:	mov	w2, #0x4                   	// #4
    59c0:	mov	w1, #0xa                   	// #10
    59c4:	mov	w0, w20
    59c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    59cc:	add	x21, sp, #0x5c
    59d0:	mov	w1, w0
    59d4:	mov	x0, x19
    59d8:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    59dc:	mov	w1, w0
    59e0:	mov	x0, x21
    59e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    59e8:	tst	w0, #0xff
    59ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    59f0:	mov	w2, #0x4                   	// #4
    59f4:	mov	w1, #0x5                   	// #5
    59f8:	mov	w0, w20
    59fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5a00:	mov	w1, w0
    5a04:	mov	x0, x19
    5a08:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5a0c:	mov	w1, w0
    5a10:	mov	x0, x21
    5a14:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5a18:	tst	w0, #0xff
    5a1c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5a20:	ldr	w0, [sp, #92]
    5a24:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5a28:	mov	w2, #0x5                   	// #5
    5a2c:	mov	w1, #0x0                   	// #0
    5a30:	mov	w0, w20
    5a34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5a38:	add	x21, sp, #0x5c
    5a3c:	mov	w1, w0
    5a40:	mov	x0, x19
    5a44:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5a48:	mov	w1, w0
    5a4c:	mov	x0, x21
    5a50:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5a54:	tst	w0, #0xff
    5a58:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5a5c:	mov	w2, #0x5                   	// #5
    5a60:	mov	w1, #0x0                   	// #0
    5a64:	mov	w0, w20
    5a68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5a6c:	mov	w1, w0
    5a70:	mov	x0, x19
    5a74:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5a78:	mov	w1, w0
    5a7c:	mov	x0, x21
    5a80:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5a84:	tst	w0, #0xff
    5a88:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5a8c:	mov	w2, #0x4                   	// #4
    5a90:	mov	w1, #0x5                   	// #5
    5a94:	mov	w0, w20
    5a98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5a9c:	mov	w1, w0
    5aa0:	mov	x0, x19
    5aa4:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5aa8:	mov	w1, w0
    5aac:	mov	x0, x21
    5ab0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5ab4:	tst	w0, #0xff
    5ab8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5abc:	ldr	w0, [sp, #92]
    5ac0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5ac4:	mov	w2, #0x5                   	// #5
    5ac8:	mov	w1, #0x0                   	// #0
    5acc:	mov	w0, w20
    5ad0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5ad4:	add	x21, sp, #0x5c
    5ad8:	mov	w1, w0
    5adc:	mov	x0, x19
    5ae0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5ae4:	mov	w1, w0
    5ae8:	mov	x0, x21
    5aec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5af0:	tst	w0, #0xff
    5af4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5af8:	mov	w2, #0x5                   	// #5
    5afc:	mov	w1, #0x0                   	// #0
    5b00:	mov	w0, w20
    5b04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5b08:	mov	w1, w0
    5b0c:	mov	x0, x19
    5b10:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5b14:	mov	w1, w0
    5b18:	mov	x0, x21
    5b1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5b20:	tst	w0, #0xff
    5b24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5b28:	mov	w2, #0x9                   	// #9
    5b2c:	mov	w1, #0x5                   	// #5
    5b30:	mov	w0, w20
    5b34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5b38:	mov	w1, w0
    5b3c:	mov	x0, x19
    5b40:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    5b44:	mov	w1, w0
    5b48:	mov	x0, x21
    5b4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5b50:	tst	w0, #0xff
    5b54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5b58:	ldr	w0, [sp, #92]
    5b5c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5b60:	mov	w2, #0x5                   	// #5
    5b64:	mov	w1, #0x0                   	// #0
    5b68:	mov	w0, w20
    5b6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5b70:	add	x21, sp, #0x5c
    5b74:	mov	w1, w0
    5b78:	mov	x0, x19
    5b7c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5b80:	mov	w1, w0
    5b84:	mov	x0, x21
    5b88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5b8c:	tst	w0, #0xff
    5b90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5b94:	mov	w2, #0x9                   	// #9
    5b98:	mov	w1, #0x5                   	// #5
    5b9c:	mov	w0, w20
    5ba0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5ba4:	mov	w1, w0
    5ba8:	mov	x0, x19
    5bac:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    5bb0:	mov	w1, w0
    5bb4:	mov	x0, x21
    5bb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5bbc:	tst	w0, #0xff
    5bc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5bc4:	ldr	w0, [sp, #92]
    5bc8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5bcc:	mov	w2, #0x5                   	// #5
    5bd0:	mov	w1, #0x0                   	// #0
    5bd4:	mov	w0, w20
    5bd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5bdc:	mov	w1, w0
    5be0:	mov	x0, x19
    5be4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5be8:	mov	w1, w0
    5bec:	add	x0, sp, #0x5c
    5bf0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5bf4:	tst	w0, #0xff
    5bf8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5bfc:	mov	w2, #0x8                   	// #8
    5c00:	mov	w1, #0x5                   	// #5
    5c04:	mov	w0, w20
    5c08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5c0c:	mov	w1, #0x2                   	// #2
    5c10:	mov	w0, w0
    5c14:	strb	w1, [sp, #120]
    5c18:	add	x1, sp, #0x78
    5c1c:	str	x0, [sp, #128]
    5c20:	add	x0, x19, #0x10
    5c24:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    5c28:	ldr	w0, [sp, #92]
    5c2c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5c30:	mov	w2, #0x5                   	// #5
    5c34:	mov	w0, w20
    5c38:	mov	w1, w2
    5c3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5c40:	add	x21, sp, #0x5c
    5c44:	mov	w1, w0
    5c48:	mov	x0, x19
    5c4c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5c50:	mov	w1, w0
    5c54:	mov	x0, x21
    5c58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5c5c:	tst	w0, #0xff
    5c60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5c64:	mov	w2, #0x5                   	// #5
    5c68:	mov	w1, #0x10                  	// #16
    5c6c:	mov	w0, w20
    5c70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5c74:	mov	w1, w0
    5c78:	mov	x0, x19
    5c7c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5c80:	mov	w1, w0
    5c84:	mov	x0, x21
    5c88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5c8c:	tst	w0, #0xff
    5c90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5c94:	ldr	w0, [sp, #92]
    5c98:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5c9c:	mov	w2, #0x5                   	// #5
    5ca0:	mov	w1, #0x0                   	// #0
    5ca4:	mov	w0, w20
    5ca8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5cac:	add	x21, sp, #0x5c
    5cb0:	mov	w1, w0
    5cb4:	mov	x0, x19
    5cb8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5cbc:	mov	w1, w0
    5cc0:	mov	x0, x21
    5cc4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5cc8:	tst	w0, #0xff
    5ccc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5cd0:	mov	w2, #0x5                   	// #5
    5cd4:	mov	w1, #0x0                   	// #0
    5cd8:	mov	w0, w20
    5cdc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5ce0:	mov	w1, w0
    5ce4:	mov	x0, x19
    5ce8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5cec:	mov	w1, w0
    5cf0:	mov	x0, x21
    5cf4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5cf8:	tst	w0, #0xff
    5cfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5d00:	mov	w2, #0x9                   	// #9
    5d04:	mov	w1, #0x5                   	// #5
    5d08:	mov	w0, w20
    5d0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5d10:	mov	w1, w0
    5d14:	mov	x0, x19
    5d18:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    5d1c:	mov	w1, w0
    5d20:	mov	x0, x21
    5d24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5d28:	tst	w0, #0xff
    5d2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5d30:	ldr	w0, [sp, #92]
    5d34:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5d38:	mov	w2, #0x5                   	// #5
    5d3c:	mov	w1, #0x0                   	// #0
    5d40:	mov	w0, w20
    5d44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5d48:	add	x21, sp, #0x5c
    5d4c:	mov	w1, w0
    5d50:	mov	x0, x19
    5d54:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5d58:	mov	w1, w0
    5d5c:	mov	x0, x21
    5d60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5d64:	tst	w0, #0xff
    5d68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5d6c:	mov	w2, #0x9                   	// #9
    5d70:	mov	w1, #0x5                   	// #5
    5d74:	mov	w0, w20
    5d78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5d7c:	mov	w1, w0
    5d80:	mov	x0, x19
    5d84:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    5d88:	mov	w1, w0
    5d8c:	mov	x0, x21
    5d90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5d94:	tst	w0, #0xff
    5d98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5d9c:	ldr	w0, [sp, #92]
    5da0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5da4:	mov	w2, #0x5                   	// #5
    5da8:	mov	w0, w20
    5dac:	mov	w1, w2
    5db0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5db4:	add	x21, sp, #0x5c
    5db8:	mov	w1, w0
    5dbc:	mov	x0, x19
    5dc0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5dc4:	mov	w1, w0
    5dc8:	mov	x0, x21
    5dcc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5dd0:	tst	w0, #0xff
    5dd4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5dd8:	mov	w2, #0x5                   	// #5
    5ddc:	mov	w1, #0x10                  	// #16
    5de0:	mov	w0, w20
    5de4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5de8:	mov	w1, w0
    5dec:	mov	x0, x19
    5df0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5df4:	mov	w1, w0
    5df8:	mov	x0, x21
    5dfc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5e00:	tst	w0, #0xff
    5e04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5e08:	ldr	w0, [sp, #92]
    5e0c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5e10:	mov	w2, #0x5                   	// #5
    5e14:	mov	w1, #0x0                   	// #0
    5e18:	mov	w0, w20
    5e1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5e20:	add	x21, sp, #0x5c
    5e24:	mov	w1, w0
    5e28:	mov	x0, x19
    5e2c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5e30:	mov	w1, w0
    5e34:	mov	x0, x21
    5e38:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5e3c:	tst	w0, #0xff
    5e40:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5e44:	mov	w2, #0x5                   	// #5
    5e48:	mov	w1, #0x0                   	// #0
    5e4c:	mov	w0, w20
    5e50:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5e54:	mov	w1, w0
    5e58:	mov	x0, x19
    5e5c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5e60:	mov	w1, w0
    5e64:	mov	x0, x21
    5e68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5e6c:	tst	w0, #0xff
    5e70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5e74:	mov	w2, #0x9                   	// #9
    5e78:	mov	w1, #0x5                   	// #5
    5e7c:	mov	w0, w20
    5e80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5e84:	mov	w1, w0
    5e88:	mov	x0, x19
    5e8c:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    5e90:	mov	w1, w0
    5e94:	mov	x0, x21
    5e98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5e9c:	tst	w0, #0xff
    5ea0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5ea4:	ldr	w0, [sp, #92]
    5ea8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5eac:	mov	w2, #0x5                   	// #5
    5eb0:	mov	w1, #0x0                   	// #0
    5eb4:	mov	w0, w20
    5eb8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5ebc:	add	x21, sp, #0x5c
    5ec0:	mov	w1, w0
    5ec4:	mov	x0, x19
    5ec8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5ecc:	mov	w1, w0
    5ed0:	mov	x0, x21
    5ed4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5ed8:	tst	w0, #0xff
    5edc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5ee0:	mov	w2, #0x9                   	// #9
    5ee4:	mov	w1, #0x5                   	// #5
    5ee8:	mov	w0, w20
    5eec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5ef0:	mov	w1, w0
    5ef4:	mov	x0, x19
    5ef8:	bl	368 <_Z16DecodeImm8OptLslILi16EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEjmPKv.isra.0>
    5efc:	mov	w1, w0
    5f00:	mov	x0, x21
    5f04:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5f08:	tst	w0, #0xff
    5f0c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5f10:	ldr	w0, [sp, #92]
    5f14:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    5f18:	mov	w2, #0x5                   	// #5
    5f1c:	mov	w1, #0x0                   	// #0
    5f20:	mov	w0, w20
    5f24:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5f28:	add	x21, sp, #0x5c
    5f2c:	mov	w1, w0
    5f30:	mov	x0, x19
    5f34:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5f38:	mov	w1, w0
    5f3c:	mov	x0, x21
    5f40:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5f44:	tst	w0, #0xff
    5f48:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5f4c:	mov	w2, #0x5                   	// #5
    5f50:	mov	w1, #0x0                   	// #0
    5f54:	mov	w0, w20
    5f58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5f5c:	mov	w1, w0
    5f60:	mov	x0, x19
    5f64:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5f68:	mov	w1, w0
    5f6c:	mov	x0, x21
    5f70:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5f74:	tst	w0, #0xff
    5f78:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5f7c:	mov	w2, #0x5                   	// #5
    5f80:	mov	w0, w20
    5f84:	mov	w1, w2
    5f88:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5f8c:	mov	w1, w0
    5f90:	mov	x0, x19
    5f94:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5f98:	mov	w1, w0
    5f9c:	mov	x0, x21
    5fa0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5fa4:	tst	w0, #0xff
    5fa8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5fac:	mov	w2, #0x3                   	// #3
    5fb0:	mov	w1, #0x10                  	// #16
    5fb4:	mov	w0, w20
    5fb8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5fbc:	mov	w1, w0
    5fc0:	mov	x0, x19
    5fc4:	bl	4d0 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    5fc8:	mov	w1, w0
    5fcc:	mov	x0, x21
    5fd0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    5fd4:	tst	w0, #0xff
    5fd8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    5fdc:	mov	w2, #0x2                   	// #2
    5fe0:	mov	w1, #0x13                  	// #19
    5fe4:	mov	w0, w20
    5fe8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    5fec:	mov	w21, w0
    5ff0:	mov	w2, #0x1                   	// #1
    5ff4:	mov	w1, #0x16                  	// #22
    5ff8:	mov	w0, w20
    5ffc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6000:	orr	w0, w21, w0, lsl #2
    6004:	mov	w1, #0x2                   	// #2
    6008:	strb	w1, [sp, #120]
    600c:	add	x1, sp, #0x78
    6010:	str	x0, [sp, #128]
    6014:	add	x0, x19, #0x10
    6018:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    601c:	ldr	w0, [sp, #92]
    6020:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6024:	mov	w2, #0x5                   	// #5
    6028:	mov	w1, #0x0                   	// #0
    602c:	mov	w0, w20
    6030:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6034:	add	x21, sp, #0x5c
    6038:	mov	w1, w0
    603c:	mov	x0, x19
    6040:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6044:	mov	w1, w0
    6048:	mov	x0, x21
    604c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6050:	tst	w0, #0xff
    6054:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6058:	mov	w2, #0x5                   	// #5
    605c:	mov	w1, #0x0                   	// #0
    6060:	mov	w0, w20
    6064:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6068:	mov	w1, w0
    606c:	mov	x0, x19
    6070:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6074:	mov	w1, w0
    6078:	mov	x0, x21
    607c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6080:	tst	w0, #0xff
    6084:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6088:	mov	w2, #0x5                   	// #5
    608c:	mov	w0, w20
    6090:	mov	w1, w2
    6094:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6098:	mov	w1, w0
    609c:	mov	x0, x19
    60a0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    60a4:	mov	w1, w0
    60a8:	mov	x0, x21
    60ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    60b0:	tst	w0, #0xff
    60b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    60b8:	mov	w2, #0x5                   	// #5
    60bc:	mov	w1, #0x10                  	// #16
    60c0:	mov	w0, w20
    60c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    60c8:	mov	w1, w0
    60cc:	mov	x0, x19
    60d0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    60d4:	mov	w1, w0
    60d8:	mov	x0, x21
    60dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    60e0:	tst	w0, #0xff
    60e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    60e8:	mov	w2, #0x2                   	// #2
    60ec:	mov	w1, #0xa                   	// #10
    60f0:	mov	w0, w20
    60f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    60f8:	mov	w1, #0x2                   	// #2
    60fc:	mov	w0, w0
    6100:	strb	w1, [sp, #120]
    6104:	add	x1, sp, #0x78
    6108:	str	x0, [sp, #128]
    610c:	add	x0, x19, #0x10
    6110:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    6114:	ldr	w0, [sp, #92]
    6118:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    611c:	mov	w2, #0x5                   	// #5
    6120:	mov	w1, #0x0                   	// #0
    6124:	mov	w0, w20
    6128:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    612c:	add	x21, sp, #0x5c
    6130:	mov	w1, w0
    6134:	mov	x0, x19
    6138:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    613c:	mov	w1, w0
    6140:	mov	x0, x21
    6144:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6148:	tst	w0, #0xff
    614c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6150:	mov	w2, #0x5                   	// #5
    6154:	mov	w1, #0x0                   	// #0
    6158:	mov	w0, w20
    615c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6160:	mov	w1, w0
    6164:	mov	x0, x19
    6168:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    616c:	mov	w1, w0
    6170:	mov	x0, x21
    6174:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6178:	tst	w0, #0xff
    617c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6180:	mov	w2, #0x5                   	// #5
    6184:	mov	w0, w20
    6188:	mov	w1, w2
    618c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6190:	mov	w1, w0
    6194:	mov	x0, x19
    6198:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    619c:	mov	w1, w0
    61a0:	mov	x0, x21
    61a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    61a8:	tst	w0, #0xff
    61ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    61b0:	mov	w2, #0x3                   	// #3
    61b4:	mov	w1, #0x10                  	// #16
    61b8:	mov	w0, w20
    61bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    61c0:	mov	w1, w0
    61c4:	mov	x0, x19
    61c8:	bl	4d0 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    61cc:	mov	w1, w0
    61d0:	mov	x0, x21
    61d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    61d8:	tst	w0, #0xff
    61dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    61e0:	mov	w2, #0x2                   	// #2
    61e4:	mov	w1, #0x13                  	// #19
    61e8:	mov	w0, w20
    61ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    61f0:	mov	w1, #0x2                   	// #2
    61f4:	mov	w0, w0
    61f8:	strb	w1, [sp, #120]
    61fc:	add	x1, sp, #0x78
    6200:	str	x0, [sp, #128]
    6204:	add	x0, x19, #0x10
    6208:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    620c:	ldr	w0, [sp, #92]
    6210:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6214:	mov	w2, #0x5                   	// #5
    6218:	mov	w1, #0x0                   	// #0
    621c:	mov	w0, w20
    6220:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6224:	add	x21, sp, #0x5c
    6228:	mov	w1, w0
    622c:	mov	x0, x19
    6230:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6234:	mov	w1, w0
    6238:	mov	x0, x21
    623c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6240:	tst	w0, #0xff
    6244:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6248:	mov	w2, #0x5                   	// #5
    624c:	mov	w1, #0x0                   	// #0
    6250:	mov	w0, w20
    6254:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6258:	mov	w1, w0
    625c:	mov	x0, x19
    6260:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6264:	mov	w1, w0
    6268:	mov	x0, x21
    626c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6270:	tst	w0, #0xff
    6274:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6278:	mov	w2, #0x5                   	// #5
    627c:	mov	w0, w20
    6280:	mov	w1, w2
    6284:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6288:	mov	w1, w0
    628c:	mov	x0, x19
    6290:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6294:	mov	w1, w0
    6298:	mov	x0, x21
    629c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    62a0:	tst	w0, #0xff
    62a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    62a8:	mov	w2, #0x4                   	// #4
    62ac:	mov	w1, #0x10                  	// #16
    62b0:	mov	w0, w20
    62b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    62b8:	mov	w1, w0
    62bc:	mov	x0, x19
    62c0:	bl	4e4 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    62c4:	mov	w1, w0
    62c8:	mov	x0, x21
    62cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    62d0:	tst	w0, #0xff
    62d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    62d8:	mov	w2, #0x1                   	// #1
    62dc:	mov	w1, #0x14                  	// #20
    62e0:	mov	w0, w20
    62e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    62e8:	mov	w1, #0x2                   	// #2
    62ec:	mov	w0, w0
    62f0:	strb	w1, [sp, #120]
    62f4:	add	x1, sp, #0x78
    62f8:	str	x0, [sp, #128]
    62fc:	add	x0, x19, #0x10
    6300:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    6304:	ldr	w0, [sp, #92]
    6308:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    630c:	mov	w2, #0x5                   	// #5
    6310:	mov	w1, #0x0                   	// #0
    6314:	mov	w0, w20
    6318:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    631c:	add	x21, sp, #0x5c
    6320:	mov	w1, w0
    6324:	mov	x0, x19
    6328:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    632c:	mov	w1, w0
    6330:	mov	x0, x21
    6334:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6338:	tst	w0, #0xff
    633c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6340:	mov	w2, #0x5                   	// #5
    6344:	mov	w1, #0x0                   	// #0
    6348:	mov	w0, w20
    634c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6350:	mov	w1, w0
    6354:	mov	x0, x19
    6358:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    635c:	mov	w1, w0
    6360:	mov	x0, x21
    6364:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6368:	tst	w0, #0xff
    636c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6370:	mov	w2, #0x5                   	// #5
    6374:	mov	w0, w20
    6378:	mov	w1, w2
    637c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6380:	mov	w1, w0
    6384:	mov	x0, x19
    6388:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    638c:	mov	w1, w0
    6390:	mov	x0, x21
    6394:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6398:	tst	w0, #0xff
    639c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    63a0:	mov	w2, #0x3                   	// #3
    63a4:	mov	w1, #0x10                  	// #16
    63a8:	mov	w0, w20
    63ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    63b0:	mov	w1, w0
    63b4:	mov	x0, x19
    63b8:	bl	4d0 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    63bc:	mov	w1, w0
    63c0:	mov	x0, x21
    63c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    63c8:	tst	w0, #0xff
    63cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    63d0:	mov	w2, #0x1                   	// #1
    63d4:	mov	w1, #0xb                   	// #11
    63d8:	mov	w0, w20
    63dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    63e0:	mov	w21, w0
    63e4:	mov	w2, #0x2                   	// #2
    63e8:	mov	w1, #0x13                  	// #19
    63ec:	mov	w0, w20
    63f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    63f4:	orr	w0, w21, w0, lsl #1
    63f8:	mov	w1, #0x2                   	// #2
    63fc:	strb	w1, [sp, #120]
    6400:	add	x1, sp, #0x78
    6404:	str	x0, [sp, #128]
    6408:	add	x0, x19, #0x10
    640c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    6410:	ldr	w0, [sp, #92]
    6414:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6418:	mov	w2, #0x5                   	// #5
    641c:	mov	w1, #0x0                   	// #0
    6420:	mov	w0, w20
    6424:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6428:	add	x21, sp, #0x5c
    642c:	mov	w1, w0
    6430:	mov	x0, x19
    6434:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6438:	mov	w1, w0
    643c:	mov	x0, x21
    6440:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6444:	tst	w0, #0xff
    6448:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    644c:	mov	w2, #0x5                   	// #5
    6450:	mov	w1, #0x0                   	// #0
    6454:	mov	w0, w20
    6458:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    645c:	mov	w1, w0
    6460:	mov	x0, x19
    6464:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6468:	mov	w1, w0
    646c:	mov	x0, x21
    6470:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6474:	tst	w0, #0xff
    6478:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    647c:	mov	w2, #0x5                   	// #5
    6480:	mov	w0, w20
    6484:	mov	w1, w2
    6488:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    648c:	mov	w1, w0
    6490:	mov	x0, x19
    6494:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6498:	mov	w1, w0
    649c:	mov	x0, x21
    64a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    64a4:	tst	w0, #0xff
    64a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    64ac:	mov	w2, #0x4                   	// #4
    64b0:	mov	w1, #0x10                  	// #16
    64b4:	mov	w0, w20
    64b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    64bc:	mov	w1, w0
    64c0:	mov	x0, x19
    64c4:	bl	4e4 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    64c8:	mov	w1, w0
    64cc:	mov	x0, x21
    64d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    64d4:	tst	w0, #0xff
    64d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    64dc:	mov	w2, #0x1                   	// #1
    64e0:	mov	w1, #0xb                   	// #11
    64e4:	mov	w0, w20
    64e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    64ec:	mov	w21, w0
    64f0:	mov	w2, #0x1                   	// #1
    64f4:	mov	w1, #0x14                  	// #20
    64f8:	mov	w0, w20
    64fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6500:	orr	w0, w21, w0, lsl #1
    6504:	mov	w1, #0x2                   	// #2
    6508:	strb	w1, [sp, #120]
    650c:	add	x1, sp, #0x78
    6510:	str	x0, [sp, #128]
    6514:	add	x0, x19, #0x10
    6518:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    651c:	ldr	w0, [sp, #92]
    6520:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6524:	mov	w2, #0x5                   	// #5
    6528:	mov	w1, #0x0                   	// #0
    652c:	mov	w0, w20
    6530:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6534:	add	x21, sp, #0x5c
    6538:	mov	w1, w0
    653c:	mov	x0, x19
    6540:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6544:	mov	w1, w0
    6548:	mov	x0, x21
    654c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6550:	tst	w0, #0xff
    6554:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6558:	mov	w2, #0x5                   	// #5
    655c:	mov	w1, #0x0                   	// #0
    6560:	mov	w0, w20
    6564:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6568:	mov	w1, w0
    656c:	mov	x0, x19
    6570:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6574:	mov	w1, w0
    6578:	mov	x0, x21
    657c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6580:	tst	w0, #0xff
    6584:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6588:	mov	w2, #0x5                   	// #5
    658c:	mov	w0, w20
    6590:	mov	w1, w2
    6594:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6598:	mov	w1, w0
    659c:	mov	x0, x19
    65a0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    65a4:	mov	w1, w0
    65a8:	mov	x0, x21
    65ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    65b0:	tst	w0, #0xff
    65b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    65b8:	mov	w2, #0x3                   	// #3
    65bc:	mov	w1, #0x10                  	// #16
    65c0:	mov	w0, w20
    65c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    65c8:	mov	w1, w0
    65cc:	mov	x0, x19
    65d0:	bl	4d0 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    65d4:	mov	w1, w0
    65d8:	mov	x0, x21
    65dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    65e0:	tst	w0, #0xff
    65e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    65e8:	mov	w2, #0x2                   	// #2
    65ec:	add	x19, x19, #0x10
    65f0:	add	x21, sp, #0x78
    65f4:	mov	w1, #0x13                  	// #19
    65f8:	mov	w0, w20
    65fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6600:	mov	w0, w0
    6604:	mov	x1, x21
    6608:	mov	w22, #0x2                   	// #2
    660c:	strb	w22, [sp, #120]
    6610:	str	x0, [sp, #128]
    6614:	mov	x0, x19
    6618:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    661c:	mov	w2, #0x2                   	// #2
    6620:	mov	w1, #0xa                   	// #10
    6624:	mov	w0, w20
    6628:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    662c:	mov	w0, w0
    6630:	mov	x1, x21
    6634:	strb	w22, [sp, #120]
    6638:	str	x0, [sp, #128]
    663c:	mov	x0, x19
    6640:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    6644:	ldr	w0, [sp, #92]
    6648:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    664c:	mov	w2, #0x5                   	// #5
    6650:	mov	w1, #0x0                   	// #0
    6654:	mov	w0, w20
    6658:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    665c:	add	x21, sp, #0x5c
    6660:	mov	w1, w0
    6664:	mov	x0, x19
    6668:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    666c:	mov	w1, w0
    6670:	mov	x0, x21
    6674:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6678:	tst	w0, #0xff
    667c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6680:	mov	w2, #0x5                   	// #5
    6684:	mov	w1, #0x0                   	// #0
    6688:	mov	w0, w20
    668c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6690:	mov	w1, w0
    6694:	mov	x0, x19
    6698:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    669c:	mov	w1, w0
    66a0:	mov	x0, x21
    66a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    66a8:	tst	w0, #0xff
    66ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    66b0:	mov	w2, #0x5                   	// #5
    66b4:	mov	w0, w20
    66b8:	mov	w1, w2
    66bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    66c0:	mov	w1, w0
    66c4:	mov	x0, x19
    66c8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    66cc:	mov	w1, w0
    66d0:	mov	x0, x21
    66d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    66d8:	tst	w0, #0xff
    66dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    66e0:	mov	w2, #0x4                   	// #4
    66e4:	mov	w1, #0x10                  	// #16
    66e8:	mov	w0, w20
    66ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    66f0:	mov	w1, w0
    66f4:	mov	x0, x19
    66f8:	bl	4e4 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    66fc:	mov	w1, w0
    6700:	mov	x0, x21
    6704:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6708:	tst	w0, #0xff
    670c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6710:	mov	w2, #0x1                   	// #1
    6714:	add	x19, x19, #0x10
    6718:	add	x21, sp, #0x78
    671c:	mov	w1, #0x14                  	// #20
    6720:	mov	w0, w20
    6724:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6728:	mov	w0, w0
    672c:	mov	x1, x21
    6730:	mov	w22, #0x2                   	// #2
    6734:	strb	w22, [sp, #120]
    6738:	str	x0, [sp, #128]
    673c:	mov	x0, x19
    6740:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    6744:	mov	w2, #0x2                   	// #2
    6748:	mov	w1, #0xa                   	// #10
    674c:	mov	w0, w20
    6750:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6754:	mov	w0, w0
    6758:	mov	x1, x21
    675c:	strb	w22, [sp, #120]
    6760:	str	x0, [sp, #128]
    6764:	mov	x0, x19
    6768:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    676c:	ldr	w0, [sp, #92]
    6770:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6774:	mov	w2, #0x5                   	// #5
    6778:	mov	w1, #0x0                   	// #0
    677c:	mov	w0, w20
    6780:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6784:	add	x21, sp, #0x5c
    6788:	mov	w1, w0
    678c:	mov	x0, x19
    6790:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6794:	mov	w1, w0
    6798:	mov	x0, x21
    679c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    67a0:	tst	w0, #0xff
    67a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    67a8:	mov	w2, #0x5                   	// #5
    67ac:	mov	w1, #0x0                   	// #0
    67b0:	mov	w0, w20
    67b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    67b8:	mov	w1, w0
    67bc:	mov	x0, x19
    67c0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    67c4:	mov	w1, w0
    67c8:	mov	x0, x21
    67cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    67d0:	tst	w0, #0xff
    67d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    67d8:	mov	w2, #0x5                   	// #5
    67dc:	mov	w0, w20
    67e0:	mov	w1, w2
    67e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    67e8:	mov	w1, w0
    67ec:	mov	x0, x19
    67f0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    67f4:	mov	w1, w0
    67f8:	mov	x0, x21
    67fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6800:	tst	w0, #0xff
    6804:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6808:	ldr	w0, [sp, #92]
    680c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6810:	mov	w2, #0x5                   	// #5
    6814:	mov	w1, #0x0                   	// #0
    6818:	mov	w0, w20
    681c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6820:	add	x21, sp, #0x5c
    6824:	mov	w1, w0
    6828:	mov	x0, x19
    682c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6830:	mov	w1, w0
    6834:	mov	x0, x21
    6838:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    683c:	tst	w0, #0xff
    6840:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6844:	mov	w2, #0x5                   	// #5
    6848:	mov	w0, w20
    684c:	mov	w1, w2
    6850:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6854:	mov	w1, w0
    6858:	mov	x0, x19
    685c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6860:	mov	w1, w0
    6864:	mov	x0, x21
    6868:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    686c:	tst	w0, #0xff
    6870:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6874:	mov	w2, #0x3                   	// #3
    6878:	mov	w1, #0x10                  	// #16
    687c:	mov	w0, w20
    6880:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6884:	mov	w1, w0
    6888:	mov	x0, x19
    688c:	bl	4d0 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6890:	mov	w1, w0
    6894:	mov	x0, x21
    6898:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    689c:	tst	w0, #0xff
    68a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    68a4:	mov	w2, #0x1                   	// #1
    68a8:	mov	w1, #0xb                   	// #11
    68ac:	mov	w0, w20
    68b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    68b4:	mov	w21, w0
    68b8:	mov	w2, #0x2                   	// #2
    68bc:	mov	w1, #0x13                  	// #19
    68c0:	mov	w0, w20
    68c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    68c8:	orr	w0, w21, w0, lsl #1
    68cc:	mov	w1, #0x2                   	// #2
    68d0:	strb	w1, [sp, #120]
    68d4:	add	x1, sp, #0x78
    68d8:	str	x0, [sp, #128]
    68dc:	add	x0, x19, #0x10
    68e0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    68e4:	ldr	w0, [sp, #92]
    68e8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    68ec:	mov	w2, #0x5                   	// #5
    68f0:	mov	w1, #0x0                   	// #0
    68f4:	mov	w0, w20
    68f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    68fc:	add	x21, sp, #0x5c
    6900:	mov	w1, w0
    6904:	mov	x0, x19
    6908:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    690c:	mov	w1, w0
    6910:	mov	x0, x21
    6914:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6918:	tst	w0, #0xff
    691c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6920:	mov	w2, #0x5                   	// #5
    6924:	mov	w0, w20
    6928:	mov	w1, w2
    692c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6930:	mov	w1, w0
    6934:	mov	x0, x19
    6938:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    693c:	mov	w1, w0
    6940:	mov	x0, x21
    6944:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6948:	tst	w0, #0xff
    694c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6950:	mov	w2, #0x4                   	// #4
    6954:	mov	w1, #0x10                  	// #16
    6958:	mov	w0, w20
    695c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6960:	mov	w1, w0
    6964:	mov	x0, x19
    6968:	bl	4e4 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    696c:	mov	w1, w0
    6970:	mov	x0, x21
    6974:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6978:	tst	w0, #0xff
    697c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6980:	mov	w2, #0x1                   	// #1
    6984:	mov	w1, #0xb                   	// #11
    6988:	mov	w0, w20
    698c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6990:	mov	w21, w0
    6994:	mov	w2, #0x1                   	// #1
    6998:	mov	w1, #0x14                  	// #20
    699c:	mov	w0, w20
    69a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    69a4:	orr	w0, w21, w0, lsl #1
    69a8:	mov	w1, #0x2                   	// #2
    69ac:	strb	w1, [sp, #120]
    69b0:	add	x1, sp, #0x78
    69b4:	str	x0, [sp, #128]
    69b8:	add	x0, x19, #0x10
    69bc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    69c0:	ldr	w0, [sp, #92]
    69c4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    69c8:	mov	w2, #0x5                   	// #5
    69cc:	mov	w1, #0x0                   	// #0
    69d0:	mov	w0, w20
    69d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    69d8:	add	x21, sp, #0x5c
    69dc:	mov	w1, w0
    69e0:	mov	x0, x19
    69e4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    69e8:	mov	w1, w0
    69ec:	mov	x0, x21
    69f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    69f4:	tst	w0, #0xff
    69f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    69fc:	mov	w2, #0x5                   	// #5
    6a00:	mov	w1, #0x0                   	// #0
    6a04:	mov	w0, w20
    6a08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6a0c:	mov	w1, w0
    6a10:	mov	x0, x19
    6a14:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6a18:	mov	w1, w0
    6a1c:	mov	x0, x21
    6a20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6a24:	tst	w0, #0xff
    6a28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6a2c:	mov	w2, #0x5                   	// #5
    6a30:	mov	w0, w20
    6a34:	mov	w1, w2
    6a38:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6a3c:	mov	w1, w0
    6a40:	mov	x0, x19
    6a44:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6a48:	mov	w1, w0
    6a4c:	mov	x0, x21
    6a50:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6a54:	tst	w0, #0xff
    6a58:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6a5c:	mov	w2, #0x1                   	// #1
    6a60:	mov	w1, #0xa                   	// #10
    6a64:	mov	w0, w20
    6a68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6a6c:	mov	w1, #0x2                   	// #2
    6a70:	mov	w0, w0
    6a74:	strb	w1, [sp, #120]
    6a78:	add	x1, sp, #0x78
    6a7c:	str	x0, [sp, #128]
    6a80:	add	x0, x19, #0x10
    6a84:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    6a88:	ldr	w0, [sp, #92]
    6a8c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6a90:	mov	w2, #0x5                   	// #5
    6a94:	mov	w1, #0x0                   	// #0
    6a98:	mov	w0, w20
    6a9c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6aa0:	add	x21, sp, #0x5c
    6aa4:	mov	w1, w0
    6aa8:	mov	x0, x19
    6aac:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6ab0:	mov	w1, w0
    6ab4:	mov	x0, x21
    6ab8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6abc:	tst	w0, #0xff
    6ac0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6ac4:	mov	w2, #0x3                   	// #3
    6ac8:	mov	w1, #0xa                   	// #10
    6acc:	mov	w0, w20
    6ad0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6ad4:	mov	w1, w0
    6ad8:	mov	x0, x19
    6adc:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6ae0:	mov	w1, w0
    6ae4:	mov	x0, x21
    6ae8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6aec:	tst	w0, #0xff
    6af0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6af4:	mov	w2, #0x5                   	// #5
    6af8:	mov	w0, w20
    6afc:	mov	w1, w2
    6b00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6b04:	mov	w1, w0
    6b08:	mov	x0, x19
    6b0c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6b10:	mov	w1, w0
    6b14:	mov	x0, x21
    6b18:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6b1c:	tst	w0, #0xff
    6b20:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6b24:	mov	w2, #0x5                   	// #5
    6b28:	mov	w1, #0x10                  	// #16
    6b2c:	mov	w0, w20
    6b30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6b34:	mov	w1, w0
    6b38:	mov	x0, x19
    6b3c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6b40:	mov	w1, w0
    6b44:	mov	x0, x21
    6b48:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6b4c:	tst	w0, #0xff
    6b50:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6b54:	ldr	w0, [sp, #92]
    6b58:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6b5c:	mov	w2, #0x5                   	// #5
    6b60:	mov	w1, #0x0                   	// #0
    6b64:	mov	w0, w20
    6b68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6b6c:	add	x21, sp, #0x5c
    6b70:	mov	w1, w0
    6b74:	mov	x0, x19
    6b78:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6b7c:	mov	w1, w0
    6b80:	mov	x0, x21
    6b84:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6b88:	tst	w0, #0xff
    6b8c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6b90:	mov	w2, #0x5                   	// #5
    6b94:	mov	w0, w20
    6b98:	mov	w1, w2
    6b9c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6ba0:	mov	w1, w0
    6ba4:	mov	x0, x19
    6ba8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6bac:	mov	w1, w0
    6bb0:	mov	x0, x21
    6bb4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6bb8:	tst	w0, #0xff
    6bbc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6bc0:	mov	w2, #0x3                   	// #3
    6bc4:	mov	w1, #0x10                  	// #16
    6bc8:	mov	w0, w20
    6bcc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6bd0:	mov	w1, w0
    6bd4:	mov	x0, x19
    6bd8:	bl	4d0 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6bdc:	mov	w1, w0
    6be0:	mov	x0, x21
    6be4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6be8:	tst	w0, #0xff
    6bec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6bf0:	mov	w2, #0x2                   	// #2
    6bf4:	mov	w1, #0x13                  	// #19
    6bf8:	mov	w0, w20
    6bfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6c00:	mov	w21, w0
    6c04:	mov	w2, #0x1                   	// #1
    6c08:	mov	w1, #0x16                  	// #22
    6c0c:	mov	w0, w20
    6c10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6c14:	orr	w0, w21, w0, lsl #2
    6c18:	mov	w1, #0x2                   	// #2
    6c1c:	strb	w1, [sp, #120]
    6c20:	add	x1, sp, #0x78
    6c24:	str	x0, [sp, #128]
    6c28:	add	x0, x19, #0x10
    6c2c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    6c30:	ldr	w0, [sp, #92]
    6c34:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6c38:	mov	w2, #0x5                   	// #5
    6c3c:	mov	w1, #0x0                   	// #0
    6c40:	mov	w0, w20
    6c44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6c48:	add	x21, sp, #0x5c
    6c4c:	mov	w1, w0
    6c50:	mov	x0, x19
    6c54:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6c58:	mov	w1, w0
    6c5c:	mov	x0, x21
    6c60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6c64:	tst	w0, #0xff
    6c68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6c6c:	mov	w2, #0x5                   	// #5
    6c70:	mov	w0, w20
    6c74:	mov	w1, w2
    6c78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6c7c:	mov	w1, w0
    6c80:	mov	x0, x19
    6c84:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6c88:	mov	w1, w0
    6c8c:	mov	x0, x21
    6c90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6c94:	tst	w0, #0xff
    6c98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6c9c:	mov	w2, #0x3                   	// #3
    6ca0:	mov	w1, #0x10                  	// #16
    6ca4:	mov	w0, w20
    6ca8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6cac:	mov	w1, w0
    6cb0:	mov	x0, x19
    6cb4:	bl	4d0 <_ZL25DecodeZPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6cb8:	mov	w1, w0
    6cbc:	mov	x0, x21
    6cc0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6cc4:	tst	w0, #0xff
    6cc8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6ccc:	mov	w2, #0x2                   	// #2
    6cd0:	mov	w1, #0x13                  	// #19
    6cd4:	mov	w0, w20
    6cd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6cdc:	mov	w1, #0x2                   	// #2
    6ce0:	mov	w0, w0
    6ce4:	strb	w1, [sp, #120]
    6ce8:	add	x1, sp, #0x78
    6cec:	str	x0, [sp, #128]
    6cf0:	add	x0, x19, #0x10
    6cf4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    6cf8:	ldr	w0, [sp, #92]
    6cfc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6d00:	mov	w2, #0x5                   	// #5
    6d04:	mov	w1, #0x0                   	// #0
    6d08:	mov	w0, w20
    6d0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6d10:	add	x21, sp, #0x5c
    6d14:	mov	w1, w0
    6d18:	mov	x0, x19
    6d1c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6d20:	mov	w1, w0
    6d24:	mov	x0, x21
    6d28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6d2c:	tst	w0, #0xff
    6d30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6d34:	mov	w2, #0x5                   	// #5
    6d38:	mov	w0, w20
    6d3c:	mov	w1, w2
    6d40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6d44:	mov	w1, w0
    6d48:	mov	x0, x19
    6d4c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6d50:	mov	w1, w0
    6d54:	mov	x0, x21
    6d58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6d5c:	tst	w0, #0xff
    6d60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6d64:	mov	w2, #0x4                   	// #4
    6d68:	mov	w1, #0x10                  	// #16
    6d6c:	mov	w0, w20
    6d70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6d74:	mov	w1, w0
    6d78:	mov	x0, x19
    6d7c:	bl	4e4 <_ZL25DecodeZPR_4bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6d80:	mov	w1, w0
    6d84:	mov	x0, x21
    6d88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6d8c:	tst	w0, #0xff
    6d90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6d94:	mov	w2, #0x1                   	// #1
    6d98:	mov	w1, #0x14                  	// #20
    6d9c:	mov	w0, w20
    6da0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6da4:	mov	w1, #0x2                   	// #2
    6da8:	mov	w0, w0
    6dac:	strb	w1, [sp, #120]
    6db0:	add	x1, sp, #0x78
    6db4:	str	x0, [sp, #128]
    6db8:	add	x0, x19, #0x10
    6dbc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    6dc0:	ldr	w0, [sp, #92]
    6dc4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6dc8:	mov	w2, #0x5                   	// #5
    6dcc:	mov	w1, #0x0                   	// #0
    6dd0:	mov	w0, w20
    6dd4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6dd8:	add	x21, sp, #0x5c
    6ddc:	mov	w1, w0
    6de0:	mov	x0, x19
    6de4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6de8:	mov	w1, w0
    6dec:	mov	x0, x21
    6df0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6df4:	tst	w0, #0xff
    6df8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6dfc:	mov	w2, #0x5                   	// #5
    6e00:	mov	w1, #0x0                   	// #0
    6e04:	mov	w0, w20
    6e08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6e0c:	mov	w1, w0
    6e10:	mov	x0, x19
    6e14:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6e18:	mov	w1, w0
    6e1c:	mov	x0, x21
    6e20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6e24:	tst	w0, #0xff
    6e28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6e2c:	ldr	w0, [sp, #92]
    6e30:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6e34:	mov	w2, #0x5                   	// #5
    6e38:	mov	w1, #0x0                   	// #0
    6e3c:	mov	w0, w20
    6e40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6e44:	add	x21, sp, #0x5c
    6e48:	mov	w1, w0
    6e4c:	mov	x0, x19
    6e50:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6e54:	mov	w1, w0
    6e58:	mov	x0, x21
    6e5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6e60:	tst	w0, #0xff
    6e64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6e68:	mov	w2, #0x5                   	// #5
    6e6c:	mov	w1, #0x0                   	// #0
    6e70:	mov	w0, w20
    6e74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6e78:	mov	w1, w0
    6e7c:	mov	x0, x19
    6e80:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6e84:	mov	w1, w0
    6e88:	mov	x0, x21
    6e8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6e90:	tst	w0, #0xff
    6e94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6e98:	mov	w2, #0x5                   	// #5
    6e9c:	mov	w0, w20
    6ea0:	mov	w1, w2
    6ea4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6ea8:	mov	w1, w0
    6eac:	mov	x0, x19
    6eb0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6eb4:	mov	w1, w0
    6eb8:	mov	x0, x21
    6ebc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6ec0:	tst	w0, #0xff
    6ec4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6ec8:	mov	w2, #0x3                   	// #3
    6ecc:	mov	w1, #0x10                  	// #16
    6ed0:	mov	w0, w20
    6ed4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6ed8:	mov	w1, w0
    6edc:	mov	x0, x19
    6ee0:	bl	cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>
    6ee4:	mov	w1, w0
    6ee8:	mov	x0, x21
    6eec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6ef0:	tst	w0, #0xff
    6ef4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6ef8:	ldr	w0, [sp, #92]
    6efc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6f00:	mov	w2, #0x5                   	// #5
    6f04:	mov	w1, #0x0                   	// #0
    6f08:	mov	w0, w20
    6f0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6f10:	add	x21, sp, #0x5c
    6f14:	mov	w1, w0
    6f18:	mov	x0, x19
    6f1c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6f20:	mov	w1, w0
    6f24:	mov	x0, x21
    6f28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6f2c:	tst	w0, #0xff
    6f30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6f34:	mov	w2, #0x5                   	// #5
    6f38:	mov	w1, #0x0                   	// #0
    6f3c:	mov	w0, w20
    6f40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6f44:	mov	w1, w0
    6f48:	mov	x0, x19
    6f4c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6f50:	mov	w1, w0
    6f54:	mov	x0, x21
    6f58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6f5c:	tst	w0, #0xff
    6f60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6f64:	mov	w2, #0x5                   	// #5
    6f68:	mov	w0, w20
    6f6c:	mov	w1, w2
    6f70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6f74:	mov	w1, w0
    6f78:	mov	x0, x19
    6f7c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6f80:	mov	w1, w0
    6f84:	mov	x0, x21
    6f88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6f8c:	tst	w0, #0xff
    6f90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6f94:	mov	w2, #0x4                   	// #4
    6f98:	mov	w1, #0x10                  	// #16
    6f9c:	mov	w0, w20
    6fa0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6fa4:	mov	w1, w0
    6fa8:	mov	x0, x19
    6fac:	bl	cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>
    6fb0:	mov	w1, w0
    6fb4:	mov	x0, x21
    6fb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6fbc:	tst	w0, #0xff
    6fc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    6fc4:	ldr	w0, [sp, #92]
    6fc8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    6fcc:	mov	w2, #0x5                   	// #5
    6fd0:	mov	w1, #0x0                   	// #0
    6fd4:	mov	w0, w20
    6fd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    6fdc:	add	x21, sp, #0x5c
    6fe0:	mov	w1, w0
    6fe4:	mov	x0, x19
    6fe8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    6fec:	mov	w1, w0
    6ff0:	mov	x0, x21
    6ff4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    6ff8:	tst	w0, #0xff
    6ffc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7000:	mov	w2, #0x5                   	// #5
    7004:	mov	w1, #0x0                   	// #0
    7008:	mov	w0, w20
    700c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7010:	mov	w1, w0
    7014:	mov	x0, x19
    7018:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    701c:	mov	w1, w0
    7020:	mov	x0, x21
    7024:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7028:	tst	w0, #0xff
    702c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7030:	mov	w2, #0x5                   	// #5
    7034:	mov	w0, w20
    7038:	mov	w1, w2
    703c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7040:	mov	w1, w0
    7044:	mov	x0, x19
    7048:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    704c:	mov	w1, w0
    7050:	mov	x0, x21
    7054:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7058:	tst	w0, #0xff
    705c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7060:	mov	w2, #0x5                   	// #5
    7064:	mov	w1, #0x10                  	// #16
    7068:	mov	w0, w20
    706c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7070:	mov	w1, w0
    7074:	mov	x0, x19
    7078:	bl	d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>
    707c:	mov	w1, w0
    7080:	mov	x0, x21
    7084:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7088:	tst	w0, #0xff
    708c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7090:	ldr	w0, [sp, #92]
    7094:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7098:	mov	w2, #0x5                   	// #5
    709c:	mov	w1, #0x0                   	// #0
    70a0:	mov	w0, w20
    70a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    70a8:	add	x21, sp, #0x5c
    70ac:	mov	w1, w0
    70b0:	mov	x0, x19
    70b4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    70b8:	mov	w1, w0
    70bc:	mov	x0, x21
    70c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    70c4:	tst	w0, #0xff
    70c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    70cc:	mov	w2, #0x5                   	// #5
    70d0:	mov	w1, #0x0                   	// #0
    70d4:	mov	w0, w20
    70d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    70dc:	mov	w1, w0
    70e0:	mov	x0, x19
    70e4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    70e8:	mov	w1, w0
    70ec:	mov	x0, x21
    70f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    70f4:	tst	w0, #0xff
    70f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    70fc:	mov	w2, #0x5                   	// #5
    7100:	mov	w0, w20
    7104:	mov	w1, w2
    7108:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    710c:	mov	w1, w0
    7110:	mov	x0, x19
    7114:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7118:	mov	w1, w0
    711c:	mov	x0, x21
    7120:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7124:	tst	w0, #0xff
    7128:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    712c:	mov	w2, #0x5                   	// #5
    7130:	mov	w1, #0x10                  	// #16
    7134:	mov	w0, w20
    7138:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    713c:	mov	w2, #0x1                   	// #1
    7140:	mov	w22, w0
    7144:	mov	w1, #0x16                  	// #22
    7148:	mov	w0, w20
    714c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7150:	orr	w1, w22, w0, lsl #5
    7154:	mov	x0, x19
    7158:	bl	8a0 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv.isra.0>
    715c:	mov	w1, w0
    7160:	mov	x0, x21
    7164:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7168:	tst	w0, #0xff
    716c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7170:	ldr	w0, [sp, #92]
    7174:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7178:	mov	w2, #0x5                   	// #5
    717c:	mov	w1, #0x0                   	// #0
    7180:	mov	w0, w20
    7184:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7188:	add	x21, sp, #0x5c
    718c:	mov	w1, w0
    7190:	mov	x0, x19
    7194:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7198:	mov	w1, w0
    719c:	mov	x0, x21
    71a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    71a4:	tst	w0, #0xff
    71a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    71ac:	mov	w2, #0x3                   	// #3
    71b0:	mov	w1, #0xa                   	// #10
    71b4:	mov	w0, w20
    71b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    71bc:	mov	w1, w0
    71c0:	mov	x0, x19
    71c4:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    71c8:	mov	w1, w0
    71cc:	mov	x0, x21
    71d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    71d4:	tst	w0, #0xff
    71d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    71dc:	mov	w2, #0x5                   	// #5
    71e0:	mov	w1, #0x0                   	// #0
    71e4:	mov	w0, w20
    71e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    71ec:	mov	w1, w0
    71f0:	mov	x0, x19
    71f4:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    71f8:	mov	w1, w0
    71fc:	mov	x0, x21
    7200:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7204:	tst	w0, #0xff
    7208:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    720c:	mov	w2, #0x5                   	// #5
    7210:	mov	w0, w20
    7214:	mov	w1, w2
    7218:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    721c:	mov	w1, w0
    7220:	mov	x0, x19
    7224:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7228:	mov	w1, w0
    722c:	mov	x0, x21
    7230:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7234:	tst	w0, #0xff
    7238:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    723c:	mov	w2, #0x5                   	// #5
    7240:	mov	w1, #0x10                  	// #16
    7244:	mov	w0, w20
    7248:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    724c:	mov	w1, w0
    7250:	mov	x0, x19
    7254:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7258:	mov	w1, w0
    725c:	mov	x0, x21
    7260:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7264:	tst	w0, #0xff
    7268:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    726c:	mov	w2, #0x2                   	// #2
    7270:	mov	w1, #0xd                   	// #13
    7274:	mov	w0, w20
    7278:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    727c:	mov	w1, #0x2                   	// #2
    7280:	mov	w0, w0
    7284:	strb	w1, [sp, #120]
    7288:	add	x1, sp, #0x78
    728c:	str	x0, [sp, #128]
    7290:	add	x0, x19, #0x10
    7294:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    7298:	ldr	w0, [sp, #92]
    729c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    72a0:	mov	w2, #0x5                   	// #5
    72a4:	mov	w1, #0x0                   	// #0
    72a8:	mov	w0, w20
    72ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    72b0:	add	x21, sp, #0x5c
    72b4:	mov	w1, w0
    72b8:	mov	x0, x19
    72bc:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    72c0:	mov	w1, w0
    72c4:	mov	x0, x21
    72c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    72cc:	tst	w0, #0xff
    72d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    72d4:	mov	w2, #0x3                   	// #3
    72d8:	mov	w1, #0xa                   	// #10
    72dc:	mov	w0, w20
    72e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    72e4:	mov	w1, w0
    72e8:	mov	x0, x19
    72ec:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    72f0:	mov	w1, w0
    72f4:	mov	x0, x21
    72f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    72fc:	tst	w0, #0xff
    7300:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7304:	mov	w2, #0x5                   	// #5
    7308:	mov	w1, #0x0                   	// #0
    730c:	mov	w0, w20
    7310:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7314:	mov	w1, w0
    7318:	mov	x0, x19
    731c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7320:	mov	w1, w0
    7324:	mov	x0, x21
    7328:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    732c:	tst	w0, #0xff
    7330:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7334:	mov	w2, #0x5                   	// #5
    7338:	mov	w0, w20
    733c:	mov	w1, w2
    7340:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7344:	mov	w1, w0
    7348:	mov	x0, x19
    734c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7350:	mov	w1, w0
    7354:	mov	x0, x21
    7358:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    735c:	tst	w0, #0xff
    7360:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7364:	mov	w2, #0x1                   	// #1
    7368:	mov	w1, #0x10                  	// #16
    736c:	mov	w0, w20
    7370:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7374:	mov	w1, #0x2                   	// #2
    7378:	mov	w0, w0
    737c:	strb	w1, [sp, #120]
    7380:	add	x1, sp, #0x78
    7384:	str	x0, [sp, #128]
    7388:	add	x0, x19, #0x10
    738c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    7390:	ldr	w0, [sp, #92]
    7394:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7398:	mov	w2, #0x4                   	// #4
    739c:	mov	w1, #0x0                   	// #0
    73a0:	mov	w0, w20
    73a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    73a8:	add	x21, sp, #0x5c
    73ac:	mov	w1, w0
    73b0:	mov	x0, x19
    73b4:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    73b8:	mov	w1, w0
    73bc:	mov	x0, x21
    73c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    73c4:	tst	w0, #0xff
    73c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    73cc:	mov	w2, #0x3                   	// #3
    73d0:	mov	w1, #0xa                   	// #10
    73d4:	mov	w0, w20
    73d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    73dc:	mov	w1, w0
    73e0:	mov	x0, x19
    73e4:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    73e8:	mov	w1, w0
    73ec:	mov	x0, x21
    73f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    73f4:	tst	w0, #0xff
    73f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    73fc:	mov	w2, #0x5                   	// #5
    7400:	mov	w0, w20
    7404:	mov	w1, w2
    7408:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    740c:	mov	w1, w0
    7410:	mov	x0, x19
    7414:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7418:	mov	w1, w0
    741c:	mov	x0, x21
    7420:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7424:	tst	w0, #0xff
    7428:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    742c:	ldr	w0, [sp, #92]
    7430:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7434:	mov	w2, #0x5                   	// #5
    7438:	mov	w1, #0x0                   	// #0
    743c:	mov	w0, w20
    7440:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7444:	add	x21, sp, #0x5c
    7448:	mov	w1, w0
    744c:	mov	x0, x19
    7450:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7454:	mov	w1, w0
    7458:	mov	x0, x21
    745c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7460:	tst	w0, #0xff
    7464:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7468:	mov	w2, #0x5                   	// #5
    746c:	mov	w1, #0x0                   	// #0
    7470:	mov	w0, w20
    7474:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7478:	mov	w1, w0
    747c:	mov	x0, x19
    7480:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7484:	mov	w1, w0
    7488:	mov	x0, x21
    748c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7490:	tst	w0, #0xff
    7494:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7498:	mov	w2, #0x5                   	// #5
    749c:	mov	w0, w20
    74a0:	mov	w1, w2
    74a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    74a8:	mov	w1, w0
    74ac:	mov	x0, x19
    74b0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    74b4:	mov	w1, w0
    74b8:	mov	x0, x21
    74bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    74c0:	tst	w0, #0xff
    74c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    74c8:	mov	w2, #0x3                   	// #3
    74cc:	mov	w1, #0x10                  	// #16
    74d0:	mov	w0, w20
    74d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    74d8:	mov	w1, #0x2                   	// #2
    74dc:	mov	w0, w0
    74e0:	strb	w1, [sp, #120]
    74e4:	add	x1, sp, #0x78
    74e8:	str	x0, [sp, #128]
    74ec:	add	x0, x19, #0x10
    74f0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    74f4:	ldr	w0, [sp, #92]
    74f8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    74fc:	mov	w2, #0x5                   	// #5
    7500:	mov	w1, #0x0                   	// #0
    7504:	mov	w0, w20
    7508:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    750c:	add	x21, sp, #0x5c
    7510:	mov	w1, w0
    7514:	mov	x0, x19
    7518:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    751c:	mov	w1, w0
    7520:	mov	x0, x21
    7524:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7528:	tst	w0, #0xff
    752c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7530:	mov	w2, #0x3                   	// #3
    7534:	mov	w1, #0xa                   	// #10
    7538:	mov	w0, w20
    753c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7540:	mov	w1, w0
    7544:	mov	x0, x19
    7548:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    754c:	mov	w1, w0
    7550:	mov	x0, x21
    7554:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7558:	tst	w0, #0xff
    755c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7560:	mov	w2, #0x5                   	// #5
    7564:	mov	w1, #0x0                   	// #0
    7568:	mov	w0, w20
    756c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7570:	mov	w1, w0
    7574:	mov	x0, x19
    7578:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    757c:	mov	w1, w0
    7580:	mov	x0, x21
    7584:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7588:	tst	w0, #0xff
    758c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7590:	mov	w2, #0x1                   	// #1
    7594:	mov	w1, #0x5                   	// #5
    7598:	mov	w0, w20
    759c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    75a0:	mov	w1, #0x2                   	// #2
    75a4:	mov	w0, w0
    75a8:	strb	w1, [sp, #120]
    75ac:	add	x1, sp, #0x78
    75b0:	str	x0, [sp, #128]
    75b4:	add	x0, x19, #0x10
    75b8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    75bc:	ldr	w0, [sp, #92]
    75c0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    75c4:	mov	w2, #0x5                   	// #5
    75c8:	mov	w1, #0x0                   	// #0
    75cc:	mov	w0, w20
    75d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    75d4:	add	x21, sp, #0x5c
    75d8:	mov	w1, w0
    75dc:	mov	x0, x19
    75e0:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    75e4:	mov	w1, w0
    75e8:	mov	x0, x21
    75ec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    75f0:	tst	w0, #0xff
    75f4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    75f8:	mov	w2, #0x3                   	// #3
    75fc:	mov	w1, #0xa                   	// #10
    7600:	mov	w0, w20
    7604:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7608:	mov	w1, w0
    760c:	mov	x0, x19
    7610:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7614:	mov	w1, w0
    7618:	mov	x0, x21
    761c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7620:	tst	w0, #0xff
    7624:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7628:	mov	w2, #0x5                   	// #5
    762c:	mov	w0, w20
    7630:	mov	w1, w2
    7634:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7638:	mov	w1, w0
    763c:	mov	x0, x19
    7640:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7644:	mov	w1, w0
    7648:	mov	x0, x21
    764c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7650:	tst	w0, #0xff
    7654:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7658:	mov	w2, #0x5                   	// #5
    765c:	mov	w1, #0x10                  	// #16
    7660:	mov	w0, w20
    7664:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7668:	mov	w1, w0
    766c:	mov	x0, x19
    7670:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7674:	mov	w1, w0
    7678:	mov	x0, x21
    767c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7680:	tst	w0, #0xff
    7684:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7688:	ldr	w0, [sp, #92]
    768c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7690:	mov	w2, #0x4                   	// #4
    7694:	mov	w1, #0x0                   	// #0
    7698:	mov	w0, w20
    769c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    76a0:	mov	w1, #0x2                   	// #2
    76a4:	mov	w0, w0
    76a8:	strb	w1, [sp, #120]
    76ac:	add	x1, sp, #0x78
    76b0:	str	x0, [sp, #128]
    76b4:	add	x0, x19, #0x10
    76b8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    76bc:	add	x21, sp, #0x5c
    76c0:	mov	w2, #0x3                   	// #3
    76c4:	mov	w1, #0xa                   	// #10
    76c8:	mov	w0, w20
    76cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    76d0:	mov	w1, w0
    76d4:	mov	x0, x19
    76d8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    76dc:	mov	w1, w0
    76e0:	mov	x0, x21
    76e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    76e8:	tst	w0, #0xff
    76ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    76f0:	mov	w2, #0x5                   	// #5
    76f4:	mov	w0, w20
    76f8:	mov	w1, w2
    76fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7700:	mov	w1, w0
    7704:	mov	x0, x19
    7708:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    770c:	mov	w1, w0
    7710:	mov	x0, x21
    7714:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7718:	tst	w0, #0xff
    771c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7720:	mov	w2, #0x5                   	// #5
    7724:	mov	w1, #0x10                  	// #16
    7728:	mov	w0, w20
    772c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7730:	mov	w1, w0
    7734:	mov	x0, x19
    7738:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    773c:	mov	w1, w0
    7740:	mov	x0, x21
    7744:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7748:	tst	w0, #0xff
    774c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7750:	ldr	w0, [sp, #92]
    7754:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7758:	mov	w2, #0x4                   	// #4
    775c:	mov	w1, #0x0                   	// #0
    7760:	mov	w0, w20
    7764:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7768:	add	x21, sp, #0x5c
    776c:	mov	w1, w0
    7770:	mov	x0, x19
    7774:	bl	3d0 <_ZL22DecodePPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7778:	mov	w1, w0
    777c:	mov	x0, x21
    7780:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7784:	tst	w0, #0xff
    7788:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    778c:	mov	w2, #0x5                   	// #5
    7790:	mov	w0, w20
    7794:	mov	w1, w2
    7798:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    779c:	mov	w1, w0
    77a0:	mov	x0, x19
    77a4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    77a8:	mov	w1, w0
    77ac:	mov	x0, x21
    77b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    77b4:	tst	w0, #0xff
    77b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    77bc:	mov	w2, #0x3                   	// #3
    77c0:	mov	w1, #0xa                   	// #10
    77c4:	mov	w0, w20
    77c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    77cc:	mov	w2, #0x6                   	// #6
    77d0:	mov	w22, w0
    77d4:	mov	w1, #0x10                  	// #16
    77d8:	mov	w0, w20
    77dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    77e0:	orr	w1, w22, w0, lsl #3
    77e4:	mov	x0, x19
    77e8:	bl	7e0 <_Z10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    77ec:	mov	w1, w0
    77f0:	mov	x0, x21
    77f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    77f8:	tst	w0, #0xff
    77fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7800:	ldr	w0, [sp, #92]
    7804:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7808:	mov	w2, #0x4                   	// #4
    780c:	mov	w1, #0x0                   	// #0
    7810:	mov	w0, w20
    7814:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7818:	mov	w1, #0x2                   	// #2
    781c:	mov	w0, w0
    7820:	strb	w1, [sp, #120]
    7824:	add	x1, sp, #0x78
    7828:	str	x0, [sp, #128]
    782c:	add	x0, x19, #0x10
    7830:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    7834:	add	x21, sp, #0x5c
    7838:	mov	w2, #0x3                   	// #3
    783c:	mov	w1, #0xa                   	// #10
    7840:	mov	w0, w20
    7844:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7848:	mov	w1, w0
    784c:	mov	x0, x19
    7850:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7854:	mov	w1, w0
    7858:	mov	x0, x21
    785c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7860:	tst	w0, #0xff
    7864:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7868:	mov	w2, #0x5                   	// #5
    786c:	mov	w0, w20
    7870:	mov	w1, w2
    7874:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7878:	mov	w1, w0
    787c:	mov	x0, x19
    7880:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7884:	mov	w1, w0
    7888:	mov	x0, x21
    788c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7890:	tst	w0, #0xff
    7894:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7898:	mov	w2, #0x6                   	// #6
    789c:	mov	w1, #0x10                  	// #16
    78a0:	mov	w0, w20
    78a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    78a8:	mov	w1, w0
    78ac:	mov	x0, x19
    78b0:	bl	438 <_Z10DecodeSImmILi6EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    78b4:	mov	w1, w0
    78b8:	mov	x0, x21
    78bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    78c0:	tst	w0, #0xff
    78c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    78c8:	ldr	w0, [sp, #92]
    78cc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    78d0:	mov	w2, #0x5                   	// #5
    78d4:	mov	w1, #0x0                   	// #0
    78d8:	mov	w0, w20
    78dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    78e0:	add	x21, sp, #0x5c
    78e4:	mov	w1, w0
    78e8:	mov	x0, x19
    78ec:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    78f0:	mov	w1, w0
    78f4:	mov	x0, x21
    78f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    78fc:	tst	w0, #0xff
    7900:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7904:	mov	w2, #0x5                   	// #5
    7908:	mov	w0, w20
    790c:	mov	w1, w2
    7910:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7914:	mov	w1, w0
    7918:	mov	x0, x19
    791c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7920:	mov	w1, w0
    7924:	mov	x0, x21
    7928:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    792c:	tst	w0, #0xff
    7930:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7934:	mov	w2, #0x3                   	// #3
    7938:	mov	w1, #0xa                   	// #10
    793c:	mov	w0, w20
    7940:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7944:	mov	w2, #0x6                   	// #6
    7948:	mov	w22, w0
    794c:	mov	w1, #0x10                  	// #16
    7950:	mov	w0, w20
    7954:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7958:	orr	w1, w22, w0, lsl #3
    795c:	mov	x0, x19
    7960:	bl	7e0 <_Z10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    7964:	mov	w1, w0
    7968:	mov	x0, x21
    796c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7970:	tst	w0, #0xff
    7974:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7978:	ldr	w0, [sp, #92]
    797c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7980:	mov	w2, #0x5                   	// #5
    7984:	mov	w1, #0x0                   	// #0
    7988:	mov	w0, w20
    798c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7990:	add	x21, sp, #0x5c
    7994:	mov	w1, w0
    7998:	mov	x0, x19
    799c:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    79a0:	mov	w1, w0
    79a4:	mov	x0, x21
    79a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    79ac:	tst	w0, #0xff
    79b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    79b4:	mov	w2, #0x3                   	// #3
    79b8:	mov	w1, #0xa                   	// #10
    79bc:	mov	w0, w20
    79c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    79c4:	mov	w1, w0
    79c8:	mov	x0, x19
    79cc:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    79d0:	mov	w1, w0
    79d4:	mov	x0, x21
    79d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    79dc:	tst	w0, #0xff
    79e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    79e4:	mov	w2, #0x5                   	// #5
    79e8:	mov	w0, w20
    79ec:	mov	w1, w2
    79f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    79f4:	mov	w1, w0
    79f8:	mov	x0, x19
    79fc:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7a00:	mov	w1, w0
    7a04:	mov	x0, x21
    7a08:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7a0c:	tst	w0, #0xff
    7a10:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7a14:	mov	w2, #0x5                   	// #5
    7a18:	mov	w1, #0x10                  	// #16
    7a1c:	mov	w0, w20
    7a20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7a24:	mov	w1, w0
    7a28:	mov	x0, x19
    7a2c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7a30:	mov	w1, w0
    7a34:	mov	x0, x21
    7a38:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7a3c:	tst	w0, #0xff
    7a40:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7a44:	ldr	w0, [sp, #92]
    7a48:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7a4c:	mov	w2, #0x5                   	// #5
    7a50:	mov	w1, #0x0                   	// #0
    7a54:	mov	w0, w20
    7a58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7a5c:	add	x21, sp, #0x5c
    7a60:	mov	w1, w0
    7a64:	mov	x0, x19
    7a68:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7a6c:	mov	w1, w0
    7a70:	mov	x0, x21
    7a74:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7a78:	tst	w0, #0xff
    7a7c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7a80:	mov	w2, #0x3                   	// #3
    7a84:	mov	w1, #0xa                   	// #10
    7a88:	mov	w0, w20
    7a8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7a90:	mov	w1, w0
    7a94:	mov	x0, x19
    7a98:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7a9c:	mov	w1, w0
    7aa0:	mov	x0, x21
    7aa4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7aa8:	tst	w0, #0xff
    7aac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7ab0:	mov	w2, #0x5                   	// #5
    7ab4:	mov	w0, w20
    7ab8:	mov	w1, w2
    7abc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7ac0:	mov	w1, w0
    7ac4:	mov	x0, x19
    7ac8:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7acc:	mov	w1, w0
    7ad0:	mov	x0, x21
    7ad4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7ad8:	tst	w0, #0xff
    7adc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7ae0:	mov	w2, #0x5                   	// #5
    7ae4:	mov	w1, #0x10                  	// #16
    7ae8:	mov	w0, w20
    7aec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7af0:	mov	w1, #0x2                   	// #2
    7af4:	mov	w0, w0
    7af8:	strb	w1, [sp, #120]
    7afc:	add	x1, sp, #0x78
    7b00:	str	x0, [sp, #128]
    7b04:	add	x0, x19, #0x10
    7b08:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    7b0c:	ldr	w0, [sp, #92]
    7b10:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7b14:	mov	w2, #0x5                   	// #5
    7b18:	mov	w1, #0x0                   	// #0
    7b1c:	mov	w0, w20
    7b20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7b24:	add	x21, sp, #0x5c
    7b28:	mov	w1, w0
    7b2c:	mov	x0, x19
    7b30:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7b34:	mov	w1, w0
    7b38:	mov	x0, x21
    7b3c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7b40:	tst	w0, #0xff
    7b44:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7b48:	mov	w2, #0x3                   	// #3
    7b4c:	mov	w1, #0xa                   	// #10
    7b50:	mov	w0, w20
    7b54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7b58:	mov	w1, w0
    7b5c:	mov	x0, x19
    7b60:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7b64:	mov	w1, w0
    7b68:	mov	x0, x21
    7b6c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7b70:	tst	w0, #0xff
    7b74:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7b78:	mov	w2, #0x5                   	// #5
    7b7c:	mov	w0, w20
    7b80:	mov	w1, w2
    7b84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7b88:	mov	w1, w0
    7b8c:	mov	x0, x19
    7b90:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7b94:	mov	w1, w0
    7b98:	mov	x0, x21
    7b9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7ba0:	tst	w0, #0xff
    7ba4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7ba8:	mov	w2, #0x6                   	// #6
    7bac:	mov	w1, #0x10                  	// #16
    7bb0:	mov	w0, w20
    7bb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7bb8:	mov	w1, #0x2                   	// #2
    7bbc:	mov	w0, w0
    7bc0:	strb	w1, [sp, #120]
    7bc4:	add	x1, sp, #0x78
    7bc8:	str	x0, [sp, #128]
    7bcc:	add	x0, x19, #0x10
    7bd0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    7bd4:	ldr	w0, [sp, #92]
    7bd8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7bdc:	mov	w2, #0x4                   	// #4
    7be0:	mov	w1, #0x0                   	// #0
    7be4:	mov	w0, w20
    7be8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7bec:	mov	w1, #0x2                   	// #2
    7bf0:	mov	w0, w0
    7bf4:	strb	w1, [sp, #120]
    7bf8:	add	x1, sp, #0x78
    7bfc:	str	x0, [sp, #128]
    7c00:	add	x0, x19, #0x10
    7c04:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    7c08:	add	x21, sp, #0x5c
    7c0c:	mov	w2, #0x3                   	// #3
    7c10:	mov	w1, #0xa                   	// #10
    7c14:	mov	w0, w20
    7c18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7c1c:	mov	w1, w0
    7c20:	mov	x0, x19
    7c24:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7c28:	mov	w1, w0
    7c2c:	mov	x0, x21
    7c30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7c34:	tst	w0, #0xff
    7c38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7c3c:	mov	w2, #0x5                   	// #5
    7c40:	mov	w0, w20
    7c44:	mov	w1, w2
    7c48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7c4c:	mov	w1, w0
    7c50:	mov	x0, x19
    7c54:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7c58:	mov	w1, w0
    7c5c:	mov	x0, x21
    7c60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7c64:	tst	w0, #0xff
    7c68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7c6c:	mov	w2, #0x5                   	// #5
    7c70:	mov	w1, #0x10                  	// #16
    7c74:	mov	w0, w20
    7c78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7c7c:	mov	w1, w0
    7c80:	mov	x0, x19
    7c84:	bl	d3c <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7c88:	mov	w1, w0
    7c8c:	mov	x0, x21
    7c90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7c94:	tst	w0, #0xff
    7c98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7c9c:	ldr	w0, [sp, #92]
    7ca0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7ca4:	mov	w2, #0x4                   	// #4
    7ca8:	mov	w1, #0x0                   	// #0
    7cac:	mov	w0, w20
    7cb0:	add	x21, x19, #0x10
    7cb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7cb8:	add	x22, sp, #0x78
    7cbc:	mov	w0, w0
    7cc0:	mov	x1, x22
    7cc4:	mov	w23, #0x2                   	// #2
    7cc8:	strb	w23, [sp, #120]
    7ccc:	str	x0, [sp, #128]
    7cd0:	mov	x0, x21
    7cd4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    7cd8:	add	x24, sp, #0x5c
    7cdc:	mov	w2, #0x3                   	// #3
    7ce0:	mov	w1, #0xa                   	// #10
    7ce4:	mov	w0, w20
    7ce8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7cec:	mov	w1, w0
    7cf0:	mov	x0, x19
    7cf4:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7cf8:	mov	w1, w0
    7cfc:	mov	x0, x24
    7d00:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7d04:	tst	w0, #0xff
    7d08:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7d0c:	mov	w2, #0x5                   	// #5
    7d10:	mov	w0, w20
    7d14:	mov	w1, w2
    7d18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7d1c:	mov	w1, w0
    7d20:	mov	x0, x19
    7d24:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7d28:	mov	w1, w0
    7d2c:	mov	x0, x24
    7d30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7d34:	tst	w0, #0xff
    7d38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7d3c:	mov	w2, #0x5                   	// #5
    7d40:	mov	w1, #0x10                  	// #16
    7d44:	mov	w0, w20
    7d48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7d4c:	mov	w0, w0
    7d50:	mov	x1, x22
    7d54:	strb	w23, [sp, #120]
    7d58:	str	x0, [sp, #128]
    7d5c:	mov	x0, x21
    7d60:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    7d64:	ldr	w0, [sp, #92]
    7d68:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7d6c:	mov	w2, #0x5                   	// #5
    7d70:	mov	w1, #0x0                   	// #0
    7d74:	mov	w0, w20
    7d78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7d7c:	add	x21, sp, #0x5c
    7d80:	mov	w1, w0
    7d84:	mov	x0, x19
    7d88:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7d8c:	mov	w1, w0
    7d90:	mov	x0, x21
    7d94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7d98:	tst	w0, #0xff
    7d9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7da0:	mov	w2, #0x3                   	// #3
    7da4:	mov	w1, #0xa                   	// #10
    7da8:	mov	w0, w20
    7dac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7db0:	mov	w1, w0
    7db4:	mov	x0, x19
    7db8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7dbc:	mov	w1, w0
    7dc0:	mov	x0, x21
    7dc4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7dc8:	tst	w0, #0xff
    7dcc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7dd0:	mov	w2, #0x5                   	// #5
    7dd4:	mov	w0, w20
    7dd8:	mov	w1, w2
    7ddc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7de0:	mov	w1, w0
    7de4:	mov	x0, x19
    7de8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7dec:	mov	w1, w0
    7df0:	mov	x0, x21
    7df4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7df8:	tst	w0, #0xff
    7dfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7e00:	mov	w2, #0x5                   	// #5
    7e04:	mov	w1, #0x10                  	// #16
    7e08:	mov	w0, w20
    7e0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7e10:	mov	w1, w0
    7e14:	mov	x0, x19
    7e18:	bl	d3c <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7e1c:	mov	w1, w0
    7e20:	mov	x0, x21
    7e24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7e28:	tst	w0, #0xff
    7e2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7e30:	ldr	w0, [sp, #92]
    7e34:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7e38:	mov	w2, #0x5                   	// #5
    7e3c:	mov	w1, #0x0                   	// #0
    7e40:	mov	w0, w20
    7e44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7e48:	add	x21, sp, #0x5c
    7e4c:	mov	w1, w0
    7e50:	mov	x0, x19
    7e54:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7e58:	mov	w1, w0
    7e5c:	mov	x0, x21
    7e60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7e64:	tst	w0, #0xff
    7e68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7e6c:	mov	w2, #0x3                   	// #3
    7e70:	mov	w1, #0xa                   	// #10
    7e74:	mov	w0, w20
    7e78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7e7c:	mov	w1, w0
    7e80:	mov	x0, x19
    7e84:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7e88:	mov	w1, w0
    7e8c:	mov	x0, x21
    7e90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7e94:	tst	w0, #0xff
    7e98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7e9c:	mov	w2, #0x5                   	// #5
    7ea0:	mov	w0, w20
    7ea4:	mov	w1, w2
    7ea8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7eac:	mov	w1, w0
    7eb0:	mov	x0, x19
    7eb4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7eb8:	mov	w1, w0
    7ebc:	mov	x0, x21
    7ec0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7ec4:	tst	w0, #0xff
    7ec8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7ecc:	mov	w2, #0x4                   	// #4
    7ed0:	mov	w1, #0x10                  	// #16
    7ed4:	mov	w0, w20
    7ed8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7edc:	mov	w1, w0
    7ee0:	mov	x0, x19
    7ee4:	bl	5a0 <_Z10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    7ee8:	mov	w1, w0
    7eec:	mov	x0, x21
    7ef0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7ef4:	tst	w0, #0xff
    7ef8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7efc:	ldr	w0, [sp, #92]
    7f00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7f04:	mov	w2, #0x5                   	// #5
    7f08:	mov	w1, #0x0                   	// #0
    7f0c:	mov	w0, w20
    7f10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7f14:	add	x21, sp, #0x5c
    7f18:	mov	w1, w0
    7f1c:	mov	x0, x19
    7f20:	bl	47c <_ZL22DecodeZPRRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7f24:	mov	w1, w0
    7f28:	mov	x0, x21
    7f2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7f30:	tst	w0, #0xff
    7f34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7f38:	mov	w2, #0x3                   	// #3
    7f3c:	mov	w1, #0xa                   	// #10
    7f40:	mov	w0, w20
    7f44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7f48:	mov	w1, w0
    7f4c:	mov	x0, x19
    7f50:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7f54:	mov	w1, w0
    7f58:	mov	x0, x21
    7f5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7f60:	tst	w0, #0xff
    7f64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7f68:	mov	w2, #0x5                   	// #5
    7f6c:	mov	w0, w20
    7f70:	mov	w1, w2
    7f74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7f78:	mov	w1, w0
    7f7c:	mov	x0, x19
    7f80:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7f84:	mov	w1, w0
    7f88:	mov	x0, x21
    7f8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7f90:	tst	w0, #0xff
    7f94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7f98:	mov	w2, #0x5                   	// #5
    7f9c:	mov	w1, #0x10                  	// #16
    7fa0:	mov	w0, w20
    7fa4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7fa8:	mov	w1, w0
    7fac:	mov	x0, x19
    7fb0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7fb4:	mov	w1, w0
    7fb8:	mov	x0, x21
    7fbc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7fc0:	tst	w0, #0xff
    7fc4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    7fc8:	ldr	w0, [sp, #92]
    7fcc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    7fd0:	mov	w2, #0x5                   	// #5
    7fd4:	mov	w1, #0x0                   	// #0
    7fd8:	mov	w0, w20
    7fdc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    7fe0:	add	x21, sp, #0x5c
    7fe4:	mov	w1, w0
    7fe8:	mov	x0, x19
    7fec:	bl	4f8 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    7ff0:	mov	w1, w0
    7ff4:	mov	x0, x21
    7ff8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    7ffc:	tst	w0, #0xff
    8000:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8004:	mov	w2, #0x3                   	// #3
    8008:	mov	w1, #0xa                   	// #10
    800c:	mov	w0, w20
    8010:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8014:	mov	w1, w0
    8018:	mov	x0, x19
    801c:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8020:	mov	w1, w0
    8024:	mov	x0, x21
    8028:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    802c:	tst	w0, #0xff
    8030:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8034:	mov	w2, #0x5                   	// #5
    8038:	mov	w0, w20
    803c:	mov	w1, w2
    8040:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8044:	mov	w1, w0
    8048:	mov	x0, x19
    804c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8050:	mov	w1, w0
    8054:	mov	x0, x21
    8058:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    805c:	tst	w0, #0xff
    8060:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8064:	mov	w2, #0x5                   	// #5
    8068:	mov	w1, #0x10                  	// #16
    806c:	mov	w0, w20
    8070:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8074:	mov	w1, w0
    8078:	mov	x0, x19
    807c:	bl	d3c <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8080:	mov	w1, w0
    8084:	mov	x0, x21
    8088:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    808c:	tst	w0, #0xff
    8090:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8094:	ldr	w0, [sp, #92]
    8098:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    809c:	mov	w2, #0x5                   	// #5
    80a0:	mov	w1, #0x0                   	// #0
    80a4:	mov	w0, w20
    80a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    80ac:	add	x21, sp, #0x5c
    80b0:	mov	w1, w0
    80b4:	mov	x0, x19
    80b8:	bl	4f8 <_ZL23DecodeZPR2RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    80bc:	mov	w1, w0
    80c0:	mov	x0, x21
    80c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    80c8:	tst	w0, #0xff
    80cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    80d0:	mov	w2, #0x3                   	// #3
    80d4:	mov	w1, #0xa                   	// #10
    80d8:	mov	w0, w20
    80dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    80e0:	mov	w1, w0
    80e4:	mov	x0, x19
    80e8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    80ec:	mov	w1, w0
    80f0:	mov	x0, x21
    80f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    80f8:	tst	w0, #0xff
    80fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8100:	mov	w2, #0x5                   	// #5
    8104:	mov	w0, w20
    8108:	mov	w1, w2
    810c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8110:	mov	w1, w0
    8114:	mov	x0, x19
    8118:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    811c:	mov	w1, w0
    8120:	mov	x0, x21
    8124:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8128:	tst	w0, #0xff
    812c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8130:	mov	w2, #0x4                   	// #4
    8134:	mov	w1, #0x10                  	// #16
    8138:	mov	w0, w20
    813c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8140:	mov	w1, w0
    8144:	mov	x0, x19
    8148:	bl	5a0 <_Z10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    814c:	mov	w1, w0
    8150:	mov	x0, x21
    8154:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8158:	tst	w0, #0xff
    815c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8160:	ldr	w0, [sp, #92]
    8164:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    8168:	mov	w0, w20
    816c:	mov	w2, #0x5                   	// #5
    8170:	mov	w1, #0x0                   	// #0
    8174:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8178:	cmp	w0, #0x1f
    817c:	b.hi	8254 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7460>  // b.pmore
    8180:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8184:	add	x1, x1, #0x0
    8188:	add	x1, x1, #0x5c0
    818c:	ldr	w0, [x1, w0, uxtw #2]
    8190:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8194:	stp	x0, x1, [sp, #120]
    8198:	add	x1, sp, #0x78
    819c:	add	x0, x19, #0x10
    81a0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    81a4:	mov	w1, #0x3                   	// #3
    81a8:	add	x21, sp, #0x5c
    81ac:	mov	x0, x21
    81b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    81b4:	tst	w0, #0xff
    81b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    81bc:	mov	w2, #0x3                   	// #3
    81c0:	mov	w1, #0xa                   	// #10
    81c4:	mov	w0, w20
    81c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    81cc:	mov	w1, w0
    81d0:	mov	x0, x19
    81d4:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    81d8:	mov	w1, w0
    81dc:	mov	x0, x21
    81e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    81e4:	tst	w0, #0xff
    81e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    81ec:	mov	w2, #0x5                   	// #5
    81f0:	mov	w0, w20
    81f4:	mov	w1, w2
    81f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    81fc:	mov	w1, w0
    8200:	mov	x0, x19
    8204:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8208:	mov	w1, w0
    820c:	mov	x0, x21
    8210:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8214:	tst	w0, #0xff
    8218:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    821c:	mov	w2, #0x5                   	// #5
    8220:	mov	w1, #0x10                  	// #16
    8224:	mov	w0, w20
    8228:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    822c:	mov	w1, w0
    8230:	mov	x0, x19
    8234:	bl	d3c <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8238:	mov	w1, w0
    823c:	mov	x0, x21
    8240:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8244:	tst	w0, #0xff
    8248:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    824c:	ldr	w0, [sp, #92]
    8250:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    8254:	mov	w1, #0x0                   	// #0
    8258:	b	81a8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x73b4>
    825c:	mov	w0, w20
    8260:	mov	w2, #0x5                   	// #5
    8264:	mov	w1, #0x0                   	// #0
    8268:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    826c:	cmp	w0, #0x1f
    8270:	b.hi	8348 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7554>  // b.pmore
    8274:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8278:	add	x1, x1, #0x0
    827c:	add	x1, x1, #0x5c0
    8280:	ldr	w0, [x1, w0, uxtw #2]
    8284:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8288:	stp	x0, x1, [sp, #120]
    828c:	add	x1, sp, #0x78
    8290:	add	x0, x19, #0x10
    8294:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8298:	mov	w1, #0x3                   	// #3
    829c:	add	x21, sp, #0x5c
    82a0:	mov	x0, x21
    82a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    82a8:	tst	w0, #0xff
    82ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    82b0:	mov	w2, #0x3                   	// #3
    82b4:	mov	w1, #0xa                   	// #10
    82b8:	mov	w0, w20
    82bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    82c0:	mov	w1, w0
    82c4:	mov	x0, x19
    82c8:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    82cc:	mov	w1, w0
    82d0:	mov	x0, x21
    82d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    82d8:	tst	w0, #0xff
    82dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    82e0:	mov	w2, #0x5                   	// #5
    82e4:	mov	w0, w20
    82e8:	mov	w1, w2
    82ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    82f0:	mov	w1, w0
    82f4:	mov	x0, x19
    82f8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    82fc:	mov	w1, w0
    8300:	mov	x0, x21
    8304:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8308:	tst	w0, #0xff
    830c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8310:	mov	w2, #0x4                   	// #4
    8314:	mov	w1, #0x10                  	// #16
    8318:	mov	w0, w20
    831c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8320:	mov	w1, w0
    8324:	mov	x0, x19
    8328:	bl	5a0 <_Z10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    832c:	mov	w1, w0
    8330:	mov	x0, x21
    8334:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8338:	tst	w0, #0xff
    833c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8340:	ldr	w0, [sp, #92]
    8344:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    8348:	mov	w1, #0x0                   	// #0
    834c:	b	829c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x74a8>
    8350:	mov	w0, w20
    8354:	mov	w2, #0x5                   	// #5
    8358:	mov	w1, #0x0                   	// #0
    835c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8360:	cmp	w0, #0x1f
    8364:	b.hi	843c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7648>  // b.pmore
    8368:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    836c:	add	x1, x1, #0x0
    8370:	add	x1, x1, #0x640
    8374:	ldr	w0, [x1, w0, uxtw #2]
    8378:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    837c:	stp	x0, x1, [sp, #120]
    8380:	add	x1, sp, #0x78
    8384:	add	x0, x19, #0x10
    8388:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    838c:	mov	w1, #0x3                   	// #3
    8390:	add	x21, sp, #0x5c
    8394:	mov	x0, x21
    8398:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    839c:	tst	w0, #0xff
    83a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    83a4:	mov	w2, #0x3                   	// #3
    83a8:	mov	w1, #0xa                   	// #10
    83ac:	mov	w0, w20
    83b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    83b4:	mov	w1, w0
    83b8:	mov	x0, x19
    83bc:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    83c0:	mov	w1, w0
    83c4:	mov	x0, x21
    83c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    83cc:	tst	w0, #0xff
    83d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    83d4:	mov	w2, #0x5                   	// #5
    83d8:	mov	w0, w20
    83dc:	mov	w1, w2
    83e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    83e4:	mov	w1, w0
    83e8:	mov	x0, x19
    83ec:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    83f0:	mov	w1, w0
    83f4:	mov	x0, x21
    83f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    83fc:	tst	w0, #0xff
    8400:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8404:	mov	w2, #0x5                   	// #5
    8408:	mov	w1, #0x10                  	// #16
    840c:	mov	w0, w20
    8410:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8414:	mov	w1, w0
    8418:	mov	x0, x19
    841c:	bl	d3c <_ZL30DecodeGPR64commonRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8420:	mov	w1, w0
    8424:	mov	x0, x21
    8428:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    842c:	tst	w0, #0xff
    8430:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8434:	ldr	w0, [sp, #92]
    8438:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    843c:	mov	w1, #0x0                   	// #0
    8440:	b	8390 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x759c>
    8444:	mov	w0, w20
    8448:	mov	w2, #0x5                   	// #5
    844c:	mov	w1, #0x0                   	// #0
    8450:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8454:	cmp	w0, #0x1f
    8458:	b.hi	8530 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x773c>  // b.pmore
    845c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8460:	add	x1, x1, #0x0
    8464:	add	x1, x1, #0x640
    8468:	ldr	w0, [x1, w0, uxtw #2]
    846c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8470:	stp	x0, x1, [sp, #120]
    8474:	add	x1, sp, #0x78
    8478:	add	x0, x19, #0x10
    847c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8480:	mov	w1, #0x3                   	// #3
    8484:	add	x21, sp, #0x5c
    8488:	mov	x0, x21
    848c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8490:	tst	w0, #0xff
    8494:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8498:	mov	w2, #0x3                   	// #3
    849c:	mov	w1, #0xa                   	// #10
    84a0:	mov	w0, w20
    84a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    84a8:	mov	w1, w0
    84ac:	mov	x0, x19
    84b0:	bl	424 <_ZL25DecodePPR_3bRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    84b4:	mov	w1, w0
    84b8:	mov	x0, x21
    84bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    84c0:	tst	w0, #0xff
    84c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    84c8:	mov	w2, #0x5                   	// #5
    84cc:	mov	w0, w20
    84d0:	mov	w1, w2
    84d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    84d8:	mov	w1, w0
    84dc:	mov	x0, x19
    84e0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    84e4:	mov	w1, w0
    84e8:	mov	x0, x21
    84ec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    84f0:	tst	w0, #0xff
    84f4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    84f8:	mov	w2, #0x4                   	// #4
    84fc:	mov	w1, #0x10                  	// #16
    8500:	mov	w0, w20
    8504:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8508:	mov	w1, w0
    850c:	mov	x0, x19
    8510:	bl	5a0 <_Z10DecodeSImmILi4EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
    8514:	mov	w1, w0
    8518:	mov	x0, x21
    851c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8520:	tst	w0, #0xff
    8524:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8528:	ldr	w0, [sp, #92]
    852c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    8530:	mov	w1, #0x0                   	// #0
    8534:	b	8484 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7690>
    8538:	mov	w0, w20
    853c:	mov	w2, #0x5                   	// #5
    8540:	mov	w1, #0x0                   	// #0
    8544:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8548:	mov	w2, #0x5                   	// #5
    854c:	mov	w21, w0
    8550:	mov	w1, w2
    8554:	mov	w0, w20
    8558:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    855c:	mov	w23, w0
    8560:	mov	w2, #0x5                   	// #5
    8564:	mov	w0, w20
    8568:	mov	w1, #0xa                   	// #10
    856c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8570:	mov	w1, #0x10                  	// #16
    8574:	mov	w22, w0
    8578:	mov	w2, #0x5                   	// #5
    857c:	mov	w0, w20
    8580:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8584:	ldr	w20, [x19]
    8588:	mov	w1, w0
    858c:	mov	w0, #0x10ca                	// #4298
    8590:	cmp	w20, w0
    8594:	b.hi	8634 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7840>  // b.pmore
    8598:	mov	w0, #0x10b8                	// #4280
    859c:	cmp	w20, w0
    85a0:	b.hi	85c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x77d4>  // b.pmore
    85a4:	cmp	w20, #0x97b
    85a8:	b.hi	8608 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7814>  // b.pmore
    85ac:	cmp	w20, #0x978
    85b0:	b.hi	8664 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7870>  // b.pmore
    85b4:	sub	w1, w20, #0x93d
    85b8:	cmp	w1, #0x9
    85bc:	b.ls	85f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x77fc>  // b.plast
    85c0:	mov	w1, #0x0                   	// #0
    85c4:	b	869c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x78a8>
    85c8:	mov	w6, #0xffffef47            	// #-4281
    85cc:	add	w2, w20, w6
    85d0:	cmp	w2, #0x11
    85d4:	b.hi	85c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x77cc>  // b.pmore
    85d8:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    85dc:	add	x0, x0, #0x0
    85e0:	ldrb	w0, [x0, w2, uxtw]
    85e4:	adr	x2, 85f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x77fc>
    85e8:	add	x0, x2, w0, sxtb #2
    85ec:	br	x0
    85f0:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    85f4:	add	x0, x0, #0x0
    85f8:	ldrb	w0, [x0, w1, uxtw]
    85fc:	adr	x1, 8608 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7814>
    8600:	add	x0, x1, w0, sxtb #2
    8604:	br	x0
    8608:	cmp	w20, #0x97c
    860c:	b.eq	86bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x78c8>  // b.none
    8610:	sub	w1, w20, #0xa71
    8614:	cmp	w1, #0x5
    8618:	b.hi	85c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x77cc>  // b.pmore
    861c:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8620:	add	x0, x0, #0x0
    8624:	ldrb	w0, [x0, w1, uxtw]
    8628:	adr	x1, 8634 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7840>
    862c:	add	x0, x1, w0, sxtb #2
    8630:	br	x0
    8634:	mov	w5, #0xffffeed6            	// #-4394
    8638:	add	w2, w20, w5
    863c:	cmp	w2, #0x5
    8640:	b.hi	85c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x77cc>  // b.pmore
    8644:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8648:	add	x0, x0, #0x0
    864c:	ldrb	w0, [x0, w2, uxtw]
    8650:	adr	x2, 865c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7868>
    8654:	add	x0, x2, w0, sxtb #2
    8658:	br	x0
    865c:	mov	x0, x19
    8660:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8664:	mov	w1, w21
    8668:	mov	x0, x19
    866c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8670:	mov	w1, w23
    8674:	mov	x0, x19
    8678:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    867c:	sub	w0, w20, #0x941
    8680:	sub	w20, w20, #0xa71
    8684:	cmp	w0, #0x1
    8688:	ccmp	w20, #0x1, #0x0, hi  // hi = pmore
    868c:	b.hi	8704 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7910>  // b.pmore
    8690:	cmp	w21, w22
    8694:	mov	w1, #0x3                   	// #3
    8698:	csinc	w1, w1, wzr, ne  // ne = any
    869c:	add	x0, sp, #0x5c
    86a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    86a4:	tst	w0, #0xff
    86a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    86ac:	ldr	w0, [sp, #92]
    86b0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    86b4:	mov	x0, x19
    86b8:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    86bc:	mov	w1, w21
    86c0:	mov	x0, x19
    86c4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    86c8:	b	8670 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x787c>
    86cc:	mov	x0, x19
    86d0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    86d4:	mov	w1, w21
    86d8:	mov	x0, x19
    86dc:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    86e0:	mov	w1, w22
    86e4:	b	8668 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7874>
    86e8:	mov	x0, x19
    86ec:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    86f0:	mov	w1, w21
    86f4:	mov	x0, x19
    86f8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    86fc:	mov	w1, w22
    8700:	b	86c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x78cc>
    8704:	mov	w1, #0x3                   	// #3
    8708:	b	869c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x78a8>
    870c:	mov	w2, #0x5                   	// #5
    8710:	mov	w1, #0x10                  	// #16
    8714:	mov	w0, w20
    8718:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    871c:	add	x21, sp, #0x5c
    8720:	mov	w1, w0
    8724:	mov	x0, x19
    8728:	bl	67c <_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    872c:	mov	w1, w0
    8730:	mov	x0, x21
    8734:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8738:	tst	w0, #0xff
    873c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8740:	mov	w2, #0x5                   	// #5
    8744:	mov	w1, #0x10                  	// #16
    8748:	mov	w0, w20
    874c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8750:	mov	w1, w0
    8754:	mov	x0, x19
    8758:	bl	67c <_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    875c:	mov	w1, w0
    8760:	mov	x0, x21
    8764:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8768:	tst	w0, #0xff
    876c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8770:	mov	w2, #0x5                   	// #5
    8774:	mov	w1, #0x0                   	// #0
    8778:	mov	w0, w20
    877c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8780:	mov	w1, w0
    8784:	mov	x0, x19
    8788:	bl	67c <_ZL33DecodeWSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    878c:	mov	w1, w0
    8790:	mov	x0, x21
    8794:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8798:	tst	w0, #0xff
    879c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    87a0:	mov	w2, #0x5                   	// #5
    87a4:	mov	w0, w20
    87a8:	mov	w1, w2
    87ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    87b0:	mov	w1, w0
    87b4:	mov	x0, x19
    87b8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    87bc:	mov	w1, w0
    87c0:	mov	x0, x21
    87c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    87c8:	tst	w0, #0xff
    87cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    87d0:	ldr	w0, [sp, #92]
    87d4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    87d8:	mov	w2, #0x5                   	// #5
    87dc:	mov	w1, #0x10                  	// #16
    87e0:	mov	w0, w20
    87e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    87e8:	add	x21, sp, #0x5c
    87ec:	mov	w1, w0
    87f0:	mov	x0, x19
    87f4:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    87f8:	mov	w1, w0
    87fc:	mov	x0, x21
    8800:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8804:	tst	w0, #0xff
    8808:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    880c:	mov	w2, #0x5                   	// #5
    8810:	mov	w1, #0x10                  	// #16
    8814:	mov	w0, w20
    8818:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    881c:	mov	w1, w0
    8820:	mov	x0, x19
    8824:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8828:	mov	w1, w0
    882c:	mov	x0, x21
    8830:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8834:	tst	w0, #0xff
    8838:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    883c:	mov	w2, #0x5                   	// #5
    8840:	mov	w1, #0x0                   	// #0
    8844:	mov	w0, w20
    8848:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    884c:	mov	w1, w0
    8850:	mov	x0, x19
    8854:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8858:	mov	w1, w0
    885c:	mov	x0, x21
    8860:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8864:	tst	w0, #0xff
    8868:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    886c:	mov	w2, #0x5                   	// #5
    8870:	mov	w0, w20
    8874:	mov	w1, w2
    8878:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    887c:	mov	w1, w0
    8880:	mov	x0, x19
    8884:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8888:	mov	w1, w0
    888c:	mov	x0, x21
    8890:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8894:	tst	w0, #0xff
    8898:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    889c:	ldr	w0, [sp, #92]
    88a0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    88a4:	mov	w0, w20
    88a8:	mov	w2, #0x5                   	// #5
    88ac:	mov	w1, #0x0                   	// #0
    88b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    88b4:	mov	w2, #0x5                   	// #5
    88b8:	mov	w22, w0
    88bc:	mov	w1, w2
    88c0:	mov	w0, w20
    88c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    88c8:	mov	w24, w0
    88cc:	mov	w2, #0x5                   	// #5
    88d0:	mov	w0, w20
    88d4:	mov	w1, #0x10                  	// #16
    88d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    88dc:	mov	w2, #0x2                   	// #2
    88e0:	mov	w1, #0x16                  	// #22
    88e4:	mov	w23, w0
    88e8:	mov	w0, w20
    88ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    88f0:	mov	w21, w0
    88f4:	mov	w1, #0xa                   	// #10
    88f8:	mov	w0, w20
    88fc:	mov	w2, #0x6                   	// #6
    8900:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8904:	ldr	w1, [x19]
    8908:	mov	w20, w0
    890c:	cmp	w1, #0x359
    8910:	b.eq	8a48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c54>  // b.none
    8914:	b.hi	89c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7bd0>  // b.pmore
    8918:	cmp	w1, #0x107
    891c:	b.eq	8a34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c40>  // b.none
    8920:	b.hi	8968 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b74>  // b.pmore
    8924:	cmp	w1, #0xf8
    8928:	b.eq	8a34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c40>  // b.none
    892c:	cmp	w1, #0x103
    8930:	b.eq	8a40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c4c>  // b.none
    8934:	cmp	w1, #0xf4
    8938:	b.eq	8a40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c4c>  // b.none
    893c:	mov	w1, #0x0                   	// #0
    8940:	b	8a98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7ca4>
    8944:	sub	w1, w1, #0x194
    8948:	cmp	w1, #0x7
    894c:	b.hi	893c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b48>  // b.pmore
    8950:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8954:	add	x0, x0, #0x0
    8958:	ldrb	w0, [x0, w1, uxtw]
    895c:	adr	x1, 8968 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b74>
    8960:	add	x0, x1, w0, sxtb #2
    8964:	br	x0
    8968:	cmp	w1, #0x19b
    896c:	b.hi	893c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b48>  // b.pmore
    8970:	cmp	w1, #0x193
    8974:	b.hi	8944 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b50>  // b.pmore
    8978:	cmp	w1, #0x14a
    897c:	b.eq	8a48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c54>  // b.none
    8980:	b.hi	89bc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7bc8>  // b.pmore
    8984:	cmp	w1, #0x13f
    8988:	b.eq	8a48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c54>  // b.none
    898c:	cmp	w1, #0x142
    8990:	b.ne	893c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b48>  // b.any
    8994:	mov	w1, w22
    8998:	mov	x0, x19
    899c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    89a0:	mov	w1, w24
    89a4:	mov	x0, x19
    89a8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    89ac:	mov	w1, w23
    89b0:	mov	x0, x19
    89b4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    89b8:	b	8a78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c84>
    89bc:	cmp	w1, #0x14d
    89c0:	b	8990 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b9c>
    89c4:	mov	w0, #0x1151                	// #4433
    89c8:	cmp	w1, w0
    89cc:	b.eq	8a40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c4c>  // b.none
    89d0:	b.hi	8a10 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c1c>  // b.pmore
    89d4:	cmp	w1, #0xb39
    89d8:	b.eq	8a48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c54>  // b.none
    89dc:	b.hi	89f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c04>  // b.pmore
    89e0:	cmp	w1, #0x36d
    89e4:	b.eq	8a48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c54>  // b.none
    89e8:	cmp	w1, #0x370
    89ec:	b.eq	8994 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7ba0>  // b.none
    89f0:	cmp	w1, #0x35b
    89f4:	b	8990 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b9c>
    89f8:	cmp	w1, #0xb42
    89fc:	b.eq	8a48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c54>  // b.none
    8a00:	cmp	w1, #0xb45
    8a04:	b.eq	8994 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7ba0>  // b.none
    8a08:	cmp	w1, #0xb3b
    8a0c:	b	8990 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b9c>
    8a10:	mov	w0, #0x115a                	// #4442
    8a14:	cmp	w1, w0
    8a18:	b.eq	8a40 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c4c>  // b.none
    8a1c:	mov	w0, #0x115e                	// #4446
    8a20:	cmp	w1, w0
    8a24:	b.eq	8a34 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7c40>  // b.none
    8a28:	mov	w0, #0x1155                	// #4437
    8a2c:	cmp	w1, w0
    8a30:	b.ne	893c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b48>  // b.any
    8a34:	cmp	w21, #0x3
    8a38:	b.ne	8994 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7ba0>  // b.any
    8a3c:	b	893c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b48>
    8a40:	cmp	w21, #0x3
    8a44:	b.eq	893c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b48>  // b.none
    8a48:	lsr	w0, w20, #5
    8a4c:	cmp	w0, #0x1
    8a50:	b.eq	893c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7b48>  // b.none
    8a54:	mov	w1, w22
    8a58:	mov	x0, x19
    8a5c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8a60:	mov	w1, w24
    8a64:	mov	x0, x19
    8a68:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8a6c:	mov	w1, w23
    8a70:	mov	x0, x19
    8a74:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8a78:	mov	w0, #0x2                   	// #2
    8a7c:	add	x1, sp, #0x78
    8a80:	orr	w21, w20, w21, lsl #6
    8a84:	strb	w0, [sp, #120]
    8a88:	add	x0, x19, #0x10
    8a8c:	str	x21, [sp, #128]
    8a90:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8a94:	mov	w1, #0x3                   	// #3
    8a98:	add	x0, sp, #0x5c
    8a9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8aa0:	tst	w0, #0xff
    8aa4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8aa8:	ldr	w0, [sp, #92]
    8aac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    8ab0:	mov	w0, w20
    8ab4:	mov	w2, #0x5                   	// #5
    8ab8:	mov	w1, #0x0                   	// #0
    8abc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8ac0:	mov	w2, #0x5                   	// #5
    8ac4:	mov	w23, w0
    8ac8:	mov	w1, w2
    8acc:	mov	w0, w20
    8ad0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8ad4:	mov	w22, w0
    8ad8:	mov	w2, #0x5                   	// #5
    8adc:	mov	w0, w20
    8ae0:	mov	w1, #0x10                  	// #16
    8ae4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8ae8:	mov	w2, #0x6                   	// #6
    8aec:	mov	w21, w0
    8af0:	mov	w1, #0xa                   	// #10
    8af4:	mov	w0, w20
    8af8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8afc:	mov	w20, w0
    8b00:	and	w0, w20, #0x7
    8b04:	cmp	w0, #0x4
    8b08:	b.hi	8b4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7d58>  // b.pmore
    8b0c:	ldr	w1, [x19]
    8b10:	mov	w0, #0x1160                	// #4448
    8b14:	cmp	w1, w0
    8b18:	b.hi	8b4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7d58>  // b.pmore
    8b1c:	mov	w0, #0x1151                	// #4433
    8b20:	cmp	w1, w0
    8b24:	b.hi	8b54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7d60>  // b.pmore
    8b28:	cmp	w1, #0x104
    8b2c:	b.eq	8bb4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7dc0>  // b.none
    8b30:	b.hi	8b7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7d88>  // b.pmore
    8b34:	cmp	w1, #0xf9
    8b38:	b.eq	8c38 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7e44>  // b.none
    8b3c:	cmp	w1, #0xfa
    8b40:	b.eq	8c48 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7e54>  // b.none
    8b44:	cmp	w1, #0xf5
    8b48:	b.eq	8c0c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7e18>  // b.none
    8b4c:	mov	w1, #0x0                   	// #0
    8b50:	b	8bf4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7e00>
    8b54:	mov	w4, #0xffffeeae            	// #-4434
    8b58:	add	w1, w1, w4
    8b5c:	cmp	w1, #0xe
    8b60:	b.hi	8b4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7d58>  // b.pmore
    8b64:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8b68:	add	x0, x0, #0x0
    8b6c:	ldrb	w0, [x0, w1, uxtw]
    8b70:	adr	x1, 8b7c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7d88>
    8b74:	add	x0, x1, w0, sxtb #2
    8b78:	br	x0
    8b7c:	cmp	w1, #0x108
    8b80:	b.eq	8c1c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7e28>  // b.none
    8b84:	cmp	w1, #0x109
    8b88:	b.ne	8b4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7d58>  // b.any
    8b8c:	mov	w1, w23
    8b90:	mov	x0, x19
    8b94:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8b98:	mov	w1, w22
    8b9c:	mov	x0, x19
    8ba0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8ba4:	mov	w1, w21
    8ba8:	mov	x0, x19
    8bac:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8bb0:	b	8bd8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7de4>
    8bb4:	mov	w1, w23
    8bb8:	mov	x0, x19
    8bbc:	bl	260 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8bc0:	mov	w1, w22
    8bc4:	mov	x0, x19
    8bc8:	bl	260 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8bcc:	mov	w1, w21
    8bd0:	mov	x0, x19
    8bd4:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8bd8:	mov	w0, #0x2                   	// #2
    8bdc:	add	x1, sp, #0x78
    8be0:	strb	w0, [sp, #120]
    8be4:	add	x0, x19, #0x10
    8be8:	str	x20, [sp, #128]
    8bec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8bf0:	mov	w1, #0x3                   	// #3
    8bf4:	add	x0, sp, #0x5c
    8bf8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8bfc:	tst	w0, #0xff
    8c00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8c04:	ldr	w0, [sp, #92]
    8c08:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    8c0c:	mov	w1, w23
    8c10:	mov	x0, x19
    8c14:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8c18:	b	8bc0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7dcc>
    8c1c:	mov	w1, w23
    8c20:	mov	x0, x19
    8c24:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8c28:	mov	w1, w22
    8c2c:	mov	x0, x19
    8c30:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8c34:	b	8bcc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7dd8>
    8c38:	mov	w1, w23
    8c3c:	mov	x0, x19
    8c40:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8c44:	b	8c28 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7e34>
    8c48:	mov	w1, w23
    8c4c:	mov	x0, x19
    8c50:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8c54:	b	8b98 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7da4>
    8c58:	mov	w2, #0x5                   	// #5
    8c5c:	mov	w1, #0x0                   	// #0
    8c60:	mov	w0, w20
    8c64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8c68:	mov	w2, #0x5                   	// #5
    8c6c:	mov	w22, w0
    8c70:	mov	w1, w2
    8c74:	mov	w0, w20
    8c78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8c7c:	mov	w23, w0
    8c80:	mov	w2, #0x5                   	// #5
    8c84:	mov	w1, #0xa                   	// #10
    8c88:	mov	w0, w20
    8c8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8c90:	mov	w2, #0x7                   	// #7
    8c94:	mov	w1, #0xf                   	// #15
    8c98:	mov	w21, w0
    8c9c:	mov	w0, w20
    8ca0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8ca4:	mov	w24, w0
    8ca8:	mov	w2, #0x1                   	// #1
    8cac:	mov	w0, w20
    8cb0:	mov	w1, #0x16                  	// #22
    8cb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8cb8:	cmp	w0, #0x0
    8cbc:	cset	w25, ne  // ne = any
    8cc0:	tbz	w24, #6, 8cc8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7ed4>
    8cc4:	orr	x24, x24, #0xffffffffffffff80
    8cc8:	ldr	w20, [x19]
    8ccc:	mov	w0, #0x10b6                	// #4278
    8cd0:	cmp	w20, w0
    8cd4:	b.hi	8d08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f14>  // b.pmore
    8cd8:	mov	w0, #0x10b4                	// #4276
    8cdc:	cmp	w20, w0
    8ce0:	b.hi	8d30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f3c>  // b.pmore
    8ce4:	sub	w1, w20, #0x9a7
    8ce8:	cmp	w1, #0x10
    8cec:	b.hi	8d3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f48>  // b.pmore
    8cf0:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8cf4:	add	x0, x0, #0x0
    8cf8:	ldrb	w0, [x0, w1, uxtw]
    8cfc:	adr	x1, 8d08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f14>
    8d00:	add	x0, x1, w0, sxtb #2
    8d04:	br	x0
    8d08:	mov	w3, #0xffffef20            	// #-4320
    8d0c:	add	w1, w20, w3
    8d10:	cmp	w1, #0xd
    8d14:	b.hi	8d78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f84>  // b.pmore
    8d18:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8d1c:	add	x0, x0, #0x0
    8d20:	ldrb	w0, [x0, w1, uxtw]
    8d24:	adr	x1, 8d30 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f3c>
    8d28:	add	x0, x1, w0, sxtb #2
    8d2c:	br	x0
    8d30:	mov	w1, w23
    8d34:	mov	x0, x19
    8d38:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8d3c:	cmp	w20, #0x9b7
    8d40:	b.hi	8d78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f84>  // b.pmore
    8d44:	cmp	w20, #0x98c
    8d48:	b.hi	8d54 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f60>  // b.pmore
    8d4c:	mov	w1, #0x0                   	// #0
    8d50:	b	8e08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8014>
    8d54:	sub	w20, w20, #0x98d
    8d58:	cmp	w20, #0x2a
    8d5c:	b.hi	8d4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f58>  // b.pmore
    8d60:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8d64:	add	x0, x0, #0x0
    8d68:	ldrb	w0, [x0, w20, uxtw]
    8d6c:	adr	x1, 8d78 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f84>
    8d70:	add	x0, x1, w0, sxtb #2
    8d74:	br	x0
    8d78:	mov	w2, #0xffffef4d            	// #-4275
    8d7c:	add	w20, w20, w2
    8d80:	cmp	w20, #0x3a
    8d84:	b.hi	8d4c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7f58>  // b.pmore
    8d88:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8d8c:	add	x0, x0, #0x0
    8d90:	ldrb	w0, [x0, w20, uxtw]
    8d94:	adr	x1, 8da0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7fac>
    8d98:	add	x0, x1, w0, sxtb #2
    8d9c:	br	x0
    8da0:	mov	w20, #0x0                   	// #0
    8da4:	mov	w1, w22
    8da8:	mov	x0, x19
    8dac:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8db0:	mov	w1, w21
    8db4:	mov	x0, x19
    8db8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8dbc:	mov	w1, w23
    8dc0:	mov	x0, x19
    8dc4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8dc8:	str	x24, [sp, #128]
    8dcc:	mov	w0, #0x2                   	// #2
    8dd0:	add	x1, sp, #0x78
    8dd4:	strb	w0, [sp, #120]
    8dd8:	add	x0, x19, #0x10
    8ddc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    8de0:	cmp	w25, #0x0
    8de4:	ccmp	w22, w21, #0x0, ne  // ne = any
    8de8:	b.eq	8ea8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x80b4>  // b.none
    8dec:	cmp	w20, #0x0
    8df0:	ccmp	w23, #0x1f, #0x4, ne  // ne = any
    8df4:	b.eq	8eb0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x80bc>  // b.none
    8df8:	cmp	w22, w23
    8dfc:	mov	w1, #0x3                   	// #3
    8e00:	ccmp	w23, w21, #0x4, ne  // ne = any
    8e04:	csinc	w1, w1, wzr, ne  // ne = any
    8e08:	add	x0, sp, #0x5c
    8e0c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8e10:	tst	w0, #0xff
    8e14:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8e18:	ldr	w0, [sp, #92]
    8e1c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    8e20:	mov	w20, #0x0                   	// #0
    8e24:	mov	w1, w22
    8e28:	mov	x0, x19
    8e2c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8e30:	mov	w1, w21
    8e34:	mov	x0, x19
    8e38:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8e3c:	b	8dbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7fc8>
    8e40:	mov	w20, #0x1                   	// #1
    8e44:	b	8da4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7fb0>
    8e48:	mov	w20, #0x1                   	// #1
    8e4c:	b	8e24 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8030>
    8e50:	mov	w1, w22
    8e54:	mov	x0, x19
    8e58:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8e5c:	mov	w1, w21
    8e60:	mov	x0, x19
    8e64:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8e68:	mov	w20, #0x0                   	// #0
    8e6c:	b	8dbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x7fc8>
    8e70:	mov	w1, w22
    8e74:	mov	x0, x19
    8e78:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8e7c:	mov	w1, w21
    8e80:	mov	x0, x19
    8e84:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8e88:	b	8e68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8074>
    8e8c:	mov	w1, w22
    8e90:	mov	x0, x19
    8e94:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8e98:	mov	w1, w21
    8e9c:	mov	x0, x19
    8ea0:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8ea4:	b	8e68 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8074>
    8ea8:	mov	w1, #0x1                   	// #1
    8eac:	b	8e08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8014>
    8eb0:	mov	w1, #0x3                   	// #3
    8eb4:	b	8e08 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8014>
    8eb8:	mov	w2, #0x5                   	// #5
    8ebc:	mov	w1, #0x10                  	// #16
    8ec0:	mov	w0, w20
    8ec4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8ec8:	add	x21, sp, #0x5c
    8ecc:	mov	w1, w0
    8ed0:	mov	x0, x19
    8ed4:	bl	664 <_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8ed8:	mov	w1, w0
    8edc:	mov	x0, x21
    8ee0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8ee4:	tst	w0, #0xff
    8ee8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8eec:	mov	w2, #0x5                   	// #5
    8ef0:	mov	w1, #0x10                  	// #16
    8ef4:	mov	w0, w20
    8ef8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8efc:	mov	w1, w0
    8f00:	mov	x0, x19
    8f04:	bl	664 <_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8f08:	mov	w1, w0
    8f0c:	mov	x0, x21
    8f10:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8f14:	tst	w0, #0xff
    8f18:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8f1c:	mov	w2, #0x5                   	// #5
    8f20:	mov	w1, #0x0                   	// #0
    8f24:	mov	w0, w20
    8f28:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8f2c:	mov	w1, w0
    8f30:	mov	x0, x19
    8f34:	bl	664 <_ZL33DecodeXSeqPairsClassRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8f38:	mov	w1, w0
    8f3c:	mov	x0, x21
    8f40:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8f44:	tst	w0, #0xff
    8f48:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8f4c:	mov	w2, #0x5                   	// #5
    8f50:	mov	w0, w20
    8f54:	mov	w1, w2
    8f58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8f5c:	mov	w1, w0
    8f60:	mov	x0, x19
    8f64:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8f68:	mov	w1, w0
    8f6c:	mov	x0, x21
    8f70:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8f74:	tst	w0, #0xff
    8f78:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8f7c:	ldr	w0, [sp, #92]
    8f80:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    8f84:	mov	w2, #0x5                   	// #5
    8f88:	mov	w1, #0x10                  	// #16
    8f8c:	mov	w0, w20
    8f90:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8f94:	add	x21, sp, #0x5c
    8f98:	mov	w1, w0
    8f9c:	mov	x0, x19
    8fa0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8fa4:	mov	w1, w0
    8fa8:	mov	x0, x21
    8fac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8fb0:	tst	w0, #0xff
    8fb4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8fb8:	mov	w2, #0x5                   	// #5
    8fbc:	mov	w1, #0x10                  	// #16
    8fc0:	mov	w0, w20
    8fc4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8fc8:	mov	w1, w0
    8fcc:	mov	x0, x19
    8fd0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    8fd4:	mov	w1, w0
    8fd8:	mov	x0, x21
    8fdc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    8fe0:	tst	w0, #0xff
    8fe4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    8fe8:	mov	w2, #0x5                   	// #5
    8fec:	mov	w1, #0x0                   	// #0
    8ff0:	mov	w0, w20
    8ff4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    8ff8:	mov	w1, w0
    8ffc:	mov	x0, x19
    9000:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9004:	mov	w1, w0
    9008:	mov	x0, x21
    900c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9010:	tst	w0, #0xff
    9014:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9018:	mov	w2, #0x5                   	// #5
    901c:	mov	w0, w20
    9020:	mov	w1, w2
    9024:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9028:	mov	w1, w0
    902c:	mov	x0, x19
    9030:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9034:	mov	w1, w0
    9038:	mov	x0, x21
    903c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9040:	tst	w0, #0xff
    9044:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9048:	ldr	w0, [sp, #92]
    904c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9050:	mov	w0, w20
    9054:	mov	w2, #0x5                   	// #5
    9058:	mov	w1, #0x0                   	// #0
    905c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9060:	cmp	w0, #0x1f
    9064:	b.hi	90dc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x82e8>  // b.pmore
    9068:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    906c:	add	x1, x1, #0x0
    9070:	add	x1, x1, #0x6c0
    9074:	ldr	w0, [x1, w0, uxtw #2]
    9078:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    907c:	stp	x0, x1, [sp, #120]
    9080:	add	x1, sp, #0x78
    9084:	add	x0, x19, #0x10
    9088:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    908c:	mov	w1, #0x3                   	// #3
    9090:	add	x21, sp, #0x5c
    9094:	mov	x0, x21
    9098:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    909c:	tst	w0, #0xff
    90a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    90a4:	mov	w2, #0x5                   	// #5
    90a8:	mov	w0, w20
    90ac:	mov	w1, w2
    90b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    90b4:	mov	w1, w0
    90b8:	mov	x0, x19
    90bc:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    90c0:	mov	w1, w0
    90c4:	mov	x0, x21
    90c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    90cc:	tst	w0, #0xff
    90d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    90d4:	ldr	w0, [sp, #92]
    90d8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    90dc:	mov	w1, #0x0                   	// #0
    90e0:	b	9090 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x829c>
    90e4:	mov	w0, w20
    90e8:	mov	w2, #0x5                   	// #5
    90ec:	mov	w1, #0x0                   	// #0
    90f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    90f4:	cmp	w0, #0x1f
    90f8:	b.hi	9170 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x837c>  // b.pmore
    90fc:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9100:	add	x1, x1, #0x0
    9104:	add	x1, x1, #0x740
    9108:	ldr	w0, [x1, w0, uxtw #2]
    910c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9110:	stp	x0, x1, [sp, #120]
    9114:	add	x1, sp, #0x78
    9118:	add	x0, x19, #0x10
    911c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9120:	mov	w1, #0x3                   	// #3
    9124:	add	x21, sp, #0x5c
    9128:	mov	x0, x21
    912c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9130:	tst	w0, #0xff
    9134:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9138:	mov	w2, #0x5                   	// #5
    913c:	mov	w0, w20
    9140:	mov	w1, w2
    9144:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9148:	mov	w1, w0
    914c:	mov	x0, x19
    9150:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9154:	mov	w1, w0
    9158:	mov	x0, x21
    915c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9160:	tst	w0, #0xff
    9164:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9168:	ldr	w0, [sp, #92]
    916c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9170:	mov	w1, #0x0                   	// #0
    9174:	b	9124 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8330>
    9178:	mov	w2, #0x5                   	// #5
    917c:	mov	w1, #0x0                   	// #0
    9180:	mov	w0, w20
    9184:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9188:	add	x21, sp, #0x5c
    918c:	mov	w1, w0
    9190:	mov	x0, x19
    9194:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9198:	mov	w1, w0
    919c:	mov	x0, x21
    91a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    91a4:	tst	w0, #0xff
    91a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    91ac:	mov	w2, #0x5                   	// #5
    91b0:	mov	w0, w20
    91b4:	mov	w1, w2
    91b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    91bc:	mov	w1, w0
    91c0:	mov	x0, x19
    91c4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    91c8:	mov	w1, w0
    91cc:	mov	x0, x21
    91d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    91d4:	tst	w0, #0xff
    91d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    91dc:	ldr	w0, [sp, #92]
    91e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    91e4:	mov	w0, w20
    91e8:	mov	w2, #0x5                   	// #5
    91ec:	mov	w1, #0x0                   	// #0
    91f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    91f4:	cmp	w0, #0x1f
    91f8:	b.hi	9270 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x847c>  // b.pmore
    91fc:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9200:	add	x1, x1, #0x0
    9204:	add	x1, x1, #0x7c0
    9208:	ldr	w0, [x1, w0, uxtw #2]
    920c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9210:	stp	x0, x1, [sp, #120]
    9214:	add	x1, sp, #0x78
    9218:	add	x0, x19, #0x10
    921c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9220:	mov	w1, #0x3                   	// #3
    9224:	add	x21, sp, #0x5c
    9228:	mov	x0, x21
    922c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9230:	tst	w0, #0xff
    9234:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9238:	mov	w2, #0x5                   	// #5
    923c:	mov	w0, w20
    9240:	mov	w1, w2
    9244:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9248:	mov	w1, w0
    924c:	mov	x0, x19
    9250:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9254:	mov	w1, w0
    9258:	mov	x0, x21
    925c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9260:	tst	w0, #0xff
    9264:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9268:	ldr	w0, [sp, #92]
    926c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9270:	mov	w1, #0x0                   	// #0
    9274:	b	9224 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8430>
    9278:	mov	w2, #0x5                   	// #5
    927c:	mov	w1, #0x0                   	// #0
    9280:	mov	w0, w20
    9284:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9288:	add	x21, sp, #0x5c
    928c:	mov	w1, w0
    9290:	mov	x0, x19
    9294:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9298:	mov	w1, w0
    929c:	mov	x0, x21
    92a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    92a4:	tst	w0, #0xff
    92a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    92ac:	mov	w2, #0x5                   	// #5
    92b0:	mov	w0, w20
    92b4:	mov	w1, w2
    92b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    92bc:	mov	w1, w0
    92c0:	mov	x0, x19
    92c4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    92c8:	mov	w1, w0
    92cc:	mov	x0, x21
    92d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    92d4:	tst	w0, #0xff
    92d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    92dc:	ldr	w0, [sp, #92]
    92e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    92e4:	mov	w2, #0x5                   	// #5
    92e8:	mov	w1, #0x0                   	// #0
    92ec:	mov	w0, w20
    92f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    92f4:	add	x21, sp, #0x5c
    92f8:	mov	w1, w0
    92fc:	mov	x0, x19
    9300:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9304:	mov	w1, w0
    9308:	mov	x0, x21
    930c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9310:	tst	w0, #0xff
    9314:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9318:	mov	w2, #0x5                   	// #5
    931c:	mov	w0, w20
    9320:	mov	w1, w2
    9324:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9328:	mov	w1, w0
    932c:	mov	x0, x19
    9330:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9334:	mov	w1, w0
    9338:	mov	x0, x21
    933c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9340:	tst	w0, #0xff
    9344:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9348:	ldr	w0, [sp, #92]
    934c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9350:	mov	w2, #0x5                   	// #5
    9354:	mov	w1, #0x0                   	// #0
    9358:	mov	w0, w20
    935c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9360:	add	x21, sp, #0x5c
    9364:	mov	w1, w0
    9368:	mov	x0, x19
    936c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9370:	mov	w1, w0
    9374:	mov	x0, x21
    9378:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    937c:	tst	w0, #0xff
    9380:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9384:	mov	w2, #0x5                   	// #5
    9388:	mov	w0, w20
    938c:	mov	w1, w2
    9390:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9394:	mov	w1, w0
    9398:	mov	x0, x19
    939c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    93a0:	mov	w1, w0
    93a4:	mov	x0, x21
    93a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    93ac:	tst	w0, #0xff
    93b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    93b4:	ldr	w0, [sp, #92]
    93b8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    93bc:	mov	w2, #0x5                   	// #5
    93c0:	mov	w1, #0x0                   	// #0
    93c4:	mov	w0, w20
    93c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    93cc:	add	x21, sp, #0x5c
    93d0:	mov	w1, w0
    93d4:	mov	x0, x19
    93d8:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    93dc:	mov	w1, w0
    93e0:	mov	x0, x21
    93e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    93e8:	tst	w0, #0xff
    93ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    93f0:	mov	w2, #0x5                   	// #5
    93f4:	mov	w0, w20
    93f8:	mov	w1, w2
    93fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9400:	mov	w1, w0
    9404:	mov	x0, x19
    9408:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    940c:	mov	w1, w0
    9410:	mov	x0, x21
    9414:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9418:	tst	w0, #0xff
    941c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9420:	ldr	w0, [sp, #92]
    9424:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9428:	mov	w2, #0x5                   	// #5
    942c:	mov	w0, w20
    9430:	mov	w1, w2
    9434:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9438:	add	x21, sp, #0x5c
    943c:	mov	w1, w0
    9440:	mov	x0, x19
    9444:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9448:	mov	w1, w0
    944c:	mov	x0, x21
    9450:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9454:	tst	w0, #0xff
    9458:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    945c:	mov	w0, w20
    9460:	mov	w2, #0x5                   	// #5
    9464:	mov	w1, #0x0                   	// #0
    9468:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    946c:	cmp	w0, #0x1f
    9470:	b.hi	9514 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8720>  // b.pmore
    9474:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9478:	add	x1, x1, #0x0
    947c:	add	x1, x1, #0x6c0
    9480:	ldr	w0, [x1, w0, uxtw #2]
    9484:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9488:	stp	x0, x1, [sp, #120]
    948c:	add	x1, sp, #0x78
    9490:	add	x0, x19, #0x10
    9494:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9498:	mov	w1, #0x3                   	// #3
    949c:	mov	x0, x21
    94a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    94a4:	tst	w0, #0xff
    94a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    94ac:	mov	w2, #0x5                   	// #5
    94b0:	mov	w0, w20
    94b4:	mov	w1, w2
    94b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    94bc:	mov	w1, w0
    94c0:	mov	x0, x19
    94c4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    94c8:	mov	w1, w0
    94cc:	mov	x0, x21
    94d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    94d4:	tst	w0, #0xff
    94d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    94dc:	mov	w2, #0x5                   	// #5
    94e0:	mov	w1, #0x10                  	// #16
    94e4:	mov	w0, w20
    94e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    94ec:	mov	w1, w0
    94f0:	mov	x0, x19
    94f4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    94f8:	mov	w1, w0
    94fc:	mov	x0, x21
    9500:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9504:	tst	w0, #0xff
    9508:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    950c:	ldr	w0, [sp, #92]
    9510:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9514:	mov	w1, #0x0                   	// #0
    9518:	b	949c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x86a8>
    951c:	mov	w2, #0x5                   	// #5
    9520:	mov	w0, w20
    9524:	mov	w1, w2
    9528:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    952c:	add	x21, sp, #0x5c
    9530:	mov	w1, w0
    9534:	mov	x0, x19
    9538:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    953c:	mov	w1, w0
    9540:	mov	x0, x21
    9544:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9548:	tst	w0, #0xff
    954c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9550:	mov	w0, w20
    9554:	mov	w2, #0x5                   	// #5
    9558:	mov	w1, #0x0                   	// #0
    955c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9560:	cmp	w0, #0x1f
    9564:	b.hi	9608 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x8814>  // b.pmore
    9568:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    956c:	add	x1, x1, #0x0
    9570:	add	x1, x1, #0x740
    9574:	ldr	w0, [x1, w0, uxtw #2]
    9578:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    957c:	stp	x0, x1, [sp, #120]
    9580:	add	x1, sp, #0x78
    9584:	add	x0, x19, #0x10
    9588:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    958c:	mov	w1, #0x3                   	// #3
    9590:	mov	x0, x21
    9594:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9598:	tst	w0, #0xff
    959c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    95a0:	mov	w2, #0x5                   	// #5
    95a4:	mov	w0, w20
    95a8:	mov	w1, w2
    95ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    95b0:	mov	w1, w0
    95b4:	mov	x0, x19
    95b8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    95bc:	mov	w1, w0
    95c0:	mov	x0, x21
    95c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    95c8:	tst	w0, #0xff
    95cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    95d0:	mov	w2, #0x5                   	// #5
    95d4:	mov	w1, #0x10                  	// #16
    95d8:	mov	w0, w20
    95dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    95e0:	mov	w1, w0
    95e4:	mov	x0, x19
    95e8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    95ec:	mov	w1, w0
    95f0:	mov	x0, x21
    95f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    95f8:	tst	w0, #0xff
    95fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9600:	ldr	w0, [sp, #92]
    9604:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9608:	mov	w1, #0x0                   	// #0
    960c:	b	9590 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x879c>
    9610:	mov	w2, #0x5                   	// #5
    9614:	mov	w0, w20
    9618:	mov	w1, w2
    961c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9620:	add	x21, sp, #0x5c
    9624:	mov	w1, w0
    9628:	mov	x0, x19
    962c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9630:	mov	w1, w0
    9634:	mov	x0, x21
    9638:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    963c:	tst	w0, #0xff
    9640:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9644:	mov	w2, #0x5                   	// #5
    9648:	mov	w1, #0x0                   	// #0
    964c:	mov	w0, w20
    9650:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9654:	mov	w1, w0
    9658:	mov	x0, x19
    965c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9660:	mov	w1, w0
    9664:	mov	x0, x21
    9668:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    966c:	tst	w0, #0xff
    9670:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9674:	mov	w2, #0x5                   	// #5
    9678:	mov	w0, w20
    967c:	mov	w1, w2
    9680:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9684:	mov	w1, w0
    9688:	mov	x0, x19
    968c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9690:	mov	w1, w0
    9694:	mov	x0, x21
    9698:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    969c:	tst	w0, #0xff
    96a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    96a4:	mov	w2, #0x5                   	// #5
    96a8:	mov	w1, #0x10                  	// #16
    96ac:	mov	w0, w20
    96b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    96b4:	mov	w1, w0
    96b8:	mov	x0, x19
    96bc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    96c0:	mov	w1, w0
    96c4:	mov	x0, x21
    96c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    96cc:	tst	w0, #0xff
    96d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    96d4:	ldr	w0, [sp, #92]
    96d8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    96dc:	mov	w2, #0x5                   	// #5
    96e0:	mov	w0, w20
    96e4:	mov	w1, w2
    96e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    96ec:	add	x21, sp, #0x5c
    96f0:	mov	w1, w0
    96f4:	mov	x0, x19
    96f8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    96fc:	mov	w1, w0
    9700:	mov	x0, x21
    9704:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9708:	tst	w0, #0xff
    970c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9710:	mov	w0, w20
    9714:	mov	w2, #0x5                   	// #5
    9718:	mov	w1, #0x0                   	// #0
    971c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9720:	cmp	w0, #0x1f
    9724:	b.hi	97c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x89d4>  // b.pmore
    9728:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    972c:	add	x1, x1, #0x0
    9730:	add	x1, x1, #0x7c0
    9734:	ldr	w0, [x1, w0, uxtw #2]
    9738:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    973c:	stp	x0, x1, [sp, #120]
    9740:	add	x1, sp, #0x78
    9744:	add	x0, x19, #0x10
    9748:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    974c:	mov	w1, #0x3                   	// #3
    9750:	mov	x0, x21
    9754:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9758:	tst	w0, #0xff
    975c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9760:	mov	w2, #0x5                   	// #5
    9764:	mov	w0, w20
    9768:	mov	w1, w2
    976c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9770:	mov	w1, w0
    9774:	mov	x0, x19
    9778:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    977c:	mov	w1, w0
    9780:	mov	x0, x21
    9784:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9788:	tst	w0, #0xff
    978c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9790:	mov	w2, #0x5                   	// #5
    9794:	mov	w1, #0x10                  	// #16
    9798:	mov	w0, w20
    979c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    97a0:	mov	w1, w0
    97a4:	mov	x0, x19
    97a8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    97ac:	mov	w1, w0
    97b0:	mov	x0, x21
    97b4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    97b8:	tst	w0, #0xff
    97bc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    97c0:	ldr	w0, [sp, #92]
    97c4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    97c8:	mov	w1, #0x0                   	// #0
    97cc:	b	9750 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x895c>
    97d0:	mov	w2, #0x5                   	// #5
    97d4:	mov	w0, w20
    97d8:	mov	w1, w2
    97dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    97e0:	add	x21, sp, #0x5c
    97e4:	mov	w1, w0
    97e8:	mov	x0, x19
    97ec:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    97f0:	mov	w1, w0
    97f4:	mov	x0, x21
    97f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    97fc:	tst	w0, #0xff
    9800:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9804:	mov	w2, #0x5                   	// #5
    9808:	mov	w1, #0x0                   	// #0
    980c:	mov	w0, w20
    9810:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9814:	mov	w1, w0
    9818:	mov	x0, x19
    981c:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9820:	mov	w1, w0
    9824:	mov	x0, x21
    9828:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    982c:	tst	w0, #0xff
    9830:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9834:	mov	w2, #0x5                   	// #5
    9838:	mov	w0, w20
    983c:	mov	w1, w2
    9840:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9844:	mov	w1, w0
    9848:	mov	x0, x19
    984c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9850:	mov	w1, w0
    9854:	mov	x0, x21
    9858:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    985c:	tst	w0, #0xff
    9860:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9864:	mov	w2, #0x5                   	// #5
    9868:	mov	w1, #0x10                  	// #16
    986c:	mov	w0, w20
    9870:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9874:	mov	w1, w0
    9878:	mov	x0, x19
    987c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9880:	mov	w1, w0
    9884:	mov	x0, x21
    9888:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    988c:	tst	w0, #0xff
    9890:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9894:	ldr	w0, [sp, #92]
    9898:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    989c:	mov	w2, #0x5                   	// #5
    98a0:	mov	w0, w20
    98a4:	mov	w1, w2
    98a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    98ac:	add	x21, sp, #0x5c
    98b0:	mov	w1, w0
    98b4:	mov	x0, x19
    98b8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    98bc:	mov	w1, w0
    98c0:	mov	x0, x21
    98c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    98c8:	tst	w0, #0xff
    98cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    98d0:	mov	w2, #0x5                   	// #5
    98d4:	mov	w1, #0x0                   	// #0
    98d8:	mov	w0, w20
    98dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    98e0:	mov	w1, w0
    98e4:	mov	x0, x19
    98e8:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    98ec:	mov	w1, w0
    98f0:	mov	x0, x21
    98f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    98f8:	tst	w0, #0xff
    98fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9900:	mov	w2, #0x5                   	// #5
    9904:	mov	w0, w20
    9908:	mov	w1, w2
    990c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9910:	mov	w1, w0
    9914:	mov	x0, x19
    9918:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    991c:	mov	w1, w0
    9920:	mov	x0, x21
    9924:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9928:	tst	w0, #0xff
    992c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9930:	mov	w2, #0x5                   	// #5
    9934:	mov	w1, #0x10                  	// #16
    9938:	mov	w0, w20
    993c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9940:	mov	w1, w0
    9944:	mov	x0, x19
    9948:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    994c:	mov	w1, w0
    9950:	mov	x0, x21
    9954:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9958:	tst	w0, #0xff
    995c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9960:	ldr	w0, [sp, #92]
    9964:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9968:	mov	w2, #0x5                   	// #5
    996c:	mov	w0, w20
    9970:	mov	w1, w2
    9974:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9978:	add	x21, sp, #0x5c
    997c:	mov	w1, w0
    9980:	mov	x0, x19
    9984:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9988:	mov	w1, w0
    998c:	mov	x0, x21
    9990:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9994:	tst	w0, #0xff
    9998:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    999c:	mov	w2, #0x5                   	// #5
    99a0:	mov	w1, #0x0                   	// #0
    99a4:	mov	w0, w20
    99a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    99ac:	mov	w1, w0
    99b0:	mov	x0, x19
    99b4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    99b8:	mov	w1, w0
    99bc:	mov	x0, x21
    99c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    99c4:	tst	w0, #0xff
    99c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    99cc:	mov	w2, #0x5                   	// #5
    99d0:	mov	w0, w20
    99d4:	mov	w1, w2
    99d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    99dc:	mov	w1, w0
    99e0:	mov	x0, x19
    99e4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    99e8:	mov	w1, w0
    99ec:	mov	x0, x21
    99f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    99f4:	tst	w0, #0xff
    99f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    99fc:	mov	w2, #0x5                   	// #5
    9a00:	mov	w1, #0x10                  	// #16
    9a04:	mov	w0, w20
    9a08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9a0c:	mov	w1, w0
    9a10:	mov	x0, x19
    9a14:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9a18:	mov	w1, w0
    9a1c:	mov	x0, x21
    9a20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9a24:	tst	w0, #0xff
    9a28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9a2c:	ldr	w0, [sp, #92]
    9a30:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9a34:	mov	w2, #0x5                   	// #5
    9a38:	mov	w0, w20
    9a3c:	mov	w1, w2
    9a40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9a44:	add	x21, sp, #0x5c
    9a48:	mov	w1, w0
    9a4c:	mov	x0, x19
    9a50:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9a54:	mov	w1, w0
    9a58:	mov	x0, x21
    9a5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9a60:	tst	w0, #0xff
    9a64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9a68:	mov	w2, #0x5                   	// #5
    9a6c:	mov	w1, #0x0                   	// #0
    9a70:	mov	w0, w20
    9a74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9a78:	mov	w1, w0
    9a7c:	mov	x0, x19
    9a80:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9a84:	mov	w1, w0
    9a88:	mov	x0, x21
    9a8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9a90:	tst	w0, #0xff
    9a94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9a98:	mov	w2, #0x5                   	// #5
    9a9c:	mov	w0, w20
    9aa0:	mov	w1, w2
    9aa4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9aa8:	mov	w1, w0
    9aac:	mov	x0, x19
    9ab0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9ab4:	mov	w1, w0
    9ab8:	mov	x0, x21
    9abc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9ac0:	tst	w0, #0xff
    9ac4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9ac8:	mov	w2, #0x5                   	// #5
    9acc:	mov	w1, #0x10                  	// #16
    9ad0:	mov	w0, w20
    9ad4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9ad8:	mov	w1, w0
    9adc:	mov	x0, x19
    9ae0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9ae4:	mov	w1, w0
    9ae8:	mov	x0, x21
    9aec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9af0:	tst	w0, #0xff
    9af4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9af8:	ldr	w0, [sp, #92]
    9afc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9b00:	mov	w2, #0x5                   	// #5
    9b04:	mov	w1, #0x0                   	// #0
    9b08:	mov	w0, w20
    9b0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9b10:	add	x22, sp, #0x5c
    9b14:	mov	w1, w0
    9b18:	mov	x0, x19
    9b1c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9b20:	mov	w1, w0
    9b24:	mov	x0, x22
    9b28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9b2c:	tst	w0, #0xff
    9b30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9b34:	mov	w2, #0x3                   	// #3
    9b38:	mov	w1, #0xa                   	// #10
    9b3c:	mov	w0, w20
    9b40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9b44:	mov	w21, w0
    9b48:	mov	w2, #0x1                   	// #1
    9b4c:	mov	w1, #0x1e                  	// #30
    9b50:	mov	w0, w20
    9b54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9b58:	orr	w0, w21, w0, lsl #3
    9b5c:	mov	w1, #0x2                   	// #2
    9b60:	strb	w1, [sp, #120]
    9b64:	add	x1, sp, #0x78
    9b68:	str	x0, [sp, #128]
    9b6c:	add	x0, x19, #0x10
    9b70:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9b74:	mov	w2, #0x5                   	// #5
    9b78:	mov	w0, w20
    9b7c:	mov	w1, w2
    9b80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9b84:	mov	w1, w0
    9b88:	mov	x0, x19
    9b8c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9b90:	mov	w1, w0
    9b94:	mov	x0, x22
    9b98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9b9c:	tst	w0, #0xff
    9ba0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9ba4:	ldr	w0, [sp, #92]
    9ba8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9bac:	mov	w2, #0x5                   	// #5
    9bb0:	mov	w1, #0x0                   	// #0
    9bb4:	mov	w0, w20
    9bb8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9bbc:	add	x22, sp, #0x5c
    9bc0:	mov	w1, w0
    9bc4:	mov	x0, x19
    9bc8:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9bcc:	mov	w1, w0
    9bd0:	mov	x0, x22
    9bd4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9bd8:	tst	w0, #0xff
    9bdc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9be0:	mov	w2, #0x3                   	// #3
    9be4:	mov	w1, #0xa                   	// #10
    9be8:	mov	w0, w20
    9bec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9bf0:	mov	w21, w0
    9bf4:	mov	w2, #0x1                   	// #1
    9bf8:	mov	w1, #0x1e                  	// #30
    9bfc:	mov	w0, w20
    9c00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9c04:	orr	w0, w21, w0, lsl #3
    9c08:	mov	w1, #0x2                   	// #2
    9c0c:	strb	w1, [sp, #120]
    9c10:	add	x1, sp, #0x78
    9c14:	str	x0, [sp, #128]
    9c18:	add	x0, x19, #0x10
    9c1c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9c20:	mov	w2, #0x5                   	// #5
    9c24:	mov	w0, w20
    9c28:	mov	w1, w2
    9c2c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9c30:	mov	w1, w0
    9c34:	mov	x0, x19
    9c38:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9c3c:	mov	w1, w0
    9c40:	mov	x0, x22
    9c44:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9c48:	tst	w0, #0xff
    9c4c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9c50:	ldr	w0, [sp, #92]
    9c54:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9c58:	mov	w2, #0x5                   	// #5
    9c5c:	mov	w1, #0x0                   	// #0
    9c60:	mov	w0, w20
    9c64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9c68:	add	x22, sp, #0x5c
    9c6c:	mov	w1, w0
    9c70:	mov	x0, x19
    9c74:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9c78:	mov	w1, w0
    9c7c:	mov	x0, x22
    9c80:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9c84:	tst	w0, #0xff
    9c88:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9c8c:	mov	w2, #0x2                   	// #2
    9c90:	mov	w1, #0xb                   	// #11
    9c94:	mov	w0, w20
    9c98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9c9c:	mov	w21, w0
    9ca0:	mov	w2, #0x1                   	// #1
    9ca4:	mov	w1, #0x1e                  	// #30
    9ca8:	mov	w0, w20
    9cac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9cb0:	orr	w0, w21, w0, lsl #2
    9cb4:	mov	w1, #0x2                   	// #2
    9cb8:	strb	w1, [sp, #120]
    9cbc:	add	x1, sp, #0x78
    9cc0:	str	x0, [sp, #128]
    9cc4:	add	x0, x19, #0x10
    9cc8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9ccc:	mov	w2, #0x5                   	// #5
    9cd0:	mov	w0, w20
    9cd4:	mov	w1, w2
    9cd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9cdc:	mov	w1, w0
    9ce0:	mov	x0, x19
    9ce4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9ce8:	mov	w1, w0
    9cec:	mov	x0, x22
    9cf0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9cf4:	tst	w0, #0xff
    9cf8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9cfc:	ldr	w0, [sp, #92]
    9d00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9d04:	mov	w2, #0x5                   	// #5
    9d08:	mov	w1, #0x0                   	// #0
    9d0c:	mov	w0, w20
    9d10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9d14:	add	x22, sp, #0x5c
    9d18:	mov	w1, w0
    9d1c:	mov	x0, x19
    9d20:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9d24:	mov	w1, w0
    9d28:	mov	x0, x22
    9d2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9d30:	tst	w0, #0xff
    9d34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9d38:	mov	w2, #0x2                   	// #2
    9d3c:	mov	w1, #0xb                   	// #11
    9d40:	mov	w0, w20
    9d44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9d48:	mov	w21, w0
    9d4c:	mov	w2, #0x1                   	// #1
    9d50:	mov	w1, #0x1e                  	// #30
    9d54:	mov	w0, w20
    9d58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9d5c:	orr	w0, w21, w0, lsl #2
    9d60:	mov	w1, #0x2                   	// #2
    9d64:	strb	w1, [sp, #120]
    9d68:	add	x1, sp, #0x78
    9d6c:	str	x0, [sp, #128]
    9d70:	add	x0, x19, #0x10
    9d74:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9d78:	mov	w2, #0x5                   	// #5
    9d7c:	mov	w0, w20
    9d80:	mov	w1, w2
    9d84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9d88:	mov	w1, w0
    9d8c:	mov	x0, x19
    9d90:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9d94:	mov	w1, w0
    9d98:	mov	x0, x22
    9d9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9da0:	tst	w0, #0xff
    9da4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9da8:	ldr	w0, [sp, #92]
    9dac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9db0:	mov	w2, #0x5                   	// #5
    9db4:	mov	w1, #0x0                   	// #0
    9db8:	mov	w0, w20
    9dbc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9dc0:	add	x22, sp, #0x5c
    9dc4:	mov	w1, w0
    9dc8:	mov	x0, x19
    9dcc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9dd0:	mov	w1, w0
    9dd4:	mov	x0, x22
    9dd8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9ddc:	tst	w0, #0xff
    9de0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9de4:	mov	w2, #0x1                   	// #1
    9de8:	mov	w1, #0xc                   	// #12
    9dec:	mov	w0, w20
    9df0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9df4:	mov	w21, w0
    9df8:	mov	w2, #0x1                   	// #1
    9dfc:	mov	w1, #0x1e                  	// #30
    9e00:	mov	w0, w20
    9e04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9e08:	orr	w0, w21, w0, lsl #1
    9e0c:	mov	w1, #0x2                   	// #2
    9e10:	strb	w1, [sp, #120]
    9e14:	add	x1, sp, #0x78
    9e18:	str	x0, [sp, #128]
    9e1c:	add	x0, x19, #0x10
    9e20:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9e24:	mov	w2, #0x5                   	// #5
    9e28:	mov	w0, w20
    9e2c:	mov	w1, w2
    9e30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9e34:	mov	w1, w0
    9e38:	mov	x0, x19
    9e3c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9e40:	mov	w1, w0
    9e44:	mov	x0, x22
    9e48:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9e4c:	tst	w0, #0xff
    9e50:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9e54:	ldr	w0, [sp, #92]
    9e58:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9e5c:	mov	w2, #0x5                   	// #5
    9e60:	mov	w1, #0x0                   	// #0
    9e64:	mov	w0, w20
    9e68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9e6c:	add	x21, sp, #0x5c
    9e70:	mov	w1, w0
    9e74:	mov	x0, x19
    9e78:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9e7c:	mov	w1, w0
    9e80:	mov	x0, x21
    9e84:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9e88:	tst	w0, #0xff
    9e8c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9e90:	mov	w2, #0x1                   	// #1
    9e94:	mov	w1, #0x1e                  	// #30
    9e98:	mov	w0, w20
    9e9c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9ea0:	mov	w1, #0x2                   	// #2
    9ea4:	mov	w0, w0
    9ea8:	strb	w1, [sp, #120]
    9eac:	add	x1, sp, #0x78
    9eb0:	str	x0, [sp, #128]
    9eb4:	add	x0, x19, #0x10
    9eb8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9ebc:	mov	w2, #0x5                   	// #5
    9ec0:	mov	w0, w20
    9ec4:	mov	w1, w2
    9ec8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9ecc:	mov	w1, w0
    9ed0:	mov	x0, x19
    9ed4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9ed8:	mov	w1, w0
    9edc:	mov	x0, x21
    9ee0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9ee4:	tst	w0, #0xff
    9ee8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9eec:	ldr	w0, [sp, #92]
    9ef0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9ef4:	mov	w2, #0x5                   	// #5
    9ef8:	mov	w1, #0x0                   	// #0
    9efc:	mov	w0, w20
    9f00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9f04:	add	x22, sp, #0x5c
    9f08:	mov	w1, w0
    9f0c:	mov	x0, x19
    9f10:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9f14:	mov	w1, w0
    9f18:	mov	x0, x22
    9f1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9f20:	tst	w0, #0xff
    9f24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9f28:	mov	w2, #0x1                   	// #1
    9f2c:	mov	w1, #0xc                   	// #12
    9f30:	mov	w0, w20
    9f34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9f38:	mov	w21, w0
    9f3c:	mov	w2, #0x1                   	// #1
    9f40:	mov	w1, #0x1e                  	// #30
    9f44:	mov	w0, w20
    9f48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9f4c:	orr	w0, w21, w0, lsl #1
    9f50:	mov	w1, #0x2                   	// #2
    9f54:	strb	w1, [sp, #120]
    9f58:	add	x1, sp, #0x78
    9f5c:	str	x0, [sp, #128]
    9f60:	add	x0, x19, #0x10
    9f64:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    9f68:	mov	w2, #0x5                   	// #5
    9f6c:	mov	w0, w20
    9f70:	mov	w1, w2
    9f74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9f78:	mov	w1, w0
    9f7c:	mov	x0, x19
    9f80:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9f84:	mov	w1, w0
    9f88:	mov	x0, x22
    9f8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9f90:	tst	w0, #0xff
    9f94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9f98:	ldr	w0, [sp, #92]
    9f9c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    9fa0:	mov	w2, #0x5                   	// #5
    9fa4:	mov	w1, #0x0                   	// #0
    9fa8:	mov	w0, w20
    9fac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9fb0:	add	x21, sp, #0x5c
    9fb4:	mov	w1, w0
    9fb8:	mov	x0, x19
    9fbc:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    9fc0:	mov	w1, w0
    9fc4:	mov	x0, x21
    9fc8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    9fcc:	tst	w0, #0xff
    9fd0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    9fd4:	mov	w2, #0x1                   	// #1
    9fd8:	mov	w1, #0x1e                  	// #30
    9fdc:	mov	w0, w20
    9fe0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    9fe4:	mov	w1, #0x2                   	// #2
    9fe8:	mov	w0, w0
    9fec:	strb	w1, [sp, #120]
    9ff0:	add	x1, sp, #0x78
    9ff4:	str	x0, [sp, #128]
    9ff8:	add	x0, x19, #0x10
    9ffc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a000:	mov	w2, #0x5                   	// #5
    a004:	mov	w0, w20
    a008:	mov	w1, w2
    a00c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a010:	mov	w1, w0
    a014:	mov	x0, x19
    a018:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a01c:	mov	w1, w0
    a020:	mov	x0, x21
    a024:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a028:	tst	w0, #0xff
    a02c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a030:	ldr	w0, [sp, #92]
    a034:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a038:	mov	w2, #0x5                   	// #5
    a03c:	mov	w1, #0x0                   	// #0
    a040:	mov	w0, w20
    a044:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a048:	add	x22, sp, #0x5c
    a04c:	mov	w1, w0
    a050:	mov	x0, x19
    a054:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a058:	mov	w1, w0
    a05c:	mov	x0, x22
    a060:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a064:	tst	w0, #0xff
    a068:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a06c:	mov	w2, #0x3                   	// #3
    a070:	mov	w1, #0xa                   	// #10
    a074:	mov	w0, w20
    a078:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a07c:	mov	w21, w0
    a080:	mov	w2, #0x1                   	// #1
    a084:	mov	w1, #0x1e                  	// #30
    a088:	mov	w0, w20
    a08c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a090:	orr	w0, w21, w0, lsl #3
    a094:	mov	w1, #0x2                   	// #2
    a098:	strb	w1, [sp, #120]
    a09c:	add	x1, sp, #0x78
    a0a0:	str	x0, [sp, #128]
    a0a4:	add	x0, x19, #0x10
    a0a8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a0ac:	mov	w2, #0x5                   	// #5
    a0b0:	mov	w0, w20
    a0b4:	mov	w1, w2
    a0b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a0bc:	mov	w1, w0
    a0c0:	mov	x0, x19
    a0c4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a0c8:	mov	w1, w0
    a0cc:	mov	x0, x22
    a0d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a0d4:	tst	w0, #0xff
    a0d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a0dc:	ldr	w0, [sp, #92]
    a0e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a0e4:	mov	w2, #0x5                   	// #5
    a0e8:	mov	w1, #0x0                   	// #0
    a0ec:	mov	w0, w20
    a0f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a0f4:	add	x22, sp, #0x5c
    a0f8:	mov	w1, w0
    a0fc:	mov	x0, x19
    a100:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a104:	mov	w1, w0
    a108:	mov	x0, x22
    a10c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a110:	tst	w0, #0xff
    a114:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a118:	mov	w2, #0x3                   	// #3
    a11c:	mov	w1, #0xa                   	// #10
    a120:	mov	w0, w20
    a124:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a128:	mov	w21, w0
    a12c:	mov	w2, #0x1                   	// #1
    a130:	mov	w1, #0x1e                  	// #30
    a134:	mov	w0, w20
    a138:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a13c:	orr	w0, w21, w0, lsl #3
    a140:	mov	w1, #0x2                   	// #2
    a144:	strb	w1, [sp, #120]
    a148:	add	x1, sp, #0x78
    a14c:	str	x0, [sp, #128]
    a150:	add	x0, x19, #0x10
    a154:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a158:	mov	w2, #0x5                   	// #5
    a15c:	mov	w0, w20
    a160:	mov	w1, w2
    a164:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a168:	mov	w1, w0
    a16c:	mov	x0, x19
    a170:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a174:	mov	w1, w0
    a178:	mov	x0, x22
    a17c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a180:	tst	w0, #0xff
    a184:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a188:	ldr	w0, [sp, #92]
    a18c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a190:	mov	w2, #0x5                   	// #5
    a194:	mov	w1, #0x0                   	// #0
    a198:	mov	w0, w20
    a19c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a1a0:	add	x22, sp, #0x5c
    a1a4:	mov	w1, w0
    a1a8:	mov	x0, x19
    a1ac:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a1b0:	mov	w1, w0
    a1b4:	mov	x0, x22
    a1b8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a1bc:	tst	w0, #0xff
    a1c0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a1c4:	mov	w2, #0x2                   	// #2
    a1c8:	mov	w1, #0xb                   	// #11
    a1cc:	mov	w0, w20
    a1d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a1d4:	mov	w21, w0
    a1d8:	mov	w2, #0x1                   	// #1
    a1dc:	mov	w1, #0x1e                  	// #30
    a1e0:	mov	w0, w20
    a1e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a1e8:	orr	w0, w21, w0, lsl #2
    a1ec:	mov	w1, #0x2                   	// #2
    a1f0:	strb	w1, [sp, #120]
    a1f4:	add	x1, sp, #0x78
    a1f8:	str	x0, [sp, #128]
    a1fc:	add	x0, x19, #0x10
    a200:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a204:	mov	w2, #0x5                   	// #5
    a208:	mov	w0, w20
    a20c:	mov	w1, w2
    a210:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a214:	mov	w1, w0
    a218:	mov	x0, x19
    a21c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a220:	mov	w1, w0
    a224:	mov	x0, x22
    a228:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a22c:	tst	w0, #0xff
    a230:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a234:	ldr	w0, [sp, #92]
    a238:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a23c:	mov	w2, #0x5                   	// #5
    a240:	mov	w1, #0x0                   	// #0
    a244:	mov	w0, w20
    a248:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a24c:	add	x22, sp, #0x5c
    a250:	mov	w1, w0
    a254:	mov	x0, x19
    a258:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a25c:	mov	w1, w0
    a260:	mov	x0, x22
    a264:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a268:	tst	w0, #0xff
    a26c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a270:	mov	w2, #0x2                   	// #2
    a274:	mov	w1, #0xb                   	// #11
    a278:	mov	w0, w20
    a27c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a280:	mov	w21, w0
    a284:	mov	w2, #0x1                   	// #1
    a288:	mov	w1, #0x1e                  	// #30
    a28c:	mov	w0, w20
    a290:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a294:	orr	w0, w21, w0, lsl #2
    a298:	mov	w1, #0x2                   	// #2
    a29c:	strb	w1, [sp, #120]
    a2a0:	add	x1, sp, #0x78
    a2a4:	str	x0, [sp, #128]
    a2a8:	add	x0, x19, #0x10
    a2ac:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a2b0:	mov	w2, #0x5                   	// #5
    a2b4:	mov	w0, w20
    a2b8:	mov	w1, w2
    a2bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a2c0:	mov	w1, w0
    a2c4:	mov	x0, x19
    a2c8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a2cc:	mov	w1, w0
    a2d0:	mov	x0, x22
    a2d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a2d8:	tst	w0, #0xff
    a2dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a2e0:	ldr	w0, [sp, #92]
    a2e4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a2e8:	mov	w2, #0x5                   	// #5
    a2ec:	mov	w1, #0x0                   	// #0
    a2f0:	mov	w0, w20
    a2f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a2f8:	add	x22, sp, #0x5c
    a2fc:	mov	w1, w0
    a300:	mov	x0, x19
    a304:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a308:	mov	w1, w0
    a30c:	mov	x0, x22
    a310:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a314:	tst	w0, #0xff
    a318:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a31c:	mov	w2, #0x1                   	// #1
    a320:	mov	w1, #0xc                   	// #12
    a324:	mov	w0, w20
    a328:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a32c:	mov	w21, w0
    a330:	mov	w2, #0x1                   	// #1
    a334:	mov	w1, #0x1e                  	// #30
    a338:	mov	w0, w20
    a33c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a340:	orr	w0, w21, w0, lsl #1
    a344:	mov	w1, #0x2                   	// #2
    a348:	strb	w1, [sp, #120]
    a34c:	add	x1, sp, #0x78
    a350:	str	x0, [sp, #128]
    a354:	add	x0, x19, #0x10
    a358:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a35c:	mov	w2, #0x5                   	// #5
    a360:	mov	w0, w20
    a364:	mov	w1, w2
    a368:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a36c:	mov	w1, w0
    a370:	mov	x0, x19
    a374:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a378:	mov	w1, w0
    a37c:	mov	x0, x22
    a380:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a384:	tst	w0, #0xff
    a388:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a38c:	ldr	w0, [sp, #92]
    a390:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a394:	mov	w2, #0x5                   	// #5
    a398:	mov	w1, #0x0                   	// #0
    a39c:	mov	w0, w20
    a3a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a3a4:	add	x21, sp, #0x5c
    a3a8:	mov	w1, w0
    a3ac:	mov	x0, x19
    a3b0:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a3b4:	mov	w1, w0
    a3b8:	mov	x0, x21
    a3bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a3c0:	tst	w0, #0xff
    a3c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a3c8:	mov	w2, #0x1                   	// #1
    a3cc:	mov	w1, #0x1e                  	// #30
    a3d0:	mov	w0, w20
    a3d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a3d8:	mov	w1, #0x2                   	// #2
    a3dc:	mov	w0, w0
    a3e0:	strb	w1, [sp, #120]
    a3e4:	add	x1, sp, #0x78
    a3e8:	str	x0, [sp, #128]
    a3ec:	add	x0, x19, #0x10
    a3f0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a3f4:	mov	w2, #0x5                   	// #5
    a3f8:	mov	w0, w20
    a3fc:	mov	w1, w2
    a400:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a404:	mov	w1, w0
    a408:	mov	x0, x19
    a40c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a410:	mov	w1, w0
    a414:	mov	x0, x21
    a418:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a41c:	tst	w0, #0xff
    a420:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a424:	ldr	w0, [sp, #92]
    a428:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a42c:	mov	w2, #0x5                   	// #5
    a430:	mov	w1, #0x0                   	// #0
    a434:	mov	w0, w20
    a438:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a43c:	add	x22, sp, #0x5c
    a440:	mov	w1, w0
    a444:	mov	x0, x19
    a448:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a44c:	mov	w1, w0
    a450:	mov	x0, x22
    a454:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a458:	tst	w0, #0xff
    a45c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a460:	mov	w2, #0x1                   	// #1
    a464:	mov	w1, #0xc                   	// #12
    a468:	mov	w0, w20
    a46c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a470:	mov	w21, w0
    a474:	mov	w2, #0x1                   	// #1
    a478:	mov	w1, #0x1e                  	// #30
    a47c:	mov	w0, w20
    a480:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a484:	orr	w0, w21, w0, lsl #1
    a488:	mov	w1, #0x2                   	// #2
    a48c:	strb	w1, [sp, #120]
    a490:	add	x1, sp, #0x78
    a494:	str	x0, [sp, #128]
    a498:	add	x0, x19, #0x10
    a49c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a4a0:	mov	w2, #0x5                   	// #5
    a4a4:	mov	w0, w20
    a4a8:	mov	w1, w2
    a4ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a4b0:	mov	w1, w0
    a4b4:	mov	x0, x19
    a4b8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a4bc:	mov	w1, w0
    a4c0:	mov	x0, x22
    a4c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a4c8:	tst	w0, #0xff
    a4cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a4d0:	ldr	w0, [sp, #92]
    a4d4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a4d8:	mov	w2, #0x5                   	// #5
    a4dc:	mov	w1, #0x0                   	// #0
    a4e0:	mov	w0, w20
    a4e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a4e8:	add	x21, sp, #0x5c
    a4ec:	mov	w1, w0
    a4f0:	mov	x0, x19
    a4f4:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a4f8:	mov	w1, w0
    a4fc:	mov	x0, x21
    a500:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a504:	tst	w0, #0xff
    a508:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a50c:	mov	w2, #0x1                   	// #1
    a510:	mov	w1, #0x1e                  	// #30
    a514:	mov	w0, w20
    a518:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a51c:	mov	w1, #0x2                   	// #2
    a520:	mov	w0, w0
    a524:	strb	w1, [sp, #120]
    a528:	add	x1, sp, #0x78
    a52c:	str	x0, [sp, #128]
    a530:	add	x0, x19, #0x10
    a534:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a538:	mov	w2, #0x5                   	// #5
    a53c:	mov	w0, w20
    a540:	mov	w1, w2
    a544:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a548:	mov	w1, w0
    a54c:	mov	x0, x19
    a550:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a554:	mov	w1, w0
    a558:	mov	x0, x21
    a55c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a560:	tst	w0, #0xff
    a564:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a568:	ldr	w0, [sp, #92]
    a56c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a570:	mov	w2, #0x5                   	// #5
    a574:	mov	w1, #0x0                   	// #0
    a578:	mov	w0, w20
    a57c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a580:	add	x21, sp, #0x5c
    a584:	mov	w1, w0
    a588:	mov	x0, x19
    a58c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a590:	mov	w1, w0
    a594:	mov	x0, x21
    a598:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a59c:	tst	w0, #0xff
    a5a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a5a4:	mov	w2, #0x5                   	// #5
    a5a8:	mov	w1, #0x0                   	// #0
    a5ac:	mov	w0, w20
    a5b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a5b4:	mov	w1, w0
    a5b8:	mov	x0, x19
    a5bc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a5c0:	mov	w1, w0
    a5c4:	mov	x0, x21
    a5c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a5cc:	tst	w0, #0xff
    a5d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a5d4:	mov	w2, #0x3                   	// #3
    a5d8:	mov	w1, #0xa                   	// #10
    a5dc:	mov	w0, w20
    a5e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a5e4:	mov	w22, w0
    a5e8:	mov	w2, #0x1                   	// #1
    a5ec:	mov	w1, #0x1e                  	// #30
    a5f0:	mov	w0, w20
    a5f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a5f8:	orr	w0, w22, w0, lsl #3
    a5fc:	mov	w1, #0x2                   	// #2
    a600:	strb	w1, [sp, #120]
    a604:	add	x1, sp, #0x78
    a608:	str	x0, [sp, #128]
    a60c:	add	x0, x19, #0x10
    a610:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a614:	mov	w2, #0x5                   	// #5
    a618:	mov	w0, w20
    a61c:	mov	w1, w2
    a620:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a624:	mov	w1, w0
    a628:	mov	x0, x19
    a62c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a630:	mov	w1, w0
    a634:	mov	x0, x21
    a638:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a63c:	tst	w0, #0xff
    a640:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a644:	ldr	w0, [sp, #92]
    a648:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a64c:	mov	w2, #0x5                   	// #5
    a650:	mov	w1, #0x0                   	// #0
    a654:	mov	w0, w20
    a658:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a65c:	add	x21, sp, #0x5c
    a660:	mov	w1, w0
    a664:	mov	x0, x19
    a668:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a66c:	mov	w1, w0
    a670:	mov	x0, x21
    a674:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a678:	tst	w0, #0xff
    a67c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a680:	mov	w2, #0x5                   	// #5
    a684:	mov	w1, #0x0                   	// #0
    a688:	mov	w0, w20
    a68c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a690:	mov	w1, w0
    a694:	mov	x0, x19
    a698:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a69c:	mov	w1, w0
    a6a0:	mov	x0, x21
    a6a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a6a8:	tst	w0, #0xff
    a6ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a6b0:	mov	w2, #0x3                   	// #3
    a6b4:	mov	w1, #0xa                   	// #10
    a6b8:	mov	w0, w20
    a6bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a6c0:	mov	w22, w0
    a6c4:	mov	w2, #0x1                   	// #1
    a6c8:	mov	w1, #0x1e                  	// #30
    a6cc:	mov	w0, w20
    a6d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a6d4:	orr	w0, w22, w0, lsl #3
    a6d8:	mov	w1, #0x2                   	// #2
    a6dc:	strb	w1, [sp, #120]
    a6e0:	add	x1, sp, #0x78
    a6e4:	str	x0, [sp, #128]
    a6e8:	add	x0, x19, #0x10
    a6ec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a6f0:	mov	w2, #0x5                   	// #5
    a6f4:	mov	w0, w20
    a6f8:	mov	w1, w2
    a6fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a700:	mov	w1, w0
    a704:	mov	x0, x19
    a708:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a70c:	mov	w1, w0
    a710:	mov	x0, x21
    a714:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a718:	tst	w0, #0xff
    a71c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a720:	ldr	w0, [sp, #92]
    a724:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a728:	mov	w2, #0x5                   	// #5
    a72c:	mov	w1, #0x0                   	// #0
    a730:	mov	w0, w20
    a734:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a738:	add	x21, sp, #0x5c
    a73c:	mov	w1, w0
    a740:	mov	x0, x19
    a744:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a748:	mov	w1, w0
    a74c:	mov	x0, x21
    a750:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a754:	tst	w0, #0xff
    a758:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a75c:	mov	w2, #0x5                   	// #5
    a760:	mov	w1, #0x0                   	// #0
    a764:	mov	w0, w20
    a768:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a76c:	mov	w1, w0
    a770:	mov	x0, x19
    a774:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a778:	mov	w1, w0
    a77c:	mov	x0, x21
    a780:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a784:	tst	w0, #0xff
    a788:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a78c:	mov	w2, #0x2                   	// #2
    a790:	mov	w1, #0xb                   	// #11
    a794:	mov	w0, w20
    a798:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a79c:	mov	w22, w0
    a7a0:	mov	w2, #0x1                   	// #1
    a7a4:	mov	w1, #0x1e                  	// #30
    a7a8:	mov	w0, w20
    a7ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a7b0:	orr	w0, w22, w0, lsl #2
    a7b4:	mov	w1, #0x2                   	// #2
    a7b8:	strb	w1, [sp, #120]
    a7bc:	add	x1, sp, #0x78
    a7c0:	str	x0, [sp, #128]
    a7c4:	add	x0, x19, #0x10
    a7c8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a7cc:	mov	w2, #0x5                   	// #5
    a7d0:	mov	w0, w20
    a7d4:	mov	w1, w2
    a7d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a7dc:	mov	w1, w0
    a7e0:	mov	x0, x19
    a7e4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a7e8:	mov	w1, w0
    a7ec:	mov	x0, x21
    a7f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a7f4:	tst	w0, #0xff
    a7f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a7fc:	ldr	w0, [sp, #92]
    a800:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a804:	mov	w2, #0x5                   	// #5
    a808:	mov	w1, #0x0                   	// #0
    a80c:	mov	w0, w20
    a810:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a814:	add	x21, sp, #0x5c
    a818:	mov	w1, w0
    a81c:	mov	x0, x19
    a820:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a824:	mov	w1, w0
    a828:	mov	x0, x21
    a82c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a830:	tst	w0, #0xff
    a834:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a838:	mov	w2, #0x5                   	// #5
    a83c:	mov	w1, #0x0                   	// #0
    a840:	mov	w0, w20
    a844:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a848:	mov	w1, w0
    a84c:	mov	x0, x19
    a850:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a854:	mov	w1, w0
    a858:	mov	x0, x21
    a85c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a860:	tst	w0, #0xff
    a864:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a868:	mov	w2, #0x2                   	// #2
    a86c:	mov	w1, #0xb                   	// #11
    a870:	mov	w0, w20
    a874:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a878:	mov	w22, w0
    a87c:	mov	w2, #0x1                   	// #1
    a880:	mov	w1, #0x1e                  	// #30
    a884:	mov	w0, w20
    a888:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a88c:	orr	w0, w22, w0, lsl #2
    a890:	mov	w1, #0x2                   	// #2
    a894:	strb	w1, [sp, #120]
    a898:	add	x1, sp, #0x78
    a89c:	str	x0, [sp, #128]
    a8a0:	add	x0, x19, #0x10
    a8a4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a8a8:	mov	w2, #0x5                   	// #5
    a8ac:	mov	w0, w20
    a8b0:	mov	w1, w2
    a8b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a8b8:	mov	w1, w0
    a8bc:	mov	x0, x19
    a8c0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a8c4:	mov	w1, w0
    a8c8:	mov	x0, x21
    a8cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a8d0:	tst	w0, #0xff
    a8d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a8d8:	ldr	w0, [sp, #92]
    a8dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a8e0:	mov	w2, #0x5                   	// #5
    a8e4:	mov	w1, #0x0                   	// #0
    a8e8:	mov	w0, w20
    a8ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a8f0:	add	x21, sp, #0x5c
    a8f4:	mov	w1, w0
    a8f8:	mov	x0, x19
    a8fc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a900:	mov	w1, w0
    a904:	mov	x0, x21
    a908:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a90c:	tst	w0, #0xff
    a910:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a914:	mov	w2, #0x5                   	// #5
    a918:	mov	w1, #0x0                   	// #0
    a91c:	mov	w0, w20
    a920:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a924:	mov	w1, w0
    a928:	mov	x0, x19
    a92c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a930:	mov	w1, w0
    a934:	mov	x0, x21
    a938:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a93c:	tst	w0, #0xff
    a940:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a944:	mov	w2, #0x1                   	// #1
    a948:	mov	w1, #0xc                   	// #12
    a94c:	mov	w0, w20
    a950:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a954:	mov	w22, w0
    a958:	mov	w2, #0x1                   	// #1
    a95c:	mov	w1, #0x1e                  	// #30
    a960:	mov	w0, w20
    a964:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a968:	orr	w0, w22, w0, lsl #1
    a96c:	mov	w1, #0x2                   	// #2
    a970:	strb	w1, [sp, #120]
    a974:	add	x1, sp, #0x78
    a978:	str	x0, [sp, #128]
    a97c:	add	x0, x19, #0x10
    a980:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    a984:	mov	w2, #0x5                   	// #5
    a988:	mov	w0, w20
    a98c:	mov	w1, w2
    a990:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a994:	mov	w1, w0
    a998:	mov	x0, x19
    a99c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a9a0:	mov	w1, w0
    a9a4:	mov	x0, x21
    a9a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a9ac:	tst	w0, #0xff
    a9b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a9b4:	ldr	w0, [sp, #92]
    a9b8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    a9bc:	mov	w2, #0x5                   	// #5
    a9c0:	mov	w1, #0x0                   	// #0
    a9c4:	mov	w0, w20
    a9c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    a9cc:	add	x21, sp, #0x5c
    a9d0:	mov	w1, w0
    a9d4:	mov	x0, x19
    a9d8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    a9dc:	mov	w1, w0
    a9e0:	mov	x0, x21
    a9e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    a9e8:	tst	w0, #0xff
    a9ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    a9f0:	mov	w2, #0x5                   	// #5
    a9f4:	mov	w1, #0x0                   	// #0
    a9f8:	mov	w0, w20
    a9fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    aa00:	mov	w1, w0
    aa04:	mov	x0, x19
    aa08:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    aa0c:	mov	w1, w0
    aa10:	mov	x0, x21
    aa14:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aa18:	tst	w0, #0xff
    aa1c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    aa20:	mov	w2, #0x1                   	// #1
    aa24:	mov	w1, #0x1e                  	// #30
    aa28:	mov	w0, w20
    aa2c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    aa30:	mov	w1, #0x2                   	// #2
    aa34:	mov	w0, w0
    aa38:	strb	w1, [sp, #120]
    aa3c:	add	x1, sp, #0x78
    aa40:	str	x0, [sp, #128]
    aa44:	add	x0, x19, #0x10
    aa48:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    aa4c:	mov	w2, #0x5                   	// #5
    aa50:	mov	w0, w20
    aa54:	mov	w1, w2
    aa58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    aa5c:	mov	w1, w0
    aa60:	mov	x0, x19
    aa64:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    aa68:	mov	w1, w0
    aa6c:	mov	x0, x21
    aa70:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aa74:	tst	w0, #0xff
    aa78:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    aa7c:	ldr	w0, [sp, #92]
    aa80:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    aa84:	mov	w2, #0x5                   	// #5
    aa88:	mov	w1, #0x0                   	// #0
    aa8c:	mov	w0, w20
    aa90:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    aa94:	add	x21, sp, #0x5c
    aa98:	mov	w1, w0
    aa9c:	mov	x0, x19
    aaa0:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    aaa4:	mov	w1, w0
    aaa8:	mov	x0, x21
    aaac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aab0:	tst	w0, #0xff
    aab4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    aab8:	mov	w2, #0x5                   	// #5
    aabc:	mov	w1, #0x0                   	// #0
    aac0:	mov	w0, w20
    aac4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    aac8:	mov	w1, w0
    aacc:	mov	x0, x19
    aad0:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    aad4:	mov	w1, w0
    aad8:	mov	x0, x21
    aadc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aae0:	tst	w0, #0xff
    aae4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    aae8:	mov	w2, #0x1                   	// #1
    aaec:	mov	w1, #0xc                   	// #12
    aaf0:	mov	w0, w20
    aaf4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    aaf8:	mov	w22, w0
    aafc:	mov	w2, #0x1                   	// #1
    ab00:	mov	w1, #0x1e                  	// #30
    ab04:	mov	w0, w20
    ab08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ab0c:	orr	w0, w22, w0, lsl #1
    ab10:	mov	w1, #0x2                   	// #2
    ab14:	strb	w1, [sp, #120]
    ab18:	add	x1, sp, #0x78
    ab1c:	str	x0, [sp, #128]
    ab20:	add	x0, x19, #0x10
    ab24:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ab28:	mov	w2, #0x5                   	// #5
    ab2c:	mov	w0, w20
    ab30:	mov	w1, w2
    ab34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ab38:	mov	w1, w0
    ab3c:	mov	x0, x19
    ab40:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ab44:	mov	w1, w0
    ab48:	mov	x0, x21
    ab4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ab50:	tst	w0, #0xff
    ab54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ab58:	ldr	w0, [sp, #92]
    ab5c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ab60:	mov	w2, #0x5                   	// #5
    ab64:	mov	w1, #0x0                   	// #0
    ab68:	mov	w0, w20
    ab6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ab70:	add	x21, sp, #0x5c
    ab74:	mov	w1, w0
    ab78:	mov	x0, x19
    ab7c:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ab80:	mov	w1, w0
    ab84:	mov	x0, x21
    ab88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ab8c:	tst	w0, #0xff
    ab90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ab94:	mov	w2, #0x5                   	// #5
    ab98:	mov	w1, #0x0                   	// #0
    ab9c:	mov	w0, w20
    aba0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    aba4:	mov	w1, w0
    aba8:	mov	x0, x19
    abac:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    abb0:	mov	w1, w0
    abb4:	mov	x0, x21
    abb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    abbc:	tst	w0, #0xff
    abc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    abc4:	mov	w2, #0x1                   	// #1
    abc8:	mov	w1, #0x1e                  	// #30
    abcc:	mov	w0, w20
    abd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    abd4:	mov	w1, #0x2                   	// #2
    abd8:	mov	w0, w0
    abdc:	strb	w1, [sp, #120]
    abe0:	add	x1, sp, #0x78
    abe4:	str	x0, [sp, #128]
    abe8:	add	x0, x19, #0x10
    abec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    abf0:	mov	w2, #0x5                   	// #5
    abf4:	mov	w0, w20
    abf8:	mov	w1, w2
    abfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ac00:	mov	w1, w0
    ac04:	mov	x0, x19
    ac08:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ac0c:	mov	w1, w0
    ac10:	mov	x0, x21
    ac14:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ac18:	tst	w0, #0xff
    ac1c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ac20:	ldr	w0, [sp, #92]
    ac24:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ac28:	mov	w2, #0x5                   	// #5
    ac2c:	mov	w1, #0x0                   	// #0
    ac30:	mov	w0, w20
    ac34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ac38:	add	x21, sp, #0x5c
    ac3c:	mov	w1, w0
    ac40:	mov	x0, x19
    ac44:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ac48:	mov	w1, w0
    ac4c:	mov	x0, x21
    ac50:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ac54:	tst	w0, #0xff
    ac58:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ac5c:	mov	w2, #0x5                   	// #5
    ac60:	mov	w1, #0x0                   	// #0
    ac64:	mov	w0, w20
    ac68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ac6c:	mov	w1, w0
    ac70:	mov	x0, x19
    ac74:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ac78:	mov	w1, w0
    ac7c:	mov	x0, x21
    ac80:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ac84:	tst	w0, #0xff
    ac88:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ac8c:	mov	w2, #0x3                   	// #3
    ac90:	mov	w1, #0xa                   	// #10
    ac94:	mov	w0, w20
    ac98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ac9c:	mov	w22, w0
    aca0:	mov	w2, #0x1                   	// #1
    aca4:	mov	w1, #0x1e                  	// #30
    aca8:	mov	w0, w20
    acac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    acb0:	orr	w0, w22, w0, lsl #3
    acb4:	mov	w1, #0x2                   	// #2
    acb8:	strb	w1, [sp, #120]
    acbc:	add	x1, sp, #0x78
    acc0:	str	x0, [sp, #128]
    acc4:	add	x0, x19, #0x10
    acc8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    accc:	mov	w2, #0x5                   	// #5
    acd0:	mov	w0, w20
    acd4:	mov	w1, w2
    acd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    acdc:	mov	w1, w0
    ace0:	mov	x0, x19
    ace4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ace8:	mov	w1, w0
    acec:	mov	x0, x21
    acf0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    acf4:	tst	w0, #0xff
    acf8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    acfc:	ldr	w0, [sp, #92]
    ad00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ad04:	mov	w2, #0x5                   	// #5
    ad08:	mov	w1, #0x0                   	// #0
    ad0c:	mov	w0, w20
    ad10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ad14:	add	x21, sp, #0x5c
    ad18:	mov	w1, w0
    ad1c:	mov	x0, x19
    ad20:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ad24:	mov	w1, w0
    ad28:	mov	x0, x21
    ad2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ad30:	tst	w0, #0xff
    ad34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ad38:	mov	w2, #0x5                   	// #5
    ad3c:	mov	w1, #0x0                   	// #0
    ad40:	mov	w0, w20
    ad44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ad48:	mov	w1, w0
    ad4c:	mov	x0, x19
    ad50:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ad54:	mov	w1, w0
    ad58:	mov	x0, x21
    ad5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ad60:	tst	w0, #0xff
    ad64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ad68:	mov	w2, #0x3                   	// #3
    ad6c:	mov	w1, #0xa                   	// #10
    ad70:	mov	w0, w20
    ad74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ad78:	mov	w22, w0
    ad7c:	mov	w2, #0x1                   	// #1
    ad80:	mov	w1, #0x1e                  	// #30
    ad84:	mov	w0, w20
    ad88:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ad8c:	orr	w0, w22, w0, lsl #3
    ad90:	mov	w1, #0x2                   	// #2
    ad94:	strb	w1, [sp, #120]
    ad98:	add	x1, sp, #0x78
    ad9c:	str	x0, [sp, #128]
    ada0:	add	x0, x19, #0x10
    ada4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ada8:	mov	w2, #0x5                   	// #5
    adac:	mov	w0, w20
    adb0:	mov	w1, w2
    adb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    adb8:	mov	w1, w0
    adbc:	mov	x0, x19
    adc0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    adc4:	mov	w1, w0
    adc8:	mov	x0, x21
    adcc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    add0:	tst	w0, #0xff
    add4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    add8:	ldr	w0, [sp, #92]
    addc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ade0:	mov	w2, #0x5                   	// #5
    ade4:	mov	w1, #0x0                   	// #0
    ade8:	mov	w0, w20
    adec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    adf0:	add	x21, sp, #0x5c
    adf4:	mov	w1, w0
    adf8:	mov	x0, x19
    adfc:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ae00:	mov	w1, w0
    ae04:	mov	x0, x21
    ae08:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ae0c:	tst	w0, #0xff
    ae10:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ae14:	mov	w2, #0x5                   	// #5
    ae18:	mov	w1, #0x0                   	// #0
    ae1c:	mov	w0, w20
    ae20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ae24:	mov	w1, w0
    ae28:	mov	x0, x19
    ae2c:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ae30:	mov	w1, w0
    ae34:	mov	x0, x21
    ae38:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ae3c:	tst	w0, #0xff
    ae40:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ae44:	mov	w2, #0x2                   	// #2
    ae48:	mov	w1, #0xb                   	// #11
    ae4c:	mov	w0, w20
    ae50:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ae54:	mov	w22, w0
    ae58:	mov	w2, #0x1                   	// #1
    ae5c:	mov	w1, #0x1e                  	// #30
    ae60:	mov	w0, w20
    ae64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ae68:	orr	w0, w22, w0, lsl #2
    ae6c:	mov	w1, #0x2                   	// #2
    ae70:	strb	w1, [sp, #120]
    ae74:	add	x1, sp, #0x78
    ae78:	str	x0, [sp, #128]
    ae7c:	add	x0, x19, #0x10
    ae80:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ae84:	mov	w2, #0x5                   	// #5
    ae88:	mov	w0, w20
    ae8c:	mov	w1, w2
    ae90:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ae94:	mov	w1, w0
    ae98:	mov	x0, x19
    ae9c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    aea0:	mov	w1, w0
    aea4:	mov	x0, x21
    aea8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aeac:	tst	w0, #0xff
    aeb0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    aeb4:	ldr	w0, [sp, #92]
    aeb8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    aebc:	mov	w2, #0x5                   	// #5
    aec0:	mov	w1, #0x0                   	// #0
    aec4:	mov	w0, w20
    aec8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    aecc:	add	x21, sp, #0x5c
    aed0:	mov	w1, w0
    aed4:	mov	x0, x19
    aed8:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    aedc:	mov	w1, w0
    aee0:	mov	x0, x21
    aee4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aee8:	tst	w0, #0xff
    aeec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    aef0:	mov	w2, #0x5                   	// #5
    aef4:	mov	w1, #0x0                   	// #0
    aef8:	mov	w0, w20
    aefc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    af00:	mov	w1, w0
    af04:	mov	x0, x19
    af08:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    af0c:	mov	w1, w0
    af10:	mov	x0, x21
    af14:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    af18:	tst	w0, #0xff
    af1c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    af20:	mov	w2, #0x2                   	// #2
    af24:	mov	w1, #0xb                   	// #11
    af28:	mov	w0, w20
    af2c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    af30:	mov	w22, w0
    af34:	mov	w2, #0x1                   	// #1
    af38:	mov	w1, #0x1e                  	// #30
    af3c:	mov	w0, w20
    af40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    af44:	orr	w0, w22, w0, lsl #2
    af48:	mov	w1, #0x2                   	// #2
    af4c:	strb	w1, [sp, #120]
    af50:	add	x1, sp, #0x78
    af54:	str	x0, [sp, #128]
    af58:	add	x0, x19, #0x10
    af5c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    af60:	mov	w2, #0x5                   	// #5
    af64:	mov	w0, w20
    af68:	mov	w1, w2
    af6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    af70:	mov	w1, w0
    af74:	mov	x0, x19
    af78:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    af7c:	mov	w1, w0
    af80:	mov	x0, x21
    af84:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    af88:	tst	w0, #0xff
    af8c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    af90:	ldr	w0, [sp, #92]
    af94:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    af98:	mov	w2, #0x5                   	// #5
    af9c:	mov	w1, #0x0                   	// #0
    afa0:	mov	w0, w20
    afa4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    afa8:	add	x21, sp, #0x5c
    afac:	mov	w1, w0
    afb0:	mov	x0, x19
    afb4:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    afb8:	mov	w1, w0
    afbc:	mov	x0, x21
    afc0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    afc4:	tst	w0, #0xff
    afc8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    afcc:	mov	w2, #0x5                   	// #5
    afd0:	mov	w1, #0x0                   	// #0
    afd4:	mov	w0, w20
    afd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    afdc:	mov	w1, w0
    afe0:	mov	x0, x19
    afe4:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    afe8:	mov	w1, w0
    afec:	mov	x0, x21
    aff0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    aff4:	tst	w0, #0xff
    aff8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    affc:	mov	w2, #0x1                   	// #1
    b000:	mov	w1, #0xc                   	// #12
    b004:	mov	w0, w20
    b008:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b00c:	mov	w22, w0
    b010:	mov	w2, #0x1                   	// #1
    b014:	mov	w1, #0x1e                  	// #30
    b018:	mov	w0, w20
    b01c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b020:	orr	w0, w22, w0, lsl #1
    b024:	mov	w1, #0x2                   	// #2
    b028:	strb	w1, [sp, #120]
    b02c:	add	x1, sp, #0x78
    b030:	str	x0, [sp, #128]
    b034:	add	x0, x19, #0x10
    b038:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b03c:	mov	w2, #0x5                   	// #5
    b040:	mov	w0, w20
    b044:	mov	w1, w2
    b048:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b04c:	mov	w1, w0
    b050:	mov	x0, x19
    b054:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b058:	mov	w1, w0
    b05c:	mov	x0, x21
    b060:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b064:	tst	w0, #0xff
    b068:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b06c:	ldr	w0, [sp, #92]
    b070:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b074:	mov	w2, #0x5                   	// #5
    b078:	mov	w1, #0x0                   	// #0
    b07c:	mov	w0, w20
    b080:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b084:	add	x21, sp, #0x5c
    b088:	mov	w1, w0
    b08c:	mov	x0, x19
    b090:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b094:	mov	w1, w0
    b098:	mov	x0, x21
    b09c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b0a0:	tst	w0, #0xff
    b0a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b0a8:	mov	w2, #0x5                   	// #5
    b0ac:	mov	w1, #0x0                   	// #0
    b0b0:	mov	w0, w20
    b0b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b0b8:	mov	w1, w0
    b0bc:	mov	x0, x19
    b0c0:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b0c4:	mov	w1, w0
    b0c8:	mov	x0, x21
    b0cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b0d0:	tst	w0, #0xff
    b0d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b0d8:	mov	w2, #0x1                   	// #1
    b0dc:	mov	w1, #0x1e                  	// #30
    b0e0:	mov	w0, w20
    b0e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b0e8:	mov	w1, #0x2                   	// #2
    b0ec:	mov	w0, w0
    b0f0:	strb	w1, [sp, #120]
    b0f4:	add	x1, sp, #0x78
    b0f8:	str	x0, [sp, #128]
    b0fc:	add	x0, x19, #0x10
    b100:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b104:	mov	w2, #0x5                   	// #5
    b108:	mov	w0, w20
    b10c:	mov	w1, w2
    b110:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b114:	mov	w1, w0
    b118:	mov	x0, x19
    b11c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b120:	mov	w1, w0
    b124:	mov	x0, x21
    b128:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b12c:	tst	w0, #0xff
    b130:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b134:	ldr	w0, [sp, #92]
    b138:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b13c:	mov	w2, #0x5                   	// #5
    b140:	mov	w1, #0x0                   	// #0
    b144:	mov	w0, w20
    b148:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b14c:	add	x21, sp, #0x5c
    b150:	mov	w1, w0
    b154:	mov	x0, x19
    b158:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b15c:	mov	w1, w0
    b160:	mov	x0, x21
    b164:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b168:	tst	w0, #0xff
    b16c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b170:	mov	w2, #0x5                   	// #5
    b174:	mov	w1, #0x0                   	// #0
    b178:	mov	w0, w20
    b17c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b180:	mov	w1, w0
    b184:	mov	x0, x19
    b188:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b18c:	mov	w1, w0
    b190:	mov	x0, x21
    b194:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b198:	tst	w0, #0xff
    b19c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b1a0:	mov	w2, #0x1                   	// #1
    b1a4:	mov	w1, #0xc                   	// #12
    b1a8:	mov	w0, w20
    b1ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b1b0:	mov	w22, w0
    b1b4:	mov	w2, #0x1                   	// #1
    b1b8:	mov	w1, #0x1e                  	// #30
    b1bc:	mov	w0, w20
    b1c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b1c4:	orr	w0, w22, w0, lsl #1
    b1c8:	mov	w1, #0x2                   	// #2
    b1cc:	strb	w1, [sp, #120]
    b1d0:	add	x1, sp, #0x78
    b1d4:	str	x0, [sp, #128]
    b1d8:	add	x0, x19, #0x10
    b1dc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b1e0:	mov	w2, #0x5                   	// #5
    b1e4:	mov	w0, w20
    b1e8:	mov	w1, w2
    b1ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b1f0:	mov	w1, w0
    b1f4:	mov	x0, x19
    b1f8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b1fc:	mov	w1, w0
    b200:	mov	x0, x21
    b204:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b208:	tst	w0, #0xff
    b20c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b210:	ldr	w0, [sp, #92]
    b214:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b218:	mov	w2, #0x5                   	// #5
    b21c:	mov	w1, #0x0                   	// #0
    b220:	mov	w0, w20
    b224:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b228:	add	x21, sp, #0x5c
    b22c:	mov	w1, w0
    b230:	mov	x0, x19
    b234:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b238:	mov	w1, w0
    b23c:	mov	x0, x21
    b240:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b244:	tst	w0, #0xff
    b248:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b24c:	mov	w2, #0x5                   	// #5
    b250:	mov	w1, #0x0                   	// #0
    b254:	mov	w0, w20
    b258:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b25c:	mov	w1, w0
    b260:	mov	x0, x19
    b264:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b268:	mov	w1, w0
    b26c:	mov	x0, x21
    b270:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b274:	tst	w0, #0xff
    b278:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b27c:	mov	w2, #0x1                   	// #1
    b280:	mov	w1, #0x1e                  	// #30
    b284:	mov	w0, w20
    b288:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b28c:	mov	w1, #0x2                   	// #2
    b290:	mov	w0, w0
    b294:	strb	w1, [sp, #120]
    b298:	add	x1, sp, #0x78
    b29c:	str	x0, [sp, #128]
    b2a0:	add	x0, x19, #0x10
    b2a4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b2a8:	mov	w2, #0x5                   	// #5
    b2ac:	mov	w0, w20
    b2b0:	mov	w1, w2
    b2b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b2b8:	mov	w1, w0
    b2bc:	mov	x0, x19
    b2c0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b2c4:	mov	w1, w0
    b2c8:	mov	x0, x21
    b2cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b2d0:	tst	w0, #0xff
    b2d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b2d8:	ldr	w0, [sp, #92]
    b2dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b2e0:	mov	w2, #0x5                   	// #5
    b2e4:	mov	w0, w20
    b2e8:	mov	w1, w2
    b2ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b2f0:	add	x21, sp, #0x5c
    b2f4:	mov	w1, w0
    b2f8:	mov	x0, x19
    b2fc:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b300:	mov	w1, w0
    b304:	mov	x0, x21
    b308:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b30c:	tst	w0, #0xff
    b310:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b314:	mov	w2, #0x5                   	// #5
    b318:	mov	w1, #0x0                   	// #0
    b31c:	mov	w0, w20
    b320:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b324:	mov	w1, w0
    b328:	mov	x0, x19
    b32c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b330:	mov	w1, w0
    b334:	mov	x0, x21
    b338:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b33c:	tst	w0, #0xff
    b340:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b344:	mov	w2, #0x3                   	// #3
    b348:	mov	w1, #0xa                   	// #10
    b34c:	mov	w0, w20
    b350:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b354:	mov	w22, w0
    b358:	mov	w2, #0x1                   	// #1
    b35c:	mov	w1, #0x1e                  	// #30
    b360:	mov	w0, w20
    b364:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b368:	orr	w0, w22, w0, lsl #3
    b36c:	mov	w1, #0x2                   	// #2
    b370:	strb	w1, [sp, #120]
    b374:	add	x1, sp, #0x78
    b378:	str	x0, [sp, #128]
    b37c:	add	x0, x19, #0x10
    b380:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b384:	mov	w2, #0x5                   	// #5
    b388:	mov	w0, w20
    b38c:	mov	w1, w2
    b390:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b394:	mov	w1, w0
    b398:	mov	x0, x19
    b39c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b3a0:	mov	w1, w0
    b3a4:	mov	x0, x21
    b3a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b3ac:	tst	w0, #0xff
    b3b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b3b4:	mov	w2, #0x5                   	// #5
    b3b8:	mov	w1, #0x10                  	// #16
    b3bc:	mov	w0, w20
    b3c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b3c4:	mov	w1, w0
    b3c8:	mov	x0, x19
    b3cc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b3d0:	mov	w1, w0
    b3d4:	mov	x0, x21
    b3d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b3dc:	tst	w0, #0xff
    b3e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b3e4:	ldr	w0, [sp, #92]
    b3e8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b3ec:	mov	w2, #0x5                   	// #5
    b3f0:	mov	w0, w20
    b3f4:	mov	w1, w2
    b3f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b3fc:	add	x21, sp, #0x5c
    b400:	mov	w1, w0
    b404:	mov	x0, x19
    b408:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b40c:	mov	w1, w0
    b410:	mov	x0, x21
    b414:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b418:	tst	w0, #0xff
    b41c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b420:	mov	w2, #0x5                   	// #5
    b424:	mov	w1, #0x0                   	// #0
    b428:	mov	w0, w20
    b42c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b430:	mov	w1, w0
    b434:	mov	x0, x19
    b438:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b43c:	mov	w1, w0
    b440:	mov	x0, x21
    b444:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b448:	tst	w0, #0xff
    b44c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b450:	mov	w2, #0x3                   	// #3
    b454:	mov	w1, #0xa                   	// #10
    b458:	mov	w0, w20
    b45c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b460:	mov	w22, w0
    b464:	mov	w2, #0x1                   	// #1
    b468:	mov	w1, #0x1e                  	// #30
    b46c:	mov	w0, w20
    b470:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b474:	orr	w0, w22, w0, lsl #3
    b478:	mov	w1, #0x2                   	// #2
    b47c:	strb	w1, [sp, #120]
    b480:	add	x1, sp, #0x78
    b484:	str	x0, [sp, #128]
    b488:	add	x0, x19, #0x10
    b48c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b490:	mov	w2, #0x5                   	// #5
    b494:	mov	w0, w20
    b498:	mov	w1, w2
    b49c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b4a0:	mov	w1, w0
    b4a4:	mov	x0, x19
    b4a8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b4ac:	mov	w1, w0
    b4b0:	mov	x0, x21
    b4b4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b4b8:	tst	w0, #0xff
    b4bc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b4c0:	mov	w2, #0x5                   	// #5
    b4c4:	mov	w1, #0x10                  	// #16
    b4c8:	mov	w0, w20
    b4cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b4d0:	mov	w1, w0
    b4d4:	mov	x0, x19
    b4d8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b4dc:	mov	w1, w0
    b4e0:	mov	x0, x21
    b4e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b4e8:	tst	w0, #0xff
    b4ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b4f0:	ldr	w0, [sp, #92]
    b4f4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b4f8:	mov	w2, #0x5                   	// #5
    b4fc:	mov	w0, w20
    b500:	mov	w1, w2
    b504:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b508:	add	x21, sp, #0x5c
    b50c:	mov	w1, w0
    b510:	mov	x0, x19
    b514:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b518:	mov	w1, w0
    b51c:	mov	x0, x21
    b520:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b524:	tst	w0, #0xff
    b528:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b52c:	mov	w2, #0x5                   	// #5
    b530:	mov	w1, #0x0                   	// #0
    b534:	mov	w0, w20
    b538:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b53c:	mov	w1, w0
    b540:	mov	x0, x19
    b544:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b548:	mov	w1, w0
    b54c:	mov	x0, x21
    b550:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b554:	tst	w0, #0xff
    b558:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b55c:	mov	w2, #0x3                   	// #3
    b560:	mov	w1, #0xa                   	// #10
    b564:	mov	w0, w20
    b568:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b56c:	mov	w22, w0
    b570:	mov	w2, #0x1                   	// #1
    b574:	mov	w1, #0x1e                  	// #30
    b578:	mov	w0, w20
    b57c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b580:	orr	w0, w22, w0, lsl #3
    b584:	mov	w1, #0x2                   	// #2
    b588:	strb	w1, [sp, #120]
    b58c:	add	x1, sp, #0x78
    b590:	str	x0, [sp, #128]
    b594:	add	x0, x19, #0x10
    b598:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b59c:	mov	w2, #0x5                   	// #5
    b5a0:	mov	w0, w20
    b5a4:	mov	w1, w2
    b5a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b5ac:	mov	w1, w0
    b5b0:	mov	x0, x19
    b5b4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b5b8:	mov	w1, w0
    b5bc:	mov	x0, x21
    b5c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b5c4:	tst	w0, #0xff
    b5c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b5cc:	mov	w2, #0x5                   	// #5
    b5d0:	mov	w1, #0x10                  	// #16
    b5d4:	mov	w0, w20
    b5d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b5dc:	mov	w1, w0
    b5e0:	mov	x0, x19
    b5e4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b5e8:	mov	w1, w0
    b5ec:	mov	x0, x21
    b5f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b5f4:	tst	w0, #0xff
    b5f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b5fc:	ldr	w0, [sp, #92]
    b600:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b604:	mov	w2, #0x5                   	// #5
    b608:	mov	w0, w20
    b60c:	mov	w1, w2
    b610:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b614:	add	x21, sp, #0x5c
    b618:	mov	w1, w0
    b61c:	mov	x0, x19
    b620:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b624:	mov	w1, w0
    b628:	mov	x0, x21
    b62c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b630:	tst	w0, #0xff
    b634:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b638:	mov	w2, #0x5                   	// #5
    b63c:	mov	w1, #0x0                   	// #0
    b640:	mov	w0, w20
    b644:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b648:	mov	w1, w0
    b64c:	mov	x0, x19
    b650:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b654:	mov	w1, w0
    b658:	mov	x0, x21
    b65c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b660:	tst	w0, #0xff
    b664:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b668:	mov	w2, #0x3                   	// #3
    b66c:	mov	w1, #0xa                   	// #10
    b670:	mov	w0, w20
    b674:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b678:	mov	w22, w0
    b67c:	mov	w2, #0x1                   	// #1
    b680:	mov	w1, #0x1e                  	// #30
    b684:	mov	w0, w20
    b688:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b68c:	orr	w0, w22, w0, lsl #3
    b690:	mov	w1, #0x2                   	// #2
    b694:	strb	w1, [sp, #120]
    b698:	add	x1, sp, #0x78
    b69c:	str	x0, [sp, #128]
    b6a0:	add	x0, x19, #0x10
    b6a4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b6a8:	mov	w2, #0x5                   	// #5
    b6ac:	mov	w0, w20
    b6b0:	mov	w1, w2
    b6b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b6b8:	mov	w1, w0
    b6bc:	mov	x0, x19
    b6c0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b6c4:	mov	w1, w0
    b6c8:	mov	x0, x21
    b6cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b6d0:	tst	w0, #0xff
    b6d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b6d8:	mov	w2, #0x5                   	// #5
    b6dc:	mov	w1, #0x10                  	// #16
    b6e0:	mov	w0, w20
    b6e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b6e8:	mov	w1, w0
    b6ec:	mov	x0, x19
    b6f0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b6f4:	mov	w1, w0
    b6f8:	mov	x0, x21
    b6fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b700:	tst	w0, #0xff
    b704:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b708:	ldr	w0, [sp, #92]
    b70c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b710:	mov	w2, #0x5                   	// #5
    b714:	mov	w0, w20
    b718:	mov	w1, w2
    b71c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b720:	add	x21, sp, #0x5c
    b724:	mov	w1, w0
    b728:	mov	x0, x19
    b72c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b730:	mov	w1, w0
    b734:	mov	x0, x21
    b738:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b73c:	tst	w0, #0xff
    b740:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b744:	mov	w2, #0x5                   	// #5
    b748:	mov	w1, #0x0                   	// #0
    b74c:	mov	w0, w20
    b750:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b754:	mov	w1, w0
    b758:	mov	x0, x19
    b75c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b760:	mov	w1, w0
    b764:	mov	x0, x21
    b768:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b76c:	tst	w0, #0xff
    b770:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b774:	mov	w2, #0x2                   	// #2
    b778:	mov	w1, #0xb                   	// #11
    b77c:	mov	w0, w20
    b780:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b784:	mov	w22, w0
    b788:	mov	w2, #0x1                   	// #1
    b78c:	mov	w1, #0x1e                  	// #30
    b790:	mov	w0, w20
    b794:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b798:	orr	w0, w22, w0, lsl #2
    b79c:	mov	w1, #0x2                   	// #2
    b7a0:	strb	w1, [sp, #120]
    b7a4:	add	x1, sp, #0x78
    b7a8:	str	x0, [sp, #128]
    b7ac:	add	x0, x19, #0x10
    b7b0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b7b4:	mov	w2, #0x5                   	// #5
    b7b8:	mov	w0, w20
    b7bc:	mov	w1, w2
    b7c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b7c4:	mov	w1, w0
    b7c8:	mov	x0, x19
    b7cc:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b7d0:	mov	w1, w0
    b7d4:	mov	x0, x21
    b7d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b7dc:	tst	w0, #0xff
    b7e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b7e4:	mov	w2, #0x5                   	// #5
    b7e8:	mov	w1, #0x10                  	// #16
    b7ec:	mov	w0, w20
    b7f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b7f4:	mov	w1, w0
    b7f8:	mov	x0, x19
    b7fc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b800:	mov	w1, w0
    b804:	mov	x0, x21
    b808:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b80c:	tst	w0, #0xff
    b810:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b814:	ldr	w0, [sp, #92]
    b818:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b81c:	mov	w2, #0x5                   	// #5
    b820:	mov	w0, w20
    b824:	mov	w1, w2
    b828:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b82c:	add	x21, sp, #0x5c
    b830:	mov	w1, w0
    b834:	mov	x0, x19
    b838:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b83c:	mov	w1, w0
    b840:	mov	x0, x21
    b844:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b848:	tst	w0, #0xff
    b84c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b850:	mov	w2, #0x5                   	// #5
    b854:	mov	w1, #0x0                   	// #0
    b858:	mov	w0, w20
    b85c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b860:	mov	w1, w0
    b864:	mov	x0, x19
    b868:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b86c:	mov	w1, w0
    b870:	mov	x0, x21
    b874:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b878:	tst	w0, #0xff
    b87c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b880:	mov	w2, #0x2                   	// #2
    b884:	mov	w1, #0xb                   	// #11
    b888:	mov	w0, w20
    b88c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b890:	mov	w22, w0
    b894:	mov	w2, #0x1                   	// #1
    b898:	mov	w1, #0x1e                  	// #30
    b89c:	mov	w0, w20
    b8a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b8a4:	orr	w0, w22, w0, lsl #2
    b8a8:	mov	w1, #0x2                   	// #2
    b8ac:	strb	w1, [sp, #120]
    b8b0:	add	x1, sp, #0x78
    b8b4:	str	x0, [sp, #128]
    b8b8:	add	x0, x19, #0x10
    b8bc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b8c0:	mov	w2, #0x5                   	// #5
    b8c4:	mov	w0, w20
    b8c8:	mov	w1, w2
    b8cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b8d0:	mov	w1, w0
    b8d4:	mov	x0, x19
    b8d8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b8dc:	mov	w1, w0
    b8e0:	mov	x0, x21
    b8e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b8e8:	tst	w0, #0xff
    b8ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b8f0:	mov	w2, #0x5                   	// #5
    b8f4:	mov	w1, #0x10                  	// #16
    b8f8:	mov	w0, w20
    b8fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b900:	mov	w1, w0
    b904:	mov	x0, x19
    b908:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b90c:	mov	w1, w0
    b910:	mov	x0, x21
    b914:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b918:	tst	w0, #0xff
    b91c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b920:	ldr	w0, [sp, #92]
    b924:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    b928:	mov	w2, #0x5                   	// #5
    b92c:	mov	w0, w20
    b930:	mov	w1, w2
    b934:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b938:	add	x21, sp, #0x5c
    b93c:	mov	w1, w0
    b940:	mov	x0, x19
    b944:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b948:	mov	w1, w0
    b94c:	mov	x0, x21
    b950:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b954:	tst	w0, #0xff
    b958:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b95c:	mov	w2, #0x5                   	// #5
    b960:	mov	w1, #0x0                   	// #0
    b964:	mov	w0, w20
    b968:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b96c:	mov	w1, w0
    b970:	mov	x0, x19
    b974:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b978:	mov	w1, w0
    b97c:	mov	x0, x21
    b980:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b984:	tst	w0, #0xff
    b988:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b98c:	mov	w2, #0x2                   	// #2
    b990:	mov	w1, #0xb                   	// #11
    b994:	mov	w0, w20
    b998:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b99c:	mov	w22, w0
    b9a0:	mov	w2, #0x1                   	// #1
    b9a4:	mov	w1, #0x1e                  	// #30
    b9a8:	mov	w0, w20
    b9ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b9b0:	orr	w0, w22, w0, lsl #2
    b9b4:	mov	w1, #0x2                   	// #2
    b9b8:	strb	w1, [sp, #120]
    b9bc:	add	x1, sp, #0x78
    b9c0:	str	x0, [sp, #128]
    b9c4:	add	x0, x19, #0x10
    b9c8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    b9cc:	mov	w2, #0x5                   	// #5
    b9d0:	mov	w0, w20
    b9d4:	mov	w1, w2
    b9d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    b9dc:	mov	w1, w0
    b9e0:	mov	x0, x19
    b9e4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    b9e8:	mov	w1, w0
    b9ec:	mov	x0, x21
    b9f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    b9f4:	tst	w0, #0xff
    b9f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    b9fc:	mov	w2, #0x5                   	// #5
    ba00:	mov	w1, #0x10                  	// #16
    ba04:	mov	w0, w20
    ba08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ba0c:	mov	w1, w0
    ba10:	mov	x0, x19
    ba14:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ba18:	mov	w1, w0
    ba1c:	mov	x0, x21
    ba20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ba24:	tst	w0, #0xff
    ba28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ba2c:	ldr	w0, [sp, #92]
    ba30:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ba34:	mov	w2, #0x5                   	// #5
    ba38:	mov	w0, w20
    ba3c:	mov	w1, w2
    ba40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ba44:	add	x21, sp, #0x5c
    ba48:	mov	w1, w0
    ba4c:	mov	x0, x19
    ba50:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ba54:	mov	w1, w0
    ba58:	mov	x0, x21
    ba5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ba60:	tst	w0, #0xff
    ba64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ba68:	mov	w2, #0x5                   	// #5
    ba6c:	mov	w1, #0x0                   	// #0
    ba70:	mov	w0, w20
    ba74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ba78:	mov	w1, w0
    ba7c:	mov	x0, x19
    ba80:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ba84:	mov	w1, w0
    ba88:	mov	x0, x21
    ba8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ba90:	tst	w0, #0xff
    ba94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ba98:	mov	w2, #0x2                   	// #2
    ba9c:	mov	w1, #0xb                   	// #11
    baa0:	mov	w0, w20
    baa4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    baa8:	mov	w22, w0
    baac:	mov	w2, #0x1                   	// #1
    bab0:	mov	w1, #0x1e                  	// #30
    bab4:	mov	w0, w20
    bab8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    babc:	orr	w0, w22, w0, lsl #2
    bac0:	mov	w1, #0x2                   	// #2
    bac4:	strb	w1, [sp, #120]
    bac8:	add	x1, sp, #0x78
    bacc:	str	x0, [sp, #128]
    bad0:	add	x0, x19, #0x10
    bad4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    bad8:	mov	w2, #0x5                   	// #5
    badc:	mov	w0, w20
    bae0:	mov	w1, w2
    bae4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bae8:	mov	w1, w0
    baec:	mov	x0, x19
    baf0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    baf4:	mov	w1, w0
    baf8:	mov	x0, x21
    bafc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bb00:	tst	w0, #0xff
    bb04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bb08:	mov	w2, #0x5                   	// #5
    bb0c:	mov	w1, #0x10                  	// #16
    bb10:	mov	w0, w20
    bb14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bb18:	mov	w1, w0
    bb1c:	mov	x0, x19
    bb20:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bb24:	mov	w1, w0
    bb28:	mov	x0, x21
    bb2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bb30:	tst	w0, #0xff
    bb34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bb38:	ldr	w0, [sp, #92]
    bb3c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    bb40:	mov	w2, #0x5                   	// #5
    bb44:	mov	w0, w20
    bb48:	mov	w1, w2
    bb4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bb50:	add	x21, sp, #0x5c
    bb54:	mov	w1, w0
    bb58:	mov	x0, x19
    bb5c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bb60:	mov	w1, w0
    bb64:	mov	x0, x21
    bb68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bb6c:	tst	w0, #0xff
    bb70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bb74:	mov	w2, #0x5                   	// #5
    bb78:	mov	w1, #0x0                   	// #0
    bb7c:	mov	w0, w20
    bb80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bb84:	mov	w1, w0
    bb88:	mov	x0, x19
    bb8c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bb90:	mov	w1, w0
    bb94:	mov	x0, x21
    bb98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bb9c:	tst	w0, #0xff
    bba0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bba4:	mov	w2, #0x1                   	// #1
    bba8:	mov	w1, #0xc                   	// #12
    bbac:	mov	w0, w20
    bbb0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bbb4:	mov	w22, w0
    bbb8:	mov	w2, #0x1                   	// #1
    bbbc:	mov	w1, #0x1e                  	// #30
    bbc0:	mov	w0, w20
    bbc4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bbc8:	orr	w0, w22, w0, lsl #1
    bbcc:	mov	w1, #0x2                   	// #2
    bbd0:	strb	w1, [sp, #120]
    bbd4:	add	x1, sp, #0x78
    bbd8:	str	x0, [sp, #128]
    bbdc:	add	x0, x19, #0x10
    bbe0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    bbe4:	mov	w2, #0x5                   	// #5
    bbe8:	mov	w0, w20
    bbec:	mov	w1, w2
    bbf0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bbf4:	mov	w1, w0
    bbf8:	mov	x0, x19
    bbfc:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bc00:	mov	w1, w0
    bc04:	mov	x0, x21
    bc08:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bc0c:	tst	w0, #0xff
    bc10:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bc14:	mov	w2, #0x5                   	// #5
    bc18:	mov	w1, #0x10                  	// #16
    bc1c:	mov	w0, w20
    bc20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bc24:	mov	w1, w0
    bc28:	mov	x0, x19
    bc2c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bc30:	mov	w1, w0
    bc34:	mov	x0, x21
    bc38:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bc3c:	tst	w0, #0xff
    bc40:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bc44:	ldr	w0, [sp, #92]
    bc48:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    bc4c:	mov	w2, #0x5                   	// #5
    bc50:	mov	w0, w20
    bc54:	mov	w1, w2
    bc58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bc5c:	add	x21, sp, #0x5c
    bc60:	mov	w1, w0
    bc64:	mov	x0, x19
    bc68:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bc6c:	mov	w1, w0
    bc70:	mov	x0, x21
    bc74:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bc78:	tst	w0, #0xff
    bc7c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bc80:	mov	w2, #0x5                   	// #5
    bc84:	mov	w1, #0x0                   	// #0
    bc88:	mov	w0, w20
    bc8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bc90:	mov	w1, w0
    bc94:	mov	x0, x19
    bc98:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bc9c:	mov	w1, w0
    bca0:	mov	x0, x21
    bca4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bca8:	tst	w0, #0xff
    bcac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bcb0:	mov	w2, #0x1                   	// #1
    bcb4:	mov	w1, #0xc                   	// #12
    bcb8:	mov	w0, w20
    bcbc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bcc0:	mov	w22, w0
    bcc4:	mov	w2, #0x1                   	// #1
    bcc8:	mov	w1, #0x1e                  	// #30
    bccc:	mov	w0, w20
    bcd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bcd4:	orr	w0, w22, w0, lsl #1
    bcd8:	mov	w1, #0x2                   	// #2
    bcdc:	strb	w1, [sp, #120]
    bce0:	add	x1, sp, #0x78
    bce4:	str	x0, [sp, #128]
    bce8:	add	x0, x19, #0x10
    bcec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    bcf0:	mov	w2, #0x5                   	// #5
    bcf4:	mov	w0, w20
    bcf8:	mov	w1, w2
    bcfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bd00:	mov	w1, w0
    bd04:	mov	x0, x19
    bd08:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bd0c:	mov	w1, w0
    bd10:	mov	x0, x21
    bd14:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bd18:	tst	w0, #0xff
    bd1c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bd20:	mov	w2, #0x5                   	// #5
    bd24:	mov	w1, #0x10                  	// #16
    bd28:	mov	w0, w20
    bd2c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bd30:	mov	w1, w0
    bd34:	mov	x0, x19
    bd38:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bd3c:	mov	w1, w0
    bd40:	mov	x0, x21
    bd44:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bd48:	tst	w0, #0xff
    bd4c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bd50:	ldr	w0, [sp, #92]
    bd54:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    bd58:	mov	w2, #0x5                   	// #5
    bd5c:	mov	w0, w20
    bd60:	mov	w1, w2
    bd64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bd68:	add	x21, sp, #0x5c
    bd6c:	mov	w1, w0
    bd70:	mov	x0, x19
    bd74:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bd78:	mov	w1, w0
    bd7c:	mov	x0, x21
    bd80:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bd84:	tst	w0, #0xff
    bd88:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bd8c:	mov	w2, #0x5                   	// #5
    bd90:	mov	w1, #0x0                   	// #0
    bd94:	mov	w0, w20
    bd98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bd9c:	mov	w1, w0
    bda0:	mov	x0, x19
    bda4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bda8:	mov	w1, w0
    bdac:	mov	x0, x21
    bdb0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bdb4:	tst	w0, #0xff
    bdb8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bdbc:	mov	w2, #0x1                   	// #1
    bdc0:	mov	w1, #0x1e                  	// #30
    bdc4:	mov	w0, w20
    bdc8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bdcc:	mov	w1, #0x2                   	// #2
    bdd0:	mov	w0, w0
    bdd4:	strb	w1, [sp, #120]
    bdd8:	add	x1, sp, #0x78
    bddc:	str	x0, [sp, #128]
    bde0:	add	x0, x19, #0x10
    bde4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    bde8:	mov	w2, #0x5                   	// #5
    bdec:	mov	w0, w20
    bdf0:	mov	w1, w2
    bdf4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bdf8:	mov	w1, w0
    bdfc:	mov	x0, x19
    be00:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    be04:	mov	w1, w0
    be08:	mov	x0, x21
    be0c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    be10:	tst	w0, #0xff
    be14:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    be18:	mov	w2, #0x5                   	// #5
    be1c:	mov	w1, #0x10                  	// #16
    be20:	mov	w0, w20
    be24:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    be28:	mov	w1, w0
    be2c:	mov	x0, x19
    be30:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    be34:	mov	w1, w0
    be38:	mov	x0, x21
    be3c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    be40:	tst	w0, #0xff
    be44:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    be48:	ldr	w0, [sp, #92]
    be4c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    be50:	mov	w2, #0x5                   	// #5
    be54:	mov	w0, w20
    be58:	mov	w1, w2
    be5c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    be60:	add	x21, sp, #0x5c
    be64:	mov	w1, w0
    be68:	mov	x0, x19
    be6c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    be70:	mov	w1, w0
    be74:	mov	x0, x21
    be78:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    be7c:	tst	w0, #0xff
    be80:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    be84:	mov	w2, #0x5                   	// #5
    be88:	mov	w1, #0x0                   	// #0
    be8c:	mov	w0, w20
    be90:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    be94:	mov	w1, w0
    be98:	mov	x0, x19
    be9c:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bea0:	mov	w1, w0
    bea4:	mov	x0, x21
    bea8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    beac:	tst	w0, #0xff
    beb0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    beb4:	mov	w2, #0x1                   	// #1
    beb8:	mov	w1, #0x1e                  	// #30
    bebc:	mov	w0, w20
    bec0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bec4:	mov	w1, #0x2                   	// #2
    bec8:	mov	w0, w0
    becc:	strb	w1, [sp, #120]
    bed0:	add	x1, sp, #0x78
    bed4:	str	x0, [sp, #128]
    bed8:	add	x0, x19, #0x10
    bedc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    bee0:	mov	w2, #0x5                   	// #5
    bee4:	mov	w0, w20
    bee8:	mov	w1, w2
    beec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bef0:	mov	w1, w0
    bef4:	mov	x0, x19
    bef8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    befc:	mov	w1, w0
    bf00:	mov	x0, x21
    bf04:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bf08:	tst	w0, #0xff
    bf0c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bf10:	mov	w2, #0x5                   	// #5
    bf14:	mov	w1, #0x10                  	// #16
    bf18:	mov	w0, w20
    bf1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bf20:	mov	w1, w0
    bf24:	mov	x0, x19
    bf28:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bf2c:	mov	w1, w0
    bf30:	mov	x0, x21
    bf34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bf38:	tst	w0, #0xff
    bf3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bf40:	ldr	w0, [sp, #92]
    bf44:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    bf48:	mov	w2, #0x5                   	// #5
    bf4c:	mov	w0, w20
    bf50:	mov	w1, w2
    bf54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bf58:	add	x21, sp, #0x5c
    bf5c:	mov	w1, w0
    bf60:	mov	x0, x19
    bf64:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bf68:	mov	w1, w0
    bf6c:	mov	x0, x21
    bf70:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bf74:	tst	w0, #0xff
    bf78:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bf7c:	mov	w2, #0x5                   	// #5
    bf80:	mov	w1, #0x0                   	// #0
    bf84:	mov	w0, w20
    bf88:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bf8c:	mov	w1, w0
    bf90:	mov	x0, x19
    bf94:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    bf98:	mov	w1, w0
    bf9c:	mov	x0, x21
    bfa0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    bfa4:	tst	w0, #0xff
    bfa8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    bfac:	mov	w2, #0x1                   	// #1
    bfb0:	mov	w1, #0xc                   	// #12
    bfb4:	mov	w0, w20
    bfb8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bfbc:	mov	w22, w0
    bfc0:	mov	w2, #0x1                   	// #1
    bfc4:	mov	w1, #0x1e                  	// #30
    bfc8:	mov	w0, w20
    bfcc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bfd0:	orr	w0, w22, w0, lsl #1
    bfd4:	mov	w1, #0x2                   	// #2
    bfd8:	strb	w1, [sp, #120]
    bfdc:	add	x1, sp, #0x78
    bfe0:	str	x0, [sp, #128]
    bfe4:	add	x0, x19, #0x10
    bfe8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    bfec:	mov	w2, #0x5                   	// #5
    bff0:	mov	w0, w20
    bff4:	mov	w1, w2
    bff8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    bffc:	mov	w1, w0
    c000:	mov	x0, x19
    c004:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c008:	mov	w1, w0
    c00c:	mov	x0, x21
    c010:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c014:	tst	w0, #0xff
    c018:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c01c:	mov	w2, #0x5                   	// #5
    c020:	mov	w1, #0x10                  	// #16
    c024:	mov	w0, w20
    c028:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c02c:	mov	w1, w0
    c030:	mov	x0, x19
    c034:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c038:	mov	w1, w0
    c03c:	mov	x0, x21
    c040:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c044:	tst	w0, #0xff
    c048:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c04c:	ldr	w0, [sp, #92]
    c050:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    c054:	mov	w2, #0x5                   	// #5
    c058:	mov	w0, w20
    c05c:	mov	w1, w2
    c060:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c064:	add	x21, sp, #0x5c
    c068:	mov	w1, w0
    c06c:	mov	x0, x19
    c070:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c074:	mov	w1, w0
    c078:	mov	x0, x21
    c07c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c080:	tst	w0, #0xff
    c084:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c088:	mov	w2, #0x5                   	// #5
    c08c:	mov	w1, #0x0                   	// #0
    c090:	mov	w0, w20
    c094:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c098:	mov	w1, w0
    c09c:	mov	x0, x19
    c0a0:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c0a4:	mov	w1, w0
    c0a8:	mov	x0, x21
    c0ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c0b0:	tst	w0, #0xff
    c0b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c0b8:	mov	w2, #0x1                   	// #1
    c0bc:	mov	w1, #0xc                   	// #12
    c0c0:	mov	w0, w20
    c0c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c0c8:	mov	w22, w0
    c0cc:	mov	w2, #0x1                   	// #1
    c0d0:	mov	w1, #0x1e                  	// #30
    c0d4:	mov	w0, w20
    c0d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c0dc:	orr	w0, w22, w0, lsl #1
    c0e0:	mov	w1, #0x2                   	// #2
    c0e4:	strb	w1, [sp, #120]
    c0e8:	add	x1, sp, #0x78
    c0ec:	str	x0, [sp, #128]
    c0f0:	add	x0, x19, #0x10
    c0f4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    c0f8:	mov	w2, #0x5                   	// #5
    c0fc:	mov	w0, w20
    c100:	mov	w1, w2
    c104:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c108:	mov	w1, w0
    c10c:	mov	x0, x19
    c110:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c114:	mov	w1, w0
    c118:	mov	x0, x21
    c11c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c120:	tst	w0, #0xff
    c124:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c128:	mov	w2, #0x5                   	// #5
    c12c:	mov	w1, #0x10                  	// #16
    c130:	mov	w0, w20
    c134:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c138:	mov	w1, w0
    c13c:	mov	x0, x19
    c140:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c144:	mov	w1, w0
    c148:	mov	x0, x21
    c14c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c150:	tst	w0, #0xff
    c154:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c158:	ldr	w0, [sp, #92]
    c15c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    c160:	mov	w2, #0x5                   	// #5
    c164:	mov	w0, w20
    c168:	mov	w1, w2
    c16c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c170:	add	x21, sp, #0x5c
    c174:	mov	w1, w0
    c178:	mov	x0, x19
    c17c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c180:	mov	w1, w0
    c184:	mov	x0, x21
    c188:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c18c:	tst	w0, #0xff
    c190:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c194:	mov	w2, #0x5                   	// #5
    c198:	mov	w1, #0x0                   	// #0
    c19c:	mov	w0, w20
    c1a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c1a4:	mov	w1, w0
    c1a8:	mov	x0, x19
    c1ac:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c1b0:	mov	w1, w0
    c1b4:	mov	x0, x21
    c1b8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c1bc:	tst	w0, #0xff
    c1c0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c1c4:	mov	w2, #0x1                   	// #1
    c1c8:	mov	w1, #0x1e                  	// #30
    c1cc:	mov	w0, w20
    c1d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c1d4:	mov	w1, #0x2                   	// #2
    c1d8:	mov	w0, w0
    c1dc:	strb	w1, [sp, #120]
    c1e0:	add	x1, sp, #0x78
    c1e4:	str	x0, [sp, #128]
    c1e8:	add	x0, x19, #0x10
    c1ec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    c1f0:	mov	w2, #0x5                   	// #5
    c1f4:	mov	w0, w20
    c1f8:	mov	w1, w2
    c1fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c200:	mov	w1, w0
    c204:	mov	x0, x19
    c208:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c20c:	mov	w1, w0
    c210:	mov	x0, x21
    c214:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c218:	tst	w0, #0xff
    c21c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c220:	mov	w2, #0x5                   	// #5
    c224:	mov	w1, #0x10                  	// #16
    c228:	mov	w0, w20
    c22c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c230:	mov	w1, w0
    c234:	mov	x0, x19
    c238:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c23c:	mov	w1, w0
    c240:	mov	x0, x21
    c244:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c248:	tst	w0, #0xff
    c24c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c250:	ldr	w0, [sp, #92]
    c254:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    c258:	mov	w2, #0x5                   	// #5
    c25c:	mov	w0, w20
    c260:	mov	w1, w2
    c264:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c268:	add	x21, sp, #0x5c
    c26c:	mov	w1, w0
    c270:	mov	x0, x19
    c274:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c278:	mov	w1, w0
    c27c:	mov	x0, x21
    c280:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c284:	tst	w0, #0xff
    c288:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c28c:	mov	w2, #0x5                   	// #5
    c290:	mov	w1, #0x0                   	// #0
    c294:	mov	w0, w20
    c298:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c29c:	mov	w1, w0
    c2a0:	mov	x0, x19
    c2a4:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c2a8:	mov	w1, w0
    c2ac:	mov	x0, x21
    c2b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c2b4:	tst	w0, #0xff
    c2b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c2bc:	mov	w2, #0x1                   	// #1
    c2c0:	mov	w1, #0x1e                  	// #30
    c2c4:	mov	w0, w20
    c2c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c2cc:	mov	w1, #0x2                   	// #2
    c2d0:	mov	w0, w0
    c2d4:	strb	w1, [sp, #120]
    c2d8:	add	x1, sp, #0x78
    c2dc:	str	x0, [sp, #128]
    c2e0:	add	x0, x19, #0x10
    c2e4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    c2e8:	mov	w2, #0x5                   	// #5
    c2ec:	mov	w0, w20
    c2f0:	mov	w1, w2
    c2f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c2f8:	mov	w1, w0
    c2fc:	mov	x0, x19
    c300:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c304:	mov	w1, w0
    c308:	mov	x0, x21
    c30c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c310:	tst	w0, #0xff
    c314:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c318:	mov	w2, #0x5                   	// #5
    c31c:	mov	w1, #0x10                  	// #16
    c320:	mov	w0, w20
    c324:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c328:	mov	w1, w0
    c32c:	mov	x0, x19
    c330:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c334:	mov	w1, w0
    c338:	mov	x0, x21
    c33c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c340:	tst	w0, #0xff
    c344:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c348:	ldr	w0, [sp, #92]
    c34c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    c350:	mov	w2, #0x5                   	// #5
    c354:	mov	w0, w20
    c358:	mov	w1, w2
    c35c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c360:	add	x21, sp, #0x5c
    c364:	mov	w1, w0
    c368:	mov	x0, x19
    c36c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c370:	mov	w1, w0
    c374:	mov	x0, x21
    c378:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c37c:	tst	w0, #0xff
    c380:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c384:	mov	w2, #0x5                   	// #5
    c388:	mov	w1, #0x0                   	// #0
    c38c:	mov	w0, w20
    c390:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c394:	mov	w1, w0
    c398:	mov	x0, x19
    c39c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c3a0:	mov	w1, w0
    c3a4:	mov	x0, x21
    c3a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c3ac:	tst	w0, #0xff
    c3b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c3b4:	mov	w2, #0x5                   	// #5
    c3b8:	mov	w1, #0x0                   	// #0
    c3bc:	mov	w0, w20
    c3c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c3c4:	mov	w1, w0
    c3c8:	mov	x0, x19
    c3cc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c3d0:	mov	w1, w0
    c3d4:	mov	x0, x21
    c3d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c3dc:	tst	w0, #0xff
    c3e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c3e4:	mov	w2, #0x3                   	// #3
    c3e8:	mov	w1, #0xa                   	// #10
    c3ec:	mov	w0, w20
    c3f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c3f4:	mov	w22, w0
    c3f8:	mov	w2, #0x1                   	// #1
    c3fc:	mov	w1, #0x1e                  	// #30
    c400:	mov	w0, w20
    c404:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c408:	orr	w0, w22, w0, lsl #3
    c40c:	mov	w1, #0x2                   	// #2
    c410:	strb	w1, [sp, #120]
    c414:	add	x1, sp, #0x78
    c418:	str	x0, [sp, #128]
    c41c:	add	x0, x19, #0x10
    c420:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    c424:	mov	w2, #0x5                   	// #5
    c428:	mov	w0, w20
    c42c:	mov	w1, w2
    c430:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c434:	mov	w1, w0
    c438:	mov	x0, x19
    c43c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c440:	mov	w1, w0
    c444:	mov	x0, x21
    c448:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c44c:	tst	w0, #0xff
    c450:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c454:	mov	w2, #0x5                   	// #5
    c458:	mov	w1, #0x10                  	// #16
    c45c:	mov	w0, w20
    c460:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c464:	mov	w1, w0
    c468:	mov	x0, x19
    c46c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c470:	mov	w1, w0
    c474:	mov	x0, x21
    c478:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c47c:	tst	w0, #0xff
    c480:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c484:	ldr	w0, [sp, #92]
    c488:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    c48c:	mov	w2, #0x5                   	// #5
    c490:	mov	w0, w20
    c494:	mov	w1, w2
    c498:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c49c:	add	x21, sp, #0x5c
    c4a0:	mov	w1, w0
    c4a4:	mov	x0, x19
    c4a8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c4ac:	mov	w1, w0
    c4b0:	mov	x0, x21
    c4b4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c4b8:	tst	w0, #0xff
    c4bc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c4c0:	mov	w2, #0x5                   	// #5
    c4c4:	mov	w1, #0x0                   	// #0
    c4c8:	mov	w0, w20
    c4cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c4d0:	mov	w1, w0
    c4d4:	mov	x0, x19
    c4d8:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c4dc:	mov	w1, w0
    c4e0:	mov	x0, x21
    c4e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c4e8:	tst	w0, #0xff
    c4ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c4f0:	mov	w2, #0x5                   	// #5
    c4f4:	mov	w1, #0x0                   	// #0
    c4f8:	mov	w0, w20
    c4fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c500:	mov	w1, w0
    c504:	mov	x0, x19
    c508:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c50c:	mov	w1, w0
    c510:	mov	x0, x21
    c514:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c518:	tst	w0, #0xff
    c51c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c520:	mov	w2, #0x3                   	// #3
    c524:	mov	w1, #0xa                   	// #10
    c528:	mov	w0, w20
    c52c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c530:	mov	w22, w0
    c534:	mov	w2, #0x1                   	// #1
    c538:	mov	w1, #0x1e                  	// #30
    c53c:	mov	w0, w20
    c540:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c544:	orr	w0, w22, w0, lsl #3
    c548:	mov	w1, #0x2                   	// #2
    c54c:	strb	w1, [sp, #120]
    c550:	add	x1, sp, #0x78
    c554:	str	x0, [sp, #128]
    c558:	add	x0, x19, #0x10
    c55c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    c560:	mov	w2, #0x5                   	// #5
    c564:	mov	w0, w20
    c568:	mov	w1, w2
    c56c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c570:	mov	w1, w0
    c574:	mov	x0, x19
    c578:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c57c:	mov	w1, w0
    c580:	mov	x0, x21
    c584:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c588:	tst	w0, #0xff
    c58c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c590:	mov	w2, #0x5                   	// #5
    c594:	mov	w1, #0x10                  	// #16
    c598:	mov	w0, w20
    c59c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c5a0:	mov	w1, w0
    c5a4:	mov	x0, x19
    c5a8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c5ac:	mov	w1, w0
    c5b0:	mov	x0, x21
    c5b4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c5b8:	tst	w0, #0xff
    c5bc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c5c0:	ldr	w0, [sp, #92]
    c5c4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    c5c8:	mov	w2, #0x5                   	// #5
    c5cc:	mov	w0, w20
    c5d0:	mov	w1, w2
    c5d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c5d8:	add	x21, sp, #0x5c
    c5dc:	mov	w1, w0
    c5e0:	mov	x0, x19
    c5e4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c5e8:	mov	w1, w0
    c5ec:	mov	x0, x21
    c5f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c5f4:	tst	w0, #0xff
    c5f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c5fc:	mov	w2, #0x5                   	// #5
    c600:	mov	w1, #0x0                   	// #0
    c604:	mov	w0, w20
    c608:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c60c:	mov	w1, w0
    c610:	mov	x0, x19
    c614:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c618:	mov	w1, w0
    c61c:	mov	x0, x21
    c620:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c624:	tst	w0, #0xff
    c628:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c62c:	mov	w2, #0x5                   	// #5
    c630:	mov	w1, #0x0                   	// #0
    c634:	mov	w0, w20
    c638:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c63c:	mov	w1, w0
    c640:	mov	x0, x19
    c644:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c648:	mov	w1, w0
    c64c:	mov	x0, x21
    c650:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c654:	tst	w0, #0xff
    c658:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c65c:	mov	w2, #0x3                   	// #3
    c660:	mov	w1, #0xa                   	// #10
    c664:	mov	w0, w20
    c668:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c66c:	mov	w22, w0
    c670:	mov	w2, #0x1                   	// #1
    c674:	mov	w1, #0x1e                  	// #30
    c678:	mov	w0, w20
    c67c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c680:	orr	w0, w22, w0, lsl #3
    c684:	mov	w1, #0x2                   	// #2
    c688:	strb	w1, [sp, #120]
    c68c:	add	x1, sp, #0x78
    c690:	str	x0, [sp, #128]
    c694:	add	x0, x19, #0x10
    c698:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    c69c:	mov	w2, #0x5                   	// #5
    c6a0:	mov	w0, w20
    c6a4:	mov	w1, w2
    c6a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c6ac:	mov	w1, w0
    c6b0:	mov	x0, x19
    c6b4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c6b8:	mov	w1, w0
    c6bc:	mov	x0, x21
    c6c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c6c4:	tst	w0, #0xff
    c6c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c6cc:	mov	w2, #0x5                   	// #5
    c6d0:	mov	w1, #0x10                  	// #16
    c6d4:	mov	w0, w20
    c6d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c6dc:	mov	w1, w0
    c6e0:	mov	x0, x19
    c6e4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c6e8:	mov	w1, w0
    c6ec:	mov	x0, x21
    c6f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c6f4:	tst	w0, #0xff
    c6f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c6fc:	ldr	w0, [sp, #92]
    c700:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    c704:	mov	w2, #0x5                   	// #5
    c708:	mov	w0, w20
    c70c:	mov	w1, w2
    c710:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c714:	add	x21, sp, #0x5c
    c718:	mov	w1, w0
    c71c:	mov	x0, x19
    c720:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c724:	mov	w1, w0
    c728:	mov	x0, x21
    c72c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c730:	tst	w0, #0xff
    c734:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c738:	mov	w2, #0x5                   	// #5
    c73c:	mov	w1, #0x0                   	// #0
    c740:	mov	w0, w20
    c744:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c748:	mov	w1, w0
    c74c:	mov	x0, x19
    c750:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c754:	mov	w1, w0
    c758:	mov	x0, x21
    c75c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c760:	tst	w0, #0xff
    c764:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c768:	mov	w2, #0x5                   	// #5
    c76c:	mov	w1, #0x0                   	// #0
    c770:	mov	w0, w20
    c774:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c778:	mov	w1, w0
    c77c:	mov	x0, x19
    c780:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c784:	mov	w1, w0
    c788:	mov	x0, x21
    c78c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c790:	tst	w0, #0xff
    c794:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c798:	mov	w2, #0x3                   	// #3
    c79c:	mov	w1, #0xa                   	// #10
    c7a0:	mov	w0, w20
    c7a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c7a8:	mov	w22, w0
    c7ac:	mov	w2, #0x1                   	// #1
    c7b0:	mov	w1, #0x1e                  	// #30
    c7b4:	mov	w0, w20
    c7b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c7bc:	orr	w0, w22, w0, lsl #3
    c7c0:	mov	w1, #0x2                   	// #2
    c7c4:	strb	w1, [sp, #120]
    c7c8:	add	x1, sp, #0x78
    c7cc:	str	x0, [sp, #128]
    c7d0:	add	x0, x19, #0x10
    c7d4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    c7d8:	mov	w2, #0x5                   	// #5
    c7dc:	mov	w0, w20
    c7e0:	mov	w1, w2
    c7e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c7e8:	mov	w1, w0
    c7ec:	mov	x0, x19
    c7f0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c7f4:	mov	w1, w0
    c7f8:	mov	x0, x21
    c7fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c800:	tst	w0, #0xff
    c804:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c808:	mov	w2, #0x5                   	// #5
    c80c:	mov	w1, #0x10                  	// #16
    c810:	mov	w0, w20
    c814:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c818:	mov	w1, w0
    c81c:	mov	x0, x19
    c820:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c824:	mov	w1, w0
    c828:	mov	x0, x21
    c82c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c830:	tst	w0, #0xff
    c834:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c838:	ldr	w0, [sp, #92]
    c83c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    c840:	mov	w2, #0x5                   	// #5
    c844:	mov	w0, w20
    c848:	mov	w1, w2
    c84c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c850:	add	x21, sp, #0x5c
    c854:	mov	w1, w0
    c858:	mov	x0, x19
    c85c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c860:	mov	w1, w0
    c864:	mov	x0, x21
    c868:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c86c:	tst	w0, #0xff
    c870:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c874:	mov	w2, #0x5                   	// #5
    c878:	mov	w1, #0x0                   	// #0
    c87c:	mov	w0, w20
    c880:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c884:	mov	w1, w0
    c888:	mov	x0, x19
    c88c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c890:	mov	w1, w0
    c894:	mov	x0, x21
    c898:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c89c:	tst	w0, #0xff
    c8a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c8a4:	mov	w2, #0x5                   	// #5
    c8a8:	mov	w1, #0x0                   	// #0
    c8ac:	mov	w0, w20
    c8b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c8b4:	mov	w1, w0
    c8b8:	mov	x0, x19
    c8bc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c8c0:	mov	w1, w0
    c8c4:	mov	x0, x21
    c8c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c8cc:	tst	w0, #0xff
    c8d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c8d4:	mov	w2, #0x2                   	// #2
    c8d8:	mov	w1, #0xb                   	// #11
    c8dc:	mov	w0, w20
    c8e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c8e4:	mov	w22, w0
    c8e8:	mov	w2, #0x1                   	// #1
    c8ec:	mov	w1, #0x1e                  	// #30
    c8f0:	mov	w0, w20
    c8f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c8f8:	orr	w0, w22, w0, lsl #2
    c8fc:	mov	w1, #0x2                   	// #2
    c900:	strb	w1, [sp, #120]
    c904:	add	x1, sp, #0x78
    c908:	str	x0, [sp, #128]
    c90c:	add	x0, x19, #0x10
    c910:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    c914:	mov	w2, #0x5                   	// #5
    c918:	mov	w0, w20
    c91c:	mov	w1, w2
    c920:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c924:	mov	w1, w0
    c928:	mov	x0, x19
    c92c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c930:	mov	w1, w0
    c934:	mov	x0, x21
    c938:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c93c:	tst	w0, #0xff
    c940:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c944:	mov	w2, #0x5                   	// #5
    c948:	mov	w1, #0x10                  	// #16
    c94c:	mov	w0, w20
    c950:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c954:	mov	w1, w0
    c958:	mov	x0, x19
    c95c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c960:	mov	w1, w0
    c964:	mov	x0, x21
    c968:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c96c:	tst	w0, #0xff
    c970:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c974:	ldr	w0, [sp, #92]
    c978:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    c97c:	mov	w2, #0x5                   	// #5
    c980:	mov	w0, w20
    c984:	mov	w1, w2
    c988:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c98c:	add	x21, sp, #0x5c
    c990:	mov	w1, w0
    c994:	mov	x0, x19
    c998:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c99c:	mov	w1, w0
    c9a0:	mov	x0, x21
    c9a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c9a8:	tst	w0, #0xff
    c9ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c9b0:	mov	w2, #0x5                   	// #5
    c9b4:	mov	w1, #0x0                   	// #0
    c9b8:	mov	w0, w20
    c9bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c9c0:	mov	w1, w0
    c9c4:	mov	x0, x19
    c9c8:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c9cc:	mov	w1, w0
    c9d0:	mov	x0, x21
    c9d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    c9d8:	tst	w0, #0xff
    c9dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    c9e0:	mov	w2, #0x5                   	// #5
    c9e4:	mov	w1, #0x0                   	// #0
    c9e8:	mov	w0, w20
    c9ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    c9f0:	mov	w1, w0
    c9f4:	mov	x0, x19
    c9f8:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    c9fc:	mov	w1, w0
    ca00:	mov	x0, x21
    ca04:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ca08:	tst	w0, #0xff
    ca0c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ca10:	mov	w2, #0x2                   	// #2
    ca14:	mov	w1, #0xb                   	// #11
    ca18:	mov	w0, w20
    ca1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ca20:	mov	w22, w0
    ca24:	mov	w2, #0x1                   	// #1
    ca28:	mov	w1, #0x1e                  	// #30
    ca2c:	mov	w0, w20
    ca30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ca34:	orr	w0, w22, w0, lsl #2
    ca38:	mov	w1, #0x2                   	// #2
    ca3c:	strb	w1, [sp, #120]
    ca40:	add	x1, sp, #0x78
    ca44:	str	x0, [sp, #128]
    ca48:	add	x0, x19, #0x10
    ca4c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ca50:	mov	w2, #0x5                   	// #5
    ca54:	mov	w0, w20
    ca58:	mov	w1, w2
    ca5c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ca60:	mov	w1, w0
    ca64:	mov	x0, x19
    ca68:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ca6c:	mov	w1, w0
    ca70:	mov	x0, x21
    ca74:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ca78:	tst	w0, #0xff
    ca7c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ca80:	mov	w2, #0x5                   	// #5
    ca84:	mov	w1, #0x10                  	// #16
    ca88:	mov	w0, w20
    ca8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ca90:	mov	w1, w0
    ca94:	mov	x0, x19
    ca98:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ca9c:	mov	w1, w0
    caa0:	mov	x0, x21
    caa4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    caa8:	tst	w0, #0xff
    caac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cab0:	ldr	w0, [sp, #92]
    cab4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    cab8:	mov	w2, #0x5                   	// #5
    cabc:	mov	w0, w20
    cac0:	mov	w1, w2
    cac4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cac8:	add	x21, sp, #0x5c
    cacc:	mov	w1, w0
    cad0:	mov	x0, x19
    cad4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cad8:	mov	w1, w0
    cadc:	mov	x0, x21
    cae0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cae4:	tst	w0, #0xff
    cae8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    caec:	mov	w2, #0x5                   	// #5
    caf0:	mov	w1, #0x0                   	// #0
    caf4:	mov	w0, w20
    caf8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cafc:	mov	w1, w0
    cb00:	mov	x0, x19
    cb04:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cb08:	mov	w1, w0
    cb0c:	mov	x0, x21
    cb10:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cb14:	tst	w0, #0xff
    cb18:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cb1c:	mov	w2, #0x5                   	// #5
    cb20:	mov	w1, #0x0                   	// #0
    cb24:	mov	w0, w20
    cb28:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cb2c:	mov	w1, w0
    cb30:	mov	x0, x19
    cb34:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cb38:	mov	w1, w0
    cb3c:	mov	x0, x21
    cb40:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cb44:	tst	w0, #0xff
    cb48:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cb4c:	mov	w2, #0x2                   	// #2
    cb50:	mov	w1, #0xb                   	// #11
    cb54:	mov	w0, w20
    cb58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cb5c:	mov	w22, w0
    cb60:	mov	w2, #0x1                   	// #1
    cb64:	mov	w1, #0x1e                  	// #30
    cb68:	mov	w0, w20
    cb6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cb70:	orr	w0, w22, w0, lsl #2
    cb74:	mov	w1, #0x2                   	// #2
    cb78:	strb	w1, [sp, #120]
    cb7c:	add	x1, sp, #0x78
    cb80:	str	x0, [sp, #128]
    cb84:	add	x0, x19, #0x10
    cb88:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    cb8c:	mov	w2, #0x5                   	// #5
    cb90:	mov	w0, w20
    cb94:	mov	w1, w2
    cb98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cb9c:	mov	w1, w0
    cba0:	mov	x0, x19
    cba4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cba8:	mov	w1, w0
    cbac:	mov	x0, x21
    cbb0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cbb4:	tst	w0, #0xff
    cbb8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cbbc:	mov	w2, #0x5                   	// #5
    cbc0:	mov	w1, #0x10                  	// #16
    cbc4:	mov	w0, w20
    cbc8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cbcc:	mov	w1, w0
    cbd0:	mov	x0, x19
    cbd4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cbd8:	mov	w1, w0
    cbdc:	mov	x0, x21
    cbe0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cbe4:	tst	w0, #0xff
    cbe8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cbec:	ldr	w0, [sp, #92]
    cbf0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    cbf4:	mov	w2, #0x5                   	// #5
    cbf8:	mov	w0, w20
    cbfc:	mov	w1, w2
    cc00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cc04:	add	x21, sp, #0x5c
    cc08:	mov	w1, w0
    cc0c:	mov	x0, x19
    cc10:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cc14:	mov	w1, w0
    cc18:	mov	x0, x21
    cc1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cc20:	tst	w0, #0xff
    cc24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cc28:	mov	w2, #0x5                   	// #5
    cc2c:	mov	w1, #0x0                   	// #0
    cc30:	mov	w0, w20
    cc34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cc38:	mov	w1, w0
    cc3c:	mov	x0, x19
    cc40:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cc44:	mov	w1, w0
    cc48:	mov	x0, x21
    cc4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cc50:	tst	w0, #0xff
    cc54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cc58:	mov	w2, #0x5                   	// #5
    cc5c:	mov	w1, #0x0                   	// #0
    cc60:	mov	w0, w20
    cc64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cc68:	mov	w1, w0
    cc6c:	mov	x0, x19
    cc70:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cc74:	mov	w1, w0
    cc78:	mov	x0, x21
    cc7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cc80:	tst	w0, #0xff
    cc84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cc88:	mov	w2, #0x2                   	// #2
    cc8c:	mov	w1, #0xb                   	// #11
    cc90:	mov	w0, w20
    cc94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cc98:	mov	w22, w0
    cc9c:	mov	w2, #0x1                   	// #1
    cca0:	mov	w1, #0x1e                  	// #30
    cca4:	mov	w0, w20
    cca8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ccac:	orr	w0, w22, w0, lsl #2
    ccb0:	mov	w1, #0x2                   	// #2
    ccb4:	strb	w1, [sp, #120]
    ccb8:	add	x1, sp, #0x78
    ccbc:	str	x0, [sp, #128]
    ccc0:	add	x0, x19, #0x10
    ccc4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ccc8:	mov	w2, #0x5                   	// #5
    cccc:	mov	w0, w20
    ccd0:	mov	w1, w2
    ccd4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ccd8:	mov	w1, w0
    ccdc:	mov	x0, x19
    cce0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cce4:	mov	w1, w0
    cce8:	mov	x0, x21
    ccec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ccf0:	tst	w0, #0xff
    ccf4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ccf8:	mov	w2, #0x5                   	// #5
    ccfc:	mov	w1, #0x10                  	// #16
    cd00:	mov	w0, w20
    cd04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cd08:	mov	w1, w0
    cd0c:	mov	x0, x19
    cd10:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cd14:	mov	w1, w0
    cd18:	mov	x0, x21
    cd1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cd20:	tst	w0, #0xff
    cd24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cd28:	ldr	w0, [sp, #92]
    cd2c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    cd30:	mov	w2, #0x5                   	// #5
    cd34:	mov	w0, w20
    cd38:	mov	w1, w2
    cd3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cd40:	add	x21, sp, #0x5c
    cd44:	mov	w1, w0
    cd48:	mov	x0, x19
    cd4c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cd50:	mov	w1, w0
    cd54:	mov	x0, x21
    cd58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cd5c:	tst	w0, #0xff
    cd60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cd64:	mov	w2, #0x5                   	// #5
    cd68:	mov	w1, #0x0                   	// #0
    cd6c:	mov	w0, w20
    cd70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cd74:	mov	w1, w0
    cd78:	mov	x0, x19
    cd7c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cd80:	mov	w1, w0
    cd84:	mov	x0, x21
    cd88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cd8c:	tst	w0, #0xff
    cd90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cd94:	mov	w2, #0x5                   	// #5
    cd98:	mov	w1, #0x0                   	// #0
    cd9c:	mov	w0, w20
    cda0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cda4:	mov	w1, w0
    cda8:	mov	x0, x19
    cdac:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cdb0:	mov	w1, w0
    cdb4:	mov	x0, x21
    cdb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cdbc:	tst	w0, #0xff
    cdc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cdc4:	mov	w2, #0x1                   	// #1
    cdc8:	mov	w1, #0xc                   	// #12
    cdcc:	mov	w0, w20
    cdd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cdd4:	mov	w22, w0
    cdd8:	mov	w2, #0x1                   	// #1
    cddc:	mov	w1, #0x1e                  	// #30
    cde0:	mov	w0, w20
    cde4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cde8:	orr	w0, w22, w0, lsl #1
    cdec:	mov	w1, #0x2                   	// #2
    cdf0:	strb	w1, [sp, #120]
    cdf4:	add	x1, sp, #0x78
    cdf8:	str	x0, [sp, #128]
    cdfc:	add	x0, x19, #0x10
    ce00:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ce04:	mov	w2, #0x5                   	// #5
    ce08:	mov	w0, w20
    ce0c:	mov	w1, w2
    ce10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ce14:	mov	w1, w0
    ce18:	mov	x0, x19
    ce1c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ce20:	mov	w1, w0
    ce24:	mov	x0, x21
    ce28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ce2c:	tst	w0, #0xff
    ce30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ce34:	mov	w2, #0x5                   	// #5
    ce38:	mov	w1, #0x10                  	// #16
    ce3c:	mov	w0, w20
    ce40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ce44:	mov	w1, w0
    ce48:	mov	x0, x19
    ce4c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ce50:	mov	w1, w0
    ce54:	mov	x0, x21
    ce58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ce5c:	tst	w0, #0xff
    ce60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ce64:	ldr	w0, [sp, #92]
    ce68:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ce6c:	mov	w2, #0x5                   	// #5
    ce70:	mov	w0, w20
    ce74:	mov	w1, w2
    ce78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ce7c:	add	x21, sp, #0x5c
    ce80:	mov	w1, w0
    ce84:	mov	x0, x19
    ce88:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ce8c:	mov	w1, w0
    ce90:	mov	x0, x21
    ce94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ce98:	tst	w0, #0xff
    ce9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cea0:	mov	w2, #0x5                   	// #5
    cea4:	mov	w1, #0x0                   	// #0
    cea8:	mov	w0, w20
    ceac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ceb0:	mov	w1, w0
    ceb4:	mov	x0, x19
    ceb8:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cebc:	mov	w1, w0
    cec0:	mov	x0, x21
    cec4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cec8:	tst	w0, #0xff
    cecc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ced0:	mov	w2, #0x5                   	// #5
    ced4:	mov	w1, #0x0                   	// #0
    ced8:	mov	w0, w20
    cedc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cee0:	mov	w1, w0
    cee4:	mov	x0, x19
    cee8:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ceec:	mov	w1, w0
    cef0:	mov	x0, x21
    cef4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cef8:	tst	w0, #0xff
    cefc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cf00:	mov	w2, #0x1                   	// #1
    cf04:	mov	w1, #0xc                   	// #12
    cf08:	mov	w0, w20
    cf0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cf10:	mov	w22, w0
    cf14:	mov	w2, #0x1                   	// #1
    cf18:	mov	w1, #0x1e                  	// #30
    cf1c:	mov	w0, w20
    cf20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cf24:	orr	w0, w22, w0, lsl #1
    cf28:	mov	w1, #0x2                   	// #2
    cf2c:	strb	w1, [sp, #120]
    cf30:	add	x1, sp, #0x78
    cf34:	str	x0, [sp, #128]
    cf38:	add	x0, x19, #0x10
    cf3c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    cf40:	mov	w2, #0x5                   	// #5
    cf44:	mov	w0, w20
    cf48:	mov	w1, w2
    cf4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cf50:	mov	w1, w0
    cf54:	mov	x0, x19
    cf58:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cf5c:	mov	w1, w0
    cf60:	mov	x0, x21
    cf64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cf68:	tst	w0, #0xff
    cf6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cf70:	mov	w2, #0x5                   	// #5
    cf74:	mov	w1, #0x10                  	// #16
    cf78:	mov	w0, w20
    cf7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cf80:	mov	w1, w0
    cf84:	mov	x0, x19
    cf88:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cf8c:	mov	w1, w0
    cf90:	mov	x0, x21
    cf94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cf98:	tst	w0, #0xff
    cf9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cfa0:	ldr	w0, [sp, #92]
    cfa4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    cfa8:	mov	w2, #0x5                   	// #5
    cfac:	mov	w0, w20
    cfb0:	mov	w1, w2
    cfb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cfb8:	add	x21, sp, #0x5c
    cfbc:	mov	w1, w0
    cfc0:	mov	x0, x19
    cfc4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cfc8:	mov	w1, w0
    cfcc:	mov	x0, x21
    cfd0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    cfd4:	tst	w0, #0xff
    cfd8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    cfdc:	mov	w2, #0x5                   	// #5
    cfe0:	mov	w1, #0x0                   	// #0
    cfe4:	mov	w0, w20
    cfe8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    cfec:	mov	w1, w0
    cff0:	mov	x0, x19
    cff4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    cff8:	mov	w1, w0
    cffc:	mov	x0, x21
    d000:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d004:	tst	w0, #0xff
    d008:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d00c:	mov	w2, #0x5                   	// #5
    d010:	mov	w1, #0x0                   	// #0
    d014:	mov	w0, w20
    d018:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d01c:	mov	w1, w0
    d020:	mov	x0, x19
    d024:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d028:	mov	w1, w0
    d02c:	mov	x0, x21
    d030:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d034:	tst	w0, #0xff
    d038:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d03c:	mov	w2, #0x1                   	// #1
    d040:	mov	w1, #0x1e                  	// #30
    d044:	mov	w0, w20
    d048:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d04c:	mov	w1, #0x2                   	// #2
    d050:	mov	w0, w0
    d054:	strb	w1, [sp, #120]
    d058:	add	x1, sp, #0x78
    d05c:	str	x0, [sp, #128]
    d060:	add	x0, x19, #0x10
    d064:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    d068:	mov	w2, #0x5                   	// #5
    d06c:	mov	w0, w20
    d070:	mov	w1, w2
    d074:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d078:	mov	w1, w0
    d07c:	mov	x0, x19
    d080:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d084:	mov	w1, w0
    d088:	mov	x0, x21
    d08c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d090:	tst	w0, #0xff
    d094:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d098:	mov	w2, #0x5                   	// #5
    d09c:	mov	w1, #0x10                  	// #16
    d0a0:	mov	w0, w20
    d0a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d0a8:	mov	w1, w0
    d0ac:	mov	x0, x19
    d0b0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d0b4:	mov	w1, w0
    d0b8:	mov	x0, x21
    d0bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d0c0:	tst	w0, #0xff
    d0c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d0c8:	ldr	w0, [sp, #92]
    d0cc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d0d0:	mov	w2, #0x5                   	// #5
    d0d4:	mov	w0, w20
    d0d8:	mov	w1, w2
    d0dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d0e0:	add	x21, sp, #0x5c
    d0e4:	mov	w1, w0
    d0e8:	mov	x0, x19
    d0ec:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d0f0:	mov	w1, w0
    d0f4:	mov	x0, x21
    d0f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d0fc:	tst	w0, #0xff
    d100:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d104:	mov	w2, #0x5                   	// #5
    d108:	mov	w1, #0x0                   	// #0
    d10c:	mov	w0, w20
    d110:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d114:	mov	w1, w0
    d118:	mov	x0, x19
    d11c:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d120:	mov	w1, w0
    d124:	mov	x0, x21
    d128:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d12c:	tst	w0, #0xff
    d130:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d134:	mov	w2, #0x5                   	// #5
    d138:	mov	w1, #0x0                   	// #0
    d13c:	mov	w0, w20
    d140:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d144:	mov	w1, w0
    d148:	mov	x0, x19
    d14c:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d150:	mov	w1, w0
    d154:	mov	x0, x21
    d158:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d15c:	tst	w0, #0xff
    d160:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d164:	mov	w2, #0x1                   	// #1
    d168:	mov	w1, #0x1e                  	// #30
    d16c:	mov	w0, w20
    d170:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d174:	mov	w1, #0x2                   	// #2
    d178:	mov	w0, w0
    d17c:	strb	w1, [sp, #120]
    d180:	add	x1, sp, #0x78
    d184:	str	x0, [sp, #128]
    d188:	add	x0, x19, #0x10
    d18c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    d190:	mov	w2, #0x5                   	// #5
    d194:	mov	w0, w20
    d198:	mov	w1, w2
    d19c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d1a0:	mov	w1, w0
    d1a4:	mov	x0, x19
    d1a8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d1ac:	mov	w1, w0
    d1b0:	mov	x0, x21
    d1b4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d1b8:	tst	w0, #0xff
    d1bc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d1c0:	mov	w2, #0x5                   	// #5
    d1c4:	mov	w1, #0x10                  	// #16
    d1c8:	mov	w0, w20
    d1cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d1d0:	mov	w1, w0
    d1d4:	mov	x0, x19
    d1d8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d1dc:	mov	w1, w0
    d1e0:	mov	x0, x21
    d1e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d1e8:	tst	w0, #0xff
    d1ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d1f0:	ldr	w0, [sp, #92]
    d1f4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d1f8:	mov	w2, #0x5                   	// #5
    d1fc:	mov	w0, w20
    d200:	mov	w1, w2
    d204:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d208:	add	x21, sp, #0x5c
    d20c:	mov	w1, w0
    d210:	mov	x0, x19
    d214:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d218:	mov	w1, w0
    d21c:	mov	x0, x21
    d220:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d224:	tst	w0, #0xff
    d228:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d22c:	mov	w2, #0x5                   	// #5
    d230:	mov	w1, #0x0                   	// #0
    d234:	mov	w0, w20
    d238:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d23c:	mov	w1, w0
    d240:	mov	x0, x19
    d244:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d248:	mov	w1, w0
    d24c:	mov	x0, x21
    d250:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d254:	tst	w0, #0xff
    d258:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d25c:	mov	w2, #0x5                   	// #5
    d260:	mov	w1, #0x0                   	// #0
    d264:	mov	w0, w20
    d268:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d26c:	mov	w1, w0
    d270:	mov	x0, x19
    d274:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d278:	mov	w1, w0
    d27c:	mov	x0, x21
    d280:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d284:	tst	w0, #0xff
    d288:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d28c:	mov	w2, #0x1                   	// #1
    d290:	mov	w1, #0xc                   	// #12
    d294:	mov	w0, w20
    d298:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d29c:	mov	w22, w0
    d2a0:	mov	w2, #0x1                   	// #1
    d2a4:	mov	w1, #0x1e                  	// #30
    d2a8:	mov	w0, w20
    d2ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d2b0:	orr	w0, w22, w0, lsl #1
    d2b4:	mov	w1, #0x2                   	// #2
    d2b8:	strb	w1, [sp, #120]
    d2bc:	add	x1, sp, #0x78
    d2c0:	str	x0, [sp, #128]
    d2c4:	add	x0, x19, #0x10
    d2c8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    d2cc:	mov	w2, #0x5                   	// #5
    d2d0:	mov	w0, w20
    d2d4:	mov	w1, w2
    d2d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d2dc:	mov	w1, w0
    d2e0:	mov	x0, x19
    d2e4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d2e8:	mov	w1, w0
    d2ec:	mov	x0, x21
    d2f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d2f4:	tst	w0, #0xff
    d2f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d2fc:	mov	w2, #0x5                   	// #5
    d300:	mov	w1, #0x10                  	// #16
    d304:	mov	w0, w20
    d308:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d30c:	mov	w1, w0
    d310:	mov	x0, x19
    d314:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d318:	mov	w1, w0
    d31c:	mov	x0, x21
    d320:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d324:	tst	w0, #0xff
    d328:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d32c:	ldr	w0, [sp, #92]
    d330:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d334:	mov	w2, #0x5                   	// #5
    d338:	mov	w0, w20
    d33c:	mov	w1, w2
    d340:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d344:	add	x21, sp, #0x5c
    d348:	mov	w1, w0
    d34c:	mov	x0, x19
    d350:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d354:	mov	w1, w0
    d358:	mov	x0, x21
    d35c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d360:	tst	w0, #0xff
    d364:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d368:	mov	w2, #0x5                   	// #5
    d36c:	mov	w1, #0x0                   	// #0
    d370:	mov	w0, w20
    d374:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d378:	mov	w1, w0
    d37c:	mov	x0, x19
    d380:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d384:	mov	w1, w0
    d388:	mov	x0, x21
    d38c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d390:	tst	w0, #0xff
    d394:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d398:	mov	w2, #0x5                   	// #5
    d39c:	mov	w1, #0x0                   	// #0
    d3a0:	mov	w0, w20
    d3a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d3a8:	mov	w1, w0
    d3ac:	mov	x0, x19
    d3b0:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d3b4:	mov	w1, w0
    d3b8:	mov	x0, x21
    d3bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d3c0:	tst	w0, #0xff
    d3c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d3c8:	mov	w2, #0x1                   	// #1
    d3cc:	mov	w1, #0xc                   	// #12
    d3d0:	mov	w0, w20
    d3d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d3d8:	mov	w22, w0
    d3dc:	mov	w2, #0x1                   	// #1
    d3e0:	mov	w1, #0x1e                  	// #30
    d3e4:	mov	w0, w20
    d3e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d3ec:	orr	w0, w22, w0, lsl #1
    d3f0:	mov	w1, #0x2                   	// #2
    d3f4:	strb	w1, [sp, #120]
    d3f8:	add	x1, sp, #0x78
    d3fc:	str	x0, [sp, #128]
    d400:	add	x0, x19, #0x10
    d404:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    d408:	mov	w2, #0x5                   	// #5
    d40c:	mov	w0, w20
    d410:	mov	w1, w2
    d414:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d418:	mov	w1, w0
    d41c:	mov	x0, x19
    d420:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d424:	mov	w1, w0
    d428:	mov	x0, x21
    d42c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d430:	tst	w0, #0xff
    d434:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d438:	mov	w2, #0x5                   	// #5
    d43c:	mov	w1, #0x10                  	// #16
    d440:	mov	w0, w20
    d444:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d448:	mov	w1, w0
    d44c:	mov	x0, x19
    d450:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d454:	mov	w1, w0
    d458:	mov	x0, x21
    d45c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d460:	tst	w0, #0xff
    d464:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d468:	ldr	w0, [sp, #92]
    d46c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d470:	mov	w2, #0x5                   	// #5
    d474:	mov	w0, w20
    d478:	mov	w1, w2
    d47c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d480:	add	x21, sp, #0x5c
    d484:	mov	w1, w0
    d488:	mov	x0, x19
    d48c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d490:	mov	w1, w0
    d494:	mov	x0, x21
    d498:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d49c:	tst	w0, #0xff
    d4a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d4a4:	mov	w2, #0x5                   	// #5
    d4a8:	mov	w1, #0x0                   	// #0
    d4ac:	mov	w0, w20
    d4b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d4b4:	mov	w1, w0
    d4b8:	mov	x0, x19
    d4bc:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d4c0:	mov	w1, w0
    d4c4:	mov	x0, x21
    d4c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d4cc:	tst	w0, #0xff
    d4d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d4d4:	mov	w2, #0x5                   	// #5
    d4d8:	mov	w1, #0x0                   	// #0
    d4dc:	mov	w0, w20
    d4e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d4e4:	mov	w1, w0
    d4e8:	mov	x0, x19
    d4ec:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d4f0:	mov	w1, w0
    d4f4:	mov	x0, x21
    d4f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d4fc:	tst	w0, #0xff
    d500:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d504:	mov	w2, #0x1                   	// #1
    d508:	mov	w1, #0x1e                  	// #30
    d50c:	mov	w0, w20
    d510:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d514:	mov	w1, #0x2                   	// #2
    d518:	mov	w0, w0
    d51c:	strb	w1, [sp, #120]
    d520:	add	x1, sp, #0x78
    d524:	str	x0, [sp, #128]
    d528:	add	x0, x19, #0x10
    d52c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    d530:	mov	w2, #0x5                   	// #5
    d534:	mov	w0, w20
    d538:	mov	w1, w2
    d53c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d540:	mov	w1, w0
    d544:	mov	x0, x19
    d548:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d54c:	mov	w1, w0
    d550:	mov	x0, x21
    d554:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d558:	tst	w0, #0xff
    d55c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d560:	mov	w2, #0x5                   	// #5
    d564:	mov	w1, #0x10                  	// #16
    d568:	mov	w0, w20
    d56c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d570:	mov	w1, w0
    d574:	mov	x0, x19
    d578:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d57c:	mov	w1, w0
    d580:	mov	x0, x21
    d584:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d588:	tst	w0, #0xff
    d58c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d590:	ldr	w0, [sp, #92]
    d594:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d598:	mov	w2, #0x5                   	// #5
    d59c:	mov	w0, w20
    d5a0:	mov	w1, w2
    d5a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d5a8:	add	x21, sp, #0x5c
    d5ac:	mov	w1, w0
    d5b0:	mov	x0, x19
    d5b4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d5b8:	mov	w1, w0
    d5bc:	mov	x0, x21
    d5c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d5c4:	tst	w0, #0xff
    d5c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d5cc:	mov	w2, #0x5                   	// #5
    d5d0:	mov	w1, #0x0                   	// #0
    d5d4:	mov	w0, w20
    d5d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d5dc:	mov	w1, w0
    d5e0:	mov	x0, x19
    d5e4:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d5e8:	mov	w1, w0
    d5ec:	mov	x0, x21
    d5f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d5f4:	tst	w0, #0xff
    d5f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d5fc:	mov	w2, #0x5                   	// #5
    d600:	mov	w1, #0x0                   	// #0
    d604:	mov	w0, w20
    d608:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d60c:	mov	w1, w0
    d610:	mov	x0, x19
    d614:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d618:	mov	w1, w0
    d61c:	mov	x0, x21
    d620:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d624:	tst	w0, #0xff
    d628:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d62c:	mov	w2, #0x1                   	// #1
    d630:	mov	w1, #0x1e                  	// #30
    d634:	mov	w0, w20
    d638:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d63c:	mov	w1, #0x2                   	// #2
    d640:	mov	w0, w0
    d644:	strb	w1, [sp, #120]
    d648:	add	x1, sp, #0x78
    d64c:	str	x0, [sp, #128]
    d650:	add	x0, x19, #0x10
    d654:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    d658:	mov	w2, #0x5                   	// #5
    d65c:	mov	w0, w20
    d660:	mov	w1, w2
    d664:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d668:	mov	w1, w0
    d66c:	mov	x0, x19
    d670:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d674:	mov	w1, w0
    d678:	mov	x0, x21
    d67c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d680:	tst	w0, #0xff
    d684:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d688:	mov	w2, #0x5                   	// #5
    d68c:	mov	w1, #0x10                  	// #16
    d690:	mov	w0, w20
    d694:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d698:	mov	w1, w0
    d69c:	mov	x0, x19
    d6a0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d6a4:	mov	w1, w0
    d6a8:	mov	x0, x21
    d6ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d6b0:	tst	w0, #0xff
    d6b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d6b8:	ldr	w0, [sp, #92]
    d6bc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d6c0:	mov	w2, #0x5                   	// #5
    d6c4:	mov	w1, #0x0                   	// #0
    d6c8:	mov	w0, w20
    d6cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d6d0:	add	x21, sp, #0x5c
    d6d4:	mov	w1, w0
    d6d8:	mov	x0, x19
    d6dc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d6e0:	mov	w1, w0
    d6e4:	mov	x0, x21
    d6e8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d6ec:	tst	w0, #0xff
    d6f0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d6f4:	mov	w2, #0x5                   	// #5
    d6f8:	mov	w0, w20
    d6fc:	mov	w1, w2
    d700:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d704:	mov	w1, w0
    d708:	mov	x0, x19
    d70c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d710:	mov	w1, w0
    d714:	mov	x0, x21
    d718:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d71c:	tst	w0, #0xff
    d720:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d724:	mov	w2, #0x5                   	// #5
    d728:	mov	w1, #0x10                  	// #16
    d72c:	mov	w0, w20
    d730:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d734:	mov	w1, w0
    d738:	mov	x0, x19
    d73c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d740:	mov	w1, w0
    d744:	mov	x0, x21
    d748:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d74c:	tst	w0, #0xff
    d750:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d754:	ldr	w0, [sp, #92]
    d758:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d75c:	mov	w2, #0x5                   	// #5
    d760:	mov	w1, #0x0                   	// #0
    d764:	mov	w0, w20
    d768:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d76c:	add	x21, sp, #0x5c
    d770:	mov	w1, w0
    d774:	mov	x0, x19
    d778:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d77c:	mov	w1, w0
    d780:	mov	x0, x21
    d784:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d788:	tst	w0, #0xff
    d78c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d790:	mov	w2, #0x5                   	// #5
    d794:	mov	w0, w20
    d798:	mov	w1, w2
    d79c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d7a0:	mov	w1, w0
    d7a4:	mov	x0, x19
    d7a8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d7ac:	mov	w1, w0
    d7b0:	mov	x0, x21
    d7b4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d7b8:	tst	w0, #0xff
    d7bc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d7c0:	mov	w2, #0x5                   	// #5
    d7c4:	mov	w1, #0x10                  	// #16
    d7c8:	mov	w0, w20
    d7cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d7d0:	mov	w1, w0
    d7d4:	mov	x0, x19
    d7d8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d7dc:	mov	w1, w0
    d7e0:	mov	x0, x21
    d7e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d7e8:	tst	w0, #0xff
    d7ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d7f0:	ldr	w0, [sp, #92]
    d7f4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d7f8:	mov	w2, #0x5                   	// #5
    d7fc:	mov	w1, #0x0                   	// #0
    d800:	mov	w0, w20
    d804:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d808:	add	x21, sp, #0x5c
    d80c:	mov	w1, w0
    d810:	mov	x0, x19
    d814:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d818:	mov	w1, w0
    d81c:	mov	x0, x21
    d820:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d824:	tst	w0, #0xff
    d828:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d82c:	mov	w2, #0x5                   	// #5
    d830:	mov	w0, w20
    d834:	mov	w1, w2
    d838:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d83c:	mov	w1, w0
    d840:	mov	x0, x19
    d844:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d848:	mov	w1, w0
    d84c:	mov	x0, x21
    d850:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d854:	tst	w0, #0xff
    d858:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d85c:	mov	w2, #0x2                   	// #2
    d860:	mov	w1, #0x13                  	// #19
    d864:	mov	w0, w20
    d868:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d86c:	mov	w1, #0x2                   	// #2
    d870:	mov	w0, w0
    d874:	strb	w1, [sp, #120]
    d878:	add	x1, sp, #0x78
    d87c:	str	x0, [sp, #128]
    d880:	add	x0, x19, #0x10
    d884:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    d888:	ldr	w0, [sp, #92]
    d88c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d890:	mov	w2, #0x5                   	// #5
    d894:	mov	w1, #0x0                   	// #0
    d898:	mov	w0, w20
    d89c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d8a0:	add	x21, sp, #0x5c
    d8a4:	mov	w1, w0
    d8a8:	mov	x0, x19
    d8ac:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d8b0:	mov	w1, w0
    d8b4:	mov	x0, x21
    d8b8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d8bc:	tst	w0, #0xff
    d8c0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d8c4:	mov	w2, #0x5                   	// #5
    d8c8:	mov	w0, w20
    d8cc:	mov	w1, w2
    d8d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d8d4:	mov	w1, w0
    d8d8:	mov	x0, x19
    d8dc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d8e0:	mov	w1, w0
    d8e4:	mov	x0, x21
    d8e8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d8ec:	tst	w0, #0xff
    d8f0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d8f4:	mov	w2, #0x3                   	// #3
    d8f8:	mov	w1, #0x12                  	// #18
    d8fc:	mov	w0, w20
    d900:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d904:	mov	w1, #0x2                   	// #2
    d908:	mov	w0, w0
    d90c:	strb	w1, [sp, #120]
    d910:	add	x1, sp, #0x78
    d914:	str	x0, [sp, #128]
    d918:	add	x0, x19, #0x10
    d91c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    d920:	ldr	w0, [sp, #92]
    d924:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d928:	mov	w2, #0x5                   	// #5
    d92c:	mov	w1, #0x0                   	// #0
    d930:	mov	w0, w20
    d934:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d938:	add	x21, sp, #0x5c
    d93c:	mov	w1, w0
    d940:	mov	x0, x19
    d944:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d948:	mov	w1, w0
    d94c:	mov	x0, x21
    d950:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d954:	tst	w0, #0xff
    d958:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d95c:	mov	w2, #0x5                   	// #5
    d960:	mov	w0, w20
    d964:	mov	w1, w2
    d968:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d96c:	mov	w1, w0
    d970:	mov	x0, x19
    d974:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d978:	mov	w1, w0
    d97c:	mov	x0, x21
    d980:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d984:	tst	w0, #0xff
    d988:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d98c:	mov	w2, #0x4                   	// #4
    d990:	mov	w1, #0x11                  	// #17
    d994:	mov	w0, w20
    d998:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d99c:	mov	w1, #0x2                   	// #2
    d9a0:	mov	w0, w0
    d9a4:	strb	w1, [sp, #120]
    d9a8:	add	x1, sp, #0x78
    d9ac:	str	x0, [sp, #128]
    d9b0:	add	x0, x19, #0x10
    d9b4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    d9b8:	ldr	w0, [sp, #92]
    d9bc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    d9c0:	mov	w2, #0x5                   	// #5
    d9c4:	mov	w1, #0x0                   	// #0
    d9c8:	mov	w0, w20
    d9cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    d9d0:	add	x21, sp, #0x5c
    d9d4:	mov	w1, w0
    d9d8:	mov	x0, x19
    d9dc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    d9e0:	mov	w1, w0
    d9e4:	mov	x0, x21
    d9e8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    d9ec:	tst	w0, #0xff
    d9f0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    d9f4:	mov	w2, #0x5                   	// #5
    d9f8:	mov	w0, w20
    d9fc:	mov	w1, w2
    da00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    da04:	mov	w1, w0
    da08:	mov	x0, x19
    da0c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    da10:	mov	w1, w0
    da14:	mov	x0, x21
    da18:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    da1c:	tst	w0, #0xff
    da20:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    da24:	mov	w2, #0x5                   	// #5
    da28:	mov	w1, #0x10                  	// #16
    da2c:	mov	w0, w20
    da30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    da34:	mov	w1, w0
    da38:	mov	x0, x19
    da3c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    da40:	mov	w1, w0
    da44:	mov	x0, x21
    da48:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    da4c:	tst	w0, #0xff
    da50:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    da54:	ldr	w0, [sp, #92]
    da58:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    da5c:	mov	w2, #0x5                   	// #5
    da60:	mov	w1, #0x0                   	// #0
    da64:	mov	w0, w20
    da68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    da6c:	add	x21, sp, #0x5c
    da70:	mov	w1, w0
    da74:	mov	x0, x19
    da78:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    da7c:	mov	w1, w0
    da80:	mov	x0, x21
    da84:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    da88:	tst	w0, #0xff
    da8c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    da90:	mov	w2, #0x5                   	// #5
    da94:	mov	w0, w20
    da98:	mov	w1, w2
    da9c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    daa0:	mov	w1, w0
    daa4:	mov	x0, x19
    daa8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    daac:	mov	w1, w0
    dab0:	mov	x0, x21
    dab4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dab8:	tst	w0, #0xff
    dabc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dac0:	ldr	w0, [sp, #92]
    dac4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    dac8:	mov	w2, #0x5                   	// #5
    dacc:	mov	w1, #0x0                   	// #0
    dad0:	mov	w0, w20
    dad4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dad8:	add	x21, sp, #0x5c
    dadc:	mov	w1, w0
    dae0:	mov	x0, x19
    dae4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dae8:	mov	w1, w0
    daec:	mov	x0, x21
    daf0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    daf4:	tst	w0, #0xff
    daf8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dafc:	mov	w2, #0x5                   	// #5
    db00:	mov	w0, w20
    db04:	mov	w1, w2
    db08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    db0c:	mov	w1, w0
    db10:	mov	x0, x19
    db14:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    db18:	mov	w1, w0
    db1c:	mov	x0, x21
    db20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    db24:	tst	w0, #0xff
    db28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    db2c:	ldr	w0, [sp, #92]
    db30:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    db34:	mov	w2, #0x5                   	// #5
    db38:	mov	w1, #0x0                   	// #0
    db3c:	mov	w0, w20
    db40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    db44:	add	x21, sp, #0x5c
    db48:	mov	w1, w0
    db4c:	mov	x0, x19
    db50:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    db54:	mov	w1, w0
    db58:	mov	x0, x21
    db5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    db60:	tst	w0, #0xff
    db64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    db68:	mov	w2, #0x5                   	// #5
    db6c:	mov	w1, #0x0                   	// #0
    db70:	mov	w0, w20
    db74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    db78:	mov	w1, w0
    db7c:	mov	x0, x19
    db80:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    db84:	mov	w1, w0
    db88:	mov	x0, x21
    db8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    db90:	tst	w0, #0xff
    db94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    db98:	mov	w2, #0x5                   	// #5
    db9c:	mov	w0, w20
    dba0:	mov	w1, w2
    dba4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dba8:	mov	w1, w0
    dbac:	mov	x0, x19
    dbb0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dbb4:	mov	w1, w0
    dbb8:	mov	x0, x21
    dbbc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dbc0:	tst	w0, #0xff
    dbc4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dbc8:	mov	w2, #0x5                   	// #5
    dbcc:	mov	w1, #0x10                  	// #16
    dbd0:	mov	w0, w20
    dbd4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dbd8:	mov	w1, w0
    dbdc:	mov	x0, x19
    dbe0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dbe4:	mov	w1, w0
    dbe8:	mov	x0, x21
    dbec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dbf0:	tst	w0, #0xff
    dbf4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dbf8:	ldr	w0, [sp, #92]
    dbfc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    dc00:	mov	w2, #0x5                   	// #5
    dc04:	mov	w1, #0x0                   	// #0
    dc08:	mov	w0, w20
    dc0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dc10:	add	x21, sp, #0x5c
    dc14:	mov	w1, w0
    dc18:	mov	x0, x19
    dc1c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dc20:	mov	w1, w0
    dc24:	mov	x0, x21
    dc28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dc2c:	tst	w0, #0xff
    dc30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dc34:	mov	w2, #0x5                   	// #5
    dc38:	mov	w0, w20
    dc3c:	mov	w1, w2
    dc40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dc44:	mov	w1, w0
    dc48:	mov	x0, x19
    dc4c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dc50:	mov	w1, w0
    dc54:	mov	x0, x21
    dc58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dc5c:	tst	w0, #0xff
    dc60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dc64:	mov	w2, #0x5                   	// #5
    dc68:	mov	w1, #0x10                  	// #16
    dc6c:	mov	w0, w20
    dc70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dc74:	mov	w1, w0
    dc78:	mov	x0, x19
    dc7c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dc80:	mov	w1, w0
    dc84:	mov	x0, x21
    dc88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dc8c:	tst	w0, #0xff
    dc90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dc94:	ldr	w0, [sp, #92]
    dc98:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    dc9c:	mov	w2, #0x5                   	// #5
    dca0:	mov	w1, #0x0                   	// #0
    dca4:	mov	w0, w20
    dca8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dcac:	add	x21, sp, #0x5c
    dcb0:	mov	w1, w0
    dcb4:	mov	x0, x19
    dcb8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dcbc:	mov	w1, w0
    dcc0:	mov	x0, x21
    dcc4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dcc8:	tst	w0, #0xff
    dccc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dcd0:	mov	w2, #0x5                   	// #5
    dcd4:	mov	w0, w20
    dcd8:	mov	w1, w2
    dcdc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dce0:	mov	w1, w0
    dce4:	mov	x0, x19
    dce8:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dcec:	mov	w1, w0
    dcf0:	mov	x0, x21
    dcf4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dcf8:	tst	w0, #0xff
    dcfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dd00:	mov	w2, #0x5                   	// #5
    dd04:	mov	w1, #0x10                  	// #16
    dd08:	mov	w0, w20
    dd0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dd10:	mov	w1, w0
    dd14:	mov	x0, x19
    dd18:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dd1c:	mov	w1, w0
    dd20:	mov	x0, x21
    dd24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dd28:	tst	w0, #0xff
    dd2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dd30:	ldr	w0, [sp, #92]
    dd34:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    dd38:	mov	w2, #0x5                   	// #5
    dd3c:	mov	w1, #0x0                   	// #0
    dd40:	mov	w0, w20
    dd44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dd48:	add	x21, sp, #0x5c
    dd4c:	mov	w1, w0
    dd50:	mov	x0, x19
    dd54:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dd58:	mov	w1, w0
    dd5c:	mov	x0, x21
    dd60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dd64:	tst	w0, #0xff
    dd68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dd6c:	mov	w2, #0x5                   	// #5
    dd70:	mov	w0, w20
    dd74:	mov	w1, w2
    dd78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dd7c:	mov	w1, w0
    dd80:	mov	x0, x19
    dd84:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dd88:	mov	w1, w0
    dd8c:	mov	x0, x21
    dd90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dd94:	tst	w0, #0xff
    dd98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dd9c:	ldr	w0, [sp, #92]
    dda0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    dda4:	mov	w2, #0x5                   	// #5
    dda8:	mov	w1, #0x0                   	// #0
    ddac:	mov	w0, w20
    ddb0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ddb4:	add	x21, sp, #0x5c
    ddb8:	mov	w1, w0
    ddbc:	mov	x0, x19
    ddc0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ddc4:	mov	w1, w0
    ddc8:	mov	x0, x21
    ddcc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ddd0:	tst	w0, #0xff
    ddd4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ddd8:	mov	w2, #0x5                   	// #5
    dddc:	mov	w0, w20
    dde0:	mov	w1, w2
    dde4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dde8:	mov	w1, w0
    ddec:	mov	x0, x19
    ddf0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ddf4:	mov	w1, w0
    ddf8:	mov	x0, x21
    ddfc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    de00:	tst	w0, #0xff
    de04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    de08:	mov	w2, #0x3                   	// #3
    de0c:	mov	w1, #0x12                  	// #18
    de10:	mov	w0, w20
    de14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    de18:	mov	w1, #0x2                   	// #2
    de1c:	mov	w0, w0
    de20:	strb	w1, [sp, #120]
    de24:	add	x1, sp, #0x78
    de28:	str	x0, [sp, #128]
    de2c:	add	x0, x19, #0x10
    de30:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    de34:	ldr	w0, [sp, #92]
    de38:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    de3c:	mov	w2, #0x5                   	// #5
    de40:	mov	w1, #0x0                   	// #0
    de44:	mov	w0, w20
    de48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    de4c:	add	x21, sp, #0x5c
    de50:	mov	w1, w0
    de54:	mov	x0, x19
    de58:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    de5c:	mov	w1, w0
    de60:	mov	x0, x21
    de64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    de68:	tst	w0, #0xff
    de6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    de70:	mov	w2, #0x5                   	// #5
    de74:	mov	w0, w20
    de78:	mov	w1, w2
    de7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    de80:	mov	w1, w0
    de84:	mov	x0, x19
    de88:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    de8c:	mov	w1, w0
    de90:	mov	x0, x21
    de94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    de98:	tst	w0, #0xff
    de9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dea0:	mov	w2, #0x4                   	// #4
    dea4:	mov	w1, #0x11                  	// #17
    dea8:	mov	w0, w20
    deac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    deb0:	mov	w1, #0x2                   	// #2
    deb4:	mov	w0, w0
    deb8:	strb	w1, [sp, #120]
    debc:	add	x1, sp, #0x78
    dec0:	str	x0, [sp, #128]
    dec4:	add	x0, x19, #0x10
    dec8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    decc:	ldr	w0, [sp, #92]
    ded0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ded4:	mov	w2, #0x5                   	// #5
    ded8:	mov	w1, #0x0                   	// #0
    dedc:	mov	w0, w20
    dee0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dee4:	add	x21, sp, #0x5c
    dee8:	mov	w1, w0
    deec:	mov	x0, x19
    def0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    def4:	mov	w1, w0
    def8:	mov	x0, x21
    defc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    df00:	tst	w0, #0xff
    df04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    df08:	mov	w2, #0x5                   	// #5
    df0c:	mov	w1, #0x0                   	// #0
    df10:	mov	w0, w20
    df14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    df18:	mov	w1, w0
    df1c:	mov	x0, x19
    df20:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    df24:	mov	w1, w0
    df28:	mov	x0, x21
    df2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    df30:	tst	w0, #0xff
    df34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    df38:	mov	w2, #0x5                   	// #5
    df3c:	mov	w0, w20
    df40:	mov	w1, w2
    df44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    df48:	mov	w1, w0
    df4c:	mov	x0, x19
    df50:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    df54:	mov	w1, w0
    df58:	mov	x0, x21
    df5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    df60:	tst	w0, #0xff
    df64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    df68:	mov	w2, #0x5                   	// #5
    df6c:	mov	w1, #0x10                  	// #16
    df70:	mov	w0, w20
    df74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    df78:	mov	w1, w0
    df7c:	mov	x0, x19
    df80:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    df84:	mov	w1, w0
    df88:	mov	x0, x21
    df8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    df90:	tst	w0, #0xff
    df94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    df98:	ldr	w0, [sp, #92]
    df9c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    dfa0:	mov	w2, #0x5                   	// #5
    dfa4:	mov	w1, #0x0                   	// #0
    dfa8:	mov	w0, w20
    dfac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dfb0:	add	x21, sp, #0x5c
    dfb4:	mov	w1, w0
    dfb8:	mov	x0, x19
    dfbc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dfc0:	mov	w1, w0
    dfc4:	mov	x0, x21
    dfc8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dfcc:	tst	w0, #0xff
    dfd0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    dfd4:	mov	w2, #0x5                   	// #5
    dfd8:	mov	w1, #0x0                   	// #0
    dfdc:	mov	w0, w20
    dfe0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    dfe4:	mov	w1, w0
    dfe8:	mov	x0, x19
    dfec:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    dff0:	mov	w1, w0
    dff4:	mov	x0, x21
    dff8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    dffc:	tst	w0, #0xff
    e000:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e004:	mov	w2, #0x5                   	// #5
    e008:	mov	w0, w20
    e00c:	mov	w1, w2
    e010:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e014:	mov	w1, w0
    e018:	mov	x0, x19
    e01c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e020:	mov	w1, w0
    e024:	mov	x0, x21
    e028:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e02c:	tst	w0, #0xff
    e030:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e034:	ldr	w0, [sp, #92]
    e038:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e03c:	mov	w2, #0x5                   	// #5
    e040:	mov	w1, #0x0                   	// #0
    e044:	mov	w0, w20
    e048:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e04c:	add	x21, sp, #0x5c
    e050:	mov	w1, w0
    e054:	mov	x0, x19
    e058:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e05c:	mov	w1, w0
    e060:	mov	x0, x21
    e064:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e068:	tst	w0, #0xff
    e06c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e070:	mov	w2, #0x5                   	// #5
    e074:	mov	w0, w20
    e078:	mov	w1, w2
    e07c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e080:	mov	w1, w0
    e084:	mov	x0, x19
    e088:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e08c:	mov	w1, w0
    e090:	mov	x0, x21
    e094:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e098:	tst	w0, #0xff
    e09c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e0a0:	ldr	w0, [sp, #92]
    e0a4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e0a8:	mov	w2, #0x5                   	// #5
    e0ac:	mov	w1, #0x0                   	// #0
    e0b0:	mov	w0, w20
    e0b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e0b8:	add	x21, sp, #0x5c
    e0bc:	mov	w1, w0
    e0c0:	mov	x0, x19
    e0c4:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e0c8:	mov	w1, w0
    e0cc:	mov	x0, x21
    e0d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e0d4:	tst	w0, #0xff
    e0d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e0dc:	mov	w2, #0x5                   	// #5
    e0e0:	mov	w0, w20
    e0e4:	mov	w1, w2
    e0e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e0ec:	mov	w1, w0
    e0f0:	mov	x0, x19
    e0f4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e0f8:	mov	w1, w0
    e0fc:	mov	x0, x21
    e100:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e104:	tst	w0, #0xff
    e108:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e10c:	mov	w2, #0x2                   	// #2
    e110:	mov	w1, #0x13                  	// #19
    e114:	mov	w0, w20
    e118:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e11c:	mov	w1, #0x2                   	// #2
    e120:	mov	w0, w0
    e124:	strb	w1, [sp, #120]
    e128:	add	x1, sp, #0x78
    e12c:	str	x0, [sp, #128]
    e130:	add	x0, x19, #0x10
    e134:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    e138:	ldr	w0, [sp, #92]
    e13c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e140:	mov	w2, #0x5                   	// #5
    e144:	mov	w1, #0x0                   	// #0
    e148:	mov	w0, w20
    e14c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e150:	add	x21, sp, #0x5c
    e154:	mov	w1, w0
    e158:	mov	x0, x19
    e15c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e160:	mov	w1, w0
    e164:	mov	x0, x21
    e168:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e16c:	tst	w0, #0xff
    e170:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e174:	mov	w2, #0x5                   	// #5
    e178:	mov	w0, w20
    e17c:	mov	w1, w2
    e180:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e184:	mov	w1, w0
    e188:	mov	x0, x19
    e18c:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e190:	mov	w1, w0
    e194:	mov	x0, x21
    e198:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e19c:	tst	w0, #0xff
    e1a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e1a4:	mov	w2, #0x5                   	// #5
    e1a8:	mov	w1, #0x10                  	// #16
    e1ac:	mov	w0, w20
    e1b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e1b4:	mov	w1, w0
    e1b8:	mov	x0, x19
    e1bc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e1c0:	mov	w1, w0
    e1c4:	mov	x0, x21
    e1c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e1cc:	tst	w0, #0xff
    e1d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e1d4:	ldr	w0, [sp, #92]
    e1d8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e1dc:	mov	w2, #0x5                   	// #5
    e1e0:	mov	w1, #0x0                   	// #0
    e1e4:	mov	w0, w20
    e1e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e1ec:	add	x21, sp, #0x5c
    e1f0:	mov	w1, w0
    e1f4:	mov	x0, x19
    e1f8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e1fc:	mov	w1, w0
    e200:	mov	x0, x21
    e204:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e208:	tst	w0, #0xff
    e20c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e210:	mov	w2, #0x5                   	// #5
    e214:	mov	w0, w20
    e218:	mov	w1, w2
    e21c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e220:	mov	w1, w0
    e224:	mov	x0, x19
    e228:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e22c:	mov	w1, w0
    e230:	mov	x0, x21
    e234:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e238:	tst	w0, #0xff
    e23c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e240:	mov	w2, #0x5                   	// #5
    e244:	mov	w1, #0x10                  	// #16
    e248:	mov	w0, w20
    e24c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e250:	mov	w1, w0
    e254:	mov	x0, x19
    e258:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e25c:	mov	w1, w0
    e260:	mov	x0, x21
    e264:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e268:	tst	w0, #0xff
    e26c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e270:	ldr	w0, [sp, #92]
    e274:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e278:	mov	w2, #0x5                   	// #5
    e27c:	mov	w1, #0x0                   	// #0
    e280:	mov	w0, w20
    e284:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e288:	add	x21, sp, #0x5c
    e28c:	mov	w1, w0
    e290:	mov	x0, x19
    e294:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e298:	mov	w1, w0
    e29c:	mov	x0, x21
    e2a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e2a4:	tst	w0, #0xff
    e2a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e2ac:	mov	w2, #0x5                   	// #5
    e2b0:	mov	w1, #0x0                   	// #0
    e2b4:	mov	w0, w20
    e2b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e2bc:	mov	w1, w0
    e2c0:	mov	x0, x19
    e2c4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e2c8:	mov	w1, w0
    e2cc:	mov	x0, x21
    e2d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e2d4:	tst	w0, #0xff
    e2d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e2dc:	mov	w2, #0x5                   	// #5
    e2e0:	mov	w0, w20
    e2e4:	mov	w1, w2
    e2e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e2ec:	mov	w1, w0
    e2f0:	mov	x0, x19
    e2f4:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e2f8:	mov	w1, w0
    e2fc:	mov	x0, x21
    e300:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e304:	tst	w0, #0xff
    e308:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e30c:	mov	w2, #0x5                   	// #5
    e310:	mov	w1, #0x10                  	// #16
    e314:	mov	w0, w20
    e318:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e31c:	mov	w1, w0
    e320:	mov	x0, x19
    e324:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e328:	mov	w1, w0
    e32c:	mov	x0, x21
    e330:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e334:	tst	w0, #0xff
    e338:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e33c:	ldr	w0, [sp, #92]
    e340:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e344:	mov	w2, #0x5                   	// #5
    e348:	mov	w1, #0x0                   	// #0
    e34c:	mov	w0, w20
    e350:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e354:	add	x21, sp, #0x5c
    e358:	mov	w1, w0
    e35c:	mov	x0, x19
    e360:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e364:	mov	w1, w0
    e368:	mov	x0, x21
    e36c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e370:	tst	w0, #0xff
    e374:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e378:	mov	w2, #0x5                   	// #5
    e37c:	mov	w1, #0x0                   	// #0
    e380:	mov	w0, w20
    e384:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e388:	mov	w1, w0
    e38c:	mov	x0, x19
    e390:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e394:	mov	w1, w0
    e398:	mov	x0, x21
    e39c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e3a0:	tst	w0, #0xff
    e3a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e3a8:	mov	w2, #0x5                   	// #5
    e3ac:	mov	w0, w20
    e3b0:	mov	w1, w2
    e3b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e3b8:	mov	w1, w0
    e3bc:	mov	x0, x19
    e3c0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e3c4:	mov	w1, w0
    e3c8:	mov	x0, x21
    e3cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e3d0:	tst	w0, #0xff
    e3d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e3d8:	mov	w2, #0x5                   	// #5
    e3dc:	mov	w1, #0x10                  	// #16
    e3e0:	mov	w0, w20
    e3e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e3e8:	mov	w1, w0
    e3ec:	mov	x0, x19
    e3f0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e3f4:	mov	w1, w0
    e3f8:	mov	x0, x21
    e3fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e400:	tst	w0, #0xff
    e404:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e408:	ldr	w0, [sp, #92]
    e40c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e410:	mov	w2, #0x5                   	// #5
    e414:	mov	w1, #0x0                   	// #0
    e418:	mov	w0, w20
    e41c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e420:	add	x21, sp, #0x5c
    e424:	mov	w1, w0
    e428:	mov	x0, x19
    e42c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e430:	mov	w1, w0
    e434:	mov	x0, x21
    e438:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e43c:	tst	w0, #0xff
    e440:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e444:	mov	w2, #0x5                   	// #5
    e448:	mov	w0, w20
    e44c:	mov	w1, w2
    e450:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e454:	mov	w1, w0
    e458:	mov	x0, x19
    e45c:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e460:	mov	w1, w0
    e464:	mov	x0, x21
    e468:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e46c:	tst	w0, #0xff
    e470:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e474:	mov	w2, #0x5                   	// #5
    e478:	mov	w1, #0x10                  	// #16
    e47c:	mov	w0, w20
    e480:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e484:	mov	w1, w0
    e488:	mov	x0, x19
    e48c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e490:	mov	w1, w0
    e494:	mov	x0, x21
    e498:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e49c:	tst	w0, #0xff
    e4a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e4a4:	ldr	w0, [sp, #92]
    e4a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e4ac:	mov	w2, #0x5                   	// #5
    e4b0:	mov	w1, #0x0                   	// #0
    e4b4:	mov	w0, w20
    e4b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e4bc:	add	x21, sp, #0x5c
    e4c0:	mov	w1, w0
    e4c4:	mov	x0, x19
    e4c8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e4cc:	mov	w1, w0
    e4d0:	mov	x0, x21
    e4d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e4d8:	tst	w0, #0xff
    e4dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e4e0:	mov	w2, #0x5                   	// #5
    e4e4:	mov	w1, #0x0                   	// #0
    e4e8:	mov	w0, w20
    e4ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e4f0:	mov	w1, w0
    e4f4:	mov	x0, x19
    e4f8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e4fc:	mov	w1, w0
    e500:	mov	x0, x21
    e504:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e508:	tst	w0, #0xff
    e50c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e510:	mov	w2, #0x5                   	// #5
    e514:	mov	w0, w20
    e518:	mov	w1, w2
    e51c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e520:	mov	w1, w0
    e524:	mov	x0, x19
    e528:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e52c:	mov	w1, w0
    e530:	mov	x0, x21
    e534:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e538:	tst	w0, #0xff
    e53c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e540:	mov	w2, #0x5                   	// #5
    e544:	mov	w1, #0x10                  	// #16
    e548:	mov	w0, w20
    e54c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e550:	mov	w1, w0
    e554:	mov	x0, x19
    e558:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e55c:	mov	w1, w0
    e560:	mov	x0, x21
    e564:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e568:	tst	w0, #0xff
    e56c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e570:	ldr	w0, [sp, #92]
    e574:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e578:	mov	w2, #0x5                   	// #5
    e57c:	mov	w1, #0x0                   	// #0
    e580:	mov	w0, w20
    e584:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e588:	add	x21, sp, #0x5c
    e58c:	mov	w1, w0
    e590:	mov	x0, x19
    e594:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e598:	mov	w1, w0
    e59c:	mov	x0, x21
    e5a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e5a4:	tst	w0, #0xff
    e5a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e5ac:	mov	w2, #0x5                   	// #5
    e5b0:	mov	w0, w20
    e5b4:	mov	w1, w2
    e5b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e5bc:	mov	w1, w0
    e5c0:	mov	x0, x19
    e5c4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e5c8:	mov	w1, w0
    e5cc:	mov	x0, x21
    e5d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e5d4:	tst	w0, #0xff
    e5d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e5dc:	ldr	w0, [sp, #92]
    e5e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e5e4:	mov	w2, #0x5                   	// #5
    e5e8:	mov	w1, #0x0                   	// #0
    e5ec:	mov	w0, w20
    e5f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e5f4:	add	x21, sp, #0x5c
    e5f8:	mov	w1, w0
    e5fc:	mov	x0, x19
    e600:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e604:	mov	w1, w0
    e608:	mov	x0, x21
    e60c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e610:	tst	w0, #0xff
    e614:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e618:	mov	w2, #0x5                   	// #5
    e61c:	mov	w1, #0x0                   	// #0
    e620:	mov	w0, w20
    e624:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e628:	mov	w1, w0
    e62c:	mov	x0, x19
    e630:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e634:	mov	w1, w0
    e638:	mov	x0, x21
    e63c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e640:	tst	w0, #0xff
    e644:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e648:	mov	w2, #0x5                   	// #5
    e64c:	mov	w0, w20
    e650:	mov	w1, w2
    e654:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e658:	mov	w1, w0
    e65c:	mov	x0, x19
    e660:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e664:	mov	w1, w0
    e668:	mov	x0, x21
    e66c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e670:	tst	w0, #0xff
    e674:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e678:	mov	w2, #0x5                   	// #5
    e67c:	mov	w1, #0x10                  	// #16
    e680:	mov	w0, w20
    e684:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e688:	mov	w1, w0
    e68c:	mov	x0, x19
    e690:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e694:	mov	w1, w0
    e698:	mov	x0, x21
    e69c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e6a0:	tst	w0, #0xff
    e6a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e6a8:	ldr	w0, [sp, #92]
    e6ac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e6b0:	mov	w2, #0x5                   	// #5
    e6b4:	mov	w1, #0x0                   	// #0
    e6b8:	mov	w0, w20
    e6bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e6c0:	add	x21, sp, #0x5c
    e6c4:	mov	w1, w0
    e6c8:	mov	x0, x19
    e6cc:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e6d0:	mov	w1, w0
    e6d4:	mov	x0, x21
    e6d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e6dc:	tst	w0, #0xff
    e6e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e6e4:	mov	w2, #0x5                   	// #5
    e6e8:	mov	w0, w20
    e6ec:	mov	w1, w2
    e6f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e6f4:	mov	w1, w0
    e6f8:	mov	x0, x19
    e6fc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e700:	mov	w1, w0
    e704:	mov	x0, x21
    e708:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e70c:	tst	w0, #0xff
    e710:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e714:	ldr	w0, [sp, #92]
    e718:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e71c:	mov	w2, #0x5                   	// #5
    e720:	mov	w1, #0x0                   	// #0
    e724:	mov	w0, w20
    e728:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e72c:	add	x21, sp, #0x5c
    e730:	mov	w1, w0
    e734:	mov	x0, x19
    e738:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e73c:	mov	w1, w0
    e740:	mov	x0, x21
    e744:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e748:	tst	w0, #0xff
    e74c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e750:	mov	w2, #0x5                   	// #5
    e754:	mov	w0, w20
    e758:	mov	w1, w2
    e75c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e760:	mov	w1, w0
    e764:	mov	x0, x19
    e768:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e76c:	mov	w1, w0
    e770:	mov	x0, x21
    e774:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e778:	tst	w0, #0xff
    e77c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e780:	mov	w2, #0x5                   	// #5
    e784:	mov	w1, #0x10                  	// #16
    e788:	mov	w0, w20
    e78c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e790:	mov	w1, w0
    e794:	mov	x0, x19
    e798:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e79c:	mov	w1, w0
    e7a0:	mov	x0, x21
    e7a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e7a8:	tst	w0, #0xff
    e7ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e7b0:	mov	w2, #0x3                   	// #3
    e7b4:	mov	w1, #0xb                   	// #11
    e7b8:	mov	w0, w20
    e7bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e7c0:	mov	w1, #0x2                   	// #2
    e7c4:	mov	w0, w0
    e7c8:	strb	w1, [sp, #120]
    e7cc:	add	x1, sp, #0x78
    e7d0:	str	x0, [sp, #128]
    e7d4:	add	x0, x19, #0x10
    e7d8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    e7dc:	ldr	w0, [sp, #92]
    e7e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e7e4:	mov	w2, #0x5                   	// #5
    e7e8:	mov	w1, #0x0                   	// #0
    e7ec:	mov	w0, w20
    e7f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e7f4:	add	x21, sp, #0x5c
    e7f8:	mov	w1, w0
    e7fc:	mov	x0, x19
    e800:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e804:	mov	w1, w0
    e808:	mov	x0, x21
    e80c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e810:	tst	w0, #0xff
    e814:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e818:	mov	w2, #0x5                   	// #5
    e81c:	mov	w0, w20
    e820:	mov	w1, w2
    e824:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e828:	mov	w1, w0
    e82c:	mov	x0, x19
    e830:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e834:	mov	w1, w0
    e838:	mov	x0, x21
    e83c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e840:	tst	w0, #0xff
    e844:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e848:	mov	w2, #0x5                   	// #5
    e84c:	mov	w1, #0x10                  	// #16
    e850:	mov	w0, w20
    e854:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e858:	mov	w1, w0
    e85c:	mov	x0, x19
    e860:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e864:	mov	w1, w0
    e868:	mov	x0, x21
    e86c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e870:	tst	w0, #0xff
    e874:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e878:	ldr	w0, [sp, #92]
    e87c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e880:	mov	w2, #0x5                   	// #5
    e884:	mov	w1, #0x0                   	// #0
    e888:	mov	w0, w20
    e88c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e890:	add	x21, sp, #0x5c
    e894:	mov	w1, w0
    e898:	mov	x0, x19
    e89c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e8a0:	mov	w1, w0
    e8a4:	mov	x0, x21
    e8a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e8ac:	tst	w0, #0xff
    e8b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e8b4:	mov	w2, #0x5                   	// #5
    e8b8:	mov	w0, w20
    e8bc:	mov	w1, w2
    e8c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e8c4:	mov	w1, w0
    e8c8:	mov	x0, x19
    e8cc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e8d0:	mov	w1, w0
    e8d4:	mov	x0, x21
    e8d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e8dc:	tst	w0, #0xff
    e8e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e8e4:	mov	w2, #0x1                   	// #1
    e8e8:	mov	w1, #0x14                  	// #20
    e8ec:	mov	w0, w20
    e8f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e8f4:	mov	w1, #0x2                   	// #2
    e8f8:	mov	w0, w0
    e8fc:	strb	w1, [sp, #120]
    e900:	add	x1, sp, #0x78
    e904:	str	x0, [sp, #128]
    e908:	add	x0, x19, #0x10
    e90c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    e910:	ldr	w0, [sp, #92]
    e914:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e918:	mov	w2, #0x5                   	// #5
    e91c:	mov	w1, #0x0                   	// #0
    e920:	mov	w0, w20
    e924:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e928:	add	x21, sp, #0x5c
    e92c:	mov	w1, w0
    e930:	mov	x0, x19
    e934:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e938:	mov	w1, w0
    e93c:	mov	x0, x21
    e940:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e944:	tst	w0, #0xff
    e948:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e94c:	mov	w2, #0x5                   	// #5
    e950:	mov	w0, w20
    e954:	mov	w1, w2
    e958:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e95c:	mov	w1, w0
    e960:	mov	x0, x19
    e964:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e968:	mov	w1, w0
    e96c:	mov	x0, x21
    e970:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e974:	tst	w0, #0xff
    e978:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e97c:	mov	w2, #0x2                   	// #2
    e980:	mov	w1, #0x13                  	// #19
    e984:	mov	w0, w20
    e988:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e98c:	mov	w1, #0x2                   	// #2
    e990:	mov	w0, w0
    e994:	strb	w1, [sp, #120]
    e998:	add	x1, sp, #0x78
    e99c:	str	x0, [sp, #128]
    e9a0:	add	x0, x19, #0x10
    e9a4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    e9a8:	ldr	w0, [sp, #92]
    e9ac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    e9b0:	mov	w2, #0x5                   	// #5
    e9b4:	mov	w1, #0x0                   	// #0
    e9b8:	mov	w0, w20
    e9bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e9c0:	add	x21, sp, #0x5c
    e9c4:	mov	w1, w0
    e9c8:	mov	x0, x19
    e9cc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    e9d0:	mov	w1, w0
    e9d4:	mov	x0, x21
    e9d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    e9dc:	tst	w0, #0xff
    e9e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    e9e4:	mov	w2, #0x5                   	// #5
    e9e8:	mov	w0, w20
    e9ec:	mov	w1, w2
    e9f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    e9f4:	mov	w1, w0
    e9f8:	mov	x0, x19
    e9fc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ea00:	mov	w1, w0
    ea04:	mov	x0, x21
    ea08:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ea0c:	tst	w0, #0xff
    ea10:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ea14:	mov	w2, #0x3                   	// #3
    ea18:	mov	w1, #0x12                  	// #18
    ea1c:	mov	w0, w20
    ea20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ea24:	mov	w1, #0x2                   	// #2
    ea28:	mov	w0, w0
    ea2c:	strb	w1, [sp, #120]
    ea30:	add	x1, sp, #0x78
    ea34:	str	x0, [sp, #128]
    ea38:	add	x0, x19, #0x10
    ea3c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ea40:	ldr	w0, [sp, #92]
    ea44:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ea48:	mov	w2, #0x5                   	// #5
    ea4c:	mov	w1, #0x0                   	// #0
    ea50:	mov	w0, w20
    ea54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ea58:	add	x21, sp, #0x5c
    ea5c:	mov	w1, w0
    ea60:	mov	x0, x19
    ea64:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ea68:	mov	w1, w0
    ea6c:	mov	x0, x21
    ea70:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ea74:	tst	w0, #0xff
    ea78:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ea7c:	mov	w2, #0x5                   	// #5
    ea80:	mov	w0, w20
    ea84:	mov	w1, w2
    ea88:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ea8c:	mov	w1, w0
    ea90:	mov	x0, x19
    ea94:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ea98:	mov	w1, w0
    ea9c:	mov	x0, x21
    eaa0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eaa4:	tst	w0, #0xff
    eaa8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    eaac:	mov	w2, #0x4                   	// #4
    eab0:	mov	w1, #0x11                  	// #17
    eab4:	mov	w0, w20
    eab8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    eabc:	mov	w1, #0x2                   	// #2
    eac0:	mov	w0, w0
    eac4:	strb	w1, [sp, #120]
    eac8:	add	x1, sp, #0x78
    eacc:	str	x0, [sp, #128]
    ead0:	add	x0, x19, #0x10
    ead4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ead8:	ldr	w0, [sp, #92]
    eadc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    eae0:	mov	w2, #0x5                   	// #5
    eae4:	mov	w1, #0x0                   	// #0
    eae8:	mov	w0, w20
    eaec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    eaf0:	add	x21, sp, #0x5c
    eaf4:	mov	w1, w0
    eaf8:	mov	x0, x19
    eafc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    eb00:	mov	w1, w0
    eb04:	mov	x0, x21
    eb08:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eb0c:	tst	w0, #0xff
    eb10:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    eb14:	mov	w2, #0x5                   	// #5
    eb18:	mov	w0, w20
    eb1c:	mov	w1, w2
    eb20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    eb24:	mov	w1, w0
    eb28:	mov	x0, x19
    eb2c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    eb30:	mov	w1, w0
    eb34:	mov	x0, x21
    eb38:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eb3c:	tst	w0, #0xff
    eb40:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    eb44:	ldr	w0, [sp, #92]
    eb48:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    eb4c:	mov	w2, #0x5                   	// #5
    eb50:	mov	w1, #0x0                   	// #0
    eb54:	mov	w0, w20
    eb58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    eb5c:	add	x21, sp, #0x5c
    eb60:	mov	w1, w0
    eb64:	mov	x0, x19
    eb68:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    eb6c:	mov	w1, w0
    eb70:	mov	x0, x21
    eb74:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eb78:	tst	w0, #0xff
    eb7c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    eb80:	mov	w2, #0x5                   	// #5
    eb84:	mov	w0, w20
    eb88:	mov	w1, w2
    eb8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    eb90:	mov	w1, w0
    eb94:	mov	x0, x19
    eb98:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    eb9c:	mov	w1, w0
    eba0:	mov	x0, x21
    eba4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eba8:	tst	w0, #0xff
    ebac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ebb0:	ldr	w0, [sp, #92]
    ebb4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ebb8:	mov	w2, #0x5                   	// #5
    ebbc:	mov	w1, #0x0                   	// #0
    ebc0:	mov	w0, w20
    ebc4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ebc8:	add	x21, sp, #0x5c
    ebcc:	mov	w1, w0
    ebd0:	mov	x0, x19
    ebd4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ebd8:	mov	w1, w0
    ebdc:	mov	x0, x21
    ebe0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ebe4:	tst	w0, #0xff
    ebe8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ebec:	mov	w2, #0x5                   	// #5
    ebf0:	mov	w0, w20
    ebf4:	mov	w1, w2
    ebf8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ebfc:	mov	w1, w0
    ec00:	mov	x0, x19
    ec04:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ec08:	mov	w1, w0
    ec0c:	mov	x0, x21
    ec10:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ec14:	tst	w0, #0xff
    ec18:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ec1c:	ldr	w0, [sp, #92]
    ec20:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ec24:	mov	w2, #0x5                   	// #5
    ec28:	mov	w1, #0x0                   	// #0
    ec2c:	mov	w0, w20
    ec30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ec34:	add	x21, sp, #0x5c
    ec38:	mov	w1, w0
    ec3c:	mov	x0, x19
    ec40:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ec44:	mov	w1, w0
    ec48:	mov	x0, x21
    ec4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ec50:	tst	w0, #0xff
    ec54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ec58:	mov	w2, #0x5                   	// #5
    ec5c:	mov	w1, #0x0                   	// #0
    ec60:	mov	w0, w20
    ec64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ec68:	mov	w1, w0
    ec6c:	mov	x0, x19
    ec70:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ec74:	mov	w1, w0
    ec78:	mov	x0, x21
    ec7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ec80:	tst	w0, #0xff
    ec84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ec88:	mov	w2, #0x5                   	// #5
    ec8c:	mov	w0, w20
    ec90:	mov	w1, w2
    ec94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ec98:	mov	w1, w0
    ec9c:	mov	x0, x19
    eca0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    eca4:	mov	w1, w0
    eca8:	mov	x0, x21
    ecac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ecb0:	tst	w0, #0xff
    ecb4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ecb8:	mov	w2, #0x5                   	// #5
    ecbc:	mov	w1, #0x10                  	// #16
    ecc0:	mov	w0, w20
    ecc4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ecc8:	mov	w1, w0
    eccc:	mov	x0, x19
    ecd0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ecd4:	mov	w1, w0
    ecd8:	mov	x0, x21
    ecdc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ece0:	tst	w0, #0xff
    ece4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ece8:	ldr	w0, [sp, #92]
    ecec:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ecf0:	mov	w2, #0x5                   	// #5
    ecf4:	mov	w1, #0x0                   	// #0
    ecf8:	mov	w0, w20
    ecfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ed00:	add	x21, sp, #0x5c
    ed04:	mov	w1, w0
    ed08:	mov	x0, x19
    ed0c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ed10:	mov	w1, w0
    ed14:	mov	x0, x21
    ed18:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ed1c:	tst	w0, #0xff
    ed20:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ed24:	mov	w2, #0x5                   	// #5
    ed28:	mov	w1, #0x0                   	// #0
    ed2c:	mov	w0, w20
    ed30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ed34:	mov	w1, w0
    ed38:	mov	x0, x19
    ed3c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ed40:	mov	w1, w0
    ed44:	mov	x0, x21
    ed48:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ed4c:	tst	w0, #0xff
    ed50:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ed54:	mov	w2, #0x1                   	// #1
    ed58:	mov	w1, #0x14                  	// #20
    ed5c:	mov	w0, w20
    ed60:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ed64:	mov	w1, #0x2                   	// #2
    ed68:	mov	w0, w0
    ed6c:	strb	w1, [sp, #120]
    ed70:	add	x1, sp, #0x78
    ed74:	str	x0, [sp, #128]
    ed78:	add	x0, x19, #0x10
    ed7c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ed80:	mov	w2, #0x5                   	// #5
    ed84:	mov	w0, w20
    ed88:	mov	w1, w2
    ed8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ed90:	mov	w1, w0
    ed94:	mov	x0, x19
    ed98:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ed9c:	mov	w1, w0
    eda0:	mov	x0, x21
    eda4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eda8:	tst	w0, #0xff
    edac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    edb0:	ldr	w0, [sp, #92]
    edb4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    edb8:	mov	w2, #0x5                   	// #5
    edbc:	mov	w1, #0x0                   	// #0
    edc0:	mov	w0, w20
    edc4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    edc8:	add	x21, sp, #0x5c
    edcc:	mov	w1, w0
    edd0:	mov	x0, x19
    edd4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    edd8:	mov	w1, w0
    eddc:	mov	x0, x21
    ede0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ede4:	tst	w0, #0xff
    ede8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    edec:	mov	w2, #0x5                   	// #5
    edf0:	mov	w1, #0x0                   	// #0
    edf4:	mov	w0, w20
    edf8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    edfc:	mov	w1, w0
    ee00:	mov	x0, x19
    ee04:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ee08:	mov	w1, w0
    ee0c:	mov	x0, x21
    ee10:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ee14:	tst	w0, #0xff
    ee18:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ee1c:	mov	w2, #0x2                   	// #2
    ee20:	mov	w1, #0x13                  	// #19
    ee24:	mov	w0, w20
    ee28:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ee2c:	mov	w1, #0x2                   	// #2
    ee30:	mov	w0, w0
    ee34:	strb	w1, [sp, #120]
    ee38:	add	x1, sp, #0x78
    ee3c:	str	x0, [sp, #128]
    ee40:	add	x0, x19, #0x10
    ee44:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ee48:	mov	w2, #0x5                   	// #5
    ee4c:	mov	w0, w20
    ee50:	mov	w1, w2
    ee54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ee58:	mov	w1, w0
    ee5c:	mov	x0, x19
    ee60:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ee64:	mov	w1, w0
    ee68:	mov	x0, x21
    ee6c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ee70:	tst	w0, #0xff
    ee74:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ee78:	ldr	w0, [sp, #92]
    ee7c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ee80:	mov	w2, #0x5                   	// #5
    ee84:	mov	w1, #0x0                   	// #0
    ee88:	mov	w0, w20
    ee8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ee90:	add	x21, sp, #0x5c
    ee94:	mov	w1, w0
    ee98:	mov	x0, x19
    ee9c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    eea0:	mov	w1, w0
    eea4:	mov	x0, x21
    eea8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eeac:	tst	w0, #0xff
    eeb0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    eeb4:	mov	w2, #0x5                   	// #5
    eeb8:	mov	w1, #0x0                   	// #0
    eebc:	mov	w0, w20
    eec0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    eec4:	mov	w1, w0
    eec8:	mov	x0, x19
    eecc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    eed0:	mov	w1, w0
    eed4:	mov	x0, x21
    eed8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    eedc:	tst	w0, #0xff
    eee0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    eee4:	mov	w2, #0x3                   	// #3
    eee8:	mov	w1, #0x12                  	// #18
    eeec:	mov	w0, w20
    eef0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    eef4:	mov	w1, #0x2                   	// #2
    eef8:	mov	w0, w0
    eefc:	strb	w1, [sp, #120]
    ef00:	add	x1, sp, #0x78
    ef04:	str	x0, [sp, #128]
    ef08:	add	x0, x19, #0x10
    ef0c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ef10:	mov	w2, #0x5                   	// #5
    ef14:	mov	w0, w20
    ef18:	mov	w1, w2
    ef1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ef20:	mov	w1, w0
    ef24:	mov	x0, x19
    ef28:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ef2c:	mov	w1, w0
    ef30:	mov	x0, x21
    ef34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ef38:	tst	w0, #0xff
    ef3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ef40:	ldr	w0, [sp, #92]
    ef44:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ef48:	mov	w2, #0x5                   	// #5
    ef4c:	mov	w1, #0x0                   	// #0
    ef50:	mov	w0, w20
    ef54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ef58:	add	x21, sp, #0x5c
    ef5c:	mov	w1, w0
    ef60:	mov	x0, x19
    ef64:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ef68:	mov	w1, w0
    ef6c:	mov	x0, x21
    ef70:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ef74:	tst	w0, #0xff
    ef78:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ef7c:	mov	w2, #0x5                   	// #5
    ef80:	mov	w1, #0x0                   	// #0
    ef84:	mov	w0, w20
    ef88:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ef8c:	mov	w1, w0
    ef90:	mov	x0, x19
    ef94:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ef98:	mov	w1, w0
    ef9c:	mov	x0, x21
    efa0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    efa4:	tst	w0, #0xff
    efa8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    efac:	mov	w2, #0x4                   	// #4
    efb0:	mov	w1, #0x11                  	// #17
    efb4:	mov	w0, w20
    efb8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    efbc:	mov	w1, #0x2                   	// #2
    efc0:	mov	w0, w0
    efc4:	strb	w1, [sp, #120]
    efc8:	add	x1, sp, #0x78
    efcc:	str	x0, [sp, #128]
    efd0:	add	x0, x19, #0x10
    efd4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    efd8:	mov	w2, #0x5                   	// #5
    efdc:	mov	w0, w20
    efe0:	mov	w1, w2
    efe4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    efe8:	mov	w1, w0
    efec:	mov	x0, x19
    eff0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    eff4:	mov	w1, w0
    eff8:	mov	x0, x21
    effc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f000:	tst	w0, #0xff
    f004:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f008:	ldr	w0, [sp, #92]
    f00c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f010:	mov	w2, #0x5                   	// #5
    f014:	mov	w1, #0x0                   	// #0
    f018:	mov	w0, w20
    f01c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f020:	add	x21, sp, #0x5c
    f024:	mov	w1, w0
    f028:	mov	x0, x19
    f02c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f030:	mov	w1, w0
    f034:	mov	x0, x21
    f038:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f03c:	tst	w0, #0xff
    f040:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f044:	mov	w2, #0x5                   	// #5
    f048:	mov	w0, w20
    f04c:	mov	w1, w2
    f050:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f054:	mov	w1, w0
    f058:	mov	x0, x19
    f05c:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f060:	mov	w1, w0
    f064:	mov	x0, x21
    f068:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f06c:	tst	w0, #0xff
    f070:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f074:	mov	w2, #0x5                   	// #5
    f078:	mov	w1, #0x10                  	// #16
    f07c:	mov	w0, w20
    f080:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f084:	mov	w1, w0
    f088:	mov	x0, x19
    f08c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f090:	mov	w1, w0
    f094:	mov	x0, x21
    f098:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f09c:	tst	w0, #0xff
    f0a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f0a4:	ldr	w0, [sp, #92]
    f0a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f0ac:	mov	w2, #0x5                   	// #5
    f0b0:	mov	w1, #0x0                   	// #0
    f0b4:	mov	w0, w20
    f0b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f0bc:	add	x21, sp, #0x5c
    f0c0:	mov	w1, w0
    f0c4:	mov	x0, x19
    f0c8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f0cc:	mov	w1, w0
    f0d0:	mov	x0, x21
    f0d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f0d8:	tst	w0, #0xff
    f0dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f0e0:	mov	w2, #0x5                   	// #5
    f0e4:	mov	w1, #0x0                   	// #0
    f0e8:	mov	w0, w20
    f0ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f0f0:	mov	w1, w0
    f0f4:	mov	x0, x19
    f0f8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f0fc:	mov	w1, w0
    f100:	mov	x0, x21
    f104:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f108:	tst	w0, #0xff
    f10c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f110:	mov	w2, #0x5                   	// #5
    f114:	mov	w0, w20
    f118:	mov	w1, w2
    f11c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f120:	mov	w1, w0
    f124:	mov	x0, x19
    f128:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f12c:	mov	w1, w0
    f130:	mov	x0, x21
    f134:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f138:	tst	w0, #0xff
    f13c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f140:	ldr	w0, [sp, #92]
    f144:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f148:	mov	w2, #0x5                   	// #5
    f14c:	mov	w1, #0x0                   	// #0
    f150:	mov	w0, w20
    f154:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f158:	add	x21, sp, #0x5c
    f15c:	mov	w1, w0
    f160:	mov	x0, x19
    f164:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f168:	mov	w1, w0
    f16c:	mov	x0, x21
    f170:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f174:	tst	w0, #0xff
    f178:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f17c:	mov	w2, #0x5                   	// #5
    f180:	mov	w0, w20
    f184:	mov	w1, w2
    f188:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f18c:	mov	w1, w0
    f190:	mov	x0, x19
    f194:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f198:	mov	w1, w0
    f19c:	mov	x0, x21
    f1a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f1a4:	tst	w0, #0xff
    f1a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f1ac:	mov	w2, #0x2                   	// #2
    f1b0:	mov	w1, #0x13                  	// #19
    f1b4:	mov	w0, w20
    f1b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f1bc:	mov	w1, #0x2                   	// #2
    f1c0:	mov	w0, w0
    f1c4:	strb	w1, [sp, #120]
    f1c8:	add	x1, sp, #0x78
    f1cc:	str	x0, [sp, #128]
    f1d0:	add	x0, x19, #0x10
    f1d4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    f1d8:	ldr	w0, [sp, #92]
    f1dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f1e0:	mov	w2, #0x5                   	// #5
    f1e4:	mov	w1, #0x0                   	// #0
    f1e8:	mov	w0, w20
    f1ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f1f0:	add	x21, sp, #0x5c
    f1f4:	mov	w1, w0
    f1f8:	mov	x0, x19
    f1fc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f200:	mov	w1, w0
    f204:	mov	x0, x21
    f208:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f20c:	tst	w0, #0xff
    f210:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f214:	mov	w2, #0x5                   	// #5
    f218:	mov	w0, w20
    f21c:	mov	w1, w2
    f220:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f224:	mov	w1, w0
    f228:	mov	x0, x19
    f22c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f230:	mov	w1, w0
    f234:	mov	x0, x21
    f238:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f23c:	tst	w0, #0xff
    f240:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f244:	mov	w2, #0x3                   	// #3
    f248:	mov	w1, #0x12                  	// #18
    f24c:	mov	w0, w20
    f250:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f254:	mov	w1, #0x2                   	// #2
    f258:	mov	w0, w0
    f25c:	strb	w1, [sp, #120]
    f260:	add	x1, sp, #0x78
    f264:	str	x0, [sp, #128]
    f268:	add	x0, x19, #0x10
    f26c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    f270:	ldr	w0, [sp, #92]
    f274:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f278:	mov	w2, #0x5                   	// #5
    f27c:	mov	w1, #0x0                   	// #0
    f280:	mov	w0, w20
    f284:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f288:	add	x21, sp, #0x5c
    f28c:	mov	w1, w0
    f290:	mov	x0, x19
    f294:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f298:	mov	w1, w0
    f29c:	mov	x0, x21
    f2a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f2a4:	tst	w0, #0xff
    f2a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f2ac:	mov	w2, #0x5                   	// #5
    f2b0:	mov	w0, w20
    f2b4:	mov	w1, w2
    f2b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f2bc:	mov	w1, w0
    f2c0:	mov	x0, x19
    f2c4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f2c8:	mov	w1, w0
    f2cc:	mov	x0, x21
    f2d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f2d4:	tst	w0, #0xff
    f2d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f2dc:	mov	w2, #0x4                   	// #4
    f2e0:	mov	w1, #0x11                  	// #17
    f2e4:	mov	w0, w20
    f2e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f2ec:	mov	w1, #0x2                   	// #2
    f2f0:	mov	w0, w0
    f2f4:	strb	w1, [sp, #120]
    f2f8:	add	x1, sp, #0x78
    f2fc:	str	x0, [sp, #128]
    f300:	add	x0, x19, #0x10
    f304:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    f308:	ldr	w0, [sp, #92]
    f30c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f310:	mov	w2, #0x5                   	// #5
    f314:	mov	w1, #0x0                   	// #0
    f318:	mov	w0, w20
    f31c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f320:	add	x21, sp, #0x5c
    f324:	mov	w1, w0
    f328:	mov	x0, x19
    f32c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f330:	mov	w1, w0
    f334:	mov	x0, x21
    f338:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f33c:	tst	w0, #0xff
    f340:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f344:	mov	w2, #0x5                   	// #5
    f348:	mov	w1, #0x0                   	// #0
    f34c:	mov	w0, w20
    f350:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f354:	mov	w1, w0
    f358:	mov	x0, x19
    f35c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f360:	mov	w1, w0
    f364:	mov	x0, x21
    f368:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f36c:	tst	w0, #0xff
    f370:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f374:	mov	w2, #0x5                   	// #5
    f378:	mov	w0, w20
    f37c:	mov	w1, w2
    f380:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f384:	mov	w1, w0
    f388:	mov	x0, x19
    f38c:	bl	694 <_ZL21DecodeQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f390:	mov	w1, w0
    f394:	mov	x0, x21
    f398:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f39c:	tst	w0, #0xff
    f3a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f3a4:	mov	w2, #0x5                   	// #5
    f3a8:	mov	w1, #0x10                  	// #16
    f3ac:	mov	w0, w20
    f3b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f3b4:	mov	w1, w0
    f3b8:	mov	x0, x19
    f3bc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f3c0:	mov	w1, w0
    f3c4:	mov	x0, x21
    f3c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f3cc:	tst	w0, #0xff
    f3d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f3d4:	ldr	w0, [sp, #92]
    f3d8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f3dc:	mov	w2, #0x5                   	// #5
    f3e0:	mov	w1, #0x0                   	// #0
    f3e4:	mov	w0, w20
    f3e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f3ec:	add	x21, sp, #0x5c
    f3f0:	mov	w1, w0
    f3f4:	mov	x0, x19
    f3f8:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f3fc:	mov	w1, w0
    f400:	mov	x0, x21
    f404:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f408:	tst	w0, #0xff
    f40c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f410:	mov	w2, #0x5                   	// #5
    f414:	mov	w0, w20
    f418:	mov	w1, w2
    f41c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f420:	mov	w1, w0
    f424:	mov	x0, x19
    f428:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f42c:	mov	w1, w0
    f430:	mov	x0, x21
    f434:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f438:	tst	w0, #0xff
    f43c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f440:	ldr	w0, [sp, #92]
    f444:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f448:	mov	w2, #0x5                   	// #5
    f44c:	mov	w1, #0x0                   	// #0
    f450:	mov	w0, w20
    f454:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f458:	add	x21, sp, #0x5c
    f45c:	mov	w1, w0
    f460:	mov	x0, x19
    f464:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f468:	mov	w1, w0
    f46c:	mov	x0, x21
    f470:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f474:	tst	w0, #0xff
    f478:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f47c:	mov	w2, #0x5                   	// #5
    f480:	mov	w0, w20
    f484:	mov	w1, w2
    f488:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f48c:	mov	w1, w0
    f490:	mov	x0, x19
    f494:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f498:	mov	w1, w0
    f49c:	mov	x0, x21
    f4a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f4a4:	tst	w0, #0xff
    f4a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f4ac:	mov	w2, #0x1                   	// #1
    f4b0:	mov	w1, #0x14                  	// #20
    f4b4:	mov	w0, w20
    f4b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f4bc:	mov	w1, #0x2                   	// #2
    f4c0:	mov	w0, w0
    f4c4:	strb	w1, [sp, #120]
    f4c8:	add	x1, sp, #0x78
    f4cc:	str	x0, [sp, #128]
    f4d0:	add	x0, x19, #0x10
    f4d4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    f4d8:	ldr	w0, [sp, #92]
    f4dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f4e0:	mov	w2, #0x5                   	// #5
    f4e4:	mov	w1, #0x0                   	// #0
    f4e8:	mov	w0, w20
    f4ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f4f0:	add	x21, sp, #0x5c
    f4f4:	mov	w1, w0
    f4f8:	mov	x0, x19
    f4fc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f500:	mov	w1, w0
    f504:	mov	x0, x21
    f508:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f50c:	tst	w0, #0xff
    f510:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f514:	mov	w2, #0x5                   	// #5
    f518:	mov	w0, w20
    f51c:	mov	w1, w2
    f520:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f524:	mov	w1, w0
    f528:	mov	x0, x19
    f52c:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f530:	mov	w1, w0
    f534:	mov	x0, x21
    f538:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f53c:	tst	w0, #0xff
    f540:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f544:	mov	w2, #0x5                   	// #5
    f548:	mov	w1, #0x10                  	// #16
    f54c:	mov	w0, w20
    f550:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f554:	mov	w1, w0
    f558:	mov	x0, x19
    f55c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f560:	mov	w1, w0
    f564:	mov	x0, x21
    f568:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f56c:	tst	w0, #0xff
    f570:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f574:	ldr	w0, [sp, #92]
    f578:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f57c:	mov	w2, #0x5                   	// #5
    f580:	mov	w1, #0x0                   	// #0
    f584:	mov	w0, w20
    f588:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f58c:	add	x21, sp, #0x5c
    f590:	mov	w1, w0
    f594:	mov	x0, x19
    f598:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f59c:	mov	w1, w0
    f5a0:	mov	x0, x21
    f5a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f5a8:	tst	w0, #0xff
    f5ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f5b0:	mov	w2, #0x5                   	// #5
    f5b4:	mov	w1, #0x0                   	// #0
    f5b8:	mov	w0, w20
    f5bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f5c0:	mov	w1, w0
    f5c4:	mov	x0, x19
    f5c8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f5cc:	mov	w1, w0
    f5d0:	mov	x0, x21
    f5d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f5d8:	tst	w0, #0xff
    f5dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f5e0:	mov	w2, #0x5                   	// #5
    f5e4:	mov	w0, w20
    f5e8:	mov	w1, w2
    f5ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f5f0:	mov	w1, w0
    f5f4:	mov	x0, x19
    f5f8:	bl	6e8 <_ZL22DecodeQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f5fc:	mov	w1, w0
    f600:	mov	x0, x21
    f604:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f608:	tst	w0, #0xff
    f60c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f610:	mov	w2, #0x5                   	// #5
    f614:	mov	w1, #0x10                  	// #16
    f618:	mov	w0, w20
    f61c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f620:	mov	w1, w0
    f624:	mov	x0, x19
    f628:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f62c:	mov	w1, w0
    f630:	mov	x0, x21
    f634:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f638:	tst	w0, #0xff
    f63c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f640:	ldr	w0, [sp, #92]
    f644:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f648:	mov	w2, #0x5                   	// #5
    f64c:	mov	w1, #0x0                   	// #0
    f650:	mov	w0, w20
    f654:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f658:	add	x21, sp, #0x5c
    f65c:	mov	w1, w0
    f660:	mov	x0, x19
    f664:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f668:	mov	w1, w0
    f66c:	mov	x0, x21
    f670:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f674:	tst	w0, #0xff
    f678:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f67c:	mov	w2, #0x5                   	// #5
    f680:	mov	w0, w20
    f684:	mov	w1, w2
    f688:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f68c:	mov	w1, w0
    f690:	mov	x0, x19
    f694:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f698:	mov	w1, w0
    f69c:	mov	x0, x21
    f6a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f6a4:	tst	w0, #0xff
    f6a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f6ac:	mov	w2, #0x5                   	// #5
    f6b0:	mov	w1, #0x10                  	// #16
    f6b4:	mov	w0, w20
    f6b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f6bc:	mov	w1, w0
    f6c0:	mov	x0, x19
    f6c4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f6c8:	mov	w1, w0
    f6cc:	mov	x0, x21
    f6d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f6d4:	tst	w0, #0xff
    f6d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f6dc:	ldr	w0, [sp, #92]
    f6e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f6e4:	mov	w2, #0x5                   	// #5
    f6e8:	mov	w1, #0x0                   	// #0
    f6ec:	mov	w0, w20
    f6f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f6f4:	add	x21, sp, #0x5c
    f6f8:	mov	w1, w0
    f6fc:	mov	x0, x19
    f700:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f704:	mov	w1, w0
    f708:	mov	x0, x21
    f70c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f710:	tst	w0, #0xff
    f714:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f718:	mov	w2, #0x5                   	// #5
    f71c:	mov	w1, #0x0                   	// #0
    f720:	mov	w0, w20
    f724:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f728:	mov	w1, w0
    f72c:	mov	x0, x19
    f730:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f734:	mov	w1, w0
    f738:	mov	x0, x21
    f73c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f740:	tst	w0, #0xff
    f744:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f748:	mov	w2, #0x5                   	// #5
    f74c:	mov	w0, w20
    f750:	mov	w1, w2
    f754:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f758:	mov	w1, w0
    f75c:	mov	x0, x19
    f760:	bl	73c <_ZL23DecodeQQQQRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f764:	mov	w1, w0
    f768:	mov	x0, x21
    f76c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f770:	tst	w0, #0xff
    f774:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f778:	mov	w2, #0x5                   	// #5
    f77c:	mov	w1, #0x10                  	// #16
    f780:	mov	w0, w20
    f784:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f788:	mov	w1, w0
    f78c:	mov	x0, x19
    f790:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f794:	mov	w1, w0
    f798:	mov	x0, x21
    f79c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f7a0:	tst	w0, #0xff
    f7a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f7a8:	ldr	w0, [sp, #92]
    f7ac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f7b0:	mov	w2, #0x5                   	// #5
    f7b4:	mov	w1, #0x0                   	// #0
    f7b8:	mov	w0, w20
    f7bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f7c0:	add	x21, sp, #0x5c
    f7c4:	mov	w1, w0
    f7c8:	mov	x0, x19
    f7cc:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f7d0:	mov	w1, w0
    f7d4:	mov	x0, x21
    f7d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f7dc:	tst	w0, #0xff
    f7e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f7e4:	mov	w2, #0x5                   	// #5
    f7e8:	mov	w0, w20
    f7ec:	mov	w1, w2
    f7f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f7f4:	mov	w1, w0
    f7f8:	mov	x0, x19
    f7fc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f800:	mov	w1, w0
    f804:	mov	x0, x21
    f808:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f80c:	tst	w0, #0xff
    f810:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f814:	ldr	w0, [sp, #92]
    f818:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f81c:	mov	w2, #0x5                   	// #5
    f820:	mov	w1, #0x0                   	// #0
    f824:	mov	w0, w20
    f828:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f82c:	add	x21, sp, #0x5c
    f830:	mov	w1, w0
    f834:	mov	x0, x19
    f838:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f83c:	mov	w1, w0
    f840:	mov	x0, x21
    f844:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f848:	tst	w0, #0xff
    f84c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f850:	mov	w2, #0x5                   	// #5
    f854:	mov	w0, w20
    f858:	mov	w1, w2
    f85c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f860:	mov	w1, w0
    f864:	mov	x0, x19
    f868:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f86c:	mov	w1, w0
    f870:	mov	x0, x21
    f874:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f878:	tst	w0, #0xff
    f87c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f880:	mov	w2, #0x5                   	// #5
    f884:	mov	w1, #0x10                  	// #16
    f888:	mov	w0, w20
    f88c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f890:	mov	w1, w0
    f894:	mov	x0, x19
    f898:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f89c:	mov	w1, w0
    f8a0:	mov	x0, x21
    f8a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f8a8:	tst	w0, #0xff
    f8ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f8b0:	mov	w2, #0x4                   	// #4
    f8b4:	mov	w1, #0xb                   	// #11
    f8b8:	mov	w0, w20
    f8bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f8c0:	mov	w1, #0x2                   	// #2
    f8c4:	mov	w0, w0
    f8c8:	strb	w1, [sp, #120]
    f8cc:	add	x1, sp, #0x78
    f8d0:	str	x0, [sp, #128]
    f8d4:	add	x0, x19, #0x10
    f8d8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    f8dc:	ldr	w0, [sp, #92]
    f8e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f8e4:	mov	w2, #0x5                   	// #5
    f8e8:	mov	w1, #0x0                   	// #0
    f8ec:	mov	w0, w20
    f8f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f8f4:	add	x21, sp, #0x5c
    f8f8:	mov	w1, w0
    f8fc:	mov	x0, x19
    f900:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f904:	mov	w1, w0
    f908:	mov	x0, x21
    f90c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f910:	tst	w0, #0xff
    f914:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f918:	mov	w2, #0x5                   	// #5
    f91c:	mov	w0, w20
    f920:	mov	w1, w2
    f924:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f928:	mov	w1, w0
    f92c:	mov	x0, x19
    f930:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f934:	mov	w1, w0
    f938:	mov	x0, x21
    f93c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f940:	tst	w0, #0xff
    f944:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f948:	ldr	w0, [sp, #92]
    f94c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    f950:	mov	w2, #0x5                   	// #5
    f954:	mov	w1, #0x0                   	// #0
    f958:	mov	w0, w20
    f95c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f960:	add	x21, sp, #0x5c
    f964:	mov	w1, w0
    f968:	mov	x0, x19
    f96c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f970:	mov	w1, w0
    f974:	mov	x0, x21
    f978:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f97c:	tst	w0, #0xff
    f980:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f984:	mov	w2, #0x5                   	// #5
    f988:	mov	w1, #0x0                   	// #0
    f98c:	mov	w0, w20
    f990:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f994:	mov	w1, w0
    f998:	mov	x0, x19
    f99c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    f9a0:	mov	w1, w0
    f9a4:	mov	x0, x21
    f9a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    f9ac:	tst	w0, #0xff
    f9b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    f9b4:	mov	w2, #0x1                   	// #1
    f9b8:	mov	w1, #0x14                  	// #20
    f9bc:	mov	w0, w20
    f9c0:	add	x22, x19, #0x10
    f9c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f9c8:	add	x23, sp, #0x78
    f9cc:	mov	w0, w0
    f9d0:	mov	x1, x23
    f9d4:	mov	w24, #0x2                   	// #2
    f9d8:	strb	w24, [sp, #120]
    f9dc:	str	x0, [sp, #128]
    f9e0:	mov	x0, x22
    f9e4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    f9e8:	mov	w2, #0x5                   	// #5
    f9ec:	mov	w0, w20
    f9f0:	mov	w1, w2
    f9f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    f9f8:	mov	w1, w0
    f9fc:	mov	x0, x19
    fa00:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fa04:	mov	w1, w0
    fa08:	mov	x0, x21
    fa0c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fa10:	tst	w0, #0xff
    fa14:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fa18:	mov	w2, #0x1                   	// #1
    fa1c:	mov	w1, #0xe                   	// #14
    fa20:	mov	w0, w20
    fa24:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fa28:	mov	w0, w0
    fa2c:	mov	x1, x23
    fa30:	strb	w24, [sp, #120]
    fa34:	str	x0, [sp, #128]
    fa38:	mov	x0, x22
    fa3c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    fa40:	ldr	w0, [sp, #92]
    fa44:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    fa48:	mov	w2, #0x5                   	// #5
    fa4c:	mov	w1, #0x0                   	// #0
    fa50:	mov	w0, w20
    fa54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fa58:	add	x21, sp, #0x5c
    fa5c:	mov	w1, w0
    fa60:	mov	x0, x19
    fa64:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fa68:	mov	w1, w0
    fa6c:	mov	x0, x21
    fa70:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fa74:	tst	w0, #0xff
    fa78:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fa7c:	mov	w2, #0x5                   	// #5
    fa80:	mov	w1, #0x0                   	// #0
    fa84:	mov	w0, w20
    fa88:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fa8c:	mov	w1, w0
    fa90:	mov	x0, x19
    fa94:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fa98:	mov	w1, w0
    fa9c:	mov	x0, x21
    faa0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    faa4:	tst	w0, #0xff
    faa8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    faac:	mov	w2, #0x2                   	// #2
    fab0:	mov	w1, #0x13                  	// #19
    fab4:	mov	w0, w20
    fab8:	add	x22, x19, #0x10
    fabc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fac0:	add	x23, sp, #0x78
    fac4:	mov	w0, w0
    fac8:	mov	x1, x23
    facc:	mov	w24, #0x2                   	// #2
    fad0:	strb	w24, [sp, #120]
    fad4:	str	x0, [sp, #128]
    fad8:	mov	x0, x22
    fadc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    fae0:	mov	w2, #0x5                   	// #5
    fae4:	mov	w0, w20
    fae8:	mov	w1, w2
    faec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    faf0:	mov	w1, w0
    faf4:	mov	x0, x19
    faf8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fafc:	mov	w1, w0
    fb00:	mov	x0, x21
    fb04:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fb08:	tst	w0, #0xff
    fb0c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fb10:	mov	w2, #0x2                   	// #2
    fb14:	mov	w1, #0xd                   	// #13
    fb18:	mov	w0, w20
    fb1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fb20:	mov	w0, w0
    fb24:	mov	x1, x23
    fb28:	strb	w24, [sp, #120]
    fb2c:	str	x0, [sp, #128]
    fb30:	mov	x0, x22
    fb34:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    fb38:	ldr	w0, [sp, #92]
    fb3c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    fb40:	mov	w2, #0x5                   	// #5
    fb44:	mov	w1, #0x0                   	// #0
    fb48:	mov	w0, w20
    fb4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fb50:	add	x21, sp, #0x5c
    fb54:	mov	w1, w0
    fb58:	mov	x0, x19
    fb5c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fb60:	mov	w1, w0
    fb64:	mov	x0, x21
    fb68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fb6c:	tst	w0, #0xff
    fb70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fb74:	mov	w2, #0x5                   	// #5
    fb78:	mov	w1, #0x0                   	// #0
    fb7c:	mov	w0, w20
    fb80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fb84:	mov	w1, w0
    fb88:	mov	x0, x19
    fb8c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fb90:	mov	w1, w0
    fb94:	mov	x0, x21
    fb98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fb9c:	tst	w0, #0xff
    fba0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fba4:	mov	w2, #0x3                   	// #3
    fba8:	mov	w1, #0x12                  	// #18
    fbac:	mov	w0, w20
    fbb0:	add	x22, x19, #0x10
    fbb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fbb8:	add	x23, sp, #0x78
    fbbc:	mov	w0, w0
    fbc0:	mov	x1, x23
    fbc4:	mov	w24, #0x2                   	// #2
    fbc8:	strb	w24, [sp, #120]
    fbcc:	str	x0, [sp, #128]
    fbd0:	mov	x0, x22
    fbd4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    fbd8:	mov	w2, #0x5                   	// #5
    fbdc:	mov	w0, w20
    fbe0:	mov	w1, w2
    fbe4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fbe8:	mov	w1, w0
    fbec:	mov	x0, x19
    fbf0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fbf4:	mov	w1, w0
    fbf8:	mov	x0, x21
    fbfc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fc00:	tst	w0, #0xff
    fc04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fc08:	mov	w2, #0x3                   	// #3
    fc0c:	mov	w1, #0xc                   	// #12
    fc10:	mov	w0, w20
    fc14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fc18:	mov	w0, w0
    fc1c:	mov	x1, x23
    fc20:	strb	w24, [sp, #120]
    fc24:	str	x0, [sp, #128]
    fc28:	mov	x0, x22
    fc2c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    fc30:	ldr	w0, [sp, #92]
    fc34:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    fc38:	mov	w2, #0x5                   	// #5
    fc3c:	mov	w1, #0x0                   	// #0
    fc40:	mov	w0, w20
    fc44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fc48:	add	x21, sp, #0x5c
    fc4c:	mov	w1, w0
    fc50:	mov	x0, x19
    fc54:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fc58:	mov	w1, w0
    fc5c:	mov	x0, x21
    fc60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fc64:	tst	w0, #0xff
    fc68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fc6c:	mov	w2, #0x5                   	// #5
    fc70:	mov	w1, #0x0                   	// #0
    fc74:	mov	w0, w20
    fc78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fc7c:	mov	w1, w0
    fc80:	mov	x0, x19
    fc84:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fc88:	mov	w1, w0
    fc8c:	mov	x0, x21
    fc90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fc94:	tst	w0, #0xff
    fc98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fc9c:	mov	w2, #0x4                   	// #4
    fca0:	mov	w1, #0x11                  	// #17
    fca4:	mov	w0, w20
    fca8:	add	x22, x19, #0x10
    fcac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fcb0:	add	x23, sp, #0x78
    fcb4:	mov	w0, w0
    fcb8:	mov	x1, x23
    fcbc:	mov	w24, #0x2                   	// #2
    fcc0:	strb	w24, [sp, #120]
    fcc4:	str	x0, [sp, #128]
    fcc8:	mov	x0, x22
    fccc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    fcd0:	mov	w2, #0x5                   	// #5
    fcd4:	mov	w0, w20
    fcd8:	mov	w1, w2
    fcdc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fce0:	mov	w1, w0
    fce4:	mov	x0, x19
    fce8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fcec:	mov	w1, w0
    fcf0:	mov	x0, x21
    fcf4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fcf8:	tst	w0, #0xff
    fcfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fd00:	mov	w2, #0x4                   	// #4
    fd04:	mov	w1, #0xb                   	// #11
    fd08:	mov	w0, w20
    fd0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fd10:	mov	w0, w0
    fd14:	mov	x1, x23
    fd18:	strb	w24, [sp, #120]
    fd1c:	str	x0, [sp, #128]
    fd20:	mov	x0, x22
    fd24:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    fd28:	ldr	w0, [sp, #92]
    fd2c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    fd30:	mov	w2, #0x5                   	// #5
    fd34:	mov	w1, #0x0                   	// #0
    fd38:	mov	w0, w20
    fd3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fd40:	add	x21, sp, #0x5c
    fd44:	mov	w1, w0
    fd48:	mov	x0, x19
    fd4c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fd50:	mov	w1, w0
    fd54:	mov	x0, x21
    fd58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fd5c:	tst	w0, #0xff
    fd60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fd64:	mov	w2, #0x5                   	// #5
    fd68:	mov	w0, w20
    fd6c:	mov	w1, w2
    fd70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fd74:	mov	w1, w0
    fd78:	mov	x0, x19
    fd7c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fd80:	mov	w1, w0
    fd84:	mov	x0, x21
    fd88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fd8c:	tst	w0, #0xff
    fd90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fd94:	mov	w2, #0x5                   	// #5
    fd98:	mov	w1, #0x10                  	// #16
    fd9c:	mov	w0, w20
    fda0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fda4:	mov	w1, w0
    fda8:	mov	x0, x19
    fdac:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fdb0:	mov	w1, w0
    fdb4:	mov	x0, x21
    fdb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fdbc:	tst	w0, #0xff
    fdc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fdc4:	mov	w2, #0x5                   	// #5
    fdc8:	mov	w1, #0xa                   	// #10
    fdcc:	mov	w0, w20
    fdd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fdd4:	mov	w1, w0
    fdd8:	mov	x0, x19
    fddc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fde0:	mov	w1, w0
    fde4:	mov	x0, x21
    fde8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fdec:	tst	w0, #0xff
    fdf0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fdf4:	ldr	w0, [sp, #92]
    fdf8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    fdfc:	mov	w2, #0x5                   	// #5
    fe00:	mov	w1, #0x0                   	// #0
    fe04:	mov	w0, w20
    fe08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fe0c:	add	x21, sp, #0x5c
    fe10:	mov	w1, w0
    fe14:	mov	x0, x19
    fe18:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fe1c:	mov	w1, w0
    fe20:	mov	x0, x21
    fe24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fe28:	tst	w0, #0xff
    fe2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fe30:	mov	w2, #0x5                   	// #5
    fe34:	mov	w0, w20
    fe38:	mov	w1, w2
    fe3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fe40:	mov	w1, w0
    fe44:	mov	x0, x19
    fe48:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fe4c:	mov	w1, w0
    fe50:	mov	x0, x21
    fe54:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fe58:	tst	w0, #0xff
    fe5c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fe60:	ldr	w0, [sp, #92]
    fe64:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    fe68:	mov	w2, #0x5                   	// #5
    fe6c:	mov	w1, #0x0                   	// #0
    fe70:	mov	w0, w20
    fe74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fe78:	add	x21, sp, #0x5c
    fe7c:	mov	w1, w0
    fe80:	mov	x0, x19
    fe84:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fe88:	mov	w1, w0
    fe8c:	mov	x0, x21
    fe90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fe94:	tst	w0, #0xff
    fe98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fe9c:	mov	w2, #0x5                   	// #5
    fea0:	mov	w1, #0x0                   	// #0
    fea4:	mov	w0, w20
    fea8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    feac:	mov	w1, w0
    feb0:	mov	x0, x19
    feb4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    feb8:	mov	w1, w0
    febc:	mov	x0, x21
    fec0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fec4:	tst	w0, #0xff
    fec8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fecc:	mov	w2, #0x5                   	// #5
    fed0:	mov	w0, w20
    fed4:	mov	w1, w2
    fed8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    fedc:	mov	w1, w0
    fee0:	mov	x0, x19
    fee4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    fee8:	mov	w1, w0
    feec:	mov	x0, x21
    fef0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    fef4:	tst	w0, #0xff
    fef8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fefc:	mov	w2, #0x5                   	// #5
    ff00:	mov	w1, #0x10                  	// #16
    ff04:	mov	w0, w20
    ff08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ff0c:	mov	w1, w0
    ff10:	mov	x0, x19
    ff14:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ff18:	mov	w1, w0
    ff1c:	mov	x0, x21
    ff20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ff24:	tst	w0, #0xff
    ff28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ff2c:	mov	w2, #0x2                   	// #2
    ff30:	mov	w1, #0xb                   	// #11
    ff34:	mov	w0, w20
    ff38:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ff3c:	mov	w1, #0x2                   	// #2
    ff40:	mov	w0, w0
    ff44:	strb	w1, [sp, #120]
    ff48:	add	x1, sp, #0x78
    ff4c:	str	x0, [sp, #128]
    ff50:	add	x0, x19, #0x10
    ff54:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
    ff58:	ldr	w0, [sp, #92]
    ff5c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
    ff60:	mov	w2, #0x5                   	// #5
    ff64:	mov	w1, #0x0                   	// #0
    ff68:	mov	w0, w20
    ff6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ff70:	add	x21, sp, #0x5c
    ff74:	mov	w1, w0
    ff78:	mov	x0, x19
    ff7c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ff80:	mov	w1, w0
    ff84:	mov	x0, x21
    ff88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ff8c:	tst	w0, #0xff
    ff90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ff94:	mov	w2, #0x5                   	// #5
    ff98:	mov	w0, w20
    ff9c:	mov	w1, w2
    ffa0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ffa4:	mov	w1, w0
    ffa8:	mov	x0, x19
    ffac:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ffb0:	mov	w1, w0
    ffb4:	mov	x0, x21
    ffb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ffbc:	tst	w0, #0xff
    ffc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    ffc4:	mov	w2, #0x5                   	// #5
    ffc8:	mov	w1, #0x10                  	// #16
    ffcc:	mov	w0, w20
    ffd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
    ffd4:	mov	w1, w0
    ffd8:	mov	x0, x19
    ffdc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
    ffe0:	mov	w1, w0
    ffe4:	mov	x0, x21
    ffe8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
    ffec:	tst	w0, #0xff
    fff0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
    fff4:	mov	w2, #0x1                   	// #1
    fff8:	mov	w1, #0xc                   	// #12
    fffc:	mov	w0, w20
   10000:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10004:	mov	w1, #0x2                   	// #2
   10008:	mov	w0, w0
   1000c:	strb	w1, [sp, #120]
   10010:	add	x1, sp, #0x78
   10014:	str	x0, [sp, #128]
   10018:	add	x0, x19, #0x10
   1001c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   10020:	ldr	w0, [sp, #92]
   10024:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10028:	mov	w2, #0x5                   	// #5
   1002c:	mov	w1, #0x0                   	// #0
   10030:	mov	w0, w20
   10034:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10038:	add	x21, sp, #0x5c
   1003c:	mov	w1, w0
   10040:	mov	x0, x19
   10044:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10048:	mov	w1, w0
   1004c:	mov	x0, x21
   10050:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10054:	tst	w0, #0xff
   10058:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1005c:	mov	w2, #0x5                   	// #5
   10060:	mov	w1, #0x0                   	// #0
   10064:	mov	w0, w20
   10068:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1006c:	mov	w1, w0
   10070:	mov	x0, x19
   10074:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10078:	mov	w1, w0
   1007c:	mov	x0, x21
   10080:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10084:	tst	w0, #0xff
   10088:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1008c:	mov	w2, #0x5                   	// #5
   10090:	mov	w0, w20
   10094:	mov	w1, w2
   10098:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1009c:	mov	w1, w0
   100a0:	mov	x0, x19
   100a4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   100a8:	mov	w1, w0
   100ac:	mov	x0, x21
   100b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   100b4:	tst	w0, #0xff
   100b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   100bc:	mov	w2, #0x5                   	// #5
   100c0:	mov	w1, #0x10                  	// #16
   100c4:	mov	w0, w20
   100c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   100cc:	mov	w1, w0
   100d0:	mov	x0, x19
   100d4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   100d8:	mov	w1, w0
   100dc:	mov	x0, x21
   100e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   100e4:	tst	w0, #0xff
   100e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   100ec:	mov	w2, #0x2                   	// #2
   100f0:	mov	w1, #0xb                   	// #11
   100f4:	mov	w0, w20
   100f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   100fc:	mov	w1, #0x2                   	// #2
   10100:	mov	w0, w0
   10104:	strb	w1, [sp, #120]
   10108:	add	x1, sp, #0x78
   1010c:	str	x0, [sp, #128]
   10110:	add	x0, x19, #0x10
   10114:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   10118:	ldr	w0, [sp, #92]
   1011c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10120:	mov	w2, #0x5                   	// #5
   10124:	mov	w1, #0x0                   	// #0
   10128:	mov	w0, w20
   1012c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10130:	add	x21, sp, #0x5c
   10134:	mov	w1, w0
   10138:	mov	x0, x19
   1013c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10140:	mov	w1, w0
   10144:	mov	x0, x21
   10148:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1014c:	tst	w0, #0xff
   10150:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10154:	mov	w2, #0x5                   	// #5
   10158:	mov	w0, w20
   1015c:	mov	w1, w2
   10160:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10164:	mov	w1, w0
   10168:	mov	x0, x19
   1016c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10170:	mov	w1, w0
   10174:	mov	x0, x21
   10178:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1017c:	tst	w0, #0xff
   10180:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10184:	mov	w2, #0x5                   	// #5
   10188:	mov	w1, #0x10                  	// #16
   1018c:	mov	w0, w20
   10190:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10194:	mov	w1, w0
   10198:	mov	x0, x19
   1019c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   101a0:	mov	w1, w0
   101a4:	mov	x0, x21
   101a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   101ac:	tst	w0, #0xff
   101b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   101b4:	mov	w2, #0x1                   	// #1
   101b8:	mov	w1, #0xc                   	// #12
   101bc:	mov	w0, w20
   101c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   101c4:	mov	w1, #0x2                   	// #2
   101c8:	mov	w0, w0
   101cc:	strb	w1, [sp, #120]
   101d0:	add	x1, sp, #0x78
   101d4:	str	x0, [sp, #128]
   101d8:	add	x0, x19, #0x10
   101dc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   101e0:	ldr	w0, [sp, #92]
   101e4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   101e8:	mov	w2, #0x5                   	// #5
   101ec:	mov	w1, #0x0                   	// #0
   101f0:	mov	w0, w20
   101f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   101f8:	add	x21, sp, #0x5c
   101fc:	mov	w1, w0
   10200:	mov	x0, x19
   10204:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10208:	mov	w1, w0
   1020c:	mov	x0, x21
   10210:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10214:	tst	w0, #0xff
   10218:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1021c:	mov	w2, #0x5                   	// #5
   10220:	mov	w1, #0x0                   	// #0
   10224:	mov	w0, w20
   10228:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1022c:	mov	w1, w0
   10230:	mov	x0, x19
   10234:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10238:	mov	w1, w0
   1023c:	mov	x0, x21
   10240:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10244:	tst	w0, #0xff
   10248:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1024c:	mov	w2, #0x5                   	// #5
   10250:	mov	w0, w20
   10254:	mov	w1, w2
   10258:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1025c:	mov	w1, w0
   10260:	mov	x0, x19
   10264:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10268:	mov	w1, w0
   1026c:	mov	x0, x21
   10270:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10274:	tst	w0, #0xff
   10278:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1027c:	mov	w2, #0x5                   	// #5
   10280:	mov	w1, #0x10                  	// #16
   10284:	mov	w0, w20
   10288:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1028c:	mov	w1, w0
   10290:	mov	x0, x19
   10294:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10298:	mov	w1, w0
   1029c:	mov	x0, x21
   102a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   102a4:	tst	w0, #0xff
   102a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   102ac:	mov	w2, #0x2                   	// #2
   102b0:	mov	w1, #0xc                   	// #12
   102b4:	mov	w0, w20
   102b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   102bc:	mov	w1, #0x2                   	// #2
   102c0:	mov	w0, w0
   102c4:	strb	w1, [sp, #120]
   102c8:	add	x1, sp, #0x78
   102cc:	str	x0, [sp, #128]
   102d0:	add	x0, x19, #0x10
   102d4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   102d8:	ldr	w0, [sp, #92]
   102dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   102e0:	mov	w2, #0x5                   	// #5
   102e4:	mov	w1, #0x0                   	// #0
   102e8:	mov	w0, w20
   102ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   102f0:	add	x21, sp, #0x5c
   102f4:	mov	w1, w0
   102f8:	mov	x0, x19
   102fc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10300:	mov	w1, w0
   10304:	mov	x0, x21
   10308:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1030c:	tst	w0, #0xff
   10310:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10314:	mov	w2, #0x5                   	// #5
   10318:	mov	w0, w20
   1031c:	mov	w1, w2
   10320:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10324:	mov	w1, w0
   10328:	mov	x0, x19
   1032c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10330:	mov	w1, w0
   10334:	mov	x0, x21
   10338:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1033c:	tst	w0, #0xff
   10340:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10344:	mov	w2, #0x5                   	// #5
   10348:	mov	w1, #0x10                  	// #16
   1034c:	mov	w0, w20
   10350:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10354:	mov	w1, w0
   10358:	mov	x0, x19
   1035c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10360:	mov	w1, w0
   10364:	mov	x0, x21
   10368:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1036c:	tst	w0, #0xff
   10370:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10374:	mov	w2, #0x6                   	// #6
   10378:	mov	w1, #0xa                   	// #10
   1037c:	mov	w0, w20
   10380:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10384:	mov	w1, #0x2                   	// #2
   10388:	mov	w0, w0
   1038c:	strb	w1, [sp, #120]
   10390:	add	x1, sp, #0x78
   10394:	str	x0, [sp, #128]
   10398:	add	x0, x19, #0x10
   1039c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   103a0:	ldr	w0, [sp, #92]
   103a4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   103a8:	mov	w2, #0x5                   	// #5
   103ac:	mov	w1, #0x0                   	// #0
   103b0:	mov	w0, w20
   103b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   103b8:	add	x21, sp, #0x5c
   103bc:	mov	w1, w0
   103c0:	mov	x0, x19
   103c4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   103c8:	mov	w1, w0
   103cc:	mov	x0, x21
   103d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   103d4:	tst	w0, #0xff
   103d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   103dc:	mov	w2, #0x5                   	// #5
   103e0:	mov	w0, w20
   103e4:	mov	w1, w2
   103e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   103ec:	mov	w1, w0
   103f0:	mov	x0, x19
   103f4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   103f8:	mov	w1, w0
   103fc:	mov	x0, x21
   10400:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10404:	tst	w0, #0xff
   10408:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1040c:	mov	w2, #0x5                   	// #5
   10410:	mov	w1, #0x0                   	// #0
   10414:	mov	w0, w20
   10418:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1041c:	mov	w1, w0
   10420:	mov	x0, x19
   10424:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10428:	mov	w1, w0
   1042c:	mov	x0, x21
   10430:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10434:	tst	w0, #0xff
   10438:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1043c:	ldr	w0, [sp, #92]
   10440:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10444:	mov	w2, #0x5                   	// #5
   10448:	mov	w1, #0x0                   	// #0
   1044c:	mov	w0, w20
   10450:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10454:	add	x21, sp, #0x5c
   10458:	mov	w1, w0
   1045c:	mov	x0, x19
   10460:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10464:	mov	w1, w0
   10468:	mov	x0, x21
   1046c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10470:	tst	w0, #0xff
   10474:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10478:	mov	w2, #0x5                   	// #5
   1047c:	mov	w1, #0x0                   	// #0
   10480:	mov	w0, w20
   10484:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10488:	mov	w1, w0
   1048c:	mov	x0, x19
   10490:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10494:	mov	w1, w0
   10498:	mov	x0, x21
   1049c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   104a0:	tst	w0, #0xff
   104a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   104a8:	mov	w2, #0x5                   	// #5
   104ac:	mov	w0, w20
   104b0:	mov	w1, w2
   104b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   104b8:	mov	w1, w0
   104bc:	mov	x0, x19
   104c0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   104c4:	mov	w1, w0
   104c8:	mov	x0, x21
   104cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   104d0:	tst	w0, #0xff
   104d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   104d8:	mov	w2, #0x4                   	// #4
   104dc:	mov	w1, #0x10                  	// #16
   104e0:	mov	w0, w20
   104e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   104e8:	mov	w1, w0
   104ec:	mov	x0, x19
   104f0:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   104f4:	mov	w1, w0
   104f8:	mov	x0, x21
   104fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10500:	tst	w0, #0xff
   10504:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10508:	mov	w2, #0x1                   	// #1
   1050c:	mov	w1, #0xb                   	// #11
   10510:	mov	w0, w20
   10514:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10518:	mov	w2, #0x2                   	// #2
   1051c:	mov	w21, w0
   10520:	mov	w1, #0x14                  	// #20
   10524:	mov	w0, w20
   10528:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1052c:	orr	w21, w0, w21, lsl #2
   10530:	mov	w1, #0x2                   	// #2
   10534:	add	x0, x19, #0x10
   10538:	strb	w1, [sp, #120]
   1053c:	add	x1, sp, #0x78
   10540:	str	x21, [sp, #128]
   10544:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   10548:	ldr	w0, [sp, #92]
   1054c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10550:	mov	w2, #0x5                   	// #5
   10554:	mov	w1, #0x0                   	// #0
   10558:	mov	w0, w20
   1055c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10560:	add	x21, sp, #0x5c
   10564:	mov	w1, w0
   10568:	mov	x0, x19
   1056c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10570:	mov	w1, w0
   10574:	mov	x0, x21
   10578:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1057c:	tst	w0, #0xff
   10580:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10584:	mov	w2, #0x5                   	// #5
   10588:	mov	w0, w20
   1058c:	mov	w1, w2
   10590:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10594:	mov	w1, w0
   10598:	mov	x0, x19
   1059c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   105a0:	mov	w1, w0
   105a4:	mov	x0, x21
   105a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   105ac:	tst	w0, #0xff
   105b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   105b4:	mov	w2, #0x4                   	// #4
   105b8:	mov	w1, #0x10                  	// #16
   105bc:	mov	w0, w20
   105c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   105c4:	mov	w1, w0
   105c8:	mov	x0, x19
   105cc:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   105d0:	mov	w1, w0
   105d4:	mov	x0, x21
   105d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   105dc:	tst	w0, #0xff
   105e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   105e4:	mov	w2, #0x1                   	// #1
   105e8:	mov	w1, #0xb                   	// #11
   105ec:	mov	w0, w20
   105f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   105f4:	mov	w2, #0x2                   	// #2
   105f8:	mov	w21, w0
   105fc:	mov	w1, #0x14                  	// #20
   10600:	mov	w0, w20
   10604:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10608:	orr	w21, w0, w21, lsl #2
   1060c:	mov	w1, #0x2                   	// #2
   10610:	add	x0, x19, #0x10
   10614:	strb	w1, [sp, #120]
   10618:	add	x1, sp, #0x78
   1061c:	str	x21, [sp, #128]
   10620:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   10624:	ldr	w0, [sp, #92]
   10628:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1062c:	mov	w0, w20
   10630:	mov	w2, #0x5                   	// #5
   10634:	mov	w1, #0x0                   	// #0
   10638:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1063c:	mov	w2, #0x4                   	// #4
   10640:	mov	w23, w0
   10644:	mov	w1, #0xc                   	// #12
   10648:	mov	w0, w20
   1064c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10650:	mov	w22, w0
   10654:	mov	w2, #0x3                   	// #3
   10658:	mov	w0, w20
   1065c:	mov	w1, #0x10                  	// #16
   10660:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10664:	mov	w2, #0x5                   	// #5
   10668:	lsl	w21, w0, #5
   1066c:	mov	w1, w2
   10670:	mov	w0, w20
   10674:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10678:	orr	w20, w21, w0
   1067c:	ldr	w0, [x19]
   10680:	mov	w1, w23
   10684:	cmp	w0, #0xad2
   10688:	mov	x0, x19
   1068c:	b.ne	106ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf8f8>  // b.any
   10690:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10694:	mov	w0, #0x2                   	// #2
   10698:	add	x21, sp, #0x78
   1069c:	str	x20, [sp, #128]
   106a0:	add	x20, x19, #0x10
   106a4:	mov	x1, x21
   106a8:	strb	w0, [sp, #120]
   106ac:	mov	x0, x20
   106b0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   106b4:	ldr	w2, [x19]
   106b8:	cmp	w2, #0xadb
   106bc:	b.hi	1070c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf918>  // b.pmore
   106c0:	cmp	w2, #0xad4
   106c4:	b.ls	10718 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf924>  // b.plast
   106c8:	sub	w2, w2, #0xad5
   106cc:	cmp	w2, #0x6
   106d0:	b.hi	10718 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf924>  // b.pmore
   106d4:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   106d8:	add	x0, x0, #0x0
   106dc:	ldrb	w0, [x0, w2, uxtw]
   106e0:	adr	x1, 106ec <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf8f8>
   106e4:	add	x0, x1, w0, sxtb #2
   106e8:	br	x0
   106ec:	bl	790 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   106f0:	b	10694 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf8a0>
   106f4:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   106f8:	add	x0, x0, #0x0
   106fc:	ldrb	w0, [x0, w2, uxtw]
   10700:	adr	x1, 1070c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf918>
   10704:	add	x0, x1, w0, sxtb #2
   10708:	br	x0
   1070c:	sub	w2, w2, #0xb18
   10710:	cmp	w2, #0x5
   10714:	b.ls	106f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf900>  // b.plast
   10718:	add	x0, sp, #0x5c
   1071c:	mov	w1, #0x3                   	// #3
   10720:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10724:	tst	w0, #0xff
   10728:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1072c:	ldr	w0, [sp, #92]
   10730:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10734:	mov	w0, #0x2                   	// #2
   10738:	strb	w0, [sp, #120]
   1073c:	lsl	w22, w22, w0
   10740:	and	x22, x22, #0x18
   10744:	str	x22, [sp, #128]
   10748:	mov	x1, x21
   1074c:	mov	x0, x20
   10750:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   10754:	b	10718 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf924>
   10758:	mov	x1, #0x108                 	// #264
   1075c:	tst	x22, #0x1
   10760:	mov	x0, #0x110                 	// #272
   10764:	csel	x0, x0, x1, ne  // ne = any
   10768:	mov	w1, #0x2                   	// #2
   1076c:	strb	w1, [sp, #120]
   10770:	str	x0, [sp, #128]
   10774:	b	10748 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xf954>
   10778:	mov	w2, #0x5                   	// #5
   1077c:	mov	w1, #0x0                   	// #0
   10780:	mov	w0, w20
   10784:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10788:	add	x21, sp, #0x5c
   1078c:	mov	w1, w0
   10790:	mov	x0, x19
   10794:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10798:	mov	w1, w0
   1079c:	mov	x0, x21
   107a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   107a4:	tst	w0, #0xff
   107a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   107ac:	mov	w2, #0x5                   	// #5
   107b0:	mov	w0, w20
   107b4:	mov	w1, w2
   107b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   107bc:	mov	w1, w0
   107c0:	mov	x0, x19
   107c4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   107c8:	mov	w1, w0
   107cc:	mov	x0, x21
   107d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   107d4:	tst	w0, #0xff
   107d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   107dc:	mov	w2, #0x3                   	// #3
   107e0:	mov	w1, #0x10                  	// #16
   107e4:	mov	w0, w20
   107e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   107ec:	mov	w1, w0
   107f0:	mov	x0, x19
   107f4:	bl	c10 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv.isra.0>
   107f8:	mov	w1, w0
   107fc:	mov	x0, x21
   10800:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10804:	tst	w0, #0xff
   10808:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1080c:	ldr	w0, [sp, #92]
   10810:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10814:	mov	w2, #0x5                   	// #5
   10818:	mov	w1, #0x0                   	// #0
   1081c:	mov	w0, w20
   10820:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10824:	add	x21, sp, #0x5c
   10828:	mov	w1, w0
   1082c:	mov	x0, x19
   10830:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10834:	mov	w1, w0
   10838:	mov	x0, x21
   1083c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10840:	tst	w0, #0xff
   10844:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10848:	mov	w2, #0x5                   	// #5
   1084c:	mov	w0, w20
   10850:	mov	w1, w2
   10854:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10858:	mov	w1, w0
   1085c:	mov	x0, x19
   10860:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10864:	mov	w1, w0
   10868:	mov	x0, x21
   1086c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10870:	tst	w0, #0xff
   10874:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10878:	mov	w2, #0x4                   	// #4
   1087c:	mov	w1, #0x10                  	// #16
   10880:	mov	w0, w20
   10884:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10888:	mov	w1, w0
   1088c:	mov	x0, x19
   10890:	bl	c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>
   10894:	mov	w1, w0
   10898:	mov	x0, x21
   1089c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   108a0:	tst	w0, #0xff
   108a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   108a8:	ldr	w0, [sp, #92]
   108ac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   108b0:	mov	w2, #0x5                   	// #5
   108b4:	mov	w1, #0x0                   	// #0
   108b8:	mov	w0, w20
   108bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   108c0:	add	x21, sp, #0x5c
   108c4:	mov	w1, w0
   108c8:	mov	x0, x19
   108cc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   108d0:	mov	w1, w0
   108d4:	mov	x0, x21
   108d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   108dc:	tst	w0, #0xff
   108e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   108e4:	mov	w2, #0x5                   	// #5
   108e8:	mov	w0, w20
   108ec:	mov	w1, w2
   108f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   108f4:	mov	w1, w0
   108f8:	mov	x0, x19
   108fc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10900:	mov	w1, w0
   10904:	mov	x0, x21
   10908:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1090c:	tst	w0, #0xff
   10910:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10914:	mov	w2, #0x5                   	// #5
   10918:	mov	w1, #0x10                  	// #16
   1091c:	mov	w0, w20
   10920:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10924:	mov	w1, w0
   10928:	mov	x0, x19
   1092c:	bl	c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>
   10930:	mov	w1, w0
   10934:	mov	x0, x21
   10938:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1093c:	tst	w0, #0xff
   10940:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10944:	ldr	w0, [sp, #92]
   10948:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1094c:	mov	w0, w20
   10950:	mov	w2, #0x5                   	// #5
   10954:	mov	w1, #0x0                   	// #0
   10958:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1095c:	mov	w2, #0x4                   	// #4
   10960:	mov	w23, w0
   10964:	mov	w1, #0xc                   	// #12
   10968:	mov	w0, w20
   1096c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10970:	mov	w21, w0
   10974:	mov	w2, #0x3                   	// #3
   10978:	mov	w0, w20
   1097c:	mov	w1, #0x10                  	// #16
   10980:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10984:	mov	w2, #0x5                   	// #5
   10988:	lsl	w22, w0, #5
   1098c:	mov	w1, w2
   10990:	mov	w0, w20
   10994:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10998:	orr	w22, w22, w0
   1099c:	mov	w1, w23
   109a0:	mov	x0, x19
   109a4:	bl	790 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   109a8:	add	x20, sp, #0x78
   109ac:	mov	w1, w23
   109b0:	mov	x0, x19
   109b4:	add	x19, x19, #0x10
   109b8:	bl	790 <_ZL25DecodeVectorRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   109bc:	mov	w23, #0x2                   	// #2
   109c0:	mov	x1, x20
   109c4:	mov	x0, x19
   109c8:	strb	w23, [sp, #120]
   109cc:	str	x22, [sp, #128]
   109d0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   109d4:	mov	x1, x20
   109d8:	mov	x0, x19
   109dc:	lsl	w21, w21, w23
   109e0:	and	x21, x21, #0x18
   109e4:	strb	w23, [sp, #120]
   109e8:	str	x21, [sp, #128]
   109ec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   109f0:	add	x0, sp, #0x5c
   109f4:	mov	w1, #0x3                   	// #3
   109f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   109fc:	tst	w0, #0xff
   10a00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10a04:	ldr	w0, [sp, #92]
   10a08:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10a0c:	mov	w2, #0x5                   	// #5
   10a10:	mov	w1, #0x0                   	// #0
   10a14:	mov	w0, w20
   10a18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10a1c:	add	x21, sp, #0x5c
   10a20:	mov	w1, w0
   10a24:	mov	x0, x19
   10a28:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10a2c:	mov	w1, w0
   10a30:	mov	x0, x21
   10a34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10a38:	tst	w0, #0xff
   10a3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10a40:	mov	w2, #0x5                   	// #5
   10a44:	mov	w1, #0x0                   	// #0
   10a48:	mov	w0, w20
   10a4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10a50:	mov	w1, w0
   10a54:	mov	x0, x19
   10a58:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10a5c:	mov	w1, w0
   10a60:	mov	x0, x21
   10a64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10a68:	tst	w0, #0xff
   10a6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10a70:	mov	w2, #0x5                   	// #5
   10a74:	mov	w0, w20
   10a78:	mov	w1, w2
   10a7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10a80:	mov	w1, w0
   10a84:	mov	x0, x19
   10a88:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10a8c:	mov	w1, w0
   10a90:	mov	x0, x21
   10a94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10a98:	tst	w0, #0xff
   10a9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10aa0:	mov	w2, #0x3                   	// #3
   10aa4:	mov	w1, #0x10                  	// #16
   10aa8:	mov	w0, w20
   10aac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10ab0:	mov	w1, w0
   10ab4:	mov	x0, x19
   10ab8:	bl	c10 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv.isra.0>
   10abc:	mov	w1, w0
   10ac0:	mov	x0, x21
   10ac4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10ac8:	tst	w0, #0xff
   10acc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10ad0:	ldr	w0, [sp, #92]
   10ad4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10ad8:	mov	w2, #0x5                   	// #5
   10adc:	mov	w1, #0x0                   	// #0
   10ae0:	mov	w0, w20
   10ae4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10ae8:	add	x21, sp, #0x5c
   10aec:	mov	w1, w0
   10af0:	mov	x0, x19
   10af4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10af8:	mov	w1, w0
   10afc:	mov	x0, x21
   10b00:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10b04:	tst	w0, #0xff
   10b08:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10b0c:	mov	w2, #0x5                   	// #5
   10b10:	mov	w0, w20
   10b14:	mov	w1, w2
   10b18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10b1c:	mov	w1, w0
   10b20:	mov	x0, x19
   10b24:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10b28:	mov	w1, w0
   10b2c:	mov	x0, x21
   10b30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10b34:	tst	w0, #0xff
   10b38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10b3c:	mov	w2, #0x3                   	// #3
   10b40:	mov	w1, #0x10                  	// #16
   10b44:	mov	w0, w20
   10b48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10b4c:	mov	w1, w0
   10b50:	mov	x0, x19
   10b54:	bl	cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>
   10b58:	mov	w1, w0
   10b5c:	mov	x0, x21
   10b60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10b64:	tst	w0, #0xff
   10b68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10b6c:	ldr	w0, [sp, #92]
   10b70:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10b74:	mov	w2, #0x5                   	// #5
   10b78:	mov	w1, #0x0                   	// #0
   10b7c:	mov	w0, w20
   10b80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10b84:	add	x21, sp, #0x5c
   10b88:	mov	w1, w0
   10b8c:	mov	x0, x19
   10b90:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10b94:	mov	w1, w0
   10b98:	mov	x0, x21
   10b9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10ba0:	tst	w0, #0xff
   10ba4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10ba8:	mov	w2, #0x5                   	// #5
   10bac:	mov	w1, #0x0                   	// #0
   10bb0:	mov	w0, w20
   10bb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10bb8:	mov	w1, w0
   10bbc:	mov	x0, x19
   10bc0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10bc4:	mov	w1, w0
   10bc8:	mov	x0, x21
   10bcc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10bd0:	tst	w0, #0xff
   10bd4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10bd8:	mov	w2, #0x5                   	// #5
   10bdc:	mov	w0, w20
   10be0:	mov	w1, w2
   10be4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10be8:	mov	w1, w0
   10bec:	mov	x0, x19
   10bf0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10bf4:	mov	w1, w0
   10bf8:	mov	x0, x21
   10bfc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10c00:	tst	w0, #0xff
   10c04:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10c08:	mov	w2, #0x4                   	// #4
   10c0c:	mov	w1, #0x10                  	// #16
   10c10:	mov	w0, w20
   10c14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10c18:	mov	w1, w0
   10c1c:	mov	x0, x19
   10c20:	bl	c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>
   10c24:	mov	w1, w0
   10c28:	mov	x0, x21
   10c2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10c30:	tst	w0, #0xff
   10c34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10c38:	ldr	w0, [sp, #92]
   10c3c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10c40:	mov	w2, #0x5                   	// #5
   10c44:	mov	w1, #0x0                   	// #0
   10c48:	mov	w0, w20
   10c4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10c50:	add	x21, sp, #0x5c
   10c54:	mov	w1, w0
   10c58:	mov	x0, x19
   10c5c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10c60:	mov	w1, w0
   10c64:	mov	x0, x21
   10c68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10c6c:	tst	w0, #0xff
   10c70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10c74:	mov	w2, #0x5                   	// #5
   10c78:	mov	w0, w20
   10c7c:	mov	w1, w2
   10c80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10c84:	mov	w1, w0
   10c88:	mov	x0, x19
   10c8c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10c90:	mov	w1, w0
   10c94:	mov	x0, x21
   10c98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10c9c:	tst	w0, #0xff
   10ca0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10ca4:	mov	w2, #0x4                   	// #4
   10ca8:	mov	w1, #0x10                  	// #16
   10cac:	mov	w0, w20
   10cb0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10cb4:	mov	w1, w0
   10cb8:	mov	x0, x19
   10cbc:	bl	cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>
   10cc0:	mov	w1, w0
   10cc4:	mov	x0, x21
   10cc8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10ccc:	tst	w0, #0xff
   10cd0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10cd4:	ldr	w0, [sp, #92]
   10cd8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10cdc:	mov	w2, #0x5                   	// #5
   10ce0:	mov	w1, #0x0                   	// #0
   10ce4:	mov	w0, w20
   10ce8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10cec:	add	x21, sp, #0x5c
   10cf0:	mov	w1, w0
   10cf4:	mov	x0, x19
   10cf8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10cfc:	mov	w1, w0
   10d00:	mov	x0, x21
   10d04:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10d08:	tst	w0, #0xff
   10d0c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10d10:	mov	w2, #0x5                   	// #5
   10d14:	mov	w1, #0x0                   	// #0
   10d18:	mov	w0, w20
   10d1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10d20:	mov	w1, w0
   10d24:	mov	x0, x19
   10d28:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10d2c:	mov	w1, w0
   10d30:	mov	x0, x21
   10d34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10d38:	tst	w0, #0xff
   10d3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10d40:	mov	w2, #0x5                   	// #5
   10d44:	mov	w0, w20
   10d48:	mov	w1, w2
   10d4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10d50:	mov	w1, w0
   10d54:	mov	x0, x19
   10d58:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10d5c:	mov	w1, w0
   10d60:	mov	x0, x21
   10d64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10d68:	tst	w0, #0xff
   10d6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10d70:	mov	w2, #0x5                   	// #5
   10d74:	mov	w1, #0x10                  	// #16
   10d78:	mov	w0, w20
   10d7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10d80:	mov	w1, w0
   10d84:	mov	x0, x19
   10d88:	bl	c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>
   10d8c:	mov	w1, w0
   10d90:	mov	x0, x21
   10d94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10d98:	tst	w0, #0xff
   10d9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10da0:	ldr	w0, [sp, #92]
   10da4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10da8:	mov	w2, #0x5                   	// #5
   10dac:	mov	w1, #0x0                   	// #0
   10db0:	mov	w0, w20
   10db4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10db8:	add	x21, sp, #0x5c
   10dbc:	mov	w1, w0
   10dc0:	mov	x0, x19
   10dc4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10dc8:	mov	w1, w0
   10dcc:	mov	x0, x21
   10dd0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10dd4:	tst	w0, #0xff
   10dd8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10ddc:	mov	w2, #0x5                   	// #5
   10de0:	mov	w0, w20
   10de4:	mov	w1, w2
   10de8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10dec:	mov	w1, w0
   10df0:	mov	x0, x19
   10df4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10df8:	mov	w1, w0
   10dfc:	mov	x0, x21
   10e00:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10e04:	tst	w0, #0xff
   10e08:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10e0c:	mov	w2, #0x5                   	// #5
   10e10:	mov	w1, #0x10                  	// #16
   10e14:	mov	w0, w20
   10e18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10e1c:	mov	w1, w0
   10e20:	mov	x0, x19
   10e24:	bl	d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>
   10e28:	mov	w1, w0
   10e2c:	mov	x0, x21
   10e30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10e34:	tst	w0, #0xff
   10e38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10e3c:	ldr	w0, [sp, #92]
   10e40:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10e44:	mov	w2, #0x5                   	// #5
   10e48:	mov	w1, #0x0                   	// #0
   10e4c:	mov	w0, w20
   10e50:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10e54:	add	x21, sp, #0x5c
   10e58:	mov	w1, w0
   10e5c:	mov	x0, x19
   10e60:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10e64:	mov	w1, w0
   10e68:	mov	x0, x21
   10e6c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10e70:	tst	w0, #0xff
   10e74:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10e78:	mov	w2, #0x5                   	// #5
   10e7c:	mov	w0, w20
   10e80:	mov	w1, w2
   10e84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10e88:	mov	w1, w0
   10e8c:	mov	x0, x19
   10e90:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10e94:	mov	w1, w0
   10e98:	mov	x0, x21
   10e9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10ea0:	tst	w0, #0xff
   10ea4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10ea8:	mov	w2, #0x3                   	// #3
   10eac:	mov	w1, #0x10                  	// #16
   10eb0:	mov	w0, w20
   10eb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10eb8:	mov	w1, #0x2                   	// #2
   10ebc:	strb	w1, [sp, #120]
   10ec0:	orr	w1, w0, #0x8
   10ec4:	mov	w0, #0x10                  	// #16
   10ec8:	sub	w0, w0, w1
   10ecc:	add	x1, sp, #0x78
   10ed0:	str	x0, [sp, #128]
   10ed4:	add	x0, x19, #0x10
   10ed8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   10edc:	mov	x0, x21
   10ee0:	mov	w1, #0x3                   	// #3
   10ee4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10ee8:	tst	w0, #0xff
   10eec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10ef0:	ldr	w0, [sp, #92]
   10ef4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10ef8:	mov	w2, #0x5                   	// #5
   10efc:	mov	w1, #0x0                   	// #0
   10f00:	mov	w0, w20
   10f04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10f08:	add	x21, sp, #0x5c
   10f0c:	mov	w1, w0
   10f10:	mov	x0, x19
   10f14:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10f18:	mov	w1, w0
   10f1c:	mov	x0, x21
   10f20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10f24:	tst	w0, #0xff
   10f28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10f2c:	mov	w2, #0x5                   	// #5
   10f30:	mov	w0, w20
   10f34:	mov	w1, w2
   10f38:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10f3c:	mov	w1, w0
   10f40:	mov	x0, x19
   10f44:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10f48:	mov	w1, w0
   10f4c:	mov	x0, x21
   10f50:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10f54:	tst	w0, #0xff
   10f58:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10f5c:	mov	w2, #0x3                   	// #3
   10f60:	mov	w1, #0x10                  	// #16
   10f64:	mov	w0, w20
   10f68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10f6c:	mov	w1, w0
   10f70:	mov	x0, x19
   10f74:	bl	cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>
   10f78:	mov	w1, w0
   10f7c:	mov	x0, x21
   10f80:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10f84:	tst	w0, #0xff
   10f88:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10f8c:	ldr	w0, [sp, #92]
   10f90:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   10f94:	mov	w2, #0x5                   	// #5
   10f98:	mov	w1, #0x0                   	// #0
   10f9c:	mov	w0, w20
   10fa0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10fa4:	add	x21, sp, #0x5c
   10fa8:	mov	w1, w0
   10fac:	mov	x0, x19
   10fb0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10fb4:	mov	w1, w0
   10fb8:	mov	x0, x21
   10fbc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10fc0:	tst	w0, #0xff
   10fc4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10fc8:	mov	w2, #0x5                   	// #5
   10fcc:	mov	w0, w20
   10fd0:	mov	w1, w2
   10fd4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   10fd8:	mov	w1, w0
   10fdc:	mov	x0, x19
   10fe0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   10fe4:	mov	w1, w0
   10fe8:	mov	x0, x21
   10fec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   10ff0:	tst	w0, #0xff
   10ff4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   10ff8:	mov	w2, #0x4                   	// #4
   10ffc:	mov	w1, #0x10                  	// #16
   11000:	mov	w0, w20
   11004:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11008:	mov	w1, #0x2                   	// #2
   1100c:	strb	w1, [sp, #120]
   11010:	orr	w1, w0, #0x10
   11014:	mov	w0, #0x20                  	// #32
   11018:	sub	w0, w0, w1
   1101c:	add	x1, sp, #0x78
   11020:	str	x0, [sp, #128]
   11024:	add	x0, x19, #0x10
   11028:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1102c:	mov	x0, x21
   11030:	mov	w1, #0x3                   	// #3
   11034:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11038:	tst	w0, #0xff
   1103c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11040:	ldr	w0, [sp, #92]
   11044:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11048:	mov	w2, #0x5                   	// #5
   1104c:	mov	w1, #0x0                   	// #0
   11050:	mov	w0, w20
   11054:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11058:	add	x21, sp, #0x5c
   1105c:	mov	w1, w0
   11060:	mov	x0, x19
   11064:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11068:	mov	w1, w0
   1106c:	mov	x0, x21
   11070:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11074:	tst	w0, #0xff
   11078:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1107c:	mov	w2, #0x5                   	// #5
   11080:	mov	w0, w20
   11084:	mov	w1, w2
   11088:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1108c:	mov	w1, w0
   11090:	mov	x0, x19
   11094:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11098:	mov	w1, w0
   1109c:	mov	x0, x21
   110a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   110a4:	tst	w0, #0xff
   110a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   110ac:	mov	w2, #0x4                   	// #4
   110b0:	mov	w1, #0x10                  	// #16
   110b4:	mov	w0, w20
   110b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   110bc:	mov	w1, w0
   110c0:	mov	x0, x19
   110c4:	bl	cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>
   110c8:	mov	w1, w0
   110cc:	mov	x0, x21
   110d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   110d4:	tst	w0, #0xff
   110d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   110dc:	ldr	w0, [sp, #92]
   110e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   110e4:	mov	w2, #0x5                   	// #5
   110e8:	mov	w1, #0x0                   	// #0
   110ec:	mov	w0, w20
   110f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   110f4:	add	x21, sp, #0x5c
   110f8:	mov	w1, w0
   110fc:	mov	x0, x19
   11100:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11104:	mov	w1, w0
   11108:	mov	x0, x21
   1110c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11110:	tst	w0, #0xff
   11114:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11118:	mov	w2, #0x5                   	// #5
   1111c:	mov	w0, w20
   11120:	mov	w1, w2
   11124:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11128:	mov	w1, w0
   1112c:	mov	x0, x19
   11130:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11134:	mov	w1, w0
   11138:	mov	x0, x21
   1113c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11140:	tst	w0, #0xff
   11144:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11148:	mov	w2, #0x5                   	// #5
   1114c:	mov	w1, #0x10                  	// #16
   11150:	mov	w0, w20
   11154:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11158:	mov	w1, #0x2                   	// #2
   1115c:	strb	w1, [sp, #120]
   11160:	orr	w1, w0, #0x20
   11164:	mov	w0, #0x40                  	// #64
   11168:	sub	w0, w0, w1
   1116c:	add	x1, sp, #0x78
   11170:	str	x0, [sp, #128]
   11174:	add	x0, x19, #0x10
   11178:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1117c:	mov	x0, x21
   11180:	mov	w1, #0x3                   	// #3
   11184:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11188:	tst	w0, #0xff
   1118c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11190:	ldr	w0, [sp, #92]
   11194:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11198:	mov	w2, #0x5                   	// #5
   1119c:	mov	w1, #0x0                   	// #0
   111a0:	mov	w0, w20
   111a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   111a8:	add	x21, sp, #0x5c
   111ac:	mov	w1, w0
   111b0:	mov	x0, x19
   111b4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   111b8:	mov	w1, w0
   111bc:	mov	x0, x21
   111c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   111c4:	tst	w0, #0xff
   111c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   111cc:	mov	w2, #0x5                   	// #5
   111d0:	mov	w0, w20
   111d4:	mov	w1, w2
   111d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   111dc:	mov	w1, w0
   111e0:	mov	x0, x19
   111e4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   111e8:	mov	w1, w0
   111ec:	mov	x0, x21
   111f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   111f4:	tst	w0, #0xff
   111f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   111fc:	mov	w2, #0x5                   	// #5
   11200:	mov	w1, #0x10                  	// #16
   11204:	mov	w0, w20
   11208:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1120c:	mov	w1, w0
   11210:	mov	x0, x19
   11214:	bl	d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>
   11218:	mov	w1, w0
   1121c:	mov	x0, x21
   11220:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11224:	tst	w0, #0xff
   11228:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1122c:	ldr	w0, [sp, #92]
   11230:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11234:	mov	w2, #0x5                   	// #5
   11238:	mov	w1, #0x0                   	// #0
   1123c:	mov	w0, w20
   11240:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11244:	add	x21, sp, #0x5c
   11248:	mov	w1, w0
   1124c:	mov	x0, x19
   11250:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11254:	mov	w1, w0
   11258:	mov	x0, x21
   1125c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11260:	tst	w0, #0xff
   11264:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11268:	mov	w2, #0x5                   	// #5
   1126c:	mov	w1, #0x0                   	// #0
   11270:	mov	w0, w20
   11274:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11278:	mov	w1, w0
   1127c:	mov	x0, x19
   11280:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11284:	mov	w1, w0
   11288:	mov	x0, x21
   1128c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11290:	tst	w0, #0xff
   11294:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11298:	mov	w2, #0x5                   	// #5
   1129c:	mov	w0, w20
   112a0:	mov	w1, w2
   112a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   112a8:	mov	w1, w0
   112ac:	mov	x0, x19
   112b0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   112b4:	mov	w1, w0
   112b8:	mov	x0, x21
   112bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   112c0:	tst	w0, #0xff
   112c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   112c8:	mov	w2, #0x3                   	// #3
   112cc:	mov	w1, #0x10                  	// #16
   112d0:	mov	w0, w20
   112d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   112d8:	mov	w1, w0
   112dc:	mov	x0, x19
   112e0:	bl	cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>
   112e4:	mov	w1, w0
   112e8:	mov	x0, x21
   112ec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   112f0:	tst	w0, #0xff
   112f4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   112f8:	ldr	w0, [sp, #92]
   112fc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11300:	mov	w2, #0x5                   	// #5
   11304:	mov	w1, #0x0                   	// #0
   11308:	mov	w0, w20
   1130c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11310:	add	x21, sp, #0x5c
   11314:	mov	w1, w0
   11318:	mov	x0, x19
   1131c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11320:	mov	w1, w0
   11324:	mov	x0, x21
   11328:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1132c:	tst	w0, #0xff
   11330:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11334:	mov	w2, #0x5                   	// #5
   11338:	mov	w1, #0x0                   	// #0
   1133c:	mov	w0, w20
   11340:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11344:	mov	w1, w0
   11348:	mov	x0, x19
   1134c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11350:	mov	w1, w0
   11354:	mov	x0, x21
   11358:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1135c:	tst	w0, #0xff
   11360:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11364:	mov	w2, #0x5                   	// #5
   11368:	mov	w0, w20
   1136c:	mov	w1, w2
   11370:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11374:	mov	w1, w0
   11378:	mov	x0, x19
   1137c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11380:	mov	w1, w0
   11384:	mov	x0, x21
   11388:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1138c:	tst	w0, #0xff
   11390:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11394:	mov	w2, #0x4                   	// #4
   11398:	mov	w1, #0x10                  	// #16
   1139c:	mov	w0, w20
   113a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   113a4:	mov	w1, w0
   113a8:	mov	x0, x19
   113ac:	bl	cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>
   113b0:	mov	w1, w0
   113b4:	mov	x0, x21
   113b8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   113bc:	tst	w0, #0xff
   113c0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   113c4:	ldr	w0, [sp, #92]
   113c8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   113cc:	mov	w2, #0x5                   	// #5
   113d0:	mov	w1, #0x0                   	// #0
   113d4:	mov	w0, w20
   113d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   113dc:	add	x21, sp, #0x5c
   113e0:	mov	w1, w0
   113e4:	mov	x0, x19
   113e8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   113ec:	mov	w1, w0
   113f0:	mov	x0, x21
   113f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   113f8:	tst	w0, #0xff
   113fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11400:	mov	w2, #0x5                   	// #5
   11404:	mov	w1, #0x0                   	// #0
   11408:	mov	w0, w20
   1140c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11410:	mov	w1, w0
   11414:	mov	x0, x19
   11418:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1141c:	mov	w1, w0
   11420:	mov	x0, x21
   11424:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11428:	tst	w0, #0xff
   1142c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11430:	mov	w2, #0x5                   	// #5
   11434:	mov	w0, w20
   11438:	mov	w1, w2
   1143c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11440:	mov	w1, w0
   11444:	mov	x0, x19
   11448:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1144c:	mov	w1, w0
   11450:	mov	x0, x21
   11454:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11458:	tst	w0, #0xff
   1145c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11460:	mov	w2, #0x5                   	// #5
   11464:	mov	w1, #0x10                  	// #16
   11468:	mov	w0, w20
   1146c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11470:	mov	w1, w0
   11474:	mov	x0, x19
   11478:	bl	d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>
   1147c:	mov	w1, w0
   11480:	mov	x0, x21
   11484:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11488:	tst	w0, #0xff
   1148c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11490:	ldr	w0, [sp, #92]
   11494:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11498:	mov	w2, #0x5                   	// #5
   1149c:	mov	w1, #0x0                   	// #0
   114a0:	mov	w0, w20
   114a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   114a8:	add	x21, sp, #0x5c
   114ac:	mov	w1, w0
   114b0:	mov	x0, x19
   114b4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   114b8:	mov	w1, w0
   114bc:	mov	x0, x21
   114c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   114c4:	tst	w0, #0xff
   114c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   114cc:	mov	w2, #0x5                   	// #5
   114d0:	mov	w1, #0x0                   	// #0
   114d4:	mov	w0, w20
   114d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   114dc:	mov	w1, w0
   114e0:	mov	x0, x19
   114e4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   114e8:	mov	w1, w0
   114ec:	mov	x0, x21
   114f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   114f4:	tst	w0, #0xff
   114f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   114fc:	mov	w2, #0x5                   	// #5
   11500:	mov	w0, w20
   11504:	mov	w1, w2
   11508:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1150c:	mov	w1, w0
   11510:	mov	x0, x19
   11514:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11518:	mov	w1, w0
   1151c:	mov	x0, x21
   11520:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11524:	tst	w0, #0xff
   11528:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1152c:	mov	w2, #0x4                   	// #4
   11530:	mov	w1, #0x10                  	// #16
   11534:	mov	w0, w20
   11538:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1153c:	mov	w1, w0
   11540:	mov	x0, x19
   11544:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11548:	mov	w1, w0
   1154c:	mov	x0, x21
   11550:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11554:	tst	w0, #0xff
   11558:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1155c:	mov	w2, #0x1                   	// #1
   11560:	mov	w1, #0xb                   	// #11
   11564:	mov	w0, w20
   11568:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1156c:	mov	w2, #0x2                   	// #2
   11570:	mov	w21, w0
   11574:	mov	w1, #0x14                  	// #20
   11578:	mov	w0, w20
   1157c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11580:	orr	w21, w0, w21, lsl #2
   11584:	mov	w1, #0x2                   	// #2
   11588:	add	x0, x19, #0x10
   1158c:	strb	w1, [sp, #120]
   11590:	add	x1, sp, #0x78
   11594:	str	x21, [sp, #128]
   11598:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1159c:	ldr	w0, [sp, #92]
   115a0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   115a4:	mov	w2, #0x5                   	// #5
   115a8:	mov	w1, #0x0                   	// #0
   115ac:	mov	w0, w20
   115b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   115b4:	add	x21, sp, #0x5c
   115b8:	mov	w1, w0
   115bc:	mov	x0, x19
   115c0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   115c4:	mov	w1, w0
   115c8:	mov	x0, x21
   115cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   115d0:	tst	w0, #0xff
   115d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   115d8:	mov	w2, #0x5                   	// #5
   115dc:	mov	w0, w20
   115e0:	mov	w1, w2
   115e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   115e8:	mov	w1, w0
   115ec:	mov	x0, x19
   115f0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   115f4:	mov	w1, w0
   115f8:	mov	x0, x21
   115fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11600:	tst	w0, #0xff
   11604:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11608:	mov	w2, #0x4                   	// #4
   1160c:	mov	w1, #0x10                  	// #16
   11610:	mov	w0, w20
   11614:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11618:	mov	w1, w0
   1161c:	mov	x0, x19
   11620:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11624:	mov	w1, w0
   11628:	mov	x0, x21
   1162c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11630:	tst	w0, #0xff
   11634:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11638:	mov	w2, #0x1                   	// #1
   1163c:	mov	w1, #0xb                   	// #11
   11640:	mov	w0, w20
   11644:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11648:	mov	w2, #0x2                   	// #2
   1164c:	mov	w21, w0
   11650:	mov	w1, #0x14                  	// #20
   11654:	mov	w0, w20
   11658:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1165c:	orr	w21, w0, w21, lsl #2
   11660:	mov	w1, #0x2                   	// #2
   11664:	add	x0, x19, #0x10
   11668:	strb	w1, [sp, #120]
   1166c:	add	x1, sp, #0x78
   11670:	str	x21, [sp, #128]
   11674:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   11678:	ldr	w0, [sp, #92]
   1167c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11680:	mov	w2, #0x5                   	// #5
   11684:	mov	w1, #0x0                   	// #0
   11688:	mov	w0, w20
   1168c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11690:	add	x21, sp, #0x5c
   11694:	mov	w1, w0
   11698:	mov	x0, x19
   1169c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   116a0:	mov	w1, w0
   116a4:	mov	x0, x21
   116a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   116ac:	tst	w0, #0xff
   116b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   116b4:	mov	w2, #0x5                   	// #5
   116b8:	mov	w0, w20
   116bc:	mov	w1, w2
   116c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   116c4:	mov	w1, w0
   116c8:	mov	x0, x19
   116cc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   116d0:	mov	w1, w0
   116d4:	mov	x0, x21
   116d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   116dc:	tst	w0, #0xff
   116e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   116e4:	mov	w2, #0x3                   	// #3
   116e8:	mov	w1, #0x10                  	// #16
   116ec:	mov	w0, w20
   116f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   116f4:	mov	w1, w0
   116f8:	mov	x0, x19
   116fc:	bl	c10 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv.isra.0>
   11700:	mov	w1, w0
   11704:	mov	x0, x21
   11708:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1170c:	tst	w0, #0xff
   11710:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11714:	ldr	w0, [sp, #92]
   11718:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1171c:	mov	w2, #0x5                   	// #5
   11720:	mov	w1, #0x0                   	// #0
   11724:	mov	w0, w20
   11728:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1172c:	add	x21, sp, #0x5c
   11730:	mov	w1, w0
   11734:	mov	x0, x19
   11738:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1173c:	mov	w1, w0
   11740:	mov	x0, x21
   11744:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11748:	tst	w0, #0xff
   1174c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11750:	mov	w2, #0x5                   	// #5
   11754:	mov	w0, w20
   11758:	mov	w1, w2
   1175c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11760:	mov	w1, w0
   11764:	mov	x0, x19
   11768:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1176c:	mov	w1, w0
   11770:	mov	x0, x21
   11774:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11778:	tst	w0, #0xff
   1177c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11780:	mov	w2, #0x4                   	// #4
   11784:	mov	w1, #0x10                  	// #16
   11788:	mov	w0, w20
   1178c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11790:	mov	w1, w0
   11794:	mov	x0, x19
   11798:	bl	c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>
   1179c:	mov	w1, w0
   117a0:	mov	x0, x21
   117a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   117a8:	tst	w0, #0xff
   117ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   117b0:	ldr	w0, [sp, #92]
   117b4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   117b8:	mov	w2, #0x5                   	// #5
   117bc:	mov	w1, #0x0                   	// #0
   117c0:	mov	w0, w20
   117c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   117c8:	add	x21, sp, #0x5c
   117cc:	mov	w1, w0
   117d0:	mov	x0, x19
   117d4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   117d8:	mov	w1, w0
   117dc:	mov	x0, x21
   117e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   117e4:	tst	w0, #0xff
   117e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   117ec:	mov	w2, #0x5                   	// #5
   117f0:	mov	w0, w20
   117f4:	mov	w1, w2
   117f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   117fc:	mov	w1, w0
   11800:	mov	x0, x19
   11804:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11808:	mov	w1, w0
   1180c:	mov	x0, x21
   11810:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11814:	tst	w0, #0xff
   11818:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1181c:	mov	w2, #0x5                   	// #5
   11820:	mov	w1, #0x10                  	// #16
   11824:	mov	w0, w20
   11828:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1182c:	mov	w1, w0
   11830:	mov	x0, x19
   11834:	bl	c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>
   11838:	mov	w1, w0
   1183c:	mov	x0, x21
   11840:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11844:	tst	w0, #0xff
   11848:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1184c:	ldr	w0, [sp, #92]
   11850:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11854:	mov	w2, #0x5                   	// #5
   11858:	mov	w1, #0x0                   	// #0
   1185c:	mov	w0, w20
   11860:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11864:	add	x21, sp, #0x5c
   11868:	mov	w1, w0
   1186c:	mov	x0, x19
   11870:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11874:	mov	w1, w0
   11878:	mov	x0, x21
   1187c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11880:	tst	w0, #0xff
   11884:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11888:	mov	w2, #0x5                   	// #5
   1188c:	mov	w1, #0x0                   	// #0
   11890:	mov	w0, w20
   11894:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11898:	mov	w1, w0
   1189c:	mov	x0, x19
   118a0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   118a4:	mov	w1, w0
   118a8:	mov	x0, x21
   118ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   118b0:	tst	w0, #0xff
   118b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   118b8:	mov	w2, #0x5                   	// #5
   118bc:	mov	w0, w20
   118c0:	mov	w1, w2
   118c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   118c8:	mov	w1, w0
   118cc:	mov	x0, x19
   118d0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   118d4:	mov	w1, w0
   118d8:	mov	x0, x21
   118dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   118e0:	tst	w0, #0xff
   118e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   118e8:	mov	w2, #0x3                   	// #3
   118ec:	mov	w1, #0x10                  	// #16
   118f0:	mov	w0, w20
   118f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   118f8:	mov	w1, w0
   118fc:	mov	x0, x19
   11900:	bl	c10 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv.isra.0>
   11904:	mov	w1, w0
   11908:	mov	x0, x21
   1190c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11910:	tst	w0, #0xff
   11914:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11918:	ldr	w0, [sp, #92]
   1191c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11920:	mov	w2, #0x5                   	// #5
   11924:	mov	w1, #0x0                   	// #0
   11928:	mov	w0, w20
   1192c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11930:	add	x21, sp, #0x5c
   11934:	mov	w1, w0
   11938:	mov	x0, x19
   1193c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11940:	mov	w1, w0
   11944:	mov	x0, x21
   11948:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1194c:	tst	w0, #0xff
   11950:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11954:	mov	w2, #0x5                   	// #5
   11958:	mov	w0, w20
   1195c:	mov	w1, w2
   11960:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11964:	mov	w1, w0
   11968:	mov	x0, x19
   1196c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11970:	mov	w1, w0
   11974:	mov	x0, x21
   11978:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1197c:	tst	w0, #0xff
   11980:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11984:	mov	w2, #0x3                   	// #3
   11988:	mov	w1, #0x10                  	// #16
   1198c:	mov	w0, w20
   11990:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11994:	mov	w1, w0
   11998:	mov	x0, x19
   1199c:	bl	cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>
   119a0:	mov	w1, w0
   119a4:	mov	x0, x21
   119a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   119ac:	tst	w0, #0xff
   119b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   119b4:	ldr	w0, [sp, #92]
   119b8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   119bc:	mov	w2, #0x5                   	// #5
   119c0:	mov	w1, #0x0                   	// #0
   119c4:	mov	w0, w20
   119c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   119cc:	add	x21, sp, #0x5c
   119d0:	mov	w1, w0
   119d4:	mov	x0, x19
   119d8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   119dc:	mov	w1, w0
   119e0:	mov	x0, x21
   119e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   119e8:	tst	w0, #0xff
   119ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   119f0:	mov	w2, #0x5                   	// #5
   119f4:	mov	w1, #0x0                   	// #0
   119f8:	mov	w0, w20
   119fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11a00:	mov	w1, w0
   11a04:	mov	x0, x19
   11a08:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11a0c:	mov	w1, w0
   11a10:	mov	x0, x21
   11a14:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11a18:	tst	w0, #0xff
   11a1c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11a20:	mov	w2, #0x5                   	// #5
   11a24:	mov	w0, w20
   11a28:	mov	w1, w2
   11a2c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11a30:	mov	w1, w0
   11a34:	mov	x0, x19
   11a38:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11a3c:	mov	w1, w0
   11a40:	mov	x0, x21
   11a44:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11a48:	tst	w0, #0xff
   11a4c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11a50:	mov	w2, #0x4                   	// #4
   11a54:	mov	w1, #0x10                  	// #16
   11a58:	mov	w0, w20
   11a5c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11a60:	mov	w1, w0
   11a64:	mov	x0, x19
   11a68:	bl	c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>
   11a6c:	mov	w1, w0
   11a70:	mov	x0, x21
   11a74:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11a78:	tst	w0, #0xff
   11a7c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11a80:	ldr	w0, [sp, #92]
   11a84:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11a88:	mov	w2, #0x5                   	// #5
   11a8c:	mov	w1, #0x0                   	// #0
   11a90:	mov	w0, w20
   11a94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11a98:	add	x21, sp, #0x5c
   11a9c:	mov	w1, w0
   11aa0:	mov	x0, x19
   11aa4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11aa8:	mov	w1, w0
   11aac:	mov	x0, x21
   11ab0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11ab4:	tst	w0, #0xff
   11ab8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11abc:	mov	w2, #0x5                   	// #5
   11ac0:	mov	w0, w20
   11ac4:	mov	w1, w2
   11ac8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11acc:	mov	w1, w0
   11ad0:	mov	x0, x19
   11ad4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11ad8:	mov	w1, w0
   11adc:	mov	x0, x21
   11ae0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11ae4:	tst	w0, #0xff
   11ae8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11aec:	mov	w2, #0x4                   	// #4
   11af0:	mov	w1, #0x10                  	// #16
   11af4:	mov	w0, w20
   11af8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11afc:	mov	w1, w0
   11b00:	mov	x0, x19
   11b04:	bl	cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>
   11b08:	mov	w1, w0
   11b0c:	mov	x0, x21
   11b10:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11b14:	tst	w0, #0xff
   11b18:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11b1c:	ldr	w0, [sp, #92]
   11b20:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11b24:	mov	w2, #0x5                   	// #5
   11b28:	mov	w1, #0x0                   	// #0
   11b2c:	mov	w0, w20
   11b30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11b34:	add	x21, sp, #0x5c
   11b38:	mov	w1, w0
   11b3c:	mov	x0, x19
   11b40:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11b44:	mov	w1, w0
   11b48:	mov	x0, x21
   11b4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11b50:	tst	w0, #0xff
   11b54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11b58:	mov	w2, #0x5                   	// #5
   11b5c:	mov	w1, #0x0                   	// #0
   11b60:	mov	w0, w20
   11b64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11b68:	mov	w1, w0
   11b6c:	mov	x0, x19
   11b70:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11b74:	mov	w1, w0
   11b78:	mov	x0, x21
   11b7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11b80:	tst	w0, #0xff
   11b84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11b88:	mov	w2, #0x5                   	// #5
   11b8c:	mov	w0, w20
   11b90:	mov	w1, w2
   11b94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11b98:	mov	w1, w0
   11b9c:	mov	x0, x19
   11ba0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11ba4:	mov	w1, w0
   11ba8:	mov	x0, x21
   11bac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11bb0:	tst	w0, #0xff
   11bb4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11bb8:	mov	w2, #0x5                   	// #5
   11bbc:	mov	w1, #0x10                  	// #16
   11bc0:	mov	w0, w20
   11bc4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11bc8:	mov	w1, w0
   11bcc:	mov	x0, x19
   11bd0:	bl	c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>
   11bd4:	mov	w1, w0
   11bd8:	mov	x0, x21
   11bdc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11be0:	tst	w0, #0xff
   11be4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11be8:	ldr	w0, [sp, #92]
   11bec:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11bf0:	mov	w2, #0x5                   	// #5
   11bf4:	mov	w1, #0x0                   	// #0
   11bf8:	mov	w0, w20
   11bfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11c00:	add	x21, sp, #0x5c
   11c04:	mov	w1, w0
   11c08:	mov	x0, x19
   11c0c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11c10:	mov	w1, w0
   11c14:	mov	x0, x21
   11c18:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11c1c:	tst	w0, #0xff
   11c20:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11c24:	mov	w2, #0x5                   	// #5
   11c28:	mov	w0, w20
   11c2c:	mov	w1, w2
   11c30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11c34:	mov	w1, w0
   11c38:	mov	x0, x19
   11c3c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11c40:	mov	w1, w0
   11c44:	mov	x0, x21
   11c48:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11c4c:	tst	w0, #0xff
   11c50:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11c54:	mov	w2, #0x5                   	// #5
   11c58:	mov	w1, #0x10                  	// #16
   11c5c:	mov	w0, w20
   11c60:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11c64:	mov	w1, w0
   11c68:	mov	x0, x19
   11c6c:	bl	d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>
   11c70:	mov	w1, w0
   11c74:	mov	x0, x21
   11c78:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11c7c:	tst	w0, #0xff
   11c80:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11c84:	ldr	w0, [sp, #92]
   11c88:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11c8c:	mov	w2, #0x5                   	// #5
   11c90:	mov	w1, #0x0                   	// #0
   11c94:	mov	w0, w20
   11c98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11c9c:	add	x21, sp, #0x5c
   11ca0:	mov	w1, w0
   11ca4:	mov	x0, x19
   11ca8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11cac:	mov	w1, w0
   11cb0:	mov	x0, x21
   11cb4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11cb8:	tst	w0, #0xff
   11cbc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11cc0:	mov	w2, #0x5                   	// #5
   11cc4:	mov	w1, #0x0                   	// #0
   11cc8:	mov	w0, w20
   11ccc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11cd0:	mov	w1, w0
   11cd4:	mov	x0, x19
   11cd8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11cdc:	mov	w1, w0
   11ce0:	mov	x0, x21
   11ce4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11ce8:	tst	w0, #0xff
   11cec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11cf0:	mov	w2, #0x5                   	// #5
   11cf4:	mov	w0, w20
   11cf8:	mov	w1, w2
   11cfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11d00:	mov	w1, w0
   11d04:	mov	x0, x19
   11d08:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11d0c:	mov	w1, w0
   11d10:	mov	x0, x21
   11d14:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11d18:	tst	w0, #0xff
   11d1c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11d20:	mov	w2, #0x3                   	// #3
   11d24:	mov	w1, #0x10                  	// #16
   11d28:	mov	w0, w20
   11d2c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11d30:	mov	w1, #0x2                   	// #2
   11d34:	strb	w1, [sp, #120]
   11d38:	orr	w1, w0, #0x8
   11d3c:	mov	w0, #0x10                  	// #16
   11d40:	sub	w0, w0, w1
   11d44:	add	x1, sp, #0x78
   11d48:	str	x0, [sp, #128]
   11d4c:	add	x0, x19, #0x10
   11d50:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   11d54:	mov	x0, x21
   11d58:	mov	w1, #0x3                   	// #3
   11d5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11d60:	tst	w0, #0xff
   11d64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11d68:	ldr	w0, [sp, #92]
   11d6c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11d70:	mov	w2, #0x5                   	// #5
   11d74:	mov	w1, #0x0                   	// #0
   11d78:	mov	w0, w20
   11d7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11d80:	add	x21, sp, #0x5c
   11d84:	mov	w1, w0
   11d88:	mov	x0, x19
   11d8c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11d90:	mov	w1, w0
   11d94:	mov	x0, x21
   11d98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11d9c:	tst	w0, #0xff
   11da0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11da4:	mov	w2, #0x5                   	// #5
   11da8:	mov	w1, #0x0                   	// #0
   11dac:	mov	w0, w20
   11db0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11db4:	mov	w1, w0
   11db8:	mov	x0, x19
   11dbc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11dc0:	mov	w1, w0
   11dc4:	mov	x0, x21
   11dc8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11dcc:	tst	w0, #0xff
   11dd0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11dd4:	mov	w2, #0x5                   	// #5
   11dd8:	mov	w0, w20
   11ddc:	mov	w1, w2
   11de0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11de4:	mov	w1, w0
   11de8:	mov	x0, x19
   11dec:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11df0:	mov	w1, w0
   11df4:	mov	x0, x21
   11df8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11dfc:	tst	w0, #0xff
   11e00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11e04:	mov	w2, #0x4                   	// #4
   11e08:	mov	w1, #0x10                  	// #16
   11e0c:	mov	w0, w20
   11e10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11e14:	mov	w1, #0x2                   	// #2
   11e18:	strb	w1, [sp, #120]
   11e1c:	orr	w1, w0, #0x10
   11e20:	mov	w0, #0x20                  	// #32
   11e24:	sub	w0, w0, w1
   11e28:	add	x1, sp, #0x78
   11e2c:	str	x0, [sp, #128]
   11e30:	add	x0, x19, #0x10
   11e34:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   11e38:	mov	x0, x21
   11e3c:	mov	w1, #0x3                   	// #3
   11e40:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11e44:	tst	w0, #0xff
   11e48:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11e4c:	ldr	w0, [sp, #92]
   11e50:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11e54:	mov	w2, #0x5                   	// #5
   11e58:	mov	w1, #0x0                   	// #0
   11e5c:	mov	w0, w20
   11e60:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11e64:	add	x21, sp, #0x5c
   11e68:	mov	w1, w0
   11e6c:	mov	x0, x19
   11e70:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11e74:	mov	w1, w0
   11e78:	mov	x0, x21
   11e7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11e80:	tst	w0, #0xff
   11e84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11e88:	mov	w2, #0x5                   	// #5
   11e8c:	mov	w1, #0x0                   	// #0
   11e90:	mov	w0, w20
   11e94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11e98:	mov	w1, w0
   11e9c:	mov	x0, x19
   11ea0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11ea4:	mov	w1, w0
   11ea8:	mov	x0, x21
   11eac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11eb0:	tst	w0, #0xff
   11eb4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11eb8:	mov	w2, #0x5                   	// #5
   11ebc:	mov	w0, w20
   11ec0:	mov	w1, w2
   11ec4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11ec8:	mov	w1, w0
   11ecc:	mov	x0, x19
   11ed0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11ed4:	mov	w1, w0
   11ed8:	mov	x0, x21
   11edc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11ee0:	tst	w0, #0xff
   11ee4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11ee8:	mov	w2, #0x5                   	// #5
   11eec:	mov	w1, #0x10                  	// #16
   11ef0:	mov	w0, w20
   11ef4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11ef8:	mov	w1, #0x2                   	// #2
   11efc:	strb	w1, [sp, #120]
   11f00:	orr	w1, w0, #0x20
   11f04:	mov	w0, #0x40                  	// #64
   11f08:	sub	w0, w0, w1
   11f0c:	add	x1, sp, #0x78
   11f10:	str	x0, [sp, #128]
   11f14:	add	x0, x19, #0x10
   11f18:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   11f1c:	mov	x0, x21
   11f20:	mov	w1, #0x3                   	// #3
   11f24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11f28:	tst	w0, #0xff
   11f2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11f30:	ldr	w0, [sp, #92]
   11f34:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   11f38:	mov	w2, #0x5                   	// #5
   11f3c:	mov	w1, #0x0                   	// #0
   11f40:	mov	w0, w20
   11f44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11f48:	add	x21, sp, #0x5c
   11f4c:	mov	w1, w0
   11f50:	mov	x0, x19
   11f54:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11f58:	mov	w1, w0
   11f5c:	mov	x0, x21
   11f60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11f64:	tst	w0, #0xff
   11f68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11f6c:	mov	w2, #0x5                   	// #5
   11f70:	mov	w1, #0x0                   	// #0
   11f74:	mov	w0, w20
   11f78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11f7c:	mov	w1, w0
   11f80:	mov	x0, x19
   11f84:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11f88:	mov	w1, w0
   11f8c:	mov	x0, x21
   11f90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11f94:	tst	w0, #0xff
   11f98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11f9c:	mov	w2, #0x5                   	// #5
   11fa0:	mov	w0, w20
   11fa4:	mov	w1, w2
   11fa8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11fac:	mov	w1, w0
   11fb0:	mov	x0, x19
   11fb4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   11fb8:	mov	w1, w0
   11fbc:	mov	x0, x21
   11fc0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11fc4:	tst	w0, #0xff
   11fc8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11fcc:	mov	w2, #0x3                   	// #3
   11fd0:	mov	w1, #0x10                  	// #16
   11fd4:	mov	w0, w20
   11fd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   11fdc:	mov	w1, w0
   11fe0:	mov	x0, x19
   11fe4:	bl	cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>
   11fe8:	mov	w1, w0
   11fec:	mov	x0, x21
   11ff0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   11ff4:	tst	w0, #0xff
   11ff8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   11ffc:	ldr	w0, [sp, #92]
   12000:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12004:	mov	w2, #0x5                   	// #5
   12008:	mov	w1, #0x0                   	// #0
   1200c:	mov	w0, w20
   12010:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12014:	add	x21, sp, #0x5c
   12018:	mov	w1, w0
   1201c:	mov	x0, x19
   12020:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12024:	mov	w1, w0
   12028:	mov	x0, x21
   1202c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12030:	tst	w0, #0xff
   12034:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12038:	mov	w2, #0x5                   	// #5
   1203c:	mov	w1, #0x0                   	// #0
   12040:	mov	w0, w20
   12044:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12048:	mov	w1, w0
   1204c:	mov	x0, x19
   12050:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12054:	mov	w1, w0
   12058:	mov	x0, x21
   1205c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12060:	tst	w0, #0xff
   12064:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12068:	mov	w2, #0x5                   	// #5
   1206c:	mov	w0, w20
   12070:	mov	w1, w2
   12074:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12078:	mov	w1, w0
   1207c:	mov	x0, x19
   12080:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12084:	mov	w1, w0
   12088:	mov	x0, x21
   1208c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12090:	tst	w0, #0xff
   12094:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12098:	mov	w2, #0x4                   	// #4
   1209c:	mov	w1, #0x10                  	// #16
   120a0:	mov	w0, w20
   120a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   120a8:	mov	w1, w0
   120ac:	mov	x0, x19
   120b0:	bl	cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>
   120b4:	mov	w1, w0
   120b8:	mov	x0, x21
   120bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   120c0:	tst	w0, #0xff
   120c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   120c8:	ldr	w0, [sp, #92]
   120cc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   120d0:	mov	w2, #0x5                   	// #5
   120d4:	mov	w1, #0x0                   	// #0
   120d8:	mov	w0, w20
   120dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   120e0:	add	x21, sp, #0x5c
   120e4:	mov	w1, w0
   120e8:	mov	x0, x19
   120ec:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   120f0:	mov	w1, w0
   120f4:	mov	x0, x21
   120f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   120fc:	tst	w0, #0xff
   12100:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12104:	mov	w2, #0x5                   	// #5
   12108:	mov	w1, #0x0                   	// #0
   1210c:	mov	w0, w20
   12110:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12114:	mov	w1, w0
   12118:	mov	x0, x19
   1211c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12120:	mov	w1, w0
   12124:	mov	x0, x21
   12128:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1212c:	tst	w0, #0xff
   12130:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12134:	mov	w2, #0x5                   	// #5
   12138:	mov	w0, w20
   1213c:	mov	w1, w2
   12140:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12144:	mov	w1, w0
   12148:	mov	x0, x19
   1214c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12150:	mov	w1, w0
   12154:	mov	x0, x21
   12158:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1215c:	tst	w0, #0xff
   12160:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12164:	mov	w2, #0x5                   	// #5
   12168:	mov	w1, #0x10                  	// #16
   1216c:	mov	w0, w20
   12170:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12174:	mov	w1, w0
   12178:	mov	x0, x19
   1217c:	bl	d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>
   12180:	mov	w1, w0
   12184:	mov	x0, x21
   12188:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1218c:	tst	w0, #0xff
   12190:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12194:	ldr	w0, [sp, #92]
   12198:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1219c:	mov	w2, #0x5                   	// #5
   121a0:	mov	w1, #0x0                   	// #0
   121a4:	mov	w0, w20
   121a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   121ac:	add	x21, sp, #0x5c
   121b0:	mov	w1, w0
   121b4:	mov	x0, x19
   121b8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   121bc:	mov	w1, w0
   121c0:	mov	x0, x21
   121c4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   121c8:	tst	w0, #0xff
   121cc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   121d0:	mov	w2, #0x5                   	// #5
   121d4:	mov	w1, #0x0                   	// #0
   121d8:	mov	w0, w20
   121dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   121e0:	mov	w1, w0
   121e4:	mov	x0, x19
   121e8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   121ec:	mov	w1, w0
   121f0:	mov	x0, x21
   121f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   121f8:	tst	w0, #0xff
   121fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12200:	mov	w2, #0x5                   	// #5
   12204:	mov	w0, w20
   12208:	mov	w1, w2
   1220c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12210:	mov	w1, w0
   12214:	mov	x0, x19
   12218:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1221c:	mov	w1, w0
   12220:	mov	x0, x21
   12224:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12228:	tst	w0, #0xff
   1222c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12230:	mov	w2, #0x4                   	// #4
   12234:	mov	w1, #0x10                  	// #16
   12238:	mov	w0, w20
   1223c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12240:	mov	w1, w0
   12244:	mov	x0, x19
   12248:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1224c:	mov	w1, w0
   12250:	mov	x0, x21
   12254:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12258:	tst	w0, #0xff
   1225c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12260:	mov	w2, #0x1                   	// #1
   12264:	mov	w1, #0xb                   	// #11
   12268:	mov	w0, w20
   1226c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12270:	mov	w2, #0x2                   	// #2
   12274:	mov	w21, w0
   12278:	mov	w1, #0x14                  	// #20
   1227c:	mov	w0, w20
   12280:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12284:	orr	w21, w0, w21, lsl #2
   12288:	mov	w1, #0x2                   	// #2
   1228c:	add	x0, x19, #0x10
   12290:	strb	w1, [sp, #120]
   12294:	add	x1, sp, #0x78
   12298:	str	x21, [sp, #128]
   1229c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   122a0:	ldr	w0, [sp, #92]
   122a4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   122a8:	mov	w2, #0x5                   	// #5
   122ac:	mov	w1, #0x0                   	// #0
   122b0:	mov	w0, w20
   122b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   122b8:	add	x21, sp, #0x5c
   122bc:	mov	w1, w0
   122c0:	mov	x0, x19
   122c4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   122c8:	mov	w1, w0
   122cc:	mov	x0, x21
   122d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   122d4:	tst	w0, #0xff
   122d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   122dc:	mov	w2, #0x5                   	// #5
   122e0:	mov	w0, w20
   122e4:	mov	w1, w2
   122e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   122ec:	mov	w1, w0
   122f0:	mov	x0, x19
   122f4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   122f8:	mov	w1, w0
   122fc:	mov	x0, x21
   12300:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12304:	tst	w0, #0xff
   12308:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1230c:	mov	w2, #0x4                   	// #4
   12310:	mov	w1, #0x10                  	// #16
   12314:	mov	w0, w20
   12318:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1231c:	mov	w1, w0
   12320:	mov	x0, x19
   12324:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12328:	mov	w1, w0
   1232c:	mov	x0, x21
   12330:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12334:	tst	w0, #0xff
   12338:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1233c:	mov	w2, #0x1                   	// #1
   12340:	mov	w1, #0xb                   	// #11
   12344:	mov	w0, w20
   12348:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1234c:	mov	w2, #0x2                   	// #2
   12350:	mov	w21, w0
   12354:	mov	w1, #0x14                  	// #20
   12358:	mov	w0, w20
   1235c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12360:	orr	w21, w0, w21, lsl #2
   12364:	mov	w1, #0x2                   	// #2
   12368:	add	x0, x19, #0x10
   1236c:	strb	w1, [sp, #120]
   12370:	add	x1, sp, #0x78
   12374:	str	x21, [sp, #128]
   12378:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1237c:	ldr	w0, [sp, #92]
   12380:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12384:	mov	w2, #0x5                   	// #5
   12388:	mov	w1, #0x0                   	// #0
   1238c:	mov	w0, w20
   12390:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12394:	add	x21, sp, #0x5c
   12398:	mov	w1, w0
   1239c:	mov	x0, x19
   123a0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   123a4:	mov	w1, w0
   123a8:	mov	x0, x21
   123ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   123b0:	tst	w0, #0xff
   123b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   123b8:	mov	w2, #0x5                   	// #5
   123bc:	mov	w1, #0x0                   	// #0
   123c0:	mov	w0, w20
   123c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   123c8:	mov	w1, w0
   123cc:	mov	x0, x19
   123d0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   123d4:	mov	w1, w0
   123d8:	mov	x0, x21
   123dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   123e0:	tst	w0, #0xff
   123e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   123e8:	mov	w2, #0x5                   	// #5
   123ec:	mov	w0, w20
   123f0:	mov	w1, w2
   123f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   123f8:	mov	w1, w0
   123fc:	mov	x0, x19
   12400:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12404:	mov	w1, w0
   12408:	mov	x0, x21
   1240c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12410:	tst	w0, #0xff
   12414:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12418:	mov	w2, #0x5                   	// #5
   1241c:	mov	w1, #0x10                  	// #16
   12420:	mov	w0, w20
   12424:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12428:	mov	w1, w0
   1242c:	mov	x0, x19
   12430:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12434:	mov	w1, w0
   12438:	mov	x0, x21
   1243c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12440:	tst	w0, #0xff
   12444:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12448:	mov	w2, #0x1                   	// #1
   1244c:	add	x19, x19, #0x10
   12450:	add	x21, sp, #0x78
   12454:	mov	w1, #0x15                  	// #21
   12458:	mov	w0, w20
   1245c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12460:	mov	w0, w0
   12464:	mov	x1, x21
   12468:	mov	w22, #0x2                   	// #2
   1246c:	strb	w22, [sp, #120]
   12470:	str	x0, [sp, #128]
   12474:	mov	x0, x19
   12478:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1247c:	mov	w2, #0x2                   	// #2
   12480:	mov	w1, #0xd                   	// #13
   12484:	mov	w0, w20
   12488:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1248c:	mov	w0, w0
   12490:	mov	x1, x21
   12494:	strb	w22, [sp, #120]
   12498:	str	x0, [sp, #128]
   1249c:	mov	x0, x19
   124a0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   124a4:	ldr	w0, [sp, #92]
   124a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   124ac:	mov	w2, #0x5                   	// #5
   124b0:	mov	w1, #0x0                   	// #0
   124b4:	mov	w0, w20
   124b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   124bc:	add	x21, sp, #0x5c
   124c0:	mov	w1, w0
   124c4:	mov	x0, x19
   124c8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   124cc:	mov	w1, w0
   124d0:	mov	x0, x21
   124d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   124d8:	tst	w0, #0xff
   124dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   124e0:	mov	w2, #0x5                   	// #5
   124e4:	mov	w0, w20
   124e8:	mov	w1, w2
   124ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   124f0:	mov	w1, w0
   124f4:	mov	x0, x19
   124f8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   124fc:	mov	w1, w0
   12500:	mov	x0, x21
   12504:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12508:	tst	w0, #0xff
   1250c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12510:	mov	w2, #0x6                   	// #6
   12514:	mov	w1, #0x10                  	// #16
   12518:	mov	w0, w20
   1251c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12520:	mov	w1, w0
   12524:	mov	x0, x19
   12528:	bl	bdc <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv.isra.0>
   1252c:	mov	w1, w0
   12530:	mov	x0, x21
   12534:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12538:	tst	w0, #0xff
   1253c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12540:	ldr	w0, [sp, #92]
   12544:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12548:	mov	w2, #0x5                   	// #5
   1254c:	mov	w1, #0x0                   	// #0
   12550:	mov	w0, w20
   12554:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12558:	add	x21, sp, #0x5c
   1255c:	mov	w1, w0
   12560:	mov	x0, x19
   12564:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12568:	mov	w1, w0
   1256c:	mov	x0, x21
   12570:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12574:	tst	w0, #0xff
   12578:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1257c:	mov	w2, #0x5                   	// #5
   12580:	mov	w1, #0x0                   	// #0
   12584:	mov	w0, w20
   12588:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1258c:	mov	w1, w0
   12590:	mov	x0, x19
   12594:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12598:	mov	w1, w0
   1259c:	mov	x0, x21
   125a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   125a4:	tst	w0, #0xff
   125a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   125ac:	mov	w2, #0x5                   	// #5
   125b0:	mov	w0, w20
   125b4:	mov	w1, w2
   125b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   125bc:	mov	w1, w0
   125c0:	mov	x0, x19
   125c4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   125c8:	mov	w1, w0
   125cc:	mov	x0, x21
   125d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   125d4:	tst	w0, #0xff
   125d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   125dc:	mov	w2, #0x6                   	// #6
   125e0:	mov	w1, #0x10                  	// #16
   125e4:	mov	w0, w20
   125e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   125ec:	mov	w1, w0
   125f0:	mov	x0, x19
   125f4:	bl	bdc <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv.isra.0>
   125f8:	mov	w1, w0
   125fc:	mov	x0, x21
   12600:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12604:	tst	w0, #0xff
   12608:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1260c:	ldr	w0, [sp, #92]
   12610:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12614:	mov	w2, #0x5                   	// #5
   12618:	mov	w1, #0x0                   	// #0
   1261c:	mov	w0, w20
   12620:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12624:	add	x21, sp, #0x5c
   12628:	mov	w1, w0
   1262c:	mov	x0, x19
   12630:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12634:	mov	w1, w0
   12638:	mov	x0, x21
   1263c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12640:	tst	w0, #0xff
   12644:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12648:	mov	w2, #0x5                   	// #5
   1264c:	mov	w0, w20
   12650:	mov	w1, w2
   12654:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12658:	mov	w1, w0
   1265c:	mov	x0, x19
   12660:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12664:	mov	w1, w0
   12668:	mov	x0, x21
   1266c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12670:	tst	w0, #0xff
   12674:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12678:	mov	w2, #0x6                   	// #6
   1267c:	mov	w1, #0x10                  	// #16
   12680:	mov	w0, w20
   12684:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12688:	mov	w1, w0
   1268c:	mov	x0, x19
   12690:	bl	8a0 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv.isra.0>
   12694:	mov	w1, w0
   12698:	mov	x0, x21
   1269c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   126a0:	tst	w0, #0xff
   126a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   126a8:	ldr	w0, [sp, #92]
   126ac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   126b0:	mov	w2, #0x5                   	// #5
   126b4:	mov	w1, #0x0                   	// #0
   126b8:	mov	w0, w20
   126bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   126c0:	add	x21, sp, #0x5c
   126c4:	mov	w1, w0
   126c8:	mov	x0, x19
   126cc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   126d0:	mov	w1, w0
   126d4:	mov	x0, x21
   126d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   126dc:	tst	w0, #0xff
   126e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   126e4:	mov	w2, #0x5                   	// #5
   126e8:	mov	w1, #0x0                   	// #0
   126ec:	mov	w0, w20
   126f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   126f4:	mov	w1, w0
   126f8:	mov	x0, x19
   126fc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12700:	mov	w1, w0
   12704:	mov	x0, x21
   12708:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1270c:	tst	w0, #0xff
   12710:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12714:	mov	w2, #0x5                   	// #5
   12718:	mov	w0, w20
   1271c:	mov	w1, w2
   12720:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12724:	mov	w1, w0
   12728:	mov	x0, x19
   1272c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12730:	mov	w1, w0
   12734:	mov	x0, x21
   12738:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1273c:	tst	w0, #0xff
   12740:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12744:	mov	w2, #0x5                   	// #5
   12748:	mov	w1, #0x10                  	// #16
   1274c:	mov	w0, w20
   12750:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12754:	mov	w1, w0
   12758:	mov	x0, x19
   1275c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12760:	mov	w1, w0
   12764:	mov	x0, x21
   12768:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1276c:	tst	w0, #0xff
   12770:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12774:	mov	w2, #0x1                   	// #1
   12778:	mov	w1, #0xb                   	// #11
   1277c:	mov	w0, w20
   12780:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12784:	mov	w21, w0
   12788:	mov	w2, #0x1                   	// #1
   1278c:	mov	w1, #0x15                  	// #21
   12790:	mov	w0, w20
   12794:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12798:	orr	w21, w0, w21, lsl #1
   1279c:	add	x19, x19, #0x10
   127a0:	str	x21, [sp, #128]
   127a4:	add	x21, sp, #0x78
   127a8:	mov	x0, x19
   127ac:	mov	x1, x21
   127b0:	mov	w22, #0x2                   	// #2
   127b4:	strb	w22, [sp, #120]
   127b8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   127bc:	mov	w2, #0x2                   	// #2
   127c0:	mov	w1, #0xd                   	// #13
   127c4:	mov	w0, w20
   127c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   127cc:	mov	w0, w0
   127d0:	mov	x1, x21
   127d4:	strb	w22, [sp, #120]
   127d8:	str	x0, [sp, #128]
   127dc:	mov	x0, x19
   127e0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   127e4:	ldr	w0, [sp, #92]
   127e8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   127ec:	mov	w2, #0x5                   	// #5
   127f0:	mov	w1, #0x0                   	// #0
   127f4:	mov	w0, w20
   127f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   127fc:	add	x21, sp, #0x5c
   12800:	mov	w1, w0
   12804:	mov	x0, x19
   12808:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1280c:	mov	w1, w0
   12810:	mov	x0, x21
   12814:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12818:	tst	w0, #0xff
   1281c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12820:	mov	w2, #0x5                   	// #5
   12824:	mov	w1, #0x0                   	// #0
   12828:	mov	w0, w20
   1282c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12830:	mov	w1, w0
   12834:	mov	x0, x19
   12838:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1283c:	mov	w1, w0
   12840:	mov	x0, x21
   12844:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12848:	tst	w0, #0xff
   1284c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12850:	mov	w2, #0x5                   	// #5
   12854:	mov	w0, w20
   12858:	mov	w1, w2
   1285c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12860:	mov	w1, w0
   12864:	mov	x0, x19
   12868:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1286c:	mov	w1, w0
   12870:	mov	x0, x21
   12874:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12878:	tst	w0, #0xff
   1287c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12880:	mov	w2, #0x6                   	// #6
   12884:	mov	w1, #0x10                  	// #16
   12888:	mov	w0, w20
   1288c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12890:	mov	w1, w0
   12894:	mov	x0, x19
   12898:	bl	8a0 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv.isra.0>
   1289c:	mov	w1, w0
   128a0:	mov	x0, x21
   128a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   128a8:	tst	w0, #0xff
   128ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   128b0:	ldr	w0, [sp, #92]
   128b4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   128b8:	mov	w2, #0x5                   	// #5
   128bc:	mov	w1, #0x0                   	// #0
   128c0:	mov	w0, w20
   128c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   128c8:	add	x21, sp, #0x5c
   128cc:	mov	w1, w0
   128d0:	mov	x0, x19
   128d4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   128d8:	mov	w1, w0
   128dc:	mov	x0, x21
   128e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   128e4:	tst	w0, #0xff
   128e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   128ec:	mov	w2, #0x5                   	// #5
   128f0:	mov	w1, #0x0                   	// #0
   128f4:	mov	w0, w20
   128f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   128fc:	mov	w1, w0
   12900:	mov	x0, x19
   12904:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12908:	mov	w1, w0
   1290c:	mov	x0, x21
   12910:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12914:	tst	w0, #0xff
   12918:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1291c:	mov	w2, #0x5                   	// #5
   12920:	mov	w0, w20
   12924:	mov	w1, w2
   12928:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1292c:	mov	w1, w0
   12930:	mov	x0, x19
   12934:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12938:	mov	w1, w0
   1293c:	mov	x0, x21
   12940:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12944:	tst	w0, #0xff
   12948:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1294c:	mov	w2, #0x4                   	// #4
   12950:	mov	w1, #0x10                  	// #16
   12954:	mov	w0, w20
   12958:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1295c:	mov	w1, w0
   12960:	mov	x0, x19
   12964:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12968:	mov	w1, w0
   1296c:	mov	x0, x21
   12970:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12974:	tst	w0, #0xff
   12978:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1297c:	mov	w2, #0x1                   	// #1
   12980:	mov	w1, #0xb                   	// #11
   12984:	mov	w0, w20
   12988:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1298c:	mov	w2, #0x2                   	// #2
   12990:	mov	w21, w0
   12994:	mov	w1, #0x14                  	// #20
   12998:	mov	w0, w20
   1299c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   129a0:	orr	w21, w0, w21, lsl #2
   129a4:	mov	w1, #0x2                   	// #2
   129a8:	add	x0, x19, #0x10
   129ac:	strb	w1, [sp, #120]
   129b0:	add	x1, sp, #0x78
   129b4:	str	x21, [sp, #128]
   129b8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   129bc:	ldr	w0, [sp, #92]
   129c0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   129c4:	mov	w2, #0x5                   	// #5
   129c8:	mov	w1, #0x0                   	// #0
   129cc:	mov	w0, w20
   129d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   129d4:	add	x21, sp, #0x5c
   129d8:	mov	w1, w0
   129dc:	mov	x0, x19
   129e0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   129e4:	mov	w1, w0
   129e8:	mov	x0, x21
   129ec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   129f0:	tst	w0, #0xff
   129f4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   129f8:	mov	w2, #0x5                   	// #5
   129fc:	mov	w1, #0x0                   	// #0
   12a00:	mov	w0, w20
   12a04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12a08:	mov	w1, w0
   12a0c:	mov	x0, x19
   12a10:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12a14:	mov	w1, w0
   12a18:	mov	x0, x21
   12a1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12a20:	tst	w0, #0xff
   12a24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12a28:	mov	w2, #0x5                   	// #5
   12a2c:	mov	w0, w20
   12a30:	mov	w1, w2
   12a34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12a38:	mov	w1, w0
   12a3c:	mov	x0, x19
   12a40:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12a44:	mov	w1, w0
   12a48:	mov	x0, x21
   12a4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12a50:	tst	w0, #0xff
   12a54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12a58:	mov	w2, #0x5                   	// #5
   12a5c:	mov	w1, #0x10                  	// #16
   12a60:	mov	w0, w20
   12a64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12a68:	mov	w1, w0
   12a6c:	mov	x0, x19
   12a70:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12a74:	mov	w1, w0
   12a78:	mov	x0, x21
   12a7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12a80:	tst	w0, #0xff
   12a84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12a88:	mov	w2, #0x1                   	// #1
   12a8c:	mov	w1, #0xb                   	// #11
   12a90:	mov	w0, w20
   12a94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12a98:	mov	w2, #0x1                   	// #1
   12a9c:	mov	w21, w0
   12aa0:	mov	w1, #0x15                  	// #21
   12aa4:	mov	w0, w20
   12aa8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12aac:	orr	w21, w0, w21, lsl #1
   12ab0:	mov	w1, #0x2                   	// #2
   12ab4:	add	x0, x19, #0x10
   12ab8:	strb	w1, [sp, #120]
   12abc:	add	x1, sp, #0x78
   12ac0:	str	x21, [sp, #128]
   12ac4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   12ac8:	ldr	w0, [sp, #92]
   12acc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12ad0:	mov	w2, #0x5                   	// #5
   12ad4:	mov	w1, #0x0                   	// #0
   12ad8:	mov	w0, w20
   12adc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12ae0:	add	x21, sp, #0x5c
   12ae4:	mov	w1, w0
   12ae8:	mov	x0, x19
   12aec:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12af0:	mov	w1, w0
   12af4:	mov	x0, x21
   12af8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12afc:	tst	w0, #0xff
   12b00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12b04:	mov	w2, #0x5                   	// #5
   12b08:	mov	w1, #0x0                   	// #0
   12b0c:	mov	w0, w20
   12b10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12b14:	mov	w1, w0
   12b18:	mov	x0, x19
   12b1c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12b20:	mov	w1, w0
   12b24:	mov	x0, x21
   12b28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12b2c:	tst	w0, #0xff
   12b30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12b34:	mov	w2, #0x5                   	// #5
   12b38:	mov	w0, w20
   12b3c:	mov	w1, w2
   12b40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12b44:	mov	w1, w0
   12b48:	mov	x0, x19
   12b4c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12b50:	mov	w1, w0
   12b54:	mov	x0, x21
   12b58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12b5c:	tst	w0, #0xff
   12b60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12b64:	mov	w2, #0x5                   	// #5
   12b68:	mov	w1, #0x10                  	// #16
   12b6c:	mov	w0, w20
   12b70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12b74:	mov	w1, w0
   12b78:	mov	x0, x19
   12b7c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12b80:	mov	w1, w0
   12b84:	mov	x0, x21
   12b88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12b8c:	tst	w0, #0xff
   12b90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12b94:	mov	w2, #0x1                   	// #1
   12b98:	mov	w1, #0xb                   	// #11
   12b9c:	mov	w0, w20
   12ba0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12ba4:	mov	w2, #0x1                   	// #1
   12ba8:	mov	w21, w0
   12bac:	mov	w1, #0x15                  	// #21
   12bb0:	mov	w0, w20
   12bb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12bb8:	orr	w21, w0, w21, lsl #1
   12bbc:	mov	w1, #0x2                   	// #2
   12bc0:	add	x0, x19, #0x10
   12bc4:	strb	w1, [sp, #120]
   12bc8:	add	x1, sp, #0x78
   12bcc:	str	x21, [sp, #128]
   12bd0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   12bd4:	ldr	w0, [sp, #92]
   12bd8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12bdc:	mov	w2, #0x5                   	// #5
   12be0:	mov	w1, #0x0                   	// #0
   12be4:	mov	w0, w20
   12be8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12bec:	add	x21, sp, #0x5c
   12bf0:	mov	w1, w0
   12bf4:	mov	x0, x19
   12bf8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12bfc:	mov	w1, w0
   12c00:	mov	x0, x21
   12c04:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12c08:	tst	w0, #0xff
   12c0c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12c10:	mov	w2, #0x5                   	// #5
   12c14:	mov	w0, w20
   12c18:	mov	w1, w2
   12c1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12c20:	mov	w1, w0
   12c24:	mov	x0, x19
   12c28:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12c2c:	mov	w1, w0
   12c30:	mov	x0, x21
   12c34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12c38:	tst	w0, #0xff
   12c3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12c40:	mov	w2, #0x5                   	// #5
   12c44:	mov	w1, #0x10                  	// #16
   12c48:	mov	w0, w20
   12c4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12c50:	mov	w1, w0
   12c54:	mov	x0, x19
   12c58:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12c5c:	mov	w1, w0
   12c60:	mov	x0, x21
   12c64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12c68:	tst	w0, #0xff
   12c6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12c70:	mov	w2, #0x1                   	// #1
   12c74:	mov	w1, #0xb                   	// #11
   12c78:	mov	w0, w20
   12c7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12c80:	mov	w2, #0x1                   	// #1
   12c84:	mov	w21, w0
   12c88:	mov	w1, #0x15                  	// #21
   12c8c:	mov	w0, w20
   12c90:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12c94:	orr	w21, w0, w21, lsl #1
   12c98:	mov	w1, #0x2                   	// #2
   12c9c:	add	x0, x19, #0x10
   12ca0:	strb	w1, [sp, #120]
   12ca4:	add	x1, sp, #0x78
   12ca8:	str	x21, [sp, #128]
   12cac:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   12cb0:	ldr	w0, [sp, #92]
   12cb4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12cb8:	mov	w2, #0x5                   	// #5
   12cbc:	mov	w1, #0x0                   	// #0
   12cc0:	mov	w0, w20
   12cc4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12cc8:	add	x21, sp, #0x5c
   12ccc:	mov	w1, w0
   12cd0:	mov	x0, x19
   12cd4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12cd8:	mov	w1, w0
   12cdc:	mov	x0, x21
   12ce0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12ce4:	tst	w0, #0xff
   12ce8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12cec:	mov	w2, #0x5                   	// #5
   12cf0:	mov	w0, w20
   12cf4:	mov	w1, w2
   12cf8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12cfc:	mov	w1, w0
   12d00:	mov	x0, x19
   12d04:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12d08:	mov	w1, w0
   12d0c:	mov	x0, x21
   12d10:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12d14:	tst	w0, #0xff
   12d18:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12d1c:	mov	w2, #0x5                   	// #5
   12d20:	mov	w1, #0x10                  	// #16
   12d24:	mov	w0, w20
   12d28:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12d2c:	mov	w1, w0
   12d30:	mov	x0, x19
   12d34:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12d38:	mov	w1, w0
   12d3c:	mov	x0, x21
   12d40:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12d44:	tst	w0, #0xff
   12d48:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12d4c:	mov	w2, #0x1                   	// #1
   12d50:	mov	w1, #0xb                   	// #11
   12d54:	mov	w0, w20
   12d58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12d5c:	mov	w2, #0x1                   	// #1
   12d60:	mov	w21, w0
   12d64:	mov	w1, #0x15                  	// #21
   12d68:	mov	w0, w20
   12d6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12d70:	orr	w21, w0, w21, lsl #1
   12d74:	mov	w1, #0x2                   	// #2
   12d78:	add	x0, x19, #0x10
   12d7c:	strb	w1, [sp, #120]
   12d80:	add	x1, sp, #0x78
   12d84:	str	x21, [sp, #128]
   12d88:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   12d8c:	ldr	w0, [sp, #92]
   12d90:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12d94:	mov	w2, #0x5                   	// #5
   12d98:	mov	w1, #0x0                   	// #0
   12d9c:	mov	w0, w20
   12da0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12da4:	add	x21, sp, #0x5c
   12da8:	mov	w1, w0
   12dac:	mov	x0, x19
   12db0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12db4:	mov	w1, w0
   12db8:	mov	x0, x21
   12dbc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12dc0:	tst	w0, #0xff
   12dc4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12dc8:	mov	w2, #0x5                   	// #5
   12dcc:	mov	w1, #0x0                   	// #0
   12dd0:	mov	w0, w20
   12dd4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12dd8:	mov	w1, w0
   12ddc:	mov	x0, x19
   12de0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12de4:	mov	w1, w0
   12de8:	mov	x0, x21
   12dec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12df0:	tst	w0, #0xff
   12df4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12df8:	mov	w2, #0x5                   	// #5
   12dfc:	mov	w0, w20
   12e00:	mov	w1, w2
   12e04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12e08:	mov	w1, w0
   12e0c:	mov	x0, x19
   12e10:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12e14:	mov	w1, w0
   12e18:	mov	x0, x21
   12e1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12e20:	tst	w0, #0xff
   12e24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12e28:	mov	w2, #0x4                   	// #4
   12e2c:	mov	w1, #0x10                  	// #16
   12e30:	mov	w0, w20
   12e34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12e38:	mov	w1, w0
   12e3c:	mov	x0, x19
   12e40:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12e44:	mov	w1, w0
   12e48:	mov	x0, x21
   12e4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12e50:	tst	w0, #0xff
   12e54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12e58:	mov	w2, #0x1                   	// #1
   12e5c:	mov	w1, #0xb                   	// #11
   12e60:	mov	w0, w20
   12e64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12e68:	mov	w2, #0x2                   	// #2
   12e6c:	mov	w21, w0
   12e70:	mov	w1, #0x14                  	// #20
   12e74:	mov	w0, w20
   12e78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12e7c:	orr	w21, w0, w21, lsl #2
   12e80:	mov	w1, #0x2                   	// #2
   12e84:	add	x0, x19, #0x10
   12e88:	strb	w1, [sp, #120]
   12e8c:	add	x1, sp, #0x78
   12e90:	str	x21, [sp, #128]
   12e94:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   12e98:	ldr	w0, [sp, #92]
   12e9c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12ea0:	mov	w2, #0x5                   	// #5
   12ea4:	mov	w1, #0x0                   	// #0
   12ea8:	mov	w0, w20
   12eac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12eb0:	add	x21, sp, #0x5c
   12eb4:	mov	w1, w0
   12eb8:	mov	x0, x19
   12ebc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12ec0:	mov	w1, w0
   12ec4:	mov	x0, x21
   12ec8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12ecc:	tst	w0, #0xff
   12ed0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12ed4:	mov	w2, #0x5                   	// #5
   12ed8:	mov	w1, #0x0                   	// #0
   12edc:	mov	w0, w20
   12ee0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12ee4:	mov	w1, w0
   12ee8:	mov	x0, x19
   12eec:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12ef0:	mov	w1, w0
   12ef4:	mov	x0, x21
   12ef8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12efc:	tst	w0, #0xff
   12f00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12f04:	mov	w2, #0x5                   	// #5
   12f08:	mov	w0, w20
   12f0c:	mov	w1, w2
   12f10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12f14:	mov	w1, w0
   12f18:	mov	x0, x19
   12f1c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12f20:	mov	w1, w0
   12f24:	mov	x0, x21
   12f28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12f2c:	tst	w0, #0xff
   12f30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12f34:	mov	w2, #0x5                   	// #5
   12f38:	mov	w1, #0x10                  	// #16
   12f3c:	mov	w0, w20
   12f40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12f44:	mov	w1, w0
   12f48:	mov	x0, x19
   12f4c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12f50:	mov	w1, w0
   12f54:	mov	x0, x21
   12f58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12f5c:	tst	w0, #0xff
   12f60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12f64:	mov	w2, #0x1                   	// #1
   12f68:	mov	w1, #0xb                   	// #11
   12f6c:	mov	w0, w20
   12f70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12f74:	mov	w2, #0x1                   	// #1
   12f78:	mov	w21, w0
   12f7c:	mov	w1, #0x15                  	// #21
   12f80:	mov	w0, w20
   12f84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12f88:	orr	w21, w0, w21, lsl #1
   12f8c:	mov	w1, #0x2                   	// #2
   12f90:	add	x0, x19, #0x10
   12f94:	strb	w1, [sp, #120]
   12f98:	add	x1, sp, #0x78
   12f9c:	str	x21, [sp, #128]
   12fa0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   12fa4:	ldr	w0, [sp, #92]
   12fa8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   12fac:	mov	w2, #0x5                   	// #5
   12fb0:	mov	w1, #0x0                   	// #0
   12fb4:	mov	w0, w20
   12fb8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12fbc:	add	x21, sp, #0x5c
   12fc0:	mov	w1, w0
   12fc4:	mov	x0, x19
   12fc8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12fcc:	mov	w1, w0
   12fd0:	mov	x0, x21
   12fd4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   12fd8:	tst	w0, #0xff
   12fdc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   12fe0:	mov	w2, #0x5                   	// #5
   12fe4:	mov	w0, w20
   12fe8:	mov	w1, w2
   12fec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   12ff0:	mov	w1, w0
   12ff4:	mov	x0, x19
   12ff8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   12ffc:	mov	w1, w0
   13000:	mov	x0, x21
   13004:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13008:	tst	w0, #0xff
   1300c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13010:	mov	w2, #0x5                   	// #5
   13014:	mov	w1, #0x10                  	// #16
   13018:	mov	w0, w20
   1301c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13020:	mov	w1, w0
   13024:	mov	x0, x19
   13028:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1302c:	mov	w1, w0
   13030:	mov	x0, x21
   13034:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13038:	tst	w0, #0xff
   1303c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13040:	mov	w2, #0x1                   	// #1
   13044:	mov	w1, #0xb                   	// #11
   13048:	mov	w0, w20
   1304c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13050:	mov	w2, #0x1                   	// #1
   13054:	mov	w21, w0
   13058:	mov	w1, #0x15                  	// #21
   1305c:	mov	w0, w20
   13060:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13064:	orr	w21, w0, w21, lsl #1
   13068:	mov	w1, #0x2                   	// #2
   1306c:	add	x0, x19, #0x10
   13070:	strb	w1, [sp, #120]
   13074:	add	x1, sp, #0x78
   13078:	str	x21, [sp, #128]
   1307c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13080:	ldr	w0, [sp, #92]
   13084:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13088:	mov	w2, #0x5                   	// #5
   1308c:	mov	w1, #0x0                   	// #0
   13090:	mov	w0, w20
   13094:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13098:	add	x21, sp, #0x5c
   1309c:	mov	w1, w0
   130a0:	mov	x0, x19
   130a4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   130a8:	mov	w1, w0
   130ac:	mov	x0, x21
   130b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   130b4:	tst	w0, #0xff
   130b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   130bc:	mov	w2, #0x5                   	// #5
   130c0:	mov	w1, #0x0                   	// #0
   130c4:	mov	w0, w20
   130c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   130cc:	mov	w1, w0
   130d0:	mov	x0, x19
   130d4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   130d8:	mov	w1, w0
   130dc:	mov	x0, x21
   130e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   130e4:	tst	w0, #0xff
   130e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   130ec:	mov	w2, #0x5                   	// #5
   130f0:	mov	w0, w20
   130f4:	mov	w1, w2
   130f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   130fc:	mov	w1, w0
   13100:	mov	x0, x19
   13104:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13108:	mov	w1, w0
   1310c:	mov	x0, x21
   13110:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13114:	tst	w0, #0xff
   13118:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1311c:	mov	w2, #0x5                   	// #5
   13120:	mov	w1, #0x10                  	// #16
   13124:	mov	w0, w20
   13128:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1312c:	mov	w1, w0
   13130:	mov	x0, x19
   13134:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13138:	mov	w1, w0
   1313c:	mov	x0, x21
   13140:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13144:	tst	w0, #0xff
   13148:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1314c:	mov	w2, #0x1                   	// #1
   13150:	add	x19, x19, #0x10
   13154:	add	x21, sp, #0x78
   13158:	mov	w1, #0xb                   	// #11
   1315c:	mov	w0, w20
   13160:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13164:	mov	w0, w0
   13168:	mov	x1, x21
   1316c:	mov	w22, #0x2                   	// #2
   13170:	strb	w22, [sp, #120]
   13174:	str	x0, [sp, #128]
   13178:	mov	x0, x19
   1317c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13180:	mov	w2, #0x2                   	// #2
   13184:	mov	w1, #0xd                   	// #13
   13188:	mov	w0, w20
   1318c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13190:	mov	w0, w0
   13194:	mov	x1, x21
   13198:	strb	w22, [sp, #120]
   1319c:	str	x0, [sp, #128]
   131a0:	mov	x0, x19
   131a4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   131a8:	ldr	w0, [sp, #92]
   131ac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   131b0:	mov	w2, #0x5                   	// #5
   131b4:	mov	w1, #0x0                   	// #0
   131b8:	mov	w0, w20
   131bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   131c0:	add	x21, sp, #0x5c
   131c4:	mov	w1, w0
   131c8:	mov	x0, x19
   131cc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   131d0:	mov	w1, w0
   131d4:	mov	x0, x21
   131d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   131dc:	tst	w0, #0xff
   131e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   131e4:	mov	w2, #0x5                   	// #5
   131e8:	mov	w1, #0x0                   	// #0
   131ec:	mov	w0, w20
   131f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   131f4:	mov	w1, w0
   131f8:	mov	x0, x19
   131fc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13200:	mov	w1, w0
   13204:	mov	x0, x21
   13208:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1320c:	tst	w0, #0xff
   13210:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13214:	mov	w2, #0x5                   	// #5
   13218:	mov	w0, w20
   1321c:	mov	w1, w2
   13220:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13224:	mov	w1, w0
   13228:	mov	x0, x19
   1322c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13230:	mov	w1, w0
   13234:	mov	x0, x21
   13238:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1323c:	tst	w0, #0xff
   13240:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13244:	mov	w2, #0x5                   	// #5
   13248:	mov	w1, #0x10                  	// #16
   1324c:	mov	w0, w20
   13250:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13254:	mov	w1, w0
   13258:	mov	x0, x19
   1325c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13260:	mov	w1, w0
   13264:	mov	x0, x21
   13268:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1326c:	tst	w0, #0xff
   13270:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13274:	mov	w2, #0x1                   	// #1
   13278:	mov	w1, #0xb                   	// #11
   1327c:	mov	w0, w20
   13280:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13284:	mov	w1, #0x2                   	// #2
   13288:	mov	w0, w0
   1328c:	strb	w1, [sp, #120]
   13290:	add	x1, sp, #0x78
   13294:	str	x0, [sp, #128]
   13298:	add	x0, x19, #0x10
   1329c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   132a0:	ldr	w0, [sp, #92]
   132a4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   132a8:	mov	w2, #0x5                   	// #5
   132ac:	mov	w1, #0x0                   	// #0
   132b0:	mov	w0, w20
   132b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   132b8:	add	x21, sp, #0x5c
   132bc:	mov	w1, w0
   132c0:	mov	x0, x19
   132c4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   132c8:	mov	w1, w0
   132cc:	mov	x0, x21
   132d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   132d4:	tst	w0, #0xff
   132d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   132dc:	mov	w2, #0x5                   	// #5
   132e0:	mov	w0, w20
   132e4:	mov	w1, w2
   132e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   132ec:	mov	w1, w0
   132f0:	mov	x0, x19
   132f4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   132f8:	mov	w1, w0
   132fc:	mov	x0, x21
   13300:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13304:	tst	w0, #0xff
   13308:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1330c:	mov	w2, #0x5                   	// #5
   13310:	mov	w1, #0x10                  	// #16
   13314:	mov	w0, w20
   13318:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1331c:	mov	w1, w0
   13320:	mov	x0, x19
   13324:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13328:	mov	w1, w0
   1332c:	mov	x0, x21
   13330:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13334:	tst	w0, #0xff
   13338:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1333c:	mov	w2, #0x1                   	// #1
   13340:	mov	w1, #0xb                   	// #11
   13344:	mov	w0, w20
   13348:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1334c:	mov	w1, #0x2                   	// #2
   13350:	mov	w0, w0
   13354:	strb	w1, [sp, #120]
   13358:	add	x1, sp, #0x78
   1335c:	str	x0, [sp, #128]
   13360:	add	x0, x19, #0x10
   13364:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13368:	ldr	w0, [sp, #92]
   1336c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13370:	mov	w2, #0x5                   	// #5
   13374:	mov	w1, #0x0                   	// #0
   13378:	mov	w0, w20
   1337c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13380:	mov	w2, #0x13                  	// #19
   13384:	mov	w1, #0x5                   	// #5
   13388:	mov	w24, w0
   1338c:	mov	w0, w20
   13390:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13394:	mov	w23, w0
   13398:	mov	w1, #0x1d                  	// #29
   1339c:	mov	w0, w20
   133a0:	mov	w2, #0x2                   	// #2
   133a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   133a8:	orr	w1, w0, w23, lsl #2
   133ac:	orr	w23, w0, w23, lsl #2
   133b0:	tbz	w1, #20, 133b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x125c4>
   133b4:	orr	x23, x23, #0xffffffffffe00000
   133b8:	mov	w1, w24
   133bc:	mov	x0, x19
   133c0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   133c4:	mov	x3, x22
   133c8:	mov	x2, x23
   133cc:	mov	x1, x19
   133d0:	mov	x0, x21
   133d4:	mov	x6, #0x4                   	// #4
   133d8:	mov	x5, #0x0                   	// #0
   133dc:	mov	w4, #0x0                   	// #0
   133e0:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   133e4:	tst	w0, #0xff
   133e8:	b.ne	13404 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12610>  // b.any
   133ec:	mov	w0, #0x2                   	// #2
   133f0:	add	x1, sp, #0x78
   133f4:	strb	w0, [sp, #120]
   133f8:	add	x0, x19, #0x10
   133fc:	str	x23, [sp, #128]
   13400:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13404:	add	x0, sp, #0x5c
   13408:	mov	w1, #0x3                   	// #3
   1340c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13410:	tst	w0, #0xff
   13414:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13418:	ldr	w0, [sp, #92]
   1341c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13420:	mov	w0, w20
   13424:	mov	w2, #0x5                   	// #5
   13428:	mov	w1, #0x0                   	// #0
   1342c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13430:	mov	w2, #0x5                   	// #5
   13434:	mov	w24, w0
   13438:	mov	w1, w2
   1343c:	mov	w0, w20
   13440:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13444:	mov	w26, w0
   13448:	mov	w2, #0xe                   	// #14
   1344c:	mov	w0, w20
   13450:	mov	w1, #0xa                   	// #10
   13454:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13458:	mov	w23, w0
   1345c:	mov	w2, #0x1                   	// #1
   13460:	mov	w0, w20
   13464:	mov	w1, #0x1d                  	// #29
   13468:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1346c:	mov	w25, w0
   13470:	mov	w2, #0x1                   	// #1
   13474:	mov	w0, w20
   13478:	mov	w1, #0x1f                  	// #31
   1347c:	lsr	w20, w23, #12
   13480:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13484:	tbnz	w23, #13, 1357c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12788>
   13488:	cmp	w25, #0x0
   1348c:	ccmp	w24, #0x1f, #0x0, eq  // eq = none
   13490:	cbz	w0, 1354c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12758>
   13494:	b.ne	1353c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12748>  // b.any
   13498:	mov	x0, x19
   1349c:	mov	w1, #0x1f                  	// #31
   134a0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   134a4:	mov	w1, w26
   134a8:	mov	x0, x19
   134ac:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   134b0:	mov	x1, x19
   134b4:	mov	x0, x21
   134b8:	mov	x3, x22
   134bc:	mov	w2, w23
   134c0:	mov	x6, #0x4                   	// #4
   134c4:	mov	x5, #0x0                   	// #0
   134c8:	mov	w4, #0x0                   	// #0
   134cc:	add	x21, sp, #0x78
   134d0:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   134d4:	add	x19, x19, #0x10
   134d8:	tst	w0, #0xff
   134dc:	b.ne	134fc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12708>  // b.any
   134e0:	mov	w0, #0x2                   	// #2
   134e4:	and	x23, x23, #0xfff
   134e8:	mov	x1, x21
   134ec:	strb	w0, [sp, #120]
   134f0:	mov	x0, x19
   134f4:	str	x23, [sp, #128]
   134f8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   134fc:	mov	w0, #0x2                   	// #2
   13500:	and	w20, w20, #0x3
   13504:	strb	w0, [sp, #120]
   13508:	mov	w0, #0xc                   	// #12
   1350c:	mov	x1, x21
   13510:	mul	w20, w20, w0
   13514:	mov	x0, x19
   13518:	str	x20, [sp, #128]
   1351c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13520:	mov	w1, #0x3                   	// #3
   13524:	add	x0, sp, #0x5c
   13528:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1352c:	tst	w0, #0xff
   13530:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13534:	ldr	w0, [sp, #92]
   13538:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1353c:	mov	w1, w24
   13540:	mov	x0, x19
   13544:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13548:	b	134a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x126b0>
   1354c:	b.ne	1356c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12778>  // b.any
   13550:	mov	x0, x19
   13554:	mov	w1, #0x1f                  	// #31
   13558:	bl	260 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1355c:	mov	w1, w26
   13560:	mov	x0, x19
   13564:	bl	260 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13568:	b	134b0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x126bc>
   1356c:	mov	w1, w24
   13570:	mov	x0, x19
   13574:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13578:	b	1355c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12768>
   1357c:	mov	w1, #0x0                   	// #0
   13580:	b	13524 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12730>
   13584:	mov	w2, #0x5                   	// #5
   13588:	mov	w1, #0x0                   	// #0
   1358c:	mov	w0, w20
   13590:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13594:	add	x21, sp, #0x5c
   13598:	mov	w1, w0
   1359c:	mov	x0, x19
   135a0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   135a4:	mov	w1, w0
   135a8:	mov	x0, x21
   135ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   135b0:	tst	w0, #0xff
   135b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   135b8:	mov	w2, #0x5                   	// #5
   135bc:	mov	w0, w20
   135c0:	mov	w1, w2
   135c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   135c8:	mov	w1, w0
   135cc:	mov	x0, x19
   135d0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   135d4:	mov	w1, w0
   135d8:	mov	x0, x21
   135dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   135e0:	tst	w0, #0xff
   135e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   135e8:	mov	w2, #0x6                   	// #6
   135ec:	add	x19, x19, #0x10
   135f0:	add	x21, sp, #0x78
   135f4:	mov	w1, #0x10                  	// #16
   135f8:	mov	w0, w20
   135fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13600:	mov	w0, w0
   13604:	mov	x1, x21
   13608:	mov	w22, #0x2                   	// #2
   1360c:	strb	w22, [sp, #120]
   13610:	str	x0, [sp, #128]
   13614:	mov	x0, x19
   13618:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1361c:	mov	w2, #0x4                   	// #4
   13620:	mov	w1, #0xa                   	// #10
   13624:	mov	w0, w20
   13628:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1362c:	mov	w0, w0
   13630:	mov	x1, x21
   13634:	strb	w22, [sp, #120]
   13638:	str	x0, [sp, #128]
   1363c:	mov	x0, x19
   13640:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13644:	ldr	w0, [sp, #92]
   13648:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1364c:	mov	w2, #0x5                   	// #5
   13650:	mov	w1, #0x0                   	// #0
   13654:	mov	w0, w20
   13658:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1365c:	mov	w2, #0x5                   	// #5
   13660:	mov	w21, w0
   13664:	mov	w1, w2
   13668:	mov	w0, w20
   1366c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13670:	mov	w22, w0
   13674:	mov	w1, #0x1f                  	// #31
   13678:	mov	w0, w20
   1367c:	mov	w2, #0x1                   	// #1
   13680:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13684:	ldr	w1, [x19]
   13688:	cbz	w0, 136f8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12904>
   1368c:	cmp	w1, #0x140
   13690:	mov	x0, x19
   13694:	mov	w1, w21
   13698:	b.ne	136f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x128fc>  // b.any
   1369c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   136a0:	mov	w1, w22
   136a4:	mov	x0, x19
   136a8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   136ac:	mov	w1, #0xa                   	// #10
   136b0:	mov	w0, w20
   136b4:	mov	w2, #0xd                   	// #13
   136b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   136bc:	mov	w4, w0
   136c0:	mov	w1, #0x40                  	// #64
   136c4:	mov	w0, w4
   136c8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   136cc:	tst	w0, #0xff
   136d0:	b.ne	1373c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12948>  // b.any
   136d4:	mov	w1, #0x0                   	// #0
   136d8:	add	x0, sp, #0x5c
   136dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   136e0:	tst	w0, #0xff
   136e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   136e8:	ldr	w0, [sp, #92]
   136ec:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   136f0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   136f4:	b	136a0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x128ac>
   136f8:	cmp	w1, #0x13d
   136fc:	mov	x0, x19
   13700:	mov	w1, w21
   13704:	b.ne	13734 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12940>  // b.any
   13708:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1370c:	mov	w1, w22
   13710:	mov	x0, x19
   13714:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13718:	mov	w1, #0xa                   	// #10
   1371c:	mov	w0, w20
   13720:	mov	w2, #0xc                   	// #12
   13724:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13728:	mov	w1, #0x20                  	// #32
   1372c:	mov	w4, w0
   13730:	b	136c4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x128d0>
   13734:	bl	260 <_ZL26DecodeGPR32spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13738:	b	1370c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12918>
   1373c:	mov	w0, #0x2                   	// #2
   13740:	add	x1, sp, #0x78
   13744:	strb	w0, [sp, #120]
   13748:	add	x0, x19, #0x10
   1374c:	str	x4, [sp, #128]
   13750:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13754:	mov	w1, #0x3                   	// #3
   13758:	b	136d8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x128e4>
   1375c:	mov	w2, #0x5                   	// #5
   13760:	mov	w1, #0x0                   	// #0
   13764:	mov	w0, w20
   13768:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1376c:	mov	w2, #0x10                  	// #16
   13770:	mov	w1, #0x5                   	// #5
   13774:	mov	w22, w0
   13778:	mov	w0, w20
   1377c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13780:	mov	w23, w0
   13784:	mov	w1, #0x15                  	// #21
   13788:	mov	w0, w20
   1378c:	mov	w2, #0x2                   	// #2
   13790:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13794:	ldr	w1, [x19]
   13798:	lsl	w21, w0, #4
   1379c:	sub	w1, w1, #0xadc
   137a0:	cmp	w1, #0xf
   137a4:	b.hi	13874 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12a80>  // b.pmore
   137a8:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   137ac:	add	x0, x0, #0x0
   137b0:	ldrb	w0, [x0, w1, uxtw]
   137b4:	adr	x1, 137c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x129cc>
   137b8:	add	x0, x1, w0, sxtb #2
   137bc:	br	x0
   137c0:	tbnz	w21, #5, 13874 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12a80>
   137c4:	mov	w1, w22
   137c8:	mov	x0, x19
   137cc:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   137d0:	mov	x20, x19
   137d4:	ldr	w0, [x20], #16
   137d8:	sub	w0, w0, #0xadc
   137dc:	cmp	w0, #0x1
   137e0:	b.hi	13828 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12a34>  // b.pmore
   137e4:	ldr	w0, [x19, #24]
   137e8:	cbnz	w0, 1381c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12a28>
   137ec:	adrp	x3, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   137f0:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   137f4:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   137f8:	add	x3, x3, #0x0
   137fc:	add	x1, x1, #0x0
   13800:	add	x0, x0, #0x0
   13804:	mov	w2, #0x95                  	// #149
   13808:	bl	0 <__assert_fail>
   1380c:	mov	w1, w22
   13810:	mov	x0, x19
   13814:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13818:	b	137d0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x129dc>
   1381c:	ldr	x1, [x19, #16]
   13820:	mov	x0, x20
   13824:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13828:	add	x19, sp, #0x78
   1382c:	mov	x0, x20
   13830:	mov	x1, x19
   13834:	mov	w22, #0x2                   	// #2
   13838:	strb	w22, [sp, #120]
   1383c:	str	x23, [sp, #128]
   13840:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13844:	mov	x1, x19
   13848:	mov	x0, x20
   1384c:	strb	w22, [sp, #120]
   13850:	str	x21, [sp, #128]
   13854:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13858:	mov	w1, #0x3                   	// #3
   1385c:	add	x0, sp, #0x5c
   13860:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13864:	tst	w0, #0xff
   13868:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1386c:	ldr	w0, [sp, #92]
   13870:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13874:	mov	w1, #0x0                   	// #0
   13878:	b	1385c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12a68>
   1387c:	mov	w2, #0x5                   	// #5
   13880:	mov	w1, #0x0                   	// #0
   13884:	mov	w0, w20
   13888:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1388c:	add	x21, sp, #0x5c
   13890:	mov	w1, w0
   13894:	mov	x0, x19
   13898:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1389c:	mov	w1, w0
   138a0:	mov	x0, x21
   138a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   138a8:	tst	w0, #0xff
   138ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   138b0:	mov	w2, #0x5                   	// #5
   138b4:	mov	w0, w20
   138b8:	mov	w1, w2
   138bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   138c0:	mov	w1, w0
   138c4:	mov	x0, x19
   138c8:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   138cc:	mov	w1, w0
   138d0:	mov	x0, x21
   138d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   138d8:	tst	w0, #0xff
   138dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   138e0:	mov	w2, #0x5                   	// #5
   138e4:	add	x19, x19, #0x10
   138e8:	add	x21, sp, #0x78
   138ec:	mov	w1, #0x10                  	// #16
   138f0:	mov	w0, w20
   138f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   138f8:	mov	w0, w0
   138fc:	mov	x1, x21
   13900:	mov	w22, #0x2                   	// #2
   13904:	strb	w22, [sp, #120]
   13908:	str	x0, [sp, #128]
   1390c:	mov	x0, x19
   13910:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13914:	mov	w2, #0x5                   	// #5
   13918:	mov	w1, #0xa                   	// #10
   1391c:	mov	w0, w20
   13920:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13924:	mov	w0, w0
   13928:	mov	x1, x21
   1392c:	strb	w22, [sp, #120]
   13930:	str	x0, [sp, #128]
   13934:	mov	x0, x19
   13938:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1393c:	ldr	w0, [sp, #92]
   13940:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13944:	mov	w2, #0x5                   	// #5
   13948:	mov	w1, #0x0                   	// #0
   1394c:	mov	w0, w20
   13950:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13954:	add	x21, sp, #0x5c
   13958:	mov	w1, w0
   1395c:	mov	x0, x19
   13960:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13964:	mov	w1, w0
   13968:	mov	x0, x21
   1396c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13970:	tst	w0, #0xff
   13974:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13978:	mov	w2, #0x5                   	// #5
   1397c:	mov	w0, w20
   13980:	mov	w1, w2
   13984:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13988:	mov	w1, w0
   1398c:	mov	x0, x19
   13990:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13994:	mov	w1, w0
   13998:	mov	x0, x21
   1399c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   139a0:	tst	w0, #0xff
   139a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   139a8:	mov	w2, #0x5                   	// #5
   139ac:	mov	w1, #0x10                  	// #16
   139b0:	mov	w0, w20
   139b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   139b8:	mov	w1, w0
   139bc:	mov	x0, x19
   139c0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   139c4:	mov	w1, w0
   139c8:	mov	x0, x21
   139cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   139d0:	tst	w0, #0xff
   139d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   139d8:	mov	w2, #0x5                   	// #5
   139dc:	mov	w1, #0xa                   	// #10
   139e0:	mov	w0, w20
   139e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   139e8:	mov	w1, #0x2                   	// #2
   139ec:	mov	w0, w0
   139f0:	strb	w1, [sp, #120]
   139f4:	add	x1, sp, #0x78
   139f8:	str	x0, [sp, #128]
   139fc:	add	x0, x19, #0x10
   13a00:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13a04:	ldr	w0, [sp, #92]
   13a08:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13a0c:	mov	w2, #0x5                   	// #5
   13a10:	mov	w1, #0x0                   	// #0
   13a14:	mov	w0, w20
   13a18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13a1c:	add	x21, sp, #0x5c
   13a20:	mov	w1, w0
   13a24:	mov	x0, x19
   13a28:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13a2c:	mov	w1, w0
   13a30:	mov	x0, x21
   13a34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13a38:	tst	w0, #0xff
   13a3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13a40:	mov	w2, #0x5                   	// #5
   13a44:	mov	w1, #0x0                   	// #0
   13a48:	mov	w0, w20
   13a4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13a50:	mov	w1, w0
   13a54:	mov	x0, x19
   13a58:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13a5c:	mov	w1, w0
   13a60:	mov	x0, x21
   13a64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13a68:	tst	w0, #0xff
   13a6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13a70:	mov	w2, #0x5                   	// #5
   13a74:	mov	w0, w20
   13a78:	mov	w1, w2
   13a7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13a80:	mov	w1, w0
   13a84:	mov	x0, x19
   13a88:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13a8c:	mov	w1, w0
   13a90:	mov	x0, x21
   13a94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13a98:	tst	w0, #0xff
   13a9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13aa0:	mov	w2, #0x5                   	// #5
   13aa4:	add	x19, x19, #0x10
   13aa8:	add	x21, sp, #0x78
   13aac:	mov	w1, #0x10                  	// #16
   13ab0:	mov	w0, w20
   13ab4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13ab8:	mov	w0, w0
   13abc:	mov	x1, x21
   13ac0:	mov	w22, #0x2                   	// #2
   13ac4:	strb	w22, [sp, #120]
   13ac8:	str	x0, [sp, #128]
   13acc:	mov	x0, x19
   13ad0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13ad4:	mov	w2, #0x5                   	// #5
   13ad8:	mov	w1, #0xa                   	// #10
   13adc:	mov	w0, w20
   13ae0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13ae4:	mov	w0, w0
   13ae8:	mov	x1, x21
   13aec:	strb	w22, [sp, #120]
   13af0:	str	x0, [sp, #128]
   13af4:	mov	x0, x19
   13af8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13afc:	ldr	w0, [sp, #92]
   13b00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13b04:	mov	w2, #0x5                   	// #5
   13b08:	mov	w1, #0x0                   	// #0
   13b0c:	mov	w0, w20
   13b10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13b14:	add	x21, sp, #0x5c
   13b18:	mov	w1, w0
   13b1c:	mov	x0, x19
   13b20:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13b24:	mov	w1, w0
   13b28:	mov	x0, x21
   13b2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13b30:	tst	w0, #0xff
   13b34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13b38:	mov	w2, #0x5                   	// #5
   13b3c:	mov	w0, w20
   13b40:	mov	w1, w2
   13b44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13b48:	mov	w1, w0
   13b4c:	mov	x0, x19
   13b50:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13b54:	mov	w1, w0
   13b58:	mov	x0, x21
   13b5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13b60:	tst	w0, #0xff
   13b64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13b68:	mov	w2, #0x6                   	// #6
   13b6c:	add	x19, x19, #0x10
   13b70:	add	x21, sp, #0x78
   13b74:	mov	w1, #0x10                  	// #16
   13b78:	mov	w0, w20
   13b7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13b80:	mov	w0, w0
   13b84:	mov	x1, x21
   13b88:	mov	w22, #0x2                   	// #2
   13b8c:	strb	w22, [sp, #120]
   13b90:	str	x0, [sp, #128]
   13b94:	mov	x0, x19
   13b98:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13b9c:	mov	w2, #0x6                   	// #6
   13ba0:	mov	w1, #0xa                   	// #10
   13ba4:	mov	w0, w20
   13ba8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13bac:	mov	w0, w0
   13bb0:	mov	x1, x21
   13bb4:	strb	w22, [sp, #120]
   13bb8:	str	x0, [sp, #128]
   13bbc:	mov	x0, x19
   13bc0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13bc4:	ldr	w0, [sp, #92]
   13bc8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13bcc:	mov	w2, #0x5                   	// #5
   13bd0:	mov	w1, #0x0                   	// #0
   13bd4:	mov	w0, w20
   13bd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13bdc:	add	x21, sp, #0x5c
   13be0:	mov	w1, w0
   13be4:	mov	x0, x19
   13be8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13bec:	mov	w1, w0
   13bf0:	mov	x0, x21
   13bf4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13bf8:	tst	w0, #0xff
   13bfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13c00:	mov	w2, #0x5                   	// #5
   13c04:	mov	w0, w20
   13c08:	mov	w1, w2
   13c0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13c10:	mov	w1, w0
   13c14:	mov	x0, x19
   13c18:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13c1c:	mov	w1, w0
   13c20:	mov	x0, x21
   13c24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13c28:	tst	w0, #0xff
   13c2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13c30:	mov	w2, #0x5                   	// #5
   13c34:	mov	w1, #0x10                  	// #16
   13c38:	mov	w0, w20
   13c3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13c40:	mov	w1, w0
   13c44:	mov	x0, x19
   13c48:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13c4c:	mov	w1, w0
   13c50:	mov	x0, x21
   13c54:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13c58:	tst	w0, #0xff
   13c5c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13c60:	mov	w2, #0x6                   	// #6
   13c64:	mov	w1, #0xa                   	// #10
   13c68:	mov	w0, w20
   13c6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13c70:	mov	w1, #0x2                   	// #2
   13c74:	mov	w0, w0
   13c78:	strb	w1, [sp, #120]
   13c7c:	add	x1, sp, #0x78
   13c80:	str	x0, [sp, #128]
   13c84:	add	x0, x19, #0x10
   13c88:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13c8c:	ldr	w0, [sp, #92]
   13c90:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13c94:	mov	w2, #0x5                   	// #5
   13c98:	mov	w1, #0x0                   	// #0
   13c9c:	mov	w0, w20
   13ca0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13ca4:	add	x21, sp, #0x5c
   13ca8:	mov	w1, w0
   13cac:	mov	x0, x19
   13cb0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13cb4:	mov	w1, w0
   13cb8:	mov	x0, x21
   13cbc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13cc0:	tst	w0, #0xff
   13cc4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13cc8:	mov	w2, #0x5                   	// #5
   13ccc:	mov	w1, #0x0                   	// #0
   13cd0:	mov	w0, w20
   13cd4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13cd8:	mov	w1, w0
   13cdc:	mov	x0, x19
   13ce0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13ce4:	mov	w1, w0
   13ce8:	mov	x0, x21
   13cec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13cf0:	tst	w0, #0xff
   13cf4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13cf8:	mov	w2, #0x5                   	// #5
   13cfc:	mov	w0, w20
   13d00:	mov	w1, w2
   13d04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13d08:	mov	w1, w0
   13d0c:	mov	x0, x19
   13d10:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13d14:	mov	w1, w0
   13d18:	mov	x0, x21
   13d1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13d20:	tst	w0, #0xff
   13d24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13d28:	mov	w2, #0x6                   	// #6
   13d2c:	add	x19, x19, #0x10
   13d30:	add	x21, sp, #0x78
   13d34:	mov	w1, #0x10                  	// #16
   13d38:	mov	w0, w20
   13d3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13d40:	mov	w0, w0
   13d44:	mov	x1, x21
   13d48:	mov	w22, #0x2                   	// #2
   13d4c:	strb	w22, [sp, #120]
   13d50:	str	x0, [sp, #128]
   13d54:	mov	x0, x19
   13d58:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13d5c:	mov	w2, #0x6                   	// #6
   13d60:	mov	w1, #0xa                   	// #10
   13d64:	mov	w0, w20
   13d68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13d6c:	mov	w0, w0
   13d70:	mov	x1, x21
   13d74:	strb	w22, [sp, #120]
   13d78:	str	x0, [sp, #128]
   13d7c:	mov	x0, x19
   13d80:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13d84:	ldr	w0, [sp, #92]
   13d88:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13d8c:	mov	w0, w20
   13d90:	mov	w2, #0x1a                  	// #26
   13d94:	mov	w1, #0x0                   	// #0
   13d98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13d9c:	mov	w20, w0
   13da0:	tbz	w0, #25, 13da8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12fb4>
   13da4:	orr	x20, x20, #0xfffffffffc000000
   13da8:	mov	x3, x22
   13dac:	lsl	x2, x20, #2
   13db0:	mov	x1, x19
   13db4:	mov	x0, x21
   13db8:	mov	x6, #0x4                   	// #4
   13dbc:	mov	x5, #0x0                   	// #0
   13dc0:	mov	w4, #0x1                   	// #1
   13dc4:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   13dc8:	tst	w0, #0xff
   13dcc:	b.ne	13de8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x12ff4>  // b.any
   13dd0:	mov	w0, #0x2                   	// #2
   13dd4:	add	x1, sp, #0x78
   13dd8:	strb	w0, [sp, #120]
   13ddc:	add	x0, x19, #0x10
   13de0:	str	x20, [sp, #128]
   13de4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13de8:	add	x0, sp, #0x5c
   13dec:	mov	w1, #0x3                   	// #3
   13df0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13df4:	tst	w0, #0xff
   13df8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13dfc:	ldr	w0, [sp, #92]
   13e00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13e04:	mov	w2, #0x5                   	// #5
   13e08:	mov	w1, #0x0                   	// #0
   13e0c:	mov	w0, w20
   13e10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13e14:	add	x23, sp, #0x5c
   13e18:	mov	w1, w0
   13e1c:	mov	x0, x19
   13e20:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13e24:	mov	w1, w0
   13e28:	mov	x0, x23
   13e2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13e30:	tst	w0, #0xff
   13e34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13e38:	mov	w2, #0x13                  	// #19
   13e3c:	mov	w1, #0x5                   	// #5
   13e40:	mov	w0, w20
   13e44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13e48:	mov	x3, x21
   13e4c:	mov	x2, x22
   13e50:	mov	w1, w0
   13e54:	mov	x0, x19
   13e58:	bl	924 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   13e5c:	mov	w1, w0
   13e60:	mov	x0, x23
   13e64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13e68:	tst	w0, #0xff
   13e6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13e70:	ldr	w0, [sp, #92]
   13e74:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13e78:	mov	w0, w20
   13e7c:	mov	w2, #0x5                   	// #5
   13e80:	mov	w1, #0x0                   	// #0
   13e84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13e88:	mov	w2, #0x1                   	// #1
   13e8c:	mov	w1, #0x1f                  	// #31
   13e90:	mov	w23, w0
   13e94:	mov	w0, w20
   13e98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13e9c:	mov	w25, w0
   13ea0:	mov	w2, #0x5                   	// #5
   13ea4:	mov	w0, w20
   13ea8:	mov	w1, #0x13                  	// #19
   13eac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13eb0:	mov	w2, #0xe                   	// #14
   13eb4:	orr	w24, w0, w25, lsl #5
   13eb8:	mov	w1, #0x5                   	// #5
   13ebc:	mov	w0, w20
   13ec0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13ec4:	mov	w20, w0
   13ec8:	tbz	w0, #13, 13ed0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x130dc>
   13ecc:	orr	x20, x20, #0xffffffffffffc000
   13ed0:	mov	w1, w23
   13ed4:	mov	x0, x19
   13ed8:	cbnz	w25, 13f58 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13164>
   13edc:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13ee0:	add	x23, x19, #0x10
   13ee4:	str	x24, [sp, #128]
   13ee8:	add	x24, sp, #0x78
   13eec:	mov	x0, x23
   13ef0:	mov	x1, x24
   13ef4:	mov	w25, #0x2                   	// #2
   13ef8:	strb	w25, [sp, #120]
   13efc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13f00:	mov	x3, x22
   13f04:	mov	x1, x19
   13f08:	mov	x0, x21
   13f0c:	mov	x6, #0x4                   	// #4
   13f10:	mov	x5, #0x0                   	// #0
   13f14:	mov	w4, #0x1                   	// #1
   13f18:	lsl	x2, x20, x25
   13f1c:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   13f20:	tst	w0, #0xff
   13f24:	b.ne	13f3c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13148>  // b.any
   13f28:	mov	x1, x24
   13f2c:	mov	x0, x23
   13f30:	strb	w25, [sp, #120]
   13f34:	str	x20, [sp, #128]
   13f38:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13f3c:	add	x0, sp, #0x5c
   13f40:	mov	w1, #0x3                   	// #3
   13f44:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13f48:	tst	w0, #0xff
   13f4c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13f50:	ldr	w0, [sp, #92]
   13f54:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13f58:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13f5c:	b	13ee0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x130ec>
   13f60:	mov	w2, #0x4                   	// #4
   13f64:	mov	w1, #0x0                   	// #0
   13f68:	mov	w0, w20
   13f6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13f70:	mov	w1, #0x2                   	// #2
   13f74:	mov	w0, w0
   13f78:	strb	w1, [sp, #120]
   13f7c:	add	x1, sp, #0x78
   13f80:	str	x0, [sp, #128]
   13f84:	add	x0, x19, #0x10
   13f88:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   13f8c:	mov	w2, #0x13                  	// #19
   13f90:	mov	w1, #0x5                   	// #5
   13f94:	mov	w0, w20
   13f98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13f9c:	mov	x3, x21
   13fa0:	mov	x2, x22
   13fa4:	mov	w1, w0
   13fa8:	mov	x0, x19
   13fac:	bl	924 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   13fb0:	mov	w1, w0
   13fb4:	add	x0, sp, #0x5c
   13fb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13fbc:	tst	w0, #0xff
   13fc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   13fc4:	ldr	w0, [sp, #92]
   13fc8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   13fcc:	mov	w2, #0x5                   	// #5
   13fd0:	mov	w1, #0x0                   	// #0
   13fd4:	mov	w0, w20
   13fd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   13fdc:	add	x23, sp, #0x5c
   13fe0:	mov	w1, w0
   13fe4:	mov	x0, x19
   13fe8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   13fec:	mov	w1, w0
   13ff0:	mov	x0, x23
   13ff4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   13ff8:	tst	w0, #0xff
   13ffc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14000:	mov	w2, #0x13                  	// #19
   14004:	mov	w1, #0x5                   	// #5
   14008:	mov	w0, w20
   1400c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14010:	mov	x3, x21
   14014:	mov	x2, x22
   14018:	mov	w1, w0
   1401c:	mov	x0, x19
   14020:	bl	924 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   14024:	mov	w1, w0
   14028:	mov	x0, x23
   1402c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14030:	tst	w0, #0xff
   14034:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14038:	ldr	w0, [sp, #92]
   1403c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14040:	mov	w2, #0x10                  	// #16
   14044:	mov	w1, #0x5                   	// #5
   14048:	mov	w0, w20
   1404c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14050:	mov	w1, #0x2                   	// #2
   14054:	mov	w0, w0
   14058:	strb	w1, [sp, #120]
   1405c:	add	x1, sp, #0x78
   14060:	str	x0, [sp, #128]
   14064:	add	x0, x19, #0x10
   14068:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1406c:	ldr	w0, [sp, #92]
   14070:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14074:	mov	w2, #0x4                   	// #4
   14078:	mov	w1, #0x8                   	// #8
   1407c:	mov	w0, w20
   14080:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14084:	mov	w1, #0x2                   	// #2
   14088:	mov	w0, w0
   1408c:	strb	w1, [sp, #120]
   14090:	add	x1, sp, #0x78
   14094:	str	x0, [sp, #128]
   14098:	add	x0, x19, #0x10
   1409c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   140a0:	ldr	w0, [sp, #92]
   140a4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   140a8:	mov	w2, #0x7                   	// #7
   140ac:	mov	w1, #0x5                   	// #5
   140b0:	mov	w0, w20
   140b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   140b8:	mov	w1, #0x2                   	// #2
   140bc:	mov	w0, w0
   140c0:	strb	w1, [sp, #120]
   140c4:	add	x1, sp, #0x78
   140c8:	str	x0, [sp, #128]
   140cc:	add	x0, x19, #0x10
   140d0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   140d4:	ldr	w0, [sp, #92]
   140d8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   140dc:	mov	x24, x6
   140e0:	mov	w0, w20
   140e4:	mov	w2, #0x3                   	// #3
   140e8:	mov	w1, #0x10                  	// #16
   140ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   140f0:	mov	w22, w0
   140f4:	mov	w2, #0x3                   	// #3
   140f8:	mov	w0, w20
   140fc:	mov	w1, #0x5                   	// #5
   14100:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14104:	mov	w25, w0
   14108:	ubfiz	x22, x22, #3, #32
   1410c:	mov	w0, w20
   14110:	mov	w20, w25
   14114:	orr	x20, x22, x20
   14118:	mov	w2, #0x4                   	// #4
   1411c:	mov	w1, #0x8                   	// #8
   14120:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14124:	mov	w23, w0
   14128:	sub	x0, x20, #0x1
   1412c:	cmp	x0, #0x1
   14130:	b.hi	14154 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13360>  // b.pmore
   14134:	mov	w1, #0x0                   	// #0
   14138:	add	x0, sp, #0x5c
   1413c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14140:	tst	w0, #0xff
   14144:	b.ne	1420c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13418>  // b.any
   14148:	mov	w0, #0x0                   	// #0
   1414c:	strb	wzr, [x24]
   14150:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14154:	sub	x0, x20, #0x3
   14158:	cmp	x0, #0x1
   1415c:	ccmp	x20, #0x19, #0x4, hi  // hi = pmore
   14160:	b.ne	1416c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13378>  // b.any
   14164:	cmp	w23, #0x1
   14168:	b.hi	14134 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13340>  // b.pmore
   1416c:	add	x19, x19, #0x10
   14170:	add	x22, sp, #0x78
   14174:	mov	x1, x22
   14178:	mov	x0, x19
   1417c:	mov	w25, #0x2                   	// #2
   14180:	strb	w25, [sp, #120]
   14184:	str	x20, [sp, #128]
   14188:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1418c:	mov	x1, x22
   14190:	mov	x0, x19
   14194:	strb	w25, [sp, #120]
   14198:	str	x23, [sp, #128]
   1419c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   141a0:	mov	w0, w20
   141a4:	bl	0 <_ZN4llvm13AArch64PState22lookupPStateByEncodingEh>
   141a8:	cbz	x0, 14134 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13340>
   141ac:	ldr	x1, [x21, #16]
   141b0:	ldp	x6, x7, [x0, #16]
   141b4:	ldp	x4, x2, [x1, #184]
   141b8:	stp	x4, x2, [sp, #96]
   141bc:	ldr	x3, [x1, #200]
   141c0:	stp	x6, x7, [sp, #120]
   141c4:	add	x1, x0, #0x10
   141c8:	ldr	x2, [sp, #120]
   141cc:	str	x3, [sp, #112]
   141d0:	ldr	x0, [x1, #16]
   141d4:	and	x2, x2, x4
   141d8:	str	x2, [sp, #120]
   141dc:	ldr	x4, [sp, #104]
   141e0:	and	x0, x0, x3
   141e4:	ldr	x2, [sp, #128]
   141e8:	str	x0, [sp, #136]
   141ec:	mov	x0, x22
   141f0:	and	x2, x2, x4
   141f4:	str	x2, [sp, #128]
   141f8:	mov	x2, #0x18                  	// #24
   141fc:	bl	0 <memcmp>
   14200:	cbnz	w0, 14134 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13340>
   14204:	mov	w1, #0x3                   	// #3
   14208:	b	14138 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13344>
   1420c:	ldr	w0, [sp, #92]
   14210:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14214:	mov	w2, #0x3                   	// #3
   14218:	add	x21, x19, #0x10
   1421c:	add	x22, sp, #0x78
   14220:	mov	w1, #0x10                  	// #16
   14224:	mov	w0, w20
   14228:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1422c:	mov	w0, w0
   14230:	mov	w23, #0x2                   	// #2
   14234:	mov	x1, x22
   14238:	strb	w23, [sp, #120]
   1423c:	str	x0, [sp, #128]
   14240:	mov	x0, x21
   14244:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14248:	mov	w2, #0x4                   	// #4
   1424c:	mov	w1, #0xc                   	// #12
   14250:	mov	w0, w20
   14254:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14258:	mov	w0, w0
   1425c:	mov	x1, x22
   14260:	strb	w23, [sp, #120]
   14264:	str	x0, [sp, #128]
   14268:	mov	x0, x21
   1426c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14270:	mov	w2, #0x4                   	// #4
   14274:	mov	w1, #0x8                   	// #8
   14278:	mov	w0, w20
   1427c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14280:	mov	w0, w0
   14284:	mov	x1, x22
   14288:	strb	w23, [sp, #120]
   1428c:	str	x0, [sp, #128]
   14290:	mov	x0, x21
   14294:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14298:	mov	w2, #0x3                   	// #3
   1429c:	mov	w1, #0x5                   	// #5
   142a0:	mov	w0, w20
   142a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   142a8:	mov	w0, w0
   142ac:	mov	x1, x22
   142b0:	strb	w23, [sp, #120]
   142b4:	str	x0, [sp, #128]
   142b8:	mov	x0, x21
   142bc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   142c0:	mov	w2, #0x5                   	// #5
   142c4:	mov	w1, #0x0                   	// #0
   142c8:	mov	w0, w20
   142cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   142d0:	mov	w1, w0
   142d4:	mov	x0, x19
   142d8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   142dc:	mov	w1, w0
   142e0:	add	x0, sp, #0x5c
   142e4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   142e8:	tst	w0, #0xff
   142ec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   142f0:	ldr	w0, [sp, #92]
   142f4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   142f8:	mov	w2, #0x10                  	// #16
   142fc:	mov	w1, #0x5                   	// #5
   14300:	mov	w0, w20
   14304:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14308:	mov	w1, #0x2                   	// #2
   1430c:	mov	w0, w0
   14310:	add	x21, sp, #0x5c
   14314:	strb	w1, [sp, #120]
   14318:	add	x1, sp, #0x78
   1431c:	str	x0, [sp, #128]
   14320:	add	x0, x19, #0x10
   14324:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14328:	mov	x0, x21
   1432c:	mov	w1, #0x3                   	// #3
   14330:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14334:	tst	w0, #0xff
   14338:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1433c:	mov	w2, #0x5                   	// #5
   14340:	mov	w1, #0x0                   	// #0
   14344:	mov	w0, w20
   14348:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1434c:	mov	w1, w0
   14350:	mov	x0, x19
   14354:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14358:	mov	w1, w0
   1435c:	mov	x0, x21
   14360:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14364:	tst	w0, #0xff
   14368:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1436c:	ldr	w0, [sp, #92]
   14370:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14374:	mov	w2, #0x5                   	// #5
   14378:	mov	w1, #0x0                   	// #0
   1437c:	mov	w0, w20
   14380:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14384:	mov	w1, w0
   14388:	mov	x0, x19
   1438c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14390:	mov	w1, w0
   14394:	add	x0, sp, #0x5c
   14398:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1439c:	tst	w0, #0xff
   143a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   143a4:	ldr	w0, [sp, #92]
   143a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   143ac:	mov	w2, #0x5                   	// #5
   143b0:	mov	w1, #0x0                   	// #0
   143b4:	mov	w0, w20
   143b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   143bc:	mov	w1, w0
   143c0:	mov	x0, x19
   143c4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   143c8:	mov	w1, w0
   143cc:	add	x0, sp, #0x5c
   143d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   143d4:	tst	w0, #0xff
   143d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   143dc:	mov	w2, #0x3                   	// #3
   143e0:	add	x19, x19, #0x10
   143e4:	add	x21, sp, #0x78
   143e8:	mov	w1, #0x10                  	// #16
   143ec:	mov	w0, w20
   143f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   143f4:	mov	w0, w0
   143f8:	mov	w22, #0x2                   	// #2
   143fc:	mov	x1, x21
   14400:	strb	w22, [sp, #120]
   14404:	str	x0, [sp, #128]
   14408:	mov	x0, x19
   1440c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14410:	mov	w2, #0x4                   	// #4
   14414:	mov	w1, #0xc                   	// #12
   14418:	mov	w0, w20
   1441c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14420:	mov	w0, w0
   14424:	mov	x1, x21
   14428:	strb	w22, [sp, #120]
   1442c:	str	x0, [sp, #128]
   14430:	mov	x0, x19
   14434:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14438:	mov	w2, #0x4                   	// #4
   1443c:	mov	w1, #0x8                   	// #8
   14440:	mov	w0, w20
   14444:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14448:	mov	w0, w0
   1444c:	mov	x1, x21
   14450:	strb	w22, [sp, #120]
   14454:	str	x0, [sp, #128]
   14458:	mov	x0, x19
   1445c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14460:	mov	w2, #0x3                   	// #3
   14464:	mov	w1, #0x5                   	// #5
   14468:	mov	w0, w20
   1446c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14470:	mov	w0, w0
   14474:	mov	x1, x21
   14478:	strb	w22, [sp, #120]
   1447c:	str	x0, [sp, #128]
   14480:	mov	x0, x19
   14484:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14488:	ldr	w0, [sp, #92]
   1448c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14490:	mov	w2, #0x5                   	// #5
   14494:	mov	w1, #0x0                   	// #0
   14498:	mov	w0, w20
   1449c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   144a0:	add	x21, sp, #0x5c
   144a4:	mov	w1, w0
   144a8:	mov	x0, x19
   144ac:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   144b0:	mov	w1, w0
   144b4:	mov	x0, x21
   144b8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   144bc:	tst	w0, #0xff
   144c0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   144c4:	mov	w2, #0x10                  	// #16
   144c8:	mov	w1, #0x5                   	// #5
   144cc:	mov	w0, w20
   144d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   144d4:	mov	w1, #0x2                   	// #2
   144d8:	mov	w0, w0
   144dc:	strb	w1, [sp, #120]
   144e0:	add	x1, sp, #0x78
   144e4:	str	x0, [sp, #128]
   144e8:	add	x0, x19, #0x10
   144ec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   144f0:	mov	x0, x21
   144f4:	mov	w1, #0x3                   	// #3
   144f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   144fc:	tst	w0, #0xff
   14500:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14504:	ldr	w0, [sp, #92]
   14508:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1450c:	mov	w2, #0x5                   	// #5
   14510:	mov	w0, w20
   14514:	mov	w1, w2
   14518:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1451c:	mov	w1, w0
   14520:	mov	x0, x19
   14524:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14528:	mov	w1, w0
   1452c:	add	x0, sp, #0x5c
   14530:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14534:	tst	w0, #0xff
   14538:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1453c:	ldr	w0, [sp, #92]
   14540:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14544:	mov	w2, #0x5                   	// #5
   14548:	mov	w0, w20
   1454c:	mov	w1, w2
   14550:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14554:	add	x21, sp, #0x5c
   14558:	mov	w1, w0
   1455c:	mov	x0, x19
   14560:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14564:	mov	w1, w0
   14568:	mov	x0, x21
   1456c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14570:	tst	w0, #0xff
   14574:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14578:	mov	w2, #0x5                   	// #5
   1457c:	mov	w1, #0x0                   	// #0
   14580:	mov	w0, w20
   14584:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14588:	mov	w1, w0
   1458c:	mov	x0, x19
   14590:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14594:	mov	w1, w0
   14598:	mov	x0, x21
   1459c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   145a0:	tst	w0, #0xff
   145a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   145a8:	ldr	w0, [sp, #92]
   145ac:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   145b0:	mov	w2, #0x5                   	// #5
   145b4:	mov	w1, #0x0                   	// #0
   145b8:	mov	w0, w20
   145bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   145c0:	mov	w2, #0x5                   	// #5
   145c4:	mov	w21, w0
   145c8:	mov	w1, w2
   145cc:	mov	w0, w20
   145d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   145d4:	mov	w22, w0
   145d8:	mov	w2, #0x9                   	// #9
   145dc:	mov	w0, w20
   145e0:	mov	w1, #0xc                   	// #12
   145e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   145e8:	mov	w23, w0
   145ec:	tbz	w0, #8, 145f4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13800>
   145f0:	orr	x23, x23, #0xfffffffffffffe00
   145f4:	ldr	w0, [x19]
   145f8:	cmp	w0, #0xa04
   145fc:	b.hi	1462c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13838>  // b.pmore
   14600:	cmp	w0, #0x9bb
   14604:	b.ls	14660 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1386c>  // b.plast
   14608:	sub	w0, w0, #0x9bc
   1460c:	cmp	w0, #0x48
   14610:	b.hi	14660 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1386c>  // b.pmore
   14614:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14618:	add	x1, x1, #0x0
   1461c:	ldrb	w0, [x1, w0, uxtw]
   14620:	adr	x1, 1462c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13838>
   14624:	add	x0, x1, w0, sxtb #2
   14628:	br	x0
   1462c:	mov	w1, #0xffffef12            	// #-4334
   14630:	add	w0, w0, w1
   14634:	cmp	w0, #0x29
   14638:	b.hi	14660 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1386c>  // b.pmore
   1463c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14640:	add	x1, x1, #0x0
   14644:	ldrb	w0, [x1, w0, uxtw]
   14648:	adr	x1, 14654 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13860>
   1464c:	add	x0, x1, w0, sxtb #2
   14650:	br	x0
   14654:	mov	w1, w22
   14658:	mov	x0, x19
   1465c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14660:	ldr	w1, [x19]
   14664:	cmp	w1, #0xb99
   14668:	b.eq	14788 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13994>  // b.none
   1466c:	b.hi	1472c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13938>  // b.pmore
   14670:	cmp	w1, #0xa70
   14674:	b.hi	14690 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1389c>  // b.pmore
   14678:	cmp	w1, #0xa39
   1467c:	b.hi	146c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x138cc>  // b.pmore
   14680:	cmp	w1, #0x93c
   14684:	b.hi	14708 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13914>  // b.pmore
   14688:	cmp	w1, #0x933
   1468c:	b.hi	146e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x138f0>  // b.pmore
   14690:	mov	w1, #0x0                   	// #0
   14694:	b	14824 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13a30>
   14698:	mov	w0, #0xffffef12            	// #-4334
   1469c:	add	w1, w1, w0
   146a0:	cmp	w1, #0x3b
   146a4:	b.hi	14690 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1389c>  // b.pmore
   146a8:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   146ac:	add	x0, x0, #0x0
   146b0:	ldrb	w0, [x0, w1, uxtw]
   146b4:	adr	x1, 146c0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x138cc>
   146b8:	add	x0, x1, w0, sxtb #2
   146bc:	br	x0
   146c0:	sub	w1, w1, #0xa3a
   146c4:	cmp	w1, #0x36
   146c8:	b.hi	14690 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1389c>  // b.pmore
   146cc:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   146d0:	add	x0, x0, #0x0
   146d4:	ldrb	w0, [x0, w1, uxtw]
   146d8:	adr	x1, 146e4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x138f0>
   146dc:	add	x0, x1, w0, sxtb #2
   146e0:	br	x0
   146e4:	sub	w1, w1, #0x937
   146e8:	cmp	w1, #0x4
   146ec:	b.hi	1475c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13968>  // b.pmore
   146f0:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   146f4:	add	x0, x0, #0x0
   146f8:	ldrb	w0, [x0, w1, uxtw]
   146fc:	adr	x1, 14708 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13914>
   14700:	add	x0, x1, w0, sxtb #2
   14704:	br	x0
   14708:	sub	w1, w1, #0x9bc
   1470c:	cmp	w1, #0x48
   14710:	b.hi	14690 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1389c>  // b.pmore
   14714:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   14718:	add	x0, x0, #0x0
   1471c:	ldrb	w0, [x0, w1, uxtw]
   14720:	adr	x1, 1472c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13938>
   14724:	add	x0, x1, w0, sxtb #2
   14728:	br	x0
   1472c:	mov	w0, #0x1129                	// #4393
   14730:	cmp	w1, w0
   14734:	b.hi	14690 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1389c>  // b.pmore
   14738:	mov	w0, #0x10ed                	// #4333
   1473c:	cmp	w1, w0
   14740:	b.hi	14698 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x138a4>  // b.pmore
   14744:	mov	w0, #0x10c3                	// #4291
   14748:	cmp	w1, w0
   1474c:	b.hi	1476c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13978>  // b.pmore
   14750:	mov	w0, #0x10c0                	// #4288
   14754:	cmp	w1, w0
   14758:	b.ls	14690 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1389c>  // b.plast
   1475c:	mov	w1, w21
   14760:	mov	x0, x19
   14764:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14768:	b	147a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x139b0>
   1476c:	mov	w0, #0x10c4                	// #4292
   14770:	cmp	w1, w0
   14774:	b.ne	14690 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1389c>  // b.any
   14778:	mov	w1, w21
   1477c:	mov	x0, x19
   14780:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14784:	b	147a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x139b0>
   14788:	mov	w0, #0x2                   	// #2
   1478c:	strb	w0, [sp, #120]
   14790:	mov	w0, w21
   14794:	add	x1, sp, #0x78
   14798:	str	x0, [sp, #128]
   1479c:	add	x0, x19, #0x10
   147a0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   147a4:	mov	w1, w22
   147a8:	mov	x0, x19
   147ac:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   147b0:	str	x23, [sp, #128]
   147b4:	mov	w0, #0x2                   	// #2
   147b8:	add	x1, sp, #0x78
   147bc:	strb	w0, [sp, #120]
   147c0:	add	x0, x19, #0x10
   147c4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   147c8:	mov	w2, #0x1                   	// #1
   147cc:	mov	w1, #0x16                  	// #22
   147d0:	mov	w0, w20
   147d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   147d8:	mov	w2, #0x2                   	// #2
   147dc:	mov	w23, w0
   147e0:	mov	w1, #0xa                   	// #10
   147e4:	mov	w0, w20
   147e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   147ec:	mov	w19, w0
   147f0:	mov	w2, #0x1                   	// #1
   147f4:	mov	w0, w20
   147f8:	mov	w1, #0x1a                  	// #26
   147fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14800:	cmp	w23, #0x0
   14804:	ccmp	w19, #0x0, #0x4, ne  // ne = any
   14808:	b.eq	1488c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13a98>  // b.none
   1480c:	cmp	w0, #0x0
   14810:	ccmp	w22, #0x1f, #0x4, eq  // eq = none
   14814:	b.eq	1488c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13a98>  // b.none
   14818:	cmp	w21, w22
   1481c:	mov	w1, #0x3                   	// #3
   14820:	csinc	w1, w1, wzr, ne  // ne = any
   14824:	add	x0, sp, #0x5c
   14828:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1482c:	tst	w0, #0xff
   14830:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14834:	ldr	w0, [sp, #92]
   14838:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1483c:	mov	w1, w21
   14840:	mov	x0, x19
   14844:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14848:	b	147a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x139b0>
   1484c:	mov	w1, w21
   14850:	mov	x0, x19
   14854:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14858:	b	147a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x139b0>
   1485c:	mov	w1, w21
   14860:	mov	x0, x19
   14864:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14868:	b	147a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x139b0>
   1486c:	mov	w1, w21
   14870:	mov	x0, x19
   14874:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14878:	b	147a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x139b0>
   1487c:	mov	w1, w21
   14880:	mov	x0, x19
   14884:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14888:	b	147a4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x139b0>
   1488c:	mov	w1, #0x3                   	// #3
   14890:	b	14824 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x13a30>
   14894:	mov	w2, #0x5                   	// #5
   14898:	mov	w1, #0x0                   	// #0
   1489c:	mov	w0, w20
   148a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   148a4:	add	x21, sp, #0x5c
   148a8:	mov	w1, w0
   148ac:	mov	x0, x19
   148b0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   148b4:	mov	w1, w0
   148b8:	mov	x0, x21
   148bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   148c0:	tst	w0, #0xff
   148c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   148c8:	mov	w2, #0x5                   	// #5
   148cc:	mov	w0, w20
   148d0:	mov	w1, w2
   148d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   148d8:	mov	w1, w0
   148dc:	mov	x0, x19
   148e0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   148e4:	mov	w1, w0
   148e8:	mov	x0, x21
   148ec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   148f0:	tst	w0, #0xff
   148f4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   148f8:	mov	w2, #0x5                   	// #5
   148fc:	mov	w1, #0x10                  	// #16
   14900:	mov	w0, w20
   14904:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14908:	mov	w1, w0
   1490c:	mov	x0, x19
   14910:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14914:	mov	w1, w0
   14918:	mov	x0, x21
   1491c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14920:	tst	w0, #0xff
   14924:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14928:	ldr	w0, [sp, #92]
   1492c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14930:	mov	w2, #0x5                   	// #5
   14934:	mov	w1, #0x0                   	// #0
   14938:	mov	w0, w20
   1493c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14940:	add	x21, sp, #0x5c
   14944:	mov	w1, w0
   14948:	mov	x0, x19
   1494c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14950:	mov	w1, w0
   14954:	mov	x0, x21
   14958:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1495c:	tst	w0, #0xff
   14960:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14964:	mov	w2, #0x5                   	// #5
   14968:	mov	w0, w20
   1496c:	mov	w1, w2
   14970:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14974:	mov	w1, w0
   14978:	mov	x0, x19
   1497c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14980:	mov	w1, w0
   14984:	mov	x0, x21
   14988:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1498c:	tst	w0, #0xff
   14990:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14994:	mov	w2, #0x5                   	// #5
   14998:	mov	w1, #0x10                  	// #16
   1499c:	mov	w0, w20
   149a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   149a4:	mov	w1, w0
   149a8:	mov	x0, x19
   149ac:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   149b0:	mov	w1, w0
   149b4:	mov	x0, x21
   149b8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   149bc:	tst	w0, #0xff
   149c0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   149c4:	mov	w2, #0x4                   	// #4
   149c8:	mov	w1, #0xc                   	// #12
   149cc:	mov	w0, w20
   149d0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   149d4:	mov	w1, #0x2                   	// #2
   149d8:	mov	w0, w0
   149dc:	strb	w1, [sp, #120]
   149e0:	add	x1, sp, #0x78
   149e4:	str	x0, [sp, #128]
   149e8:	add	x0, x19, #0x10
   149ec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   149f0:	ldr	w0, [sp, #92]
   149f4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   149f8:	mov	w2, #0x5                   	// #5
   149fc:	mov	w1, #0x0                   	// #0
   14a00:	mov	w0, w20
   14a04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14a08:	add	x21, sp, #0x5c
   14a0c:	mov	w1, w0
   14a10:	mov	x0, x19
   14a14:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14a18:	mov	w1, w0
   14a1c:	mov	x0, x21
   14a20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14a24:	tst	w0, #0xff
   14a28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14a2c:	mov	w2, #0x5                   	// #5
   14a30:	mov	w0, w20
   14a34:	mov	w1, w2
   14a38:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14a3c:	mov	w1, w0
   14a40:	mov	x0, x19
   14a44:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14a48:	mov	w1, w0
   14a4c:	mov	x0, x21
   14a50:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14a54:	tst	w0, #0xff
   14a58:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14a5c:	mov	w2, #0x5                   	// #5
   14a60:	mov	w1, #0x10                  	// #16
   14a64:	mov	w0, w20
   14a68:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14a6c:	mov	w1, w0
   14a70:	mov	x0, x19
   14a74:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14a78:	mov	w1, w0
   14a7c:	mov	x0, x21
   14a80:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14a84:	tst	w0, #0xff
   14a88:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14a8c:	mov	w2, #0x5                   	// #5
   14a90:	mov	w1, #0xa                   	// #10
   14a94:	mov	w0, w20
   14a98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14a9c:	mov	w1, w0
   14aa0:	mov	x0, x19
   14aa4:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14aa8:	mov	w1, w0
   14aac:	mov	x0, x21
   14ab0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14ab4:	tst	w0, #0xff
   14ab8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14abc:	ldr	w0, [sp, #92]
   14ac0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14ac4:	mov	w2, #0x5                   	// #5
   14ac8:	mov	w1, #0x0                   	// #0
   14acc:	mov	w0, w20
   14ad0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14ad4:	add	x21, sp, #0x5c
   14ad8:	mov	w1, w0
   14adc:	mov	x0, x19
   14ae0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14ae4:	mov	w1, w0
   14ae8:	mov	x0, x21
   14aec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14af0:	tst	w0, #0xff
   14af4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14af8:	mov	w2, #0x5                   	// #5
   14afc:	mov	w1, #0x10                  	// #16
   14b00:	mov	w0, w20
   14b04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14b08:	mov	w1, w0
   14b0c:	mov	x0, x19
   14b10:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14b14:	mov	w1, w0
   14b18:	mov	x0, x21
   14b1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14b20:	tst	w0, #0xff
   14b24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14b28:	mov	w2, #0x5                   	// #5
   14b2c:	mov	w0, w20
   14b30:	mov	w1, w2
   14b34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14b38:	mov	w1, w0
   14b3c:	mov	x0, x19
   14b40:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14b44:	mov	w1, w0
   14b48:	mov	x0, x21
   14b4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14b50:	tst	w0, #0xff
   14b54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14b58:	ldr	w0, [sp, #92]
   14b5c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14b60:	mov	w2, #0x5                   	// #5
   14b64:	mov	w1, #0x0                   	// #0
   14b68:	mov	w0, w20
   14b6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14b70:	add	x21, sp, #0x5c
   14b74:	mov	w1, w0
   14b78:	mov	x0, x19
   14b7c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14b80:	mov	w1, w0
   14b84:	mov	x0, x21
   14b88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14b8c:	tst	w0, #0xff
   14b90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14b94:	mov	w2, #0x5                   	// #5
   14b98:	mov	w0, w20
   14b9c:	mov	w1, w2
   14ba0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14ba4:	mov	w1, w0
   14ba8:	mov	x0, x19
   14bac:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14bb0:	mov	w1, w0
   14bb4:	mov	x0, x21
   14bb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14bbc:	tst	w0, #0xff
   14bc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14bc4:	mov	w2, #0x5                   	// #5
   14bc8:	mov	w1, #0x10                  	// #16
   14bcc:	mov	w0, w20
   14bd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14bd4:	mov	w1, w0
   14bd8:	mov	x0, x19
   14bdc:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14be0:	mov	w1, w0
   14be4:	mov	x0, x21
   14be8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14bec:	tst	w0, #0xff
   14bf0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14bf4:	mov	w2, #0x1                   	// #1
   14bf8:	mov	w1, #0xc                   	// #12
   14bfc:	mov	w0, w20
   14c00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14c04:	mov	w2, #0x1                   	// #1
   14c08:	mov	w22, w0
   14c0c:	mov	w1, #0xf                   	// #15
   14c10:	mov	w0, w20
   14c14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14c18:	orr	w1, w22, w0, lsl #1
   14c1c:	mov	x0, x19
   14c20:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   14c24:	mov	w1, w0
   14c28:	mov	x0, x21
   14c2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14c30:	tst	w0, #0xff
   14c34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14c38:	ldr	w0, [sp, #92]
   14c3c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14c40:	mov	w2, #0x5                   	// #5
   14c44:	mov	w1, #0x0                   	// #0
   14c48:	mov	w0, w20
   14c4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14c50:	add	x21, sp, #0x5c
   14c54:	mov	w1, w0
   14c58:	mov	x0, x19
   14c5c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14c60:	mov	w1, w0
   14c64:	mov	x0, x21
   14c68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14c6c:	tst	w0, #0xff
   14c70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14c74:	mov	w2, #0x5                   	// #5
   14c78:	mov	w0, w20
   14c7c:	mov	w1, w2
   14c80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14c84:	mov	w1, w0
   14c88:	mov	x0, x19
   14c8c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14c90:	mov	w1, w0
   14c94:	mov	x0, x21
   14c98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14c9c:	tst	w0, #0xff
   14ca0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14ca4:	mov	w2, #0x5                   	// #5
   14ca8:	mov	w1, #0x10                  	// #16
   14cac:	mov	w0, w20
   14cb0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14cb4:	mov	w1, w0
   14cb8:	mov	x0, x19
   14cbc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14cc0:	mov	w1, w0
   14cc4:	mov	x0, x21
   14cc8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14ccc:	tst	w0, #0xff
   14cd0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14cd4:	mov	w2, #0x1                   	// #1
   14cd8:	mov	w1, #0xc                   	// #12
   14cdc:	mov	w0, w20
   14ce0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14ce4:	mov	w2, #0x1                   	// #1
   14ce8:	mov	w22, w0
   14cec:	mov	w1, #0xf                   	// #15
   14cf0:	mov	w0, w20
   14cf4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14cf8:	orr	w1, w22, w0, lsl #1
   14cfc:	mov	x0, x19
   14d00:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   14d04:	mov	w1, w0
   14d08:	mov	x0, x21
   14d0c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14d10:	tst	w0, #0xff
   14d14:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14d18:	ldr	w0, [sp, #92]
   14d1c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14d20:	mov	w2, #0x5                   	// #5
   14d24:	mov	w1, #0x0                   	// #0
   14d28:	mov	w0, w20
   14d2c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14d30:	add	x21, sp, #0x5c
   14d34:	mov	w1, w0
   14d38:	mov	x0, x19
   14d3c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14d40:	mov	w1, w0
   14d44:	mov	x0, x21
   14d48:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14d4c:	tst	w0, #0xff
   14d50:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14d54:	mov	w2, #0x5                   	// #5
   14d58:	mov	w0, w20
   14d5c:	mov	w1, w2
   14d60:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14d64:	mov	w1, w0
   14d68:	mov	x0, x19
   14d6c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14d70:	mov	w1, w0
   14d74:	mov	x0, x21
   14d78:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14d7c:	tst	w0, #0xff
   14d80:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14d84:	ldr	w0, [sp, #92]
   14d88:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14d8c:	mov	w2, #0x5                   	// #5
   14d90:	mov	w1, #0x0                   	// #0
   14d94:	mov	w0, w20
   14d98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14d9c:	add	x21, sp, #0x5c
   14da0:	mov	w1, w0
   14da4:	mov	x0, x19
   14da8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14dac:	mov	w1, w0
   14db0:	mov	x0, x21
   14db4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14db8:	tst	w0, #0xff
   14dbc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14dc0:	mov	w2, #0x5                   	// #5
   14dc4:	mov	w0, w20
   14dc8:	mov	w1, w2
   14dcc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14dd0:	mov	w1, w0
   14dd4:	mov	x0, x19
   14dd8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14ddc:	mov	w1, w0
   14de0:	mov	x0, x21
   14de4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14de8:	tst	w0, #0xff
   14dec:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14df0:	mov	w2, #0x5                   	// #5
   14df4:	mov	w1, #0x10                  	// #16
   14df8:	mov	w0, w20
   14dfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14e00:	mov	w1, w0
   14e04:	mov	x0, x19
   14e08:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14e0c:	mov	w1, w0
   14e10:	mov	x0, x21
   14e14:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14e18:	tst	w0, #0xff
   14e1c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14e20:	mov	w2, #0x1                   	// #1
   14e24:	mov	w1, #0xc                   	// #12
   14e28:	mov	w0, w20
   14e2c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14e30:	mov	w2, #0x1                   	// #1
   14e34:	mov	w22, w0
   14e38:	mov	w1, #0xf                   	// #15
   14e3c:	mov	w0, w20
   14e40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14e44:	orr	w1, w22, w0, lsl #1
   14e48:	mov	x0, x19
   14e4c:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   14e50:	mov	w1, w0
   14e54:	mov	x0, x21
   14e58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14e5c:	tst	w0, #0xff
   14e60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14e64:	ldr	w0, [sp, #92]
   14e68:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14e6c:	mov	w2, #0x5                   	// #5
   14e70:	mov	w1, #0x0                   	// #0
   14e74:	mov	w0, w20
   14e78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14e7c:	add	x21, sp, #0x5c
   14e80:	mov	w1, w0
   14e84:	mov	x0, x19
   14e88:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14e8c:	mov	w1, w0
   14e90:	mov	x0, x21
   14e94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14e98:	tst	w0, #0xff
   14e9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14ea0:	mov	w2, #0x5                   	// #5
   14ea4:	mov	w0, w20
   14ea8:	mov	w1, w2
   14eac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14eb0:	mov	w1, w0
   14eb4:	mov	x0, x19
   14eb8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14ebc:	mov	w1, w0
   14ec0:	mov	x0, x21
   14ec4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14ec8:	tst	w0, #0xff
   14ecc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14ed0:	mov	w2, #0x5                   	// #5
   14ed4:	mov	w1, #0x10                  	// #16
   14ed8:	mov	w0, w20
   14edc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14ee0:	mov	w1, w0
   14ee4:	mov	x0, x19
   14ee8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14eec:	mov	w1, w0
   14ef0:	mov	x0, x21
   14ef4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14ef8:	tst	w0, #0xff
   14efc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14f00:	mov	w2, #0x1                   	// #1
   14f04:	mov	w1, #0xc                   	// #12
   14f08:	mov	w0, w20
   14f0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14f10:	mov	w2, #0x1                   	// #1
   14f14:	mov	w22, w0
   14f18:	mov	w1, #0xf                   	// #15
   14f1c:	mov	w0, w20
   14f20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14f24:	orr	w1, w22, w0, lsl #1
   14f28:	mov	x0, x19
   14f2c:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   14f30:	mov	w1, w0
   14f34:	mov	x0, x21
   14f38:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   14f3c:	tst	w0, #0xff
   14f40:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   14f44:	ldr	w0, [sp, #92]
   14f48:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   14f4c:	mov	w0, w20
   14f50:	mov	w2, #0x5                   	// #5
   14f54:	mov	w1, #0x0                   	// #0
   14f58:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14f5c:	mov	w2, #0x5                   	// #5
   14f60:	mov	w23, w0
   14f64:	mov	w1, w2
   14f68:	mov	w0, w20
   14f6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14f70:	mov	w24, w0
   14f74:	mov	w1, #0xa                   	// #10
   14f78:	mov	w0, w20
   14f7c:	mov	w2, #0xc                   	// #12
   14f80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   14f84:	ldr	w1, [x19]
   14f88:	mov	w20, w0
   14f8c:	cmp	w1, #0xb97
   14f90:	b.eq	150f0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x142fc>  // b.none
   14f94:	b.hi	15048 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14254>  // b.pmore
   14f98:	cmp	w1, #0x9db
   14f9c:	b.eq	150b8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x142c4>  // b.none
   14fa0:	b.hi	14ff0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x141fc>  // b.pmore
   14fa4:	cmp	w1, #0x9cb
   14fa8:	b.eq	1515c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14368>  // b.none
   14fac:	b.hi	14fd0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x141dc>  // b.pmore
   14fb0:	cmp	w1, #0x9c0
   14fb4:	b.eq	1508c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14298>  // b.none
   14fb8:	cmp	w1, #0x9c5
   14fbc:	b.ne	1502c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14238>  // b.any
   14fc0:	mov	w1, w23
   14fc4:	mov	x0, x19
   14fc8:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14fcc:	b	15108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14314>
   14fd0:	cmp	w1, #0x9d0
   14fd4:	b.eq	1508c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14298>  // b.none
   14fd8:	cmp	w1, #0x9d5
   14fdc:	b.ne	1502c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14238>  // b.any
   14fe0:	mov	w1, w23
   14fe4:	mov	x0, x19
   14fe8:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   14fec:	b	15108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14314>
   14ff0:	sub	w1, w1, #0x9e0
   14ff4:	cmp	w1, #0x27
   14ff8:	b.hi	1502c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14238>  // b.pmore
   14ffc:	mov	x0, #0x8020                	// #32800
   15000:	mov	x3, #0x1                   	// #1
   15004:	movk	x0, #0x20, lsl #16
   15008:	lsl	x1, x3, x1
   1500c:	movk	x0, #0x80, lsl #32
   15010:	tst	x1, x0
   15014:	b.ne	150e0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x142ec>  // b.any
   15018:	mov	x0, #0x401                 	// #1025
   1501c:	movk	x0, #0x2, lsl #32
   15020:	tst	x1, x0
   15024:	b.ne	1508c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14298>  // b.any
   15028:	tbnz	w1, #27, 1516c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14378>
   1502c:	mov	w1, #0x0                   	// #0
   15030:	add	x0, sp, #0x5c
   15034:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15038:	tst	w0, #0xff
   1503c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15040:	ldr	w0, [sp, #92]
   15044:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15048:	mov	w0, #0x1106                	// #4358
   1504c:	cmp	w1, w0
   15050:	b.eq	14fe0 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x141ec>  // b.none
   15054:	b.hi	1509c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x142a8>  // b.pmore
   15058:	mov	w0, #0x10fc                	// #4348
   1505c:	cmp	w1, w0
   15060:	b.eq	1515c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14368>  // b.none
   15064:	b.hi	15080 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1428c>  // b.pmore
   15068:	mov	w0, #0x10f2                	// #4338
   1506c:	cmp	w1, w0
   15070:	b.eq	1508c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14298>  // b.none
   15074:	mov	w0, #0x10f7                	// #4343
   15078:	cmp	w1, w0
   1507c:	b	14fbc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x141c8>
   15080:	mov	w0, #0x1101                	// #4353
   15084:	cmp	w1, w0
   15088:	b.ne	1502c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14238>  // b.any
   1508c:	mov	w1, w23
   15090:	mov	x0, x19
   15094:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15098:	b	15108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14314>
   1509c:	mov	w0, #0x1110                	// #4368
   150a0:	cmp	w1, w0
   150a4:	b.eq	1516c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14378>  // b.none
   150a8:	b.hi	150c8 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x142d4>  // b.pmore
   150ac:	mov	w0, #0x110b                	// #4363
   150b0:	cmp	w1, w0
   150b4:	b.ne	1502c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14238>  // b.any
   150b8:	mov	w1, w23
   150bc:	mov	x0, x19
   150c0:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   150c4:	b	15108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14314>
   150c8:	mov	w0, #0x1115                	// #4373
   150cc:	cmp	w1, w0
   150d0:	b.eq	1508c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14298>  // b.none
   150d4:	mov	w0, #0x111a                	// #4378
   150d8:	cmp	w1, w0
   150dc:	b.ne	1502c <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14238>  // b.any
   150e0:	mov	w1, w23
   150e4:	mov	x0, x19
   150e8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   150ec:	b	15108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14314>
   150f0:	mov	w0, #0x2                   	// #2
   150f4:	add	x1, sp, #0x78
   150f8:	strb	w0, [sp, #120]
   150fc:	add	x0, x19, #0x10
   15100:	str	x23, [sp, #128]
   15104:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15108:	mov	w1, w24
   1510c:	mov	x0, x19
   15110:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15114:	mov	x3, x22
   15118:	mov	x2, x20
   1511c:	mov	x1, x19
   15120:	mov	x0, x21
   15124:	mov	x6, #0x4                   	// #4
   15128:	mov	x5, #0x0                   	// #0
   1512c:	mov	w4, #0x0                   	// #0
   15130:	bl	0 <_ZNK4llvm14MCDisassembler24tryAddingSymbolicOperandERNS_6MCInstElmbmm>
   15134:	tst	w0, #0xff
   15138:	b.ne	15154 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14360>  // b.any
   1513c:	mov	w0, #0x2                   	// #2
   15140:	add	x1, sp, #0x78
   15144:	strb	w0, [sp, #120]
   15148:	add	x0, x19, #0x10
   1514c:	str	x20, [sp, #128]
   15150:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15154:	mov	w1, #0x3                   	// #3
   15158:	b	15030 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x1423c>
   1515c:	mov	w1, w23
   15160:	mov	x0, x19
   15164:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15168:	b	15108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14314>
   1516c:	mov	w1, w23
   15170:	mov	x0, x19
   15174:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15178:	b	15108 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x14314>
   1517c:	mov	w2, #0x5                   	// #5
   15180:	mov	w0, w20
   15184:	mov	w1, w2
   15188:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1518c:	mov	w1, w0
   15190:	mov	x0, x19
   15194:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15198:	mov	w1, w0
   1519c:	add	x0, sp, #0x5c
   151a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   151a4:	tst	w0, #0xff
   151a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   151ac:	ldr	w0, [sp, #92]
   151b0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   151b4:	mov	w2, #0x5                   	// #5
   151b8:	mov	w0, w20
   151bc:	mov	w1, w2
   151c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   151c4:	add	x21, sp, #0x5c
   151c8:	mov	w1, w0
   151cc:	mov	x0, x19
   151d0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   151d4:	mov	w1, w0
   151d8:	mov	x0, x21
   151dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   151e0:	tst	w0, #0xff
   151e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   151e8:	mov	w2, #0x5                   	// #5
   151ec:	mov	w1, #0x10                  	// #16
   151f0:	mov	w0, w20
   151f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   151f8:	mov	w1, w0
   151fc:	mov	x0, x19
   15200:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15204:	mov	w1, w0
   15208:	mov	x0, x21
   1520c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15210:	tst	w0, #0xff
   15214:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15218:	mov	w2, #0x4                   	// #4
   1521c:	add	x19, x19, #0x10
   15220:	add	x21, sp, #0x78
   15224:	mov	w1, #0x0                   	// #0
   15228:	mov	w0, w20
   1522c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15230:	mov	w0, w0
   15234:	mov	x1, x21
   15238:	mov	w22, #0x2                   	// #2
   1523c:	strb	w22, [sp, #120]
   15240:	str	x0, [sp, #128]
   15244:	mov	x0, x19
   15248:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1524c:	mov	w2, #0x4                   	// #4
   15250:	mov	w1, #0xc                   	// #12
   15254:	mov	w0, w20
   15258:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1525c:	mov	w0, w0
   15260:	mov	x1, x21
   15264:	strb	w22, [sp, #120]
   15268:	str	x0, [sp, #128]
   1526c:	mov	x0, x19
   15270:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15274:	ldr	w0, [sp, #92]
   15278:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1527c:	mov	w2, #0x5                   	// #5
   15280:	mov	w0, w20
   15284:	mov	w1, w2
   15288:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1528c:	mov	w1, w0
   15290:	mov	x0, x19
   15294:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15298:	mov	w1, w0
   1529c:	add	x0, sp, #0x5c
   152a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   152a4:	tst	w0, #0xff
   152a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   152ac:	mov	w2, #0x5                   	// #5
   152b0:	add	x19, x19, #0x10
   152b4:	add	x21, sp, #0x78
   152b8:	mov	w1, #0x10                  	// #16
   152bc:	mov	w0, w20
   152c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   152c4:	mov	w0, w0
   152c8:	mov	w22, #0x2                   	// #2
   152cc:	mov	x1, x21
   152d0:	strb	w22, [sp, #120]
   152d4:	str	x0, [sp, #128]
   152d8:	mov	x0, x19
   152dc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   152e0:	mov	w2, #0x4                   	// #4
   152e4:	mov	w1, #0x0                   	// #0
   152e8:	mov	w0, w20
   152ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   152f0:	mov	w0, w0
   152f4:	mov	x1, x21
   152f8:	strb	w22, [sp, #120]
   152fc:	str	x0, [sp, #128]
   15300:	mov	x0, x19
   15304:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15308:	mov	w2, #0x4                   	// #4
   1530c:	mov	w1, #0xc                   	// #12
   15310:	mov	w0, w20
   15314:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15318:	mov	w0, w0
   1531c:	mov	x1, x21
   15320:	strb	w22, [sp, #120]
   15324:	str	x0, [sp, #128]
   15328:	mov	x0, x19
   1532c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15330:	ldr	w0, [sp, #92]
   15334:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15338:	mov	w2, #0x5                   	// #5
   1533c:	mov	w1, #0x0                   	// #0
   15340:	mov	w0, w20
   15344:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15348:	add	x21, sp, #0x5c
   1534c:	mov	w1, w0
   15350:	mov	x0, x19
   15354:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15358:	mov	w1, w0
   1535c:	mov	x0, x21
   15360:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15364:	tst	w0, #0xff
   15368:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1536c:	mov	w2, #0x5                   	// #5
   15370:	mov	w0, w20
   15374:	mov	w1, w2
   15378:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1537c:	mov	w1, w0
   15380:	mov	x0, x19
   15384:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15388:	mov	w1, w0
   1538c:	mov	x0, x21
   15390:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15394:	tst	w0, #0xff
   15398:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1539c:	ldr	w0, [sp, #92]
   153a0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   153a4:	mov	w2, #0x5                   	// #5
   153a8:	mov	w1, #0x0                   	// #0
   153ac:	mov	w0, w20
   153b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   153b4:	add	x21, sp, #0x5c
   153b8:	mov	w1, w0
   153bc:	mov	x0, x19
   153c0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   153c4:	mov	w1, w0
   153c8:	mov	x0, x21
   153cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   153d0:	tst	w0, #0xff
   153d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   153d8:	mov	w2, #0x5                   	// #5
   153dc:	mov	w0, w20
   153e0:	mov	w1, w2
   153e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   153e8:	mov	w1, w0
   153ec:	mov	x0, x19
   153f0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   153f4:	mov	w1, w0
   153f8:	mov	x0, x21
   153fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15400:	tst	w0, #0xff
   15404:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15408:	mov	w2, #0x5                   	// #5
   1540c:	mov	w1, #0x10                  	// #16
   15410:	mov	w0, w20
   15414:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15418:	mov	w1, w0
   1541c:	mov	x0, x19
   15420:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15424:	mov	w1, w0
   15428:	mov	x0, x21
   1542c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15430:	tst	w0, #0xff
   15434:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15438:	ldr	w0, [sp, #92]
   1543c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15440:	mov	w2, #0x5                   	// #5
   15444:	mov	w1, #0x0                   	// #0
   15448:	mov	w0, w20
   1544c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15450:	add	x21, sp, #0x5c
   15454:	mov	w1, w0
   15458:	mov	x0, x19
   1545c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15460:	mov	w1, w0
   15464:	mov	x0, x21
   15468:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1546c:	tst	w0, #0xff
   15470:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15474:	mov	w2, #0x5                   	// #5
   15478:	mov	w0, w20
   1547c:	mov	w1, w2
   15480:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15484:	mov	w1, w0
   15488:	mov	x0, x19
   1548c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15490:	mov	w1, w0
   15494:	mov	x0, x21
   15498:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1549c:	tst	w0, #0xff
   154a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   154a4:	mov	w2, #0x5                   	// #5
   154a8:	mov	w1, #0x10                  	// #16
   154ac:	mov	w0, w20
   154b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   154b4:	mov	w1, w0
   154b8:	mov	x0, x19
   154bc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   154c0:	mov	w1, w0
   154c4:	mov	x0, x21
   154c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   154cc:	tst	w0, #0xff
   154d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   154d4:	mov	w2, #0x4                   	// #4
   154d8:	mov	w1, #0xc                   	// #12
   154dc:	mov	w0, w20
   154e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   154e4:	mov	w1, #0x2                   	// #2
   154e8:	mov	w0, w0
   154ec:	strb	w1, [sp, #120]
   154f0:	add	x1, sp, #0x78
   154f4:	str	x0, [sp, #128]
   154f8:	add	x0, x19, #0x10
   154fc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15500:	ldr	w0, [sp, #92]
   15504:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15508:	mov	w2, #0x5                   	// #5
   1550c:	mov	w1, #0x0                   	// #0
   15510:	mov	w0, w20
   15514:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15518:	add	x21, sp, #0x5c
   1551c:	mov	w1, w0
   15520:	mov	x0, x19
   15524:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15528:	mov	w1, w0
   1552c:	mov	x0, x21
   15530:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15534:	tst	w0, #0xff
   15538:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1553c:	mov	w2, #0x5                   	// #5
   15540:	mov	w0, w20
   15544:	mov	w1, w2
   15548:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1554c:	mov	w1, w0
   15550:	mov	x0, x19
   15554:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15558:	mov	w1, w0
   1555c:	mov	x0, x21
   15560:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15564:	tst	w0, #0xff
   15568:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1556c:	mov	w2, #0x5                   	// #5
   15570:	mov	w1, #0x10                  	// #16
   15574:	mov	w0, w20
   15578:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1557c:	mov	w1, w0
   15580:	mov	x0, x19
   15584:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15588:	mov	w1, w0
   1558c:	mov	x0, x21
   15590:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15594:	tst	w0, #0xff
   15598:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1559c:	ldr	w0, [sp, #92]
   155a0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   155a4:	mov	w2, #0x5                   	// #5
   155a8:	mov	w1, #0x0                   	// #0
   155ac:	mov	w0, w20
   155b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   155b4:	add	x21, sp, #0x5c
   155b8:	mov	w1, w0
   155bc:	mov	x0, x19
   155c0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   155c4:	mov	w1, w0
   155c8:	mov	x0, x21
   155cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   155d0:	tst	w0, #0xff
   155d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   155d8:	mov	w2, #0x5                   	// #5
   155dc:	mov	w0, w20
   155e0:	mov	w1, w2
   155e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   155e8:	mov	w1, w0
   155ec:	mov	x0, x19
   155f0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   155f4:	mov	w1, w0
   155f8:	mov	x0, x21
   155fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15600:	tst	w0, #0xff
   15604:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15608:	mov	w2, #0x5                   	// #5
   1560c:	mov	w1, #0x10                  	// #16
   15610:	mov	w0, w20
   15614:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15618:	mov	w1, w0
   1561c:	mov	x0, x19
   15620:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15624:	mov	w1, w0
   15628:	mov	x0, x21
   1562c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15630:	tst	w0, #0xff
   15634:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15638:	ldr	w0, [sp, #92]
   1563c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15640:	mov	w2, #0x5                   	// #5
   15644:	mov	w1, #0x0                   	// #0
   15648:	mov	w0, w20
   1564c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15650:	add	x21, sp, #0x5c
   15654:	mov	w1, w0
   15658:	mov	x0, x19
   1565c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15660:	mov	w1, w0
   15664:	mov	x0, x21
   15668:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1566c:	tst	w0, #0xff
   15670:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15674:	mov	w2, #0x5                   	// #5
   15678:	mov	w0, w20
   1567c:	mov	w1, w2
   15680:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15684:	mov	w1, w0
   15688:	mov	x0, x19
   1568c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15690:	mov	w1, w0
   15694:	mov	x0, x21
   15698:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1569c:	tst	w0, #0xff
   156a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   156a4:	mov	w2, #0x5                   	// #5
   156a8:	mov	w1, #0x10                  	// #16
   156ac:	mov	w0, w20
   156b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   156b4:	mov	w1, w0
   156b8:	mov	x0, x19
   156bc:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   156c0:	mov	w1, w0
   156c4:	mov	x0, x21
   156c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   156cc:	tst	w0, #0xff
   156d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   156d4:	ldr	w0, [sp, #92]
   156d8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   156dc:	mov	w2, #0x5                   	// #5
   156e0:	mov	w1, #0x0                   	// #0
   156e4:	mov	w0, w20
   156e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   156ec:	add	x21, sp, #0x5c
   156f0:	mov	w1, w0
   156f4:	mov	x0, x19
   156f8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   156fc:	mov	w1, w0
   15700:	mov	x0, x21
   15704:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15708:	tst	w0, #0xff
   1570c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15710:	mov	w2, #0x5                   	// #5
   15714:	mov	w0, w20
   15718:	mov	w1, w2
   1571c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15720:	mov	w1, w0
   15724:	mov	x0, x19
   15728:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1572c:	mov	w1, w0
   15730:	mov	x0, x21
   15734:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15738:	tst	w0, #0xff
   1573c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15740:	mov	w2, #0x5                   	// #5
   15744:	mov	w1, #0x10                  	// #16
   15748:	mov	w0, w20
   1574c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15750:	mov	w1, w0
   15754:	mov	x0, x19
   15758:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1575c:	mov	w1, w0
   15760:	mov	x0, x21
   15764:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15768:	tst	w0, #0xff
   1576c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15770:	ldr	w0, [sp, #92]
   15774:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15778:	mov	w2, #0x5                   	// #5
   1577c:	mov	w1, #0x0                   	// #0
   15780:	mov	w0, w20
   15784:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15788:	add	x21, sp, #0x5c
   1578c:	mov	w1, w0
   15790:	mov	x0, x19
   15794:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15798:	mov	w1, w0
   1579c:	mov	x0, x21
   157a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   157a4:	tst	w0, #0xff
   157a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   157ac:	mov	w2, #0x5                   	// #5
   157b0:	mov	w0, w20
   157b4:	mov	w1, w2
   157b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   157bc:	mov	w1, w0
   157c0:	mov	x0, x19
   157c4:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   157c8:	mov	w1, w0
   157cc:	mov	x0, x21
   157d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   157d4:	tst	w0, #0xff
   157d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   157dc:	mov	w2, #0x5                   	// #5
   157e0:	mov	w1, #0x10                  	// #16
   157e4:	mov	w0, w20
   157e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   157ec:	mov	w1, w0
   157f0:	mov	x0, x19
   157f4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   157f8:	mov	w1, w0
   157fc:	mov	x0, x21
   15800:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15804:	tst	w0, #0xff
   15808:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1580c:	ldr	w0, [sp, #92]
   15810:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15814:	mov	w2, #0x5                   	// #5
   15818:	mov	w1, #0x0                   	// #0
   1581c:	mov	w0, w20
   15820:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15824:	add	x21, sp, #0x5c
   15828:	mov	w1, w0
   1582c:	mov	x0, x19
   15830:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15834:	mov	w1, w0
   15838:	mov	x0, x21
   1583c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15840:	tst	w0, #0xff
   15844:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15848:	mov	w2, #0x5                   	// #5
   1584c:	mov	w0, w20
   15850:	mov	w1, w2
   15854:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15858:	mov	w1, w0
   1585c:	mov	x0, x19
   15860:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15864:	mov	w1, w0
   15868:	mov	x0, x21
   1586c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15870:	tst	w0, #0xff
   15874:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15878:	mov	w2, #0x5                   	// #5
   1587c:	mov	w1, #0x10                  	// #16
   15880:	mov	w0, w20
   15884:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15888:	mov	w1, w0
   1588c:	mov	x0, x19
   15890:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15894:	mov	w1, w0
   15898:	mov	x0, x21
   1589c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   158a0:	tst	w0, #0xff
   158a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   158a8:	mov	w2, #0x5                   	// #5
   158ac:	mov	w1, #0xa                   	// #10
   158b0:	mov	w0, w20
   158b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   158b8:	mov	w1, w0
   158bc:	mov	x0, x19
   158c0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   158c4:	mov	w1, w0
   158c8:	mov	x0, x21
   158cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   158d0:	tst	w0, #0xff
   158d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   158d8:	ldr	w0, [sp, #92]
   158dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   158e0:	mov	w2, #0x5                   	// #5
   158e4:	mov	w1, #0x0                   	// #0
   158e8:	mov	w0, w20
   158ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   158f0:	add	x21, sp, #0x5c
   158f4:	mov	w1, w0
   158f8:	mov	x0, x19
   158fc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15900:	mov	w1, w0
   15904:	mov	x0, x21
   15908:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1590c:	tst	w0, #0xff
   15910:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15914:	mov	w2, #0x5                   	// #5
   15918:	mov	w0, w20
   1591c:	mov	w1, w2
   15920:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15924:	mov	w1, w0
   15928:	mov	x0, x19
   1592c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15930:	mov	w1, w0
   15934:	mov	x0, x21
   15938:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1593c:	tst	w0, #0xff
   15940:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15944:	mov	w2, #0x5                   	// #5
   15948:	mov	w1, #0x10                  	// #16
   1594c:	mov	w0, w20
   15950:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15954:	mov	w1, w0
   15958:	mov	x0, x19
   1595c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15960:	mov	w1, w0
   15964:	mov	x0, x21
   15968:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1596c:	tst	w0, #0xff
   15970:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15974:	mov	w2, #0x5                   	// #5
   15978:	mov	w1, #0xa                   	// #10
   1597c:	mov	w0, w20
   15980:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15984:	mov	w1, w0
   15988:	mov	x0, x19
   1598c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15990:	mov	w1, w0
   15994:	mov	x0, x21
   15998:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1599c:	tst	w0, #0xff
   159a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   159a4:	ldr	w0, [sp, #92]
   159a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   159ac:	mov	w2, #0x5                   	// #5
   159b0:	mov	w0, w20
   159b4:	mov	w1, w2
   159b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   159bc:	mov	w1, w0
   159c0:	mov	x0, x19
   159c4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   159c8:	mov	w1, w0
   159cc:	add	x0, sp, #0x5c
   159d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   159d4:	tst	w0, #0xff
   159d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   159dc:	mov	w2, #0x6                   	// #6
   159e0:	add	x19, x19, #0x10
   159e4:	add	x21, sp, #0x78
   159e8:	mov	w1, #0xf                   	// #15
   159ec:	mov	w0, w20
   159f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   159f4:	mov	w0, w0
   159f8:	mov	x1, x21
   159fc:	mov	w22, #0x2                   	// #2
   15a00:	strb	w22, [sp, #120]
   15a04:	str	x0, [sp, #128]
   15a08:	mov	x0, x19
   15a0c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15a10:	mov	w2, #0x4                   	// #4
   15a14:	mov	w1, #0x0                   	// #0
   15a18:	mov	w0, w20
   15a1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15a20:	mov	w0, w0
   15a24:	mov	x1, x21
   15a28:	strb	w22, [sp, #120]
   15a2c:	str	x0, [sp, #128]
   15a30:	mov	x0, x19
   15a34:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15a38:	ldr	w0, [sp, #92]
   15a3c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15a40:	mov	w2, #0x5                   	// #5
   15a44:	mov	w0, w20
   15a48:	mov	w1, w2
   15a4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15a50:	add	x21, sp, #0x5c
   15a54:	mov	w1, w0
   15a58:	mov	x0, x19
   15a5c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15a60:	mov	w1, w0
   15a64:	mov	x0, x21
   15a68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15a6c:	tst	w0, #0xff
   15a70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15a74:	mov	w2, #0x5                   	// #5
   15a78:	mov	w1, #0x10                  	// #16
   15a7c:	mov	w0, w20
   15a80:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15a84:	mov	w1, w0
   15a88:	mov	x0, x19
   15a8c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15a90:	mov	w1, w0
   15a94:	mov	x0, x21
   15a98:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15a9c:	tst	w0, #0xff
   15aa0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15aa4:	mov	w2, #0x4                   	// #4
   15aa8:	add	x19, x19, #0x10
   15aac:	add	x21, sp, #0x78
   15ab0:	mov	w1, #0x0                   	// #0
   15ab4:	mov	w0, w20
   15ab8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15abc:	mov	w0, w0
   15ac0:	mov	x1, x21
   15ac4:	mov	w22, #0x2                   	// #2
   15ac8:	strb	w22, [sp, #120]
   15acc:	str	x0, [sp, #128]
   15ad0:	mov	x0, x19
   15ad4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15ad8:	mov	w2, #0x4                   	// #4
   15adc:	mov	w1, #0xc                   	// #12
   15ae0:	mov	w0, w20
   15ae4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15ae8:	mov	w0, w0
   15aec:	mov	x1, x21
   15af0:	strb	w22, [sp, #120]
   15af4:	str	x0, [sp, #128]
   15af8:	mov	x0, x19
   15afc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15b00:	ldr	w0, [sp, #92]
   15b04:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15b08:	mov	w2, #0x5                   	// #5
   15b0c:	mov	w0, w20
   15b10:	mov	w1, w2
   15b14:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15b18:	mov	w1, w0
   15b1c:	mov	x0, x19
   15b20:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15b24:	mov	w1, w0
   15b28:	add	x0, sp, #0x5c
   15b2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15b30:	tst	w0, #0xff
   15b34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15b38:	mov	w2, #0x5                   	// #5
   15b3c:	add	x19, x19, #0x10
   15b40:	add	x21, sp, #0x78
   15b44:	mov	w1, #0x10                  	// #16
   15b48:	mov	w0, w20
   15b4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15b50:	mov	w0, w0
   15b54:	mov	w22, #0x2                   	// #2
   15b58:	mov	x1, x21
   15b5c:	strb	w22, [sp, #120]
   15b60:	str	x0, [sp, #128]
   15b64:	mov	x0, x19
   15b68:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15b6c:	mov	w2, #0x4                   	// #4
   15b70:	mov	w1, #0x0                   	// #0
   15b74:	mov	w0, w20
   15b78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15b7c:	mov	w0, w0
   15b80:	mov	x1, x21
   15b84:	strb	w22, [sp, #120]
   15b88:	str	x0, [sp, #128]
   15b8c:	mov	x0, x19
   15b90:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15b94:	mov	w2, #0x4                   	// #4
   15b98:	mov	w1, #0xc                   	// #12
   15b9c:	mov	w0, w20
   15ba0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15ba4:	mov	w0, w0
   15ba8:	mov	x1, x21
   15bac:	strb	w22, [sp, #120]
   15bb0:	str	x0, [sp, #128]
   15bb4:	mov	x0, x19
   15bb8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15bbc:	ldr	w0, [sp, #92]
   15bc0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15bc4:	mov	w2, #0x5                   	// #5
   15bc8:	mov	w1, #0x0                   	// #0
   15bcc:	mov	w0, w20
   15bd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15bd4:	mov	w1, #0x2                   	// #2
   15bd8:	mov	w0, w0
   15bdc:	strb	w1, [sp, #120]
   15be0:	add	x1, sp, #0x78
   15be4:	str	x0, [sp, #128]
   15be8:	add	x0, x19, #0x10
   15bec:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   15bf0:	mov	w2, #0x13                  	// #19
   15bf4:	mov	w1, #0x5                   	// #5
   15bf8:	mov	w0, w20
   15bfc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15c00:	mov	x3, x21
   15c04:	mov	x2, x22
   15c08:	mov	w1, w0
   15c0c:	mov	x0, x19
   15c10:	bl	924 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   15c14:	mov	w1, w0
   15c18:	add	x0, sp, #0x5c
   15c1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15c20:	tst	w0, #0xff
   15c24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15c28:	ldr	w0, [sp, #92]
   15c2c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15c30:	mov	w2, #0x5                   	// #5
   15c34:	mov	w1, #0x0                   	// #0
   15c38:	mov	w0, w20
   15c3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15c40:	add	x21, sp, #0x5c
   15c44:	mov	w1, w0
   15c48:	mov	x0, x19
   15c4c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15c50:	mov	w1, w0
   15c54:	mov	x0, x21
   15c58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15c5c:	tst	w0, #0xff
   15c60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15c64:	mov	w2, #0x5                   	// #5
   15c68:	mov	w0, w20
   15c6c:	mov	w1, w2
   15c70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15c74:	mov	w1, w0
   15c78:	mov	x0, x19
   15c7c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15c80:	mov	w1, w0
   15c84:	mov	x0, x21
   15c88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15c8c:	tst	w0, #0xff
   15c90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15c94:	ldr	w0, [sp, #92]
   15c98:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15c9c:	mov	w2, #0x5                   	// #5
   15ca0:	mov	w0, w20
   15ca4:	mov	w1, w2
   15ca8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15cac:	add	x21, sp, #0x5c
   15cb0:	mov	w1, w0
   15cb4:	mov	x0, x19
   15cb8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15cbc:	mov	w1, w0
   15cc0:	mov	x0, x21
   15cc4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15cc8:	tst	w0, #0xff
   15ccc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15cd0:	mov	w2, #0x5                   	// #5
   15cd4:	mov	w1, #0x0                   	// #0
   15cd8:	mov	w0, w20
   15cdc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15ce0:	mov	w1, w0
   15ce4:	mov	x0, x19
   15ce8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15cec:	mov	w1, w0
   15cf0:	mov	x0, x21
   15cf4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15cf8:	tst	w0, #0xff
   15cfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15d00:	mov	w2, #0x5                   	// #5
   15d04:	mov	w0, w20
   15d08:	mov	w1, w2
   15d0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15d10:	mov	w1, w0
   15d14:	mov	x0, x19
   15d18:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15d1c:	mov	w1, w0
   15d20:	mov	x0, x21
   15d24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15d28:	tst	w0, #0xff
   15d2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15d30:	mov	w2, #0x9                   	// #9
   15d34:	mov	w1, #0xc                   	// #12
   15d38:	mov	w0, w20
   15d3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15d40:	mov	w1, w0
   15d44:	mov	x0, x19
   15d48:	bl	7e0 <_Z10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
   15d4c:	mov	w1, w0
   15d50:	mov	x0, x21
   15d54:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15d58:	tst	w0, #0xff
   15d5c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15d60:	ldr	w0, [sp, #92]
   15d64:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15d68:	mov	w2, #0x5                   	// #5
   15d6c:	mov	w1, #0x0                   	// #0
   15d70:	mov	w0, w20
   15d74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15d78:	add	x21, sp, #0x5c
   15d7c:	mov	w1, w0
   15d80:	mov	x0, x19
   15d84:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15d88:	mov	w1, w0
   15d8c:	mov	x0, x21
   15d90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15d94:	tst	w0, #0xff
   15d98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15d9c:	mov	w2, #0x5                   	// #5
   15da0:	mov	w0, w20
   15da4:	mov	w1, w2
   15da8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15dac:	mov	w1, w0
   15db0:	mov	x0, x19
   15db4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15db8:	mov	w1, w0
   15dbc:	mov	x0, x21
   15dc0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15dc4:	tst	w0, #0xff
   15dc8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15dcc:	mov	w2, #0x9                   	// #9
   15dd0:	mov	w1, #0xc                   	// #12
   15dd4:	mov	w0, w20
   15dd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15ddc:	mov	w1, w0
   15de0:	mov	x0, x19
   15de4:	bl	7e0 <_Z10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
   15de8:	mov	w1, w0
   15dec:	mov	x0, x21
   15df0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15df4:	tst	w0, #0xff
   15df8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15dfc:	ldr	w0, [sp, #92]
   15e00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15e04:	mov	w2, #0x5                   	// #5
   15e08:	mov	w1, #0x0                   	// #0
   15e0c:	mov	w0, w20
   15e10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15e14:	add	x21, sp, #0x5c
   15e18:	mov	w1, w0
   15e1c:	mov	x0, x19
   15e20:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15e24:	mov	w1, w0
   15e28:	mov	x0, x21
   15e2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15e30:	tst	w0, #0xff
   15e34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15e38:	mov	w2, #0x5                   	// #5
   15e3c:	mov	w1, #0x0                   	// #0
   15e40:	mov	w0, w20
   15e44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15e48:	mov	w1, w0
   15e4c:	mov	x0, x19
   15e50:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15e54:	mov	w1, w0
   15e58:	mov	x0, x21
   15e5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15e60:	tst	w0, #0xff
   15e64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15e68:	mov	w2, #0x5                   	// #5
   15e6c:	mov	w0, w20
   15e70:	mov	w1, w2
   15e74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15e78:	mov	w1, w0
   15e7c:	mov	x0, x19
   15e80:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15e84:	mov	w1, w0
   15e88:	mov	x0, x21
   15e8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15e90:	tst	w0, #0xff
   15e94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15e98:	mov	w2, #0x9                   	// #9
   15e9c:	mov	w1, #0xc                   	// #12
   15ea0:	mov	w0, w20
   15ea4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15ea8:	mov	w1, w0
   15eac:	mov	x0, x19
   15eb0:	bl	7e0 <_Z10DecodeSImmILi9EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
   15eb4:	mov	w1, w0
   15eb8:	mov	x0, x21
   15ebc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15ec0:	tst	w0, #0xff
   15ec4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15ec8:	ldr	w0, [sp, #92]
   15ecc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15ed0:	mov	w2, #0x5                   	// #5
   15ed4:	mov	w1, #0x0                   	// #0
   15ed8:	mov	w0, w20
   15edc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15ee0:	add	x21, sp, #0x5c
   15ee4:	mov	w1, w0
   15ee8:	mov	x0, x19
   15eec:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15ef0:	mov	w1, w0
   15ef4:	mov	x0, x21
   15ef8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15efc:	tst	w0, #0xff
   15f00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15f04:	mov	w2, #0x5                   	// #5
   15f08:	mov	w0, w20
   15f0c:	mov	w1, w2
   15f10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15f14:	mov	w1, w0
   15f18:	mov	x0, x19
   15f1c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15f20:	mov	w1, w0
   15f24:	mov	x0, x21
   15f28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15f2c:	tst	w0, #0xff
   15f30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15f34:	ldr	w0, [sp, #92]
   15f38:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15f3c:	mov	w2, #0x5                   	// #5
   15f40:	mov	w1, #0x0                   	// #0
   15f44:	mov	w0, w20
   15f48:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15f4c:	add	x21, sp, #0x5c
   15f50:	mov	w1, w0
   15f54:	mov	x0, x19
   15f58:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15f5c:	mov	w1, w0
   15f60:	mov	x0, x21
   15f64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15f68:	tst	w0, #0xff
   15f6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15f70:	mov	w2, #0x5                   	// #5
   15f74:	mov	w1, #0x10                  	// #16
   15f78:	mov	w0, w20
   15f7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15f80:	mov	w1, w0
   15f84:	mov	x0, x19
   15f88:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15f8c:	mov	w1, w0
   15f90:	mov	x0, x21
   15f94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15f98:	tst	w0, #0xff
   15f9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15fa0:	mov	w2, #0x5                   	// #5
   15fa4:	mov	w0, w20
   15fa8:	mov	w1, w2
   15fac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15fb0:	mov	w1, w0
   15fb4:	mov	x0, x19
   15fb8:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15fbc:	mov	w1, w0
   15fc0:	mov	x0, x21
   15fc4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   15fc8:	tst	w0, #0xff
   15fcc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   15fd0:	ldr	w0, [sp, #92]
   15fd4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   15fd8:	mov	w2, #0x5                   	// #5
   15fdc:	mov	w1, #0x0                   	// #0
   15fe0:	mov	w0, w20
   15fe4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   15fe8:	add	x21, sp, #0x5c
   15fec:	mov	w1, w0
   15ff0:	mov	x0, x19
   15ff4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   15ff8:	mov	w1, w0
   15ffc:	mov	x0, x21
   16000:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16004:	tst	w0, #0xff
   16008:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1600c:	mov	w2, #0x5                   	// #5
   16010:	mov	w0, w20
   16014:	mov	w1, w2
   16018:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1601c:	mov	w1, w0
   16020:	mov	x0, x19
   16024:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16028:	mov	w1, w0
   1602c:	mov	x0, x21
   16030:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16034:	tst	w0, #0xff
   16038:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1603c:	mov	w2, #0x9                   	// #9
   16040:	mov	w1, #0xc                   	// #12
   16044:	mov	w0, w20
   16048:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1604c:	mov	w2, #0x1                   	// #1
   16050:	mov	w22, w0
   16054:	mov	w1, #0x16                  	// #22
   16058:	mov	w0, w20
   1605c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16060:	orr	w1, w22, w0, lsl #9
   16064:	mov	x0, x19
   16068:	bl	824 <_Z10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
   1606c:	mov	w1, w0
   16070:	mov	x0, x21
   16074:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16078:	tst	w0, #0xff
   1607c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16080:	ldr	w0, [sp, #92]
   16084:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16088:	mov	w2, #0x5                   	// #5
   1608c:	mov	w0, w20
   16090:	mov	w1, w2
   16094:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16098:	add	x21, sp, #0x5c
   1609c:	mov	w1, w0
   160a0:	mov	x0, x19
   160a4:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   160a8:	mov	w1, w0
   160ac:	mov	x0, x21
   160b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   160b4:	tst	w0, #0xff
   160b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   160bc:	mov	w2, #0x5                   	// #5
   160c0:	mov	w1, #0x0                   	// #0
   160c4:	mov	w0, w20
   160c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   160cc:	mov	w1, w0
   160d0:	mov	x0, x19
   160d4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   160d8:	mov	w1, w0
   160dc:	mov	x0, x21
   160e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   160e4:	tst	w0, #0xff
   160e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   160ec:	mov	w2, #0x5                   	// #5
   160f0:	mov	w0, w20
   160f4:	mov	w1, w2
   160f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   160fc:	mov	w1, w0
   16100:	mov	x0, x19
   16104:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16108:	mov	w1, w0
   1610c:	mov	x0, x21
   16110:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16114:	tst	w0, #0xff
   16118:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1611c:	mov	w2, #0x9                   	// #9
   16120:	mov	w1, #0xc                   	// #12
   16124:	mov	w0, w20
   16128:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1612c:	mov	w2, #0x1                   	// #1
   16130:	mov	w22, w0
   16134:	mov	w1, #0x16                  	// #22
   16138:	mov	w0, w20
   1613c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16140:	orr	w1, w22, w0, lsl #9
   16144:	mov	x0, x19
   16148:	bl	824 <_Z10DecodeSImmILi10EEN4llvm14MCDisassembler12DecodeStatusERNS0_6MCInstEmmPKv.isra.0>
   1614c:	mov	w1, w0
   16150:	mov	x0, x21
   16154:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16158:	tst	w0, #0xff
   1615c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16160:	ldr	w0, [sp, #92]
   16164:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16168:	mov	w2, #0x5                   	// #5
   1616c:	mov	w1, #0x0                   	// #0
   16170:	mov	w0, w20
   16174:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16178:	mov	w1, #0x2                   	// #2
   1617c:	mov	w0, w0
   16180:	strb	w1, [sp, #120]
   16184:	add	x1, sp, #0x78
   16188:	str	x0, [sp, #128]
   1618c:	add	x0, x19, #0x10
   16190:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   16194:	add	x21, sp, #0x5c
   16198:	mov	w2, #0x5                   	// #5
   1619c:	mov	w0, w20
   161a0:	mov	w1, w2
   161a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   161a8:	mov	w1, w0
   161ac:	mov	x0, x19
   161b0:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   161b4:	mov	w1, w0
   161b8:	mov	x0, x21
   161bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   161c0:	tst	w0, #0xff
   161c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   161c8:	mov	w2, #0x5                   	// #5
   161cc:	mov	w1, #0x10                  	// #16
   161d0:	mov	w0, w20
   161d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   161d8:	mov	w1, w0
   161dc:	mov	x0, x19
   161e0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   161e4:	mov	w1, w0
   161e8:	mov	x0, x21
   161ec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   161f0:	tst	w0, #0xff
   161f4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   161f8:	mov	w2, #0x1                   	// #1
   161fc:	mov	w1, #0xc                   	// #12
   16200:	mov	w0, w20
   16204:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16208:	mov	w2, #0x1                   	// #1
   1620c:	mov	w22, w0
   16210:	mov	w1, #0xf                   	// #15
   16214:	mov	w0, w20
   16218:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1621c:	orr	w1, w22, w0, lsl #1
   16220:	mov	x0, x19
   16224:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   16228:	mov	w1, w0
   1622c:	mov	x0, x21
   16230:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16234:	tst	w0, #0xff
   16238:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1623c:	ldr	w0, [sp, #92]
   16240:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16244:	mov	w2, #0x5                   	// #5
   16248:	mov	w1, #0x0                   	// #0
   1624c:	mov	w0, w20
   16250:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16254:	mov	w1, #0x2                   	// #2
   16258:	mov	w0, w0
   1625c:	strb	w1, [sp, #120]
   16260:	add	x1, sp, #0x78
   16264:	str	x0, [sp, #128]
   16268:	add	x0, x19, #0x10
   1626c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   16270:	add	x21, sp, #0x5c
   16274:	mov	w2, #0x5                   	// #5
   16278:	mov	w0, w20
   1627c:	mov	w1, w2
   16280:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16284:	mov	w1, w0
   16288:	mov	x0, x19
   1628c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16290:	mov	w1, w0
   16294:	mov	x0, x21
   16298:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1629c:	tst	w0, #0xff
   162a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   162a4:	mov	w2, #0x5                   	// #5
   162a8:	mov	w1, #0x10                  	// #16
   162ac:	mov	w0, w20
   162b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   162b4:	mov	w1, w0
   162b8:	mov	x0, x19
   162bc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   162c0:	mov	w1, w0
   162c4:	mov	x0, x21
   162c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   162cc:	tst	w0, #0xff
   162d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   162d4:	mov	w2, #0x1                   	// #1
   162d8:	mov	w1, #0xc                   	// #12
   162dc:	mov	w0, w20
   162e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   162e4:	mov	w2, #0x1                   	// #1
   162e8:	mov	w22, w0
   162ec:	mov	w1, #0xf                   	// #15
   162f0:	mov	w0, w20
   162f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   162f8:	orr	w1, w22, w0, lsl #1
   162fc:	mov	x0, x19
   16300:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   16304:	mov	w1, w0
   16308:	mov	x0, x21
   1630c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16310:	tst	w0, #0xff
   16314:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16318:	ldr	w0, [sp, #92]
   1631c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16320:	mov	w2, #0x5                   	// #5
   16324:	mov	w1, #0x0                   	// #0
   16328:	mov	w0, w20
   1632c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16330:	add	x23, sp, #0x5c
   16334:	mov	w1, w0
   16338:	mov	x0, x19
   1633c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16340:	mov	w1, w0
   16344:	mov	x0, x23
   16348:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1634c:	tst	w0, #0xff
   16350:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16354:	mov	w2, #0x13                  	// #19
   16358:	mov	w1, #0x5                   	// #5
   1635c:	mov	w0, w20
   16360:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16364:	mov	x3, x21
   16368:	mov	x2, x22
   1636c:	mov	w1, w0
   16370:	mov	x0, x19
   16374:	bl	924 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   16378:	mov	w1, w0
   1637c:	mov	x0, x23
   16380:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16384:	tst	w0, #0xff
   16388:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1638c:	ldr	w0, [sp, #92]
   16390:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16394:	mov	w2, #0x5                   	// #5
   16398:	mov	w1, #0x0                   	// #0
   1639c:	mov	w0, w20
   163a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   163a4:	add	x21, sp, #0x5c
   163a8:	mov	w1, w0
   163ac:	mov	x0, x19
   163b0:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   163b4:	mov	w1, w0
   163b8:	mov	x0, x21
   163bc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   163c0:	tst	w0, #0xff
   163c4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   163c8:	mov	w2, #0x5                   	// #5
   163cc:	mov	w0, w20
   163d0:	mov	w1, w2
   163d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   163d8:	mov	w1, w0
   163dc:	mov	x0, x19
   163e0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   163e4:	mov	w1, w0
   163e8:	mov	x0, x21
   163ec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   163f0:	tst	w0, #0xff
   163f4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   163f8:	mov	w2, #0x5                   	// #5
   163fc:	mov	w1, #0xa                   	// #10
   16400:	mov	w0, w20
   16404:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16408:	orr	w1, w0, #0x20
   1640c:	mov	x0, x19
   16410:	bl	868 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv.isra.0>
   16414:	mov	w1, w0
   16418:	mov	x0, x21
   1641c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16420:	tst	w0, #0xff
   16424:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16428:	ldr	w0, [sp, #92]
   1642c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16430:	mov	w2, #0x5                   	// #5
   16434:	mov	w1, #0x0                   	// #0
   16438:	mov	w0, w20
   1643c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16440:	add	x21, sp, #0x5c
   16444:	mov	w1, w0
   16448:	mov	x0, x19
   1644c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16450:	mov	w1, w0
   16454:	mov	x0, x21
   16458:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1645c:	tst	w0, #0xff
   16460:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16464:	mov	w2, #0x5                   	// #5
   16468:	mov	w0, w20
   1646c:	mov	w1, w2
   16470:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16474:	mov	w1, w0
   16478:	mov	x0, x19
   1647c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16480:	mov	w1, w0
   16484:	mov	x0, x21
   16488:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1648c:	tst	w0, #0xff
   16490:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16494:	mov	w2, #0x5                   	// #5
   16498:	mov	w1, #0xa                   	// #10
   1649c:	mov	w0, w20
   164a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   164a4:	orr	w1, w0, #0x20
   164a8:	mov	x0, x19
   164ac:	bl	868 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv.isra.0>
   164b0:	mov	w1, w0
   164b4:	mov	x0, x21
   164b8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   164bc:	tst	w0, #0xff
   164c0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   164c4:	ldr	w0, [sp, #92]
   164c8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   164cc:	mov	w2, #0x5                   	// #5
   164d0:	mov	w1, #0x0                   	// #0
   164d4:	mov	w0, w20
   164d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   164dc:	add	x21, sp, #0x5c
   164e0:	mov	w1, w0
   164e4:	mov	x0, x19
   164e8:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   164ec:	mov	w1, w0
   164f0:	mov	x0, x21
   164f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   164f8:	tst	w0, #0xff
   164fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16500:	mov	w2, #0x5                   	// #5
   16504:	mov	w0, w20
   16508:	mov	w1, w2
   1650c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16510:	mov	w1, w0
   16514:	mov	x0, x19
   16518:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1651c:	mov	w1, w0
   16520:	mov	x0, x21
   16524:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16528:	tst	w0, #0xff
   1652c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16530:	ldr	w0, [sp, #92]
   16534:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16538:	mov	w2, #0x5                   	// #5
   1653c:	mov	w1, #0x0                   	// #0
   16540:	mov	w0, w20
   16544:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16548:	add	x21, sp, #0x5c
   1654c:	mov	w1, w0
   16550:	mov	x0, x19
   16554:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16558:	mov	w1, w0
   1655c:	mov	x0, x21
   16560:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16564:	tst	w0, #0xff
   16568:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1656c:	mov	w2, #0x5                   	// #5
   16570:	mov	w0, w20
   16574:	mov	w1, w2
   16578:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1657c:	mov	w1, w0
   16580:	mov	x0, x19
   16584:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16588:	mov	w1, w0
   1658c:	mov	x0, x21
   16590:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16594:	tst	w0, #0xff
   16598:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1659c:	ldr	w0, [sp, #92]
   165a0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   165a4:	mov	w2, #0x5                   	// #5
   165a8:	mov	w0, w20
   165ac:	mov	w1, w2
   165b0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   165b4:	add	x21, sp, #0x5c
   165b8:	mov	w1, w0
   165bc:	mov	x0, x19
   165c0:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   165c4:	mov	w1, w0
   165c8:	mov	x0, x21
   165cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   165d0:	tst	w0, #0xff
   165d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   165d8:	mov	w2, #0x5                   	// #5
   165dc:	mov	w1, #0x10                  	// #16
   165e0:	mov	w0, w20
   165e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   165e8:	mov	w1, w0
   165ec:	mov	x0, x19
   165f0:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   165f4:	mov	w1, w0
   165f8:	mov	x0, x21
   165fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16600:	tst	w0, #0xff
   16604:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16608:	ldr	w0, [sp, #92]
   1660c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16610:	mov	w2, #0x5                   	// #5
   16614:	mov	w0, w20
   16618:	mov	w1, w2
   1661c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16620:	mov	w1, w0
   16624:	mov	x0, x19
   16628:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1662c:	mov	w1, w0
   16630:	add	x0, sp, #0x5c
   16634:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16638:	tst	w0, #0xff
   1663c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16640:	ldr	w0, [sp, #92]
   16644:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16648:	mov	w2, #0x5                   	// #5
   1664c:	mov	w1, #0x0                   	// #0
   16650:	mov	w0, w20
   16654:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16658:	add	x21, sp, #0x5c
   1665c:	mov	w1, w0
   16660:	mov	x0, x19
   16664:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16668:	mov	w1, w0
   1666c:	mov	x0, x21
   16670:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16674:	tst	w0, #0xff
   16678:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1667c:	mov	w2, #0x5                   	// #5
   16680:	mov	w0, w20
   16684:	mov	w1, w2
   16688:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1668c:	mov	w1, w0
   16690:	mov	x0, x19
   16694:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16698:	mov	w1, w0
   1669c:	mov	x0, x21
   166a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   166a4:	tst	w0, #0xff
   166a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   166ac:	ldr	w0, [sp, #92]
   166b0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   166b4:	mov	w2, #0x5                   	// #5
   166b8:	mov	w1, #0x0                   	// #0
   166bc:	mov	w0, w20
   166c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   166c4:	add	x21, sp, #0x5c
   166c8:	mov	w1, w0
   166cc:	mov	x0, x19
   166d0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   166d4:	mov	w1, w0
   166d8:	mov	x0, x21
   166dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   166e0:	tst	w0, #0xff
   166e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   166e8:	mov	w2, #0x5                   	// #5
   166ec:	mov	w0, w20
   166f0:	mov	w1, w2
   166f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   166f8:	mov	w1, w0
   166fc:	mov	x0, x19
   16700:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16704:	mov	w1, w0
   16708:	mov	x0, x21
   1670c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16710:	tst	w0, #0xff
   16714:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16718:	ldr	w0, [sp, #92]
   1671c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16720:	mov	w2, #0x5                   	// #5
   16724:	mov	w1, #0x0                   	// #0
   16728:	mov	w0, w20
   1672c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16730:	add	x21, sp, #0x5c
   16734:	mov	w1, w0
   16738:	mov	x0, x19
   1673c:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16740:	mov	w1, w0
   16744:	mov	x0, x21
   16748:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1674c:	tst	w0, #0xff
   16750:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16754:	mov	w2, #0x5                   	// #5
   16758:	mov	w0, w20
   1675c:	mov	w1, w2
   16760:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16764:	mov	w1, w0
   16768:	mov	x0, x19
   1676c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16770:	mov	w1, w0
   16774:	mov	x0, x21
   16778:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1677c:	tst	w0, #0xff
   16780:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16784:	ldr	w0, [sp, #92]
   16788:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1678c:	mov	w2, #0x5                   	// #5
   16790:	mov	w1, #0x0                   	// #0
   16794:	mov	w0, w20
   16798:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1679c:	mov	w1, w0
   167a0:	mov	x0, x19
   167a4:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   167a8:	mov	w1, w0
   167ac:	add	x0, sp, #0x5c
   167b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   167b4:	tst	w0, #0xff
   167b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   167bc:	mov	w2, #0x8                   	// #8
   167c0:	mov	w1, #0xd                   	// #13
   167c4:	mov	w0, w20
   167c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   167cc:	mov	w1, #0x2                   	// #2
   167d0:	mov	w0, w0
   167d4:	strb	w1, [sp, #120]
   167d8:	add	x1, sp, #0x78
   167dc:	str	x0, [sp, #128]
   167e0:	add	x0, x19, #0x10
   167e4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   167e8:	ldr	w0, [sp, #92]
   167ec:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   167f0:	mov	w2, #0x5                   	// #5
   167f4:	mov	w0, w20
   167f8:	mov	w1, w2
   167fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16800:	add	x21, sp, #0x5c
   16804:	mov	w1, w0
   16808:	mov	x0, x19
   1680c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16810:	mov	w1, w0
   16814:	mov	x0, x21
   16818:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1681c:	tst	w0, #0xff
   16820:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16824:	mov	w2, #0x5                   	// #5
   16828:	mov	w1, #0x10                  	// #16
   1682c:	mov	w0, w20
   16830:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16834:	mov	w1, w0
   16838:	mov	x0, x19
   1683c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16840:	mov	w1, w0
   16844:	mov	x0, x21
   16848:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1684c:	tst	w0, #0xff
   16850:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16854:	mov	w2, #0x4                   	// #4
   16858:	add	x19, x19, #0x10
   1685c:	add	x21, sp, #0x78
   16860:	mov	w1, #0x0                   	// #0
   16864:	mov	w0, w20
   16868:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1686c:	mov	w0, w0
   16870:	mov	x1, x21
   16874:	mov	w22, #0x2                   	// #2
   16878:	strb	w22, [sp, #120]
   1687c:	str	x0, [sp, #128]
   16880:	mov	x0, x19
   16884:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   16888:	mov	w2, #0x4                   	// #4
   1688c:	mov	w1, #0xc                   	// #12
   16890:	mov	w0, w20
   16894:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16898:	mov	w0, w0
   1689c:	mov	x1, x21
   168a0:	strb	w22, [sp, #120]
   168a4:	str	x0, [sp, #128]
   168a8:	mov	x0, x19
   168ac:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   168b0:	ldr	w0, [sp, #92]
   168b4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   168b8:	mov	w2, #0x5                   	// #5
   168bc:	mov	w1, #0x0                   	// #0
   168c0:	mov	w0, w20
   168c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   168c8:	add	x21, sp, #0x5c
   168cc:	mov	w1, w0
   168d0:	mov	x0, x19
   168d4:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   168d8:	mov	w1, w0
   168dc:	mov	x0, x21
   168e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   168e4:	tst	w0, #0xff
   168e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   168ec:	mov	w2, #0x5                   	// #5
   168f0:	mov	w0, w20
   168f4:	mov	w1, w2
   168f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   168fc:	mov	w1, w0
   16900:	mov	x0, x19
   16904:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16908:	mov	w1, w0
   1690c:	mov	x0, x21
   16910:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16914:	tst	w0, #0xff
   16918:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1691c:	mov	w2, #0x5                   	// #5
   16920:	mov	w1, #0x10                  	// #16
   16924:	mov	w0, w20
   16928:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1692c:	mov	w1, w0
   16930:	mov	x0, x19
   16934:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16938:	mov	w1, w0
   1693c:	mov	x0, x21
   16940:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16944:	tst	w0, #0xff
   16948:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1694c:	ldr	w0, [sp, #92]
   16950:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16954:	mov	w2, #0x5                   	// #5
   16958:	mov	w1, #0x0                   	// #0
   1695c:	mov	w0, w20
   16960:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16964:	add	x21, sp, #0x5c
   16968:	mov	w1, w0
   1696c:	mov	x0, x19
   16970:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16974:	mov	w1, w0
   16978:	mov	x0, x21
   1697c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16980:	tst	w0, #0xff
   16984:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16988:	mov	w2, #0x5                   	// #5
   1698c:	mov	w0, w20
   16990:	mov	w1, w2
   16994:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16998:	mov	w1, w0
   1699c:	mov	x0, x19
   169a0:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   169a4:	mov	w1, w0
   169a8:	mov	x0, x21
   169ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   169b0:	tst	w0, #0xff
   169b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   169b8:	mov	w2, #0x5                   	// #5
   169bc:	mov	w1, #0x10                  	// #16
   169c0:	mov	w0, w20
   169c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   169c8:	mov	w1, w0
   169cc:	mov	x0, x19
   169d0:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   169d4:	mov	w1, w0
   169d8:	mov	x0, x21
   169dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   169e0:	tst	w0, #0xff
   169e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   169e8:	mov	w2, #0x4                   	// #4
   169ec:	mov	w1, #0xc                   	// #12
   169f0:	mov	w0, w20
   169f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   169f8:	mov	w1, #0x2                   	// #2
   169fc:	mov	w0, w0
   16a00:	strb	w1, [sp, #120]
   16a04:	add	x1, sp, #0x78
   16a08:	str	x0, [sp, #128]
   16a0c:	add	x0, x19, #0x10
   16a10:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   16a14:	ldr	w0, [sp, #92]
   16a18:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16a1c:	mov	w2, #0x5                   	// #5
   16a20:	mov	w1, #0x0                   	// #0
   16a24:	mov	w0, w20
   16a28:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16a2c:	add	x21, sp, #0x5c
   16a30:	mov	w1, w0
   16a34:	mov	x0, x19
   16a38:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16a3c:	mov	w1, w0
   16a40:	mov	x0, x21
   16a44:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16a48:	tst	w0, #0xff
   16a4c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16a50:	mov	w2, #0x5                   	// #5
   16a54:	mov	w0, w20
   16a58:	mov	w1, w2
   16a5c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16a60:	mov	w1, w0
   16a64:	mov	x0, x19
   16a68:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16a6c:	mov	w1, w0
   16a70:	mov	x0, x21
   16a74:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16a78:	tst	w0, #0xff
   16a7c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16a80:	mov	w2, #0x5                   	// #5
   16a84:	mov	w1, #0xa                   	// #10
   16a88:	mov	w0, w20
   16a8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16a90:	orr	w1, w0, #0x20
   16a94:	mov	x0, x19
   16a98:	bl	868 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv.isra.0>
   16a9c:	mov	w1, w0
   16aa0:	mov	x0, x21
   16aa4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16aa8:	tst	w0, #0xff
   16aac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16ab0:	ldr	w0, [sp, #92]
   16ab4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16ab8:	mov	w2, #0x5                   	// #5
   16abc:	mov	w1, #0x0                   	// #0
   16ac0:	mov	w0, w20
   16ac4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16ac8:	add	x21, sp, #0x5c
   16acc:	mov	w1, w0
   16ad0:	mov	x0, x19
   16ad4:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16ad8:	mov	w1, w0
   16adc:	mov	x0, x21
   16ae0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16ae4:	tst	w0, #0xff
   16ae8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16aec:	mov	w2, #0x5                   	// #5
   16af0:	mov	w0, w20
   16af4:	mov	w1, w2
   16af8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16afc:	mov	w1, w0
   16b00:	mov	x0, x19
   16b04:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16b08:	mov	w1, w0
   16b0c:	mov	x0, x21
   16b10:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16b14:	tst	w0, #0xff
   16b18:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16b1c:	mov	w2, #0x5                   	// #5
   16b20:	mov	w1, #0xa                   	// #10
   16b24:	mov	w0, w20
   16b28:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16b2c:	orr	w1, w0, #0x20
   16b30:	mov	x0, x19
   16b34:	bl	868 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv.isra.0>
   16b38:	mov	w1, w0
   16b3c:	mov	x0, x21
   16b40:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16b44:	tst	w0, #0xff
   16b48:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16b4c:	ldr	w0, [sp, #92]
   16b50:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16b54:	mov	w2, #0x5                   	// #5
   16b58:	mov	w1, #0x0                   	// #0
   16b5c:	mov	w0, w20
   16b60:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16b64:	add	x21, sp, #0x5c
   16b68:	mov	w1, w0
   16b6c:	mov	x0, x19
   16b70:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16b74:	mov	w1, w0
   16b78:	mov	x0, x21
   16b7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16b80:	tst	w0, #0xff
   16b84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16b88:	mov	w2, #0x5                   	// #5
   16b8c:	mov	w0, w20
   16b90:	mov	w1, w2
   16b94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16b98:	mov	w1, w0
   16b9c:	mov	x0, x19
   16ba0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16ba4:	mov	w1, w0
   16ba8:	mov	x0, x21
   16bac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16bb0:	tst	w0, #0xff
   16bb4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16bb8:	ldr	w0, [sp, #92]
   16bbc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16bc0:	mov	w2, #0x5                   	// #5
   16bc4:	mov	w0, w20
   16bc8:	mov	w1, w2
   16bcc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16bd0:	add	x21, sp, #0x5c
   16bd4:	mov	w1, w0
   16bd8:	mov	x0, x19
   16bdc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16be0:	mov	w1, w0
   16be4:	mov	x0, x21
   16be8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16bec:	tst	w0, #0xff
   16bf0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16bf4:	mov	w2, #0x5                   	// #5
   16bf8:	mov	w1, #0x10                  	// #16
   16bfc:	mov	w0, w20
   16c00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16c04:	mov	w1, w0
   16c08:	mov	x0, x19
   16c0c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16c10:	mov	w1, w0
   16c14:	mov	x0, x21
   16c18:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16c1c:	tst	w0, #0xff
   16c20:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16c24:	ldr	w0, [sp, #92]
   16c28:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16c2c:	mov	w2, #0x5                   	// #5
   16c30:	mov	w0, w20
   16c34:	mov	w1, w2
   16c38:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16c3c:	mov	w1, w0
   16c40:	mov	x0, x19
   16c44:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16c48:	mov	w1, w0
   16c4c:	add	x0, sp, #0x5c
   16c50:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16c54:	tst	w0, #0xff
   16c58:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16c5c:	ldr	w0, [sp, #92]
   16c60:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16c64:	mov	w2, #0x5                   	// #5
   16c68:	mov	w1, #0x0                   	// #0
   16c6c:	mov	w0, w20
   16c70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16c74:	mov	w1, w0
   16c78:	mov	x0, x19
   16c7c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16c80:	mov	w1, w0
   16c84:	add	x0, sp, #0x5c
   16c88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16c8c:	tst	w0, #0xff
   16c90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16c94:	mov	w2, #0x8                   	// #8
   16c98:	mov	w1, #0xd                   	// #13
   16c9c:	mov	w0, w20
   16ca0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16ca4:	mov	w1, #0x2                   	// #2
   16ca8:	mov	w0, w0
   16cac:	strb	w1, [sp, #120]
   16cb0:	add	x1, sp, #0x78
   16cb4:	str	x0, [sp, #128]
   16cb8:	add	x0, x19, #0x10
   16cbc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   16cc0:	ldr	w0, [sp, #92]
   16cc4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16cc8:	mov	w2, #0x5                   	// #5
   16ccc:	mov	w0, w20
   16cd0:	mov	w1, w2
   16cd4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16cd8:	add	x21, sp, #0x5c
   16cdc:	mov	w1, w0
   16ce0:	mov	x0, x19
   16ce4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16ce8:	mov	w1, w0
   16cec:	mov	x0, x21
   16cf0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16cf4:	tst	w0, #0xff
   16cf8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16cfc:	mov	w2, #0x5                   	// #5
   16d00:	mov	w1, #0x10                  	// #16
   16d04:	mov	w0, w20
   16d08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16d0c:	mov	w1, w0
   16d10:	mov	x0, x19
   16d14:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16d18:	mov	w1, w0
   16d1c:	mov	x0, x21
   16d20:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16d24:	tst	w0, #0xff
   16d28:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16d2c:	mov	w2, #0x4                   	// #4
   16d30:	add	x19, x19, #0x10
   16d34:	add	x21, sp, #0x78
   16d38:	mov	w1, #0x0                   	// #0
   16d3c:	mov	w0, w20
   16d40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16d44:	mov	w0, w0
   16d48:	mov	x1, x21
   16d4c:	mov	w22, #0x2                   	// #2
   16d50:	strb	w22, [sp, #120]
   16d54:	str	x0, [sp, #128]
   16d58:	mov	x0, x19
   16d5c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   16d60:	mov	w2, #0x4                   	// #4
   16d64:	mov	w1, #0xc                   	// #12
   16d68:	mov	w0, w20
   16d6c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16d70:	mov	w0, w0
   16d74:	mov	x1, x21
   16d78:	strb	w22, [sp, #120]
   16d7c:	str	x0, [sp, #128]
   16d80:	mov	x0, x19
   16d84:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   16d88:	ldr	w0, [sp, #92]
   16d8c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16d90:	mov	w2, #0x5                   	// #5
   16d94:	mov	w1, #0x0                   	// #0
   16d98:	mov	w0, w20
   16d9c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16da0:	add	x21, sp, #0x5c
   16da4:	mov	w1, w0
   16da8:	mov	x0, x19
   16dac:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16db0:	mov	w1, w0
   16db4:	mov	x0, x21
   16db8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16dbc:	tst	w0, #0xff
   16dc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16dc4:	mov	w2, #0x5                   	// #5
   16dc8:	mov	w0, w20
   16dcc:	mov	w1, w2
   16dd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16dd4:	mov	w1, w0
   16dd8:	mov	x0, x19
   16ddc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16de0:	mov	w1, w0
   16de4:	mov	x0, x21
   16de8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16dec:	tst	w0, #0xff
   16df0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16df4:	mov	w2, #0x5                   	// #5
   16df8:	mov	w1, #0x10                  	// #16
   16dfc:	mov	w0, w20
   16e00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16e04:	mov	w1, w0
   16e08:	mov	x0, x19
   16e0c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16e10:	mov	w1, w0
   16e14:	mov	x0, x21
   16e18:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16e1c:	tst	w0, #0xff
   16e20:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16e24:	mov	w2, #0x4                   	// #4
   16e28:	mov	w1, #0xc                   	// #12
   16e2c:	mov	w0, w20
   16e30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16e34:	mov	w1, #0x2                   	// #2
   16e38:	mov	w0, w0
   16e3c:	strb	w1, [sp, #120]
   16e40:	add	x1, sp, #0x78
   16e44:	str	x0, [sp, #128]
   16e48:	add	x0, x19, #0x10
   16e4c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   16e50:	ldr	w0, [sp, #92]
   16e54:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16e58:	mov	w2, #0x5                   	// #5
   16e5c:	mov	w1, #0x0                   	// #0
   16e60:	mov	w0, w20
   16e64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16e68:	add	x21, sp, #0x5c
   16e6c:	mov	w1, w0
   16e70:	mov	x0, x19
   16e74:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16e78:	mov	w1, w0
   16e7c:	mov	x0, x21
   16e80:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16e84:	tst	w0, #0xff
   16e88:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16e8c:	mov	w2, #0x5                   	// #5
   16e90:	mov	w0, w20
   16e94:	mov	w1, w2
   16e98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16e9c:	mov	w1, w0
   16ea0:	mov	x0, x19
   16ea4:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16ea8:	mov	w1, w0
   16eac:	mov	x0, x21
   16eb0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16eb4:	tst	w0, #0xff
   16eb8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16ebc:	mov	w2, #0x5                   	// #5
   16ec0:	mov	w1, #0xa                   	// #10
   16ec4:	mov	w0, w20
   16ec8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16ecc:	orr	w1, w0, #0x20
   16ed0:	mov	x0, x19
   16ed4:	bl	868 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv.isra.0>
   16ed8:	mov	w1, w0
   16edc:	mov	x0, x21
   16ee0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16ee4:	tst	w0, #0xff
   16ee8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16eec:	ldr	w0, [sp, #92]
   16ef0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16ef4:	mov	w2, #0x5                   	// #5
   16ef8:	mov	w1, #0x0                   	// #0
   16efc:	mov	w0, w20
   16f00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16f04:	add	x21, sp, #0x5c
   16f08:	mov	w1, w0
   16f0c:	mov	x0, x19
   16f10:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16f14:	mov	w1, w0
   16f18:	mov	x0, x21
   16f1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16f20:	tst	w0, #0xff
   16f24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16f28:	mov	w2, #0x5                   	// #5
   16f2c:	mov	w0, w20
   16f30:	mov	w1, w2
   16f34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16f38:	mov	w1, w0
   16f3c:	mov	x0, x19
   16f40:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16f44:	mov	w1, w0
   16f48:	mov	x0, x21
   16f4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16f50:	tst	w0, #0xff
   16f54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16f58:	mov	w2, #0x5                   	// #5
   16f5c:	mov	w1, #0xa                   	// #10
   16f60:	mov	w0, w20
   16f64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16f68:	orr	w1, w0, #0x20
   16f6c:	mov	x0, x19
   16f70:	bl	868 <_ZL26DecodeFixedPointScaleImm32RN4llvm6MCInstEjmPKv.isra.0>
   16f74:	mov	w1, w0
   16f78:	mov	x0, x21
   16f7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16f80:	tst	w0, #0xff
   16f84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16f88:	ldr	w0, [sp, #92]
   16f8c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16f90:	mov	w2, #0x5                   	// #5
   16f94:	mov	w1, #0x0                   	// #0
   16f98:	mov	w0, w20
   16f9c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16fa0:	add	x21, sp, #0x5c
   16fa4:	mov	w1, w0
   16fa8:	mov	x0, x19
   16fac:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16fb0:	mov	w1, w0
   16fb4:	mov	x0, x21
   16fb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16fbc:	tst	w0, #0xff
   16fc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16fc4:	mov	w2, #0x5                   	// #5
   16fc8:	mov	w0, w20
   16fcc:	mov	w1, w2
   16fd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   16fd4:	mov	w1, w0
   16fd8:	mov	x0, x19
   16fdc:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   16fe0:	mov	w1, w0
   16fe4:	mov	x0, x21
   16fe8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   16fec:	tst	w0, #0xff
   16ff0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   16ff4:	ldr	w0, [sp, #92]
   16ff8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   16ffc:	mov	w2, #0x5                   	// #5
   17000:	mov	w1, #0x0                   	// #0
   17004:	mov	w0, w20
   17008:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1700c:	add	x21, sp, #0x5c
   17010:	mov	w1, w0
   17014:	mov	x0, x19
   17018:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1701c:	mov	w1, w0
   17020:	mov	x0, x21
   17024:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17028:	tst	w0, #0xff
   1702c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17030:	mov	w2, #0x5                   	// #5
   17034:	mov	w0, w20
   17038:	mov	w1, w2
   1703c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17040:	mov	w1, w0
   17044:	mov	x0, x19
   17048:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1704c:	mov	w1, w0
   17050:	mov	x0, x21
   17054:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17058:	tst	w0, #0xff
   1705c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17060:	ldr	w0, [sp, #92]
   17064:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17068:	mov	w2, #0x5                   	// #5
   1706c:	mov	w0, w20
   17070:	mov	w1, w2
   17074:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17078:	add	x21, sp, #0x5c
   1707c:	mov	w1, w0
   17080:	mov	x0, x19
   17084:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17088:	mov	w1, w0
   1708c:	mov	x0, x21
   17090:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17094:	tst	w0, #0xff
   17098:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1709c:	mov	w2, #0x5                   	// #5
   170a0:	mov	w1, #0x10                  	// #16
   170a4:	mov	w0, w20
   170a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   170ac:	mov	w1, w0
   170b0:	mov	x0, x19
   170b4:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   170b8:	mov	w1, w0
   170bc:	mov	x0, x21
   170c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   170c4:	tst	w0, #0xff
   170c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   170cc:	ldr	w0, [sp, #92]
   170d0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   170d4:	mov	w2, #0x5                   	// #5
   170d8:	mov	w0, w20
   170dc:	mov	w1, w2
   170e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   170e4:	mov	w1, w0
   170e8:	mov	x0, x19
   170ec:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   170f0:	mov	w1, w0
   170f4:	add	x0, sp, #0x5c
   170f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   170fc:	tst	w0, #0xff
   17100:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17104:	ldr	w0, [sp, #92]
   17108:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1710c:	mov	w2, #0x5                   	// #5
   17110:	mov	w1, #0x0                   	// #0
   17114:	mov	w0, w20
   17118:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1711c:	add	x21, sp, #0x5c
   17120:	mov	w1, w0
   17124:	mov	x0, x19
   17128:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1712c:	mov	w1, w0
   17130:	mov	x0, x21
   17134:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17138:	tst	w0, #0xff
   1713c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17140:	mov	w2, #0x5                   	// #5
   17144:	mov	w0, w20
   17148:	mov	w1, w2
   1714c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17150:	mov	w1, w0
   17154:	mov	x0, x19
   17158:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1715c:	mov	w1, w0
   17160:	mov	x0, x21
   17164:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17168:	tst	w0, #0xff
   1716c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17170:	ldr	w0, [sp, #92]
   17174:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17178:	mov	w2, #0x5                   	// #5
   1717c:	mov	w1, #0x0                   	// #0
   17180:	mov	w0, w20
   17184:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17188:	add	x21, sp, #0x5c
   1718c:	mov	w1, w0
   17190:	mov	x0, x19
   17194:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17198:	mov	w1, w0
   1719c:	mov	x0, x21
   171a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   171a4:	tst	w0, #0xff
   171a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   171ac:	mov	w2, #0x5                   	// #5
   171b0:	mov	w0, w20
   171b4:	mov	w1, w2
   171b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   171bc:	mov	w1, w0
   171c0:	mov	x0, x19
   171c4:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   171c8:	mov	w1, w0
   171cc:	mov	x0, x21
   171d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   171d4:	tst	w0, #0xff
   171d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   171dc:	ldr	w0, [sp, #92]
   171e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   171e4:	mov	w2, #0x5                   	// #5
   171e8:	mov	w1, #0x0                   	// #0
   171ec:	mov	w0, w20
   171f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   171f4:	add	x21, sp, #0x5c
   171f8:	mov	w1, w0
   171fc:	mov	x0, x19
   17200:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17204:	mov	w1, w0
   17208:	mov	x0, x21
   1720c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17210:	tst	w0, #0xff
   17214:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17218:	mov	w2, #0x5                   	// #5
   1721c:	mov	w0, w20
   17220:	mov	w1, w2
   17224:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17228:	mov	w1, w0
   1722c:	mov	x0, x19
   17230:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17234:	mov	w1, w0
   17238:	mov	x0, x21
   1723c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17240:	tst	w0, #0xff
   17244:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17248:	ldr	w0, [sp, #92]
   1724c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17250:	mov	w2, #0x5                   	// #5
   17254:	mov	w1, #0x0                   	// #0
   17258:	mov	w0, w20
   1725c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17260:	mov	w1, w0
   17264:	mov	x0, x19
   17268:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1726c:	mov	w1, w0
   17270:	add	x0, sp, #0x5c
   17274:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17278:	tst	w0, #0xff
   1727c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17280:	mov	w2, #0x8                   	// #8
   17284:	mov	w1, #0xd                   	// #13
   17288:	mov	w0, w20
   1728c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17290:	mov	w1, #0x2                   	// #2
   17294:	mov	w0, w0
   17298:	strb	w1, [sp, #120]
   1729c:	add	x1, sp, #0x78
   172a0:	str	x0, [sp, #128]
   172a4:	add	x0, x19, #0x10
   172a8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   172ac:	ldr	w0, [sp, #92]
   172b0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   172b4:	mov	w2, #0x5                   	// #5
   172b8:	mov	w0, w20
   172bc:	mov	w1, w2
   172c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   172c4:	add	x21, sp, #0x5c
   172c8:	mov	w1, w0
   172cc:	mov	x0, x19
   172d0:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   172d4:	mov	w1, w0
   172d8:	mov	x0, x21
   172dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   172e0:	tst	w0, #0xff
   172e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   172e8:	mov	w2, #0x5                   	// #5
   172ec:	mov	w1, #0x10                  	// #16
   172f0:	mov	w0, w20
   172f4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   172f8:	mov	w1, w0
   172fc:	mov	x0, x19
   17300:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17304:	mov	w1, w0
   17308:	mov	x0, x21
   1730c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17310:	tst	w0, #0xff
   17314:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17318:	mov	w2, #0x4                   	// #4
   1731c:	add	x19, x19, #0x10
   17320:	add	x21, sp, #0x78
   17324:	mov	w1, #0x0                   	// #0
   17328:	mov	w0, w20
   1732c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17330:	mov	w0, w0
   17334:	mov	x1, x21
   17338:	mov	w22, #0x2                   	// #2
   1733c:	strb	w22, [sp, #120]
   17340:	str	x0, [sp, #128]
   17344:	mov	x0, x19
   17348:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1734c:	mov	w2, #0x4                   	// #4
   17350:	mov	w1, #0xc                   	// #12
   17354:	mov	w0, w20
   17358:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1735c:	mov	w0, w0
   17360:	mov	x1, x21
   17364:	strb	w22, [sp, #120]
   17368:	str	x0, [sp, #128]
   1736c:	mov	x0, x19
   17370:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   17374:	ldr	w0, [sp, #92]
   17378:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1737c:	mov	w2, #0x5                   	// #5
   17380:	mov	w1, #0x0                   	// #0
   17384:	mov	w0, w20
   17388:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1738c:	add	x21, sp, #0x5c
   17390:	mov	w1, w0
   17394:	mov	x0, x19
   17398:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1739c:	mov	w1, w0
   173a0:	mov	x0, x21
   173a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   173a8:	tst	w0, #0xff
   173ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   173b0:	mov	w2, #0x5                   	// #5
   173b4:	mov	w0, w20
   173b8:	mov	w1, w2
   173bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   173c0:	mov	w1, w0
   173c4:	mov	x0, x19
   173c8:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   173cc:	mov	w1, w0
   173d0:	mov	x0, x21
   173d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   173d8:	tst	w0, #0xff
   173dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   173e0:	mov	w2, #0x5                   	// #5
   173e4:	mov	w1, #0x10                  	// #16
   173e8:	mov	w0, w20
   173ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   173f0:	mov	w1, w0
   173f4:	mov	x0, x19
   173f8:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   173fc:	mov	w1, w0
   17400:	mov	x0, x21
   17404:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17408:	tst	w0, #0xff
   1740c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17410:	ldr	w0, [sp, #92]
   17414:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17418:	mov	w2, #0x5                   	// #5
   1741c:	mov	w1, #0x0                   	// #0
   17420:	mov	w0, w20
   17424:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17428:	add	x21, sp, #0x5c
   1742c:	mov	w1, w0
   17430:	mov	x0, x19
   17434:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17438:	mov	w1, w0
   1743c:	mov	x0, x21
   17440:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17444:	tst	w0, #0xff
   17448:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1744c:	mov	w2, #0x5                   	// #5
   17450:	mov	w0, w20
   17454:	mov	w1, w2
   17458:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1745c:	mov	w1, w0
   17460:	mov	x0, x19
   17464:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17468:	mov	w1, w0
   1746c:	mov	x0, x21
   17470:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17474:	tst	w0, #0xff
   17478:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1747c:	mov	w2, #0x5                   	// #5
   17480:	mov	w1, #0x10                  	// #16
   17484:	mov	w0, w20
   17488:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1748c:	mov	w1, w0
   17490:	mov	x0, x19
   17494:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17498:	mov	w1, w0
   1749c:	mov	x0, x21
   174a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   174a4:	tst	w0, #0xff
   174a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   174ac:	mov	w2, #0x4                   	// #4
   174b0:	mov	w1, #0xc                   	// #12
   174b4:	mov	w0, w20
   174b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   174bc:	mov	w1, #0x2                   	// #2
   174c0:	mov	w0, w0
   174c4:	strb	w1, [sp, #120]
   174c8:	add	x1, sp, #0x78
   174cc:	str	x0, [sp, #128]
   174d0:	add	x0, x19, #0x10
   174d4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   174d8:	ldr	w0, [sp, #92]
   174dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   174e0:	mov	w2, #0x5                   	// #5
   174e4:	mov	w1, #0x0                   	// #0
   174e8:	mov	w0, w20
   174ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   174f0:	add	x21, sp, #0x5c
   174f4:	mov	w1, w0
   174f8:	mov	x0, x19
   174fc:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17500:	mov	w1, w0
   17504:	mov	x0, x21
   17508:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1750c:	tst	w0, #0xff
   17510:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17514:	mov	w2, #0x5                   	// #5
   17518:	mov	w0, w20
   1751c:	mov	w1, w2
   17520:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17524:	mov	w1, w0
   17528:	mov	x0, x19
   1752c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17530:	mov	w1, w0
   17534:	mov	x0, x21
   17538:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1753c:	tst	w0, #0xff
   17540:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17544:	mov	w2, #0x5                   	// #5
   17548:	mov	w1, #0x10                  	// #16
   1754c:	mov	w0, w20
   17550:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17554:	mov	w1, w0
   17558:	mov	x0, x19
   1755c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17560:	mov	w1, w0
   17564:	mov	x0, x21
   17568:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1756c:	tst	w0, #0xff
   17570:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17574:	mov	w2, #0x5                   	// #5
   17578:	mov	w1, #0xa                   	// #10
   1757c:	mov	w0, w20
   17580:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17584:	mov	w1, w0
   17588:	mov	x0, x19
   1758c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17590:	mov	w1, w0
   17594:	mov	x0, x21
   17598:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1759c:	tst	w0, #0xff
   175a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   175a4:	ldr	w0, [sp, #92]
   175a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   175ac:	mov	w2, #0x5                   	// #5
   175b0:	mov	w1, #0x0                   	// #0
   175b4:	mov	w0, w20
   175b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   175bc:	add	x21, sp, #0x5c
   175c0:	mov	w1, w0
   175c4:	mov	x0, x19
   175c8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   175cc:	mov	w1, w0
   175d0:	mov	x0, x21
   175d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   175d8:	tst	w0, #0xff
   175dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   175e0:	mov	w2, #0x5                   	// #5
   175e4:	mov	w0, w20
   175e8:	mov	w1, w2
   175ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   175f0:	mov	w1, w0
   175f4:	mov	x0, x19
   175f8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   175fc:	mov	w1, w0
   17600:	mov	x0, x21
   17604:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17608:	tst	w0, #0xff
   1760c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17610:	mov	w2, #0x5                   	// #5
   17614:	mov	w1, #0x10                  	// #16
   17618:	mov	w0, w20
   1761c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17620:	mov	w1, w0
   17624:	mov	x0, x19
   17628:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1762c:	mov	w1, w0
   17630:	mov	x0, x21
   17634:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17638:	tst	w0, #0xff
   1763c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17640:	mov	w2, #0x5                   	// #5
   17644:	mov	w1, #0xa                   	// #10
   17648:	mov	w0, w20
   1764c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17650:	mov	w1, w0
   17654:	mov	x0, x19
   17658:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1765c:	mov	w1, w0
   17660:	mov	x0, x21
   17664:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17668:	tst	w0, #0xff
   1766c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17670:	ldr	w0, [sp, #92]
   17674:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17678:	mov	w2, #0x5                   	// #5
   1767c:	mov	w1, #0x0                   	// #0
   17680:	mov	w0, w20
   17684:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17688:	add	x21, sp, #0x5c
   1768c:	mov	w1, w0
   17690:	mov	x0, x19
   17694:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17698:	mov	w1, w0
   1769c:	mov	x0, x21
   176a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   176a4:	tst	w0, #0xff
   176a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   176ac:	mov	w2, #0x5                   	// #5
   176b0:	mov	w0, w20
   176b4:	mov	w1, w2
   176b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   176bc:	mov	w1, w0
   176c0:	mov	x0, x19
   176c4:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   176c8:	mov	w1, w0
   176cc:	mov	x0, x21
   176d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   176d4:	tst	w0, #0xff
   176d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   176dc:	mov	w2, #0x5                   	// #5
   176e0:	mov	w1, #0x10                  	// #16
   176e4:	mov	w0, w20
   176e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   176ec:	mov	w1, w0
   176f0:	mov	x0, x19
   176f4:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   176f8:	mov	w1, w0
   176fc:	mov	x0, x21
   17700:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17704:	tst	w0, #0xff
   17708:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1770c:	mov	w2, #0x5                   	// #5
   17710:	mov	w1, #0xa                   	// #10
   17714:	mov	w0, w20
   17718:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1771c:	mov	w1, w0
   17720:	mov	x0, x19
   17724:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17728:	mov	w1, w0
   1772c:	mov	x0, x21
   17730:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17734:	tst	w0, #0xff
   17738:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1773c:	ldr	w0, [sp, #92]
   17740:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17744:	mov	w2, #0x5                   	// #5
   17748:	mov	w1, #0x0                   	// #0
   1774c:	mov	w0, w20
   17750:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17754:	add	x21, sp, #0x5c
   17758:	mov	w1, w0
   1775c:	mov	x0, x19
   17760:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17764:	mov	w1, w0
   17768:	mov	x0, x21
   1776c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17770:	tst	w0, #0xff
   17774:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17778:	mov	w2, #0x5                   	// #5
   1777c:	mov	w0, w20
   17780:	mov	w1, w2
   17784:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17788:	mov	w1, w0
   1778c:	mov	x0, x19
   17790:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17794:	mov	w1, w0
   17798:	mov	x0, x21
   1779c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   177a0:	tst	w0, #0xff
   177a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   177a8:	mov	w2, #0x5                   	// #5
   177ac:	mov	w1, #0x10                  	// #16
   177b0:	mov	w0, w20
   177b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   177b8:	mov	w1, w0
   177bc:	mov	x0, x19
   177c0:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   177c4:	mov	w1, w0
   177c8:	mov	x0, x21
   177cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   177d0:	tst	w0, #0xff
   177d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   177d8:	mov	w2, #0x1                   	// #1
   177dc:	mov	w1, #0xc                   	// #12
   177e0:	mov	w0, w20
   177e4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   177e8:	mov	w2, #0x1                   	// #1
   177ec:	mov	w22, w0
   177f0:	mov	w1, #0xf                   	// #15
   177f4:	mov	w0, w20
   177f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   177fc:	orr	w1, w22, w0, lsl #1
   17800:	mov	x0, x19
   17804:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   17808:	mov	w1, w0
   1780c:	mov	x0, x21
   17810:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17814:	tst	w0, #0xff
   17818:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1781c:	ldr	w0, [sp, #92]
   17820:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17824:	mov	w2, #0x5                   	// #5
   17828:	mov	w1, #0x0                   	// #0
   1782c:	mov	w0, w20
   17830:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17834:	add	x21, sp, #0x5c
   17838:	mov	w1, w0
   1783c:	mov	x0, x19
   17840:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17844:	mov	w1, w0
   17848:	mov	x0, x21
   1784c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17850:	tst	w0, #0xff
   17854:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17858:	mov	w2, #0x5                   	// #5
   1785c:	mov	w0, w20
   17860:	mov	w1, w2
   17864:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17868:	mov	w1, w0
   1786c:	mov	x0, x19
   17870:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17874:	mov	w1, w0
   17878:	mov	x0, x21
   1787c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17880:	tst	w0, #0xff
   17884:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17888:	mov	w2, #0x5                   	// #5
   1788c:	mov	w1, #0x10                  	// #16
   17890:	mov	w0, w20
   17894:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17898:	mov	w1, w0
   1789c:	mov	x0, x19
   178a0:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   178a4:	mov	w1, w0
   178a8:	mov	x0, x21
   178ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   178b0:	tst	w0, #0xff
   178b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   178b8:	mov	w2, #0x1                   	// #1
   178bc:	mov	w1, #0xc                   	// #12
   178c0:	mov	w0, w20
   178c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   178c8:	mov	w2, #0x1                   	// #1
   178cc:	mov	w22, w0
   178d0:	mov	w1, #0xf                   	// #15
   178d4:	mov	w0, w20
   178d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   178dc:	orr	w1, w22, w0, lsl #1
   178e0:	mov	x0, x19
   178e4:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   178e8:	mov	w1, w0
   178ec:	mov	x0, x21
   178f0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   178f4:	tst	w0, #0xff
   178f8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   178fc:	ldr	w0, [sp, #92]
   17900:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17904:	mov	w2, #0x5                   	// #5
   17908:	mov	w1, #0x0                   	// #0
   1790c:	mov	w0, w20
   17910:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17914:	add	x21, sp, #0x5c
   17918:	mov	w1, w0
   1791c:	mov	x0, x19
   17920:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17924:	mov	w1, w0
   17928:	mov	x0, x21
   1792c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17930:	tst	w0, #0xff
   17934:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17938:	mov	w2, #0x5                   	// #5
   1793c:	mov	w0, w20
   17940:	mov	w1, w2
   17944:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17948:	mov	w1, w0
   1794c:	mov	x0, x19
   17950:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17954:	mov	w1, w0
   17958:	mov	x0, x21
   1795c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17960:	tst	w0, #0xff
   17964:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17968:	mov	w2, #0x5                   	// #5
   1796c:	mov	w1, #0x10                  	// #16
   17970:	mov	w0, w20
   17974:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17978:	mov	w1, w0
   1797c:	mov	x0, x19
   17980:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17984:	mov	w1, w0
   17988:	mov	x0, x21
   1798c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17990:	tst	w0, #0xff
   17994:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17998:	mov	w2, #0x1                   	// #1
   1799c:	mov	w1, #0xc                   	// #12
   179a0:	mov	w0, w20
   179a4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   179a8:	mov	w2, #0x1                   	// #1
   179ac:	mov	w22, w0
   179b0:	mov	w1, #0xf                   	// #15
   179b4:	mov	w0, w20
   179b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   179bc:	orr	w1, w22, w0, lsl #1
   179c0:	mov	x0, x19
   179c4:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   179c8:	mov	w1, w0
   179cc:	mov	x0, x21
   179d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   179d4:	tst	w0, #0xff
   179d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   179dc:	ldr	w0, [sp, #92]
   179e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   179e4:	mov	w2, #0x5                   	// #5
   179e8:	mov	w1, #0x0                   	// #0
   179ec:	mov	w0, w20
   179f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   179f4:	add	x21, sp, #0x5c
   179f8:	mov	w1, w0
   179fc:	mov	x0, x19
   17a00:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17a04:	mov	w1, w0
   17a08:	mov	x0, x21
   17a0c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17a10:	tst	w0, #0xff
   17a14:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17a18:	mov	w2, #0x5                   	// #5
   17a1c:	mov	w0, w20
   17a20:	mov	w1, w2
   17a24:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17a28:	mov	w1, w0
   17a2c:	mov	x0, x19
   17a30:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17a34:	mov	w1, w0
   17a38:	mov	x0, x21
   17a3c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17a40:	tst	w0, #0xff
   17a44:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17a48:	mov	w2, #0x5                   	// #5
   17a4c:	mov	w1, #0x10                  	// #16
   17a50:	mov	w0, w20
   17a54:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17a58:	mov	w1, w0
   17a5c:	mov	x0, x19
   17a60:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17a64:	mov	w1, w0
   17a68:	mov	x0, x21
   17a6c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17a70:	tst	w0, #0xff
   17a74:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17a78:	mov	w2, #0x1                   	// #1
   17a7c:	mov	w1, #0xc                   	// #12
   17a80:	mov	w0, w20
   17a84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17a88:	mov	w2, #0x1                   	// #1
   17a8c:	mov	w22, w0
   17a90:	mov	w1, #0xf                   	// #15
   17a94:	mov	w0, w20
   17a98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17a9c:	orr	w1, w22, w0, lsl #1
   17aa0:	mov	x0, x19
   17aa4:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   17aa8:	mov	w1, w0
   17aac:	mov	x0, x21
   17ab0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17ab4:	tst	w0, #0xff
   17ab8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17abc:	ldr	w0, [sp, #92]
   17ac0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17ac4:	mov	w2, #0x5                   	// #5
   17ac8:	mov	w1, #0x0                   	// #0
   17acc:	mov	w0, w20
   17ad0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17ad4:	add	x23, sp, #0x5c
   17ad8:	mov	w1, w0
   17adc:	mov	x0, x19
   17ae0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17ae4:	mov	w1, w0
   17ae8:	mov	x0, x23
   17aec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17af0:	tst	w0, #0xff
   17af4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17af8:	mov	w2, #0x13                  	// #19
   17afc:	mov	w1, #0x5                   	// #5
   17b00:	mov	w0, w20
   17b04:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17b08:	mov	x3, x21
   17b0c:	mov	x2, x22
   17b10:	mov	w1, w0
   17b14:	mov	x0, x19
   17b18:	bl	924 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   17b1c:	mov	w1, w0
   17b20:	mov	x0, x23
   17b24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17b28:	tst	w0, #0xff
   17b2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17b30:	ldr	w0, [sp, #92]
   17b34:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17b38:	mov	w2, #0x5                   	// #5
   17b3c:	mov	w1, #0x0                   	// #0
   17b40:	mov	w0, w20
   17b44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17b48:	add	x21, sp, #0x5c
   17b4c:	mov	w1, w0
   17b50:	mov	x0, x19
   17b54:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17b58:	mov	w1, w0
   17b5c:	mov	x0, x21
   17b60:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17b64:	tst	w0, #0xff
   17b68:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17b6c:	mov	w2, #0x5                   	// #5
   17b70:	mov	w1, #0x0                   	// #0
   17b74:	mov	w0, w20
   17b78:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17b7c:	mov	w1, w0
   17b80:	mov	x0, x19
   17b84:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17b88:	mov	w1, w0
   17b8c:	mov	x0, x21
   17b90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17b94:	tst	w0, #0xff
   17b98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17b9c:	mov	w2, #0x5                   	// #5
   17ba0:	mov	w0, w20
   17ba4:	mov	w1, w2
   17ba8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17bac:	mov	w1, w0
   17bb0:	mov	x0, x19
   17bb4:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17bb8:	mov	w1, w0
   17bbc:	mov	x0, x21
   17bc0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17bc4:	tst	w0, #0xff
   17bc8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17bcc:	mov	w2, #0x5                   	// #5
   17bd0:	mov	w1, #0x10                  	// #16
   17bd4:	mov	w0, w20
   17bd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17bdc:	mov	w1, w0
   17be0:	mov	x0, x19
   17be4:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17be8:	mov	w1, w0
   17bec:	mov	x0, x21
   17bf0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17bf4:	tst	w0, #0xff
   17bf8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17bfc:	ldr	w0, [sp, #92]
   17c00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17c04:	mov	w2, #0x5                   	// #5
   17c08:	mov	w1, #0x0                   	// #0
   17c0c:	mov	w0, w20
   17c10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17c14:	add	x21, sp, #0x5c
   17c18:	mov	w1, w0
   17c1c:	mov	x0, x19
   17c20:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17c24:	mov	w1, w0
   17c28:	mov	x0, x21
   17c2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17c30:	tst	w0, #0xff
   17c34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17c38:	mov	w2, #0x5                   	// #5
   17c3c:	mov	w0, w20
   17c40:	mov	w1, w2
   17c44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17c48:	mov	w1, w0
   17c4c:	mov	x0, x19
   17c50:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17c54:	mov	w1, w0
   17c58:	mov	x0, x21
   17c5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17c60:	tst	w0, #0xff
   17c64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17c68:	mov	w2, #0x1                   	// #1
   17c6c:	mov	w1, #0x14                  	// #20
   17c70:	mov	w0, w20
   17c74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17c78:	mov	w1, #0x2                   	// #2
   17c7c:	mov	w0, w0
   17c80:	strb	w1, [sp, #120]
   17c84:	add	x1, sp, #0x78
   17c88:	str	x0, [sp, #128]
   17c8c:	add	x0, x19, #0x10
   17c90:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   17c94:	ldr	w0, [sp, #92]
   17c98:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17c9c:	mov	w2, #0x5                   	// #5
   17ca0:	mov	w1, #0x0                   	// #0
   17ca4:	mov	w0, w20
   17ca8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17cac:	add	x21, sp, #0x5c
   17cb0:	mov	w1, w0
   17cb4:	mov	x0, x19
   17cb8:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17cbc:	mov	w1, w0
   17cc0:	mov	x0, x21
   17cc4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17cc8:	tst	w0, #0xff
   17ccc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17cd0:	mov	w2, #0x5                   	// #5
   17cd4:	mov	w0, w20
   17cd8:	mov	w1, w2
   17cdc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17ce0:	mov	w1, w0
   17ce4:	mov	x0, x19
   17ce8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17cec:	mov	w1, w0
   17cf0:	mov	x0, x21
   17cf4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17cf8:	tst	w0, #0xff
   17cfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17d00:	mov	w2, #0x2                   	// #2
   17d04:	mov	w1, #0x13                  	// #19
   17d08:	mov	w0, w20
   17d0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17d10:	mov	w1, #0x2                   	// #2
   17d14:	mov	w0, w0
   17d18:	strb	w1, [sp, #120]
   17d1c:	add	x1, sp, #0x78
   17d20:	str	x0, [sp, #128]
   17d24:	add	x0, x19, #0x10
   17d28:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   17d2c:	ldr	w0, [sp, #92]
   17d30:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17d34:	mov	w2, #0x5                   	// #5
   17d38:	mov	w1, #0x0                   	// #0
   17d3c:	mov	w0, w20
   17d40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17d44:	add	x21, sp, #0x5c
   17d48:	mov	w1, w0
   17d4c:	mov	x0, x19
   17d50:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17d54:	mov	w1, w0
   17d58:	mov	x0, x21
   17d5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17d60:	tst	w0, #0xff
   17d64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17d68:	mov	w2, #0x5                   	// #5
   17d6c:	mov	w0, w20
   17d70:	mov	w1, w2
   17d74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17d78:	mov	w1, w0
   17d7c:	mov	x0, x19
   17d80:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17d84:	mov	w1, w0
   17d88:	mov	x0, x21
   17d8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17d90:	tst	w0, #0xff
   17d94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17d98:	mov	w2, #0x3                   	// #3
   17d9c:	mov	w1, #0x12                  	// #18
   17da0:	mov	w0, w20
   17da4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17da8:	mov	w1, #0x2                   	// #2
   17dac:	mov	w0, w0
   17db0:	strb	w1, [sp, #120]
   17db4:	add	x1, sp, #0x78
   17db8:	str	x0, [sp, #128]
   17dbc:	add	x0, x19, #0x10
   17dc0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   17dc4:	ldr	w0, [sp, #92]
   17dc8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17dcc:	mov	w2, #0x5                   	// #5
   17dd0:	mov	w1, #0x0                   	// #0
   17dd4:	mov	w0, w20
   17dd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17ddc:	add	x21, sp, #0x5c
   17de0:	mov	w1, w0
   17de4:	mov	x0, x19
   17de8:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17dec:	mov	w1, w0
   17df0:	mov	x0, x21
   17df4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17df8:	tst	w0, #0xff
   17dfc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17e00:	mov	w2, #0x5                   	// #5
   17e04:	mov	w0, w20
   17e08:	mov	w1, w2
   17e0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17e10:	mov	w1, w0
   17e14:	mov	x0, x19
   17e18:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17e1c:	mov	w1, w0
   17e20:	mov	x0, x21
   17e24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17e28:	tst	w0, #0xff
   17e2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17e30:	mov	w2, #0x4                   	// #4
   17e34:	mov	w1, #0x11                  	// #17
   17e38:	mov	w0, w20
   17e3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17e40:	mov	w1, #0x2                   	// #2
   17e44:	mov	w0, w0
   17e48:	strb	w1, [sp, #120]
   17e4c:	add	x1, sp, #0x78
   17e50:	str	x0, [sp, #128]
   17e54:	add	x0, x19, #0x10
   17e58:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   17e5c:	ldr	w0, [sp, #92]
   17e60:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17e64:	mov	w2, #0x5                   	// #5
   17e68:	mov	w1, #0x0                   	// #0
   17e6c:	mov	w0, w20
   17e70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17e74:	add	x21, sp, #0x5c
   17e78:	mov	w1, w0
   17e7c:	mov	x0, x19
   17e80:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17e84:	mov	w1, w0
   17e88:	mov	x0, x21
   17e8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17e90:	tst	w0, #0xff
   17e94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17e98:	mov	w2, #0x5                   	// #5
   17e9c:	mov	w0, w20
   17ea0:	mov	w1, w2
   17ea4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17ea8:	mov	w1, w0
   17eac:	mov	x0, x19
   17eb0:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17eb4:	mov	w1, w0
   17eb8:	mov	x0, x21
   17ebc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17ec0:	tst	w0, #0xff
   17ec4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17ec8:	mov	w2, #0x5                   	// #5
   17ecc:	mov	w1, #0x10                  	// #16
   17ed0:	mov	w0, w20
   17ed4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17ed8:	mov	w1, w0
   17edc:	mov	x0, x19
   17ee0:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17ee4:	mov	w1, w0
   17ee8:	mov	x0, x21
   17eec:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17ef0:	tst	w0, #0xff
   17ef4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17ef8:	ldr	w0, [sp, #92]
   17efc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17f00:	mov	w2, #0x5                   	// #5
   17f04:	mov	w1, #0x0                   	// #0
   17f08:	mov	w0, w20
   17f0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17f10:	add	x21, sp, #0x5c
   17f14:	mov	w1, w0
   17f18:	mov	x0, x19
   17f1c:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17f20:	mov	w1, w0
   17f24:	mov	x0, x21
   17f28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17f2c:	tst	w0, #0xff
   17f30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17f34:	mov	w2, #0x5                   	// #5
   17f38:	mov	w1, #0x0                   	// #0
   17f3c:	mov	w0, w20
   17f40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17f44:	mov	w1, w0
   17f48:	mov	x0, x19
   17f4c:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17f50:	mov	w1, w0
   17f54:	mov	x0, x21
   17f58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17f5c:	tst	w0, #0xff
   17f60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17f64:	mov	w2, #0x5                   	// #5
   17f68:	mov	w0, w20
   17f6c:	mov	w1, w2
   17f70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17f74:	mov	w1, w0
   17f78:	mov	x0, x19
   17f7c:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17f80:	mov	w1, w0
   17f84:	mov	x0, x21
   17f88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17f8c:	tst	w0, #0xff
   17f90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17f94:	ldr	w0, [sp, #92]
   17f98:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   17f9c:	mov	w2, #0x5                   	// #5
   17fa0:	mov	w1, #0x0                   	// #0
   17fa4:	mov	w0, w20
   17fa8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17fac:	add	x21, sp, #0x5c
   17fb0:	mov	w1, w0
   17fb4:	mov	x0, x19
   17fb8:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17fbc:	mov	w1, w0
   17fc0:	mov	x0, x21
   17fc4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17fc8:	tst	w0, #0xff
   17fcc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   17fd0:	mov	w2, #0x5                   	// #5
   17fd4:	mov	w1, #0x0                   	// #0
   17fd8:	mov	w0, w20
   17fdc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   17fe0:	mov	w1, w0
   17fe4:	mov	x0, x19
   17fe8:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   17fec:	mov	w1, w0
   17ff0:	mov	x0, x21
   17ff4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   17ff8:	tst	w0, #0xff
   17ffc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18000:	mov	w2, #0x5                   	// #5
   18004:	mov	w0, w20
   18008:	mov	w1, w2
   1800c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18010:	mov	w1, w0
   18014:	mov	x0, x19
   18018:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1801c:	mov	w1, w0
   18020:	mov	x0, x21
   18024:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18028:	tst	w0, #0xff
   1802c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18030:	ldr	w0, [sp, #92]
   18034:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18038:	mov	w2, #0x5                   	// #5
   1803c:	mov	w1, #0x0                   	// #0
   18040:	mov	w0, w20
   18044:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18048:	add	x21, sp, #0x5c
   1804c:	mov	w1, w0
   18050:	mov	x0, x19
   18054:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18058:	mov	w1, w0
   1805c:	mov	x0, x21
   18060:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18064:	tst	w0, #0xff
   18068:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1806c:	mov	w2, #0x5                   	// #5
   18070:	mov	w1, #0x0                   	// #0
   18074:	mov	w0, w20
   18078:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1807c:	mov	w1, w0
   18080:	mov	x0, x19
   18084:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18088:	mov	w1, w0
   1808c:	mov	x0, x21
   18090:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18094:	tst	w0, #0xff
   18098:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1809c:	mov	w2, #0x5                   	// #5
   180a0:	mov	w0, w20
   180a4:	mov	w1, w2
   180a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   180ac:	mov	w1, w0
   180b0:	mov	x0, x19
   180b4:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   180b8:	mov	w1, w0
   180bc:	mov	x0, x21
   180c0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   180c4:	tst	w0, #0xff
   180c8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   180cc:	ldr	w0, [sp, #92]
   180d0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   180d4:	mov	w2, #0x5                   	// #5
   180d8:	mov	w1, #0x0                   	// #0
   180dc:	mov	w0, w20
   180e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   180e4:	add	x21, sp, #0x5c
   180e8:	mov	w1, w0
   180ec:	mov	x0, x19
   180f0:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   180f4:	mov	w1, w0
   180f8:	mov	x0, x21
   180fc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18100:	tst	w0, #0xff
   18104:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18108:	mov	w2, #0x5                   	// #5
   1810c:	mov	w0, w20
   18110:	mov	w1, w2
   18114:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18118:	mov	w1, w0
   1811c:	mov	x0, x19
   18120:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18124:	mov	w1, w0
   18128:	mov	x0, x21
   1812c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18130:	tst	w0, #0xff
   18134:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18138:	ldr	w0, [sp, #92]
   1813c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18140:	mov	w2, #0x5                   	// #5
   18144:	mov	w1, #0x0                   	// #0
   18148:	mov	w0, w20
   1814c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18150:	add	x21, sp, #0x5c
   18154:	mov	w1, w0
   18158:	mov	x0, x19
   1815c:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18160:	mov	w1, w0
   18164:	mov	x0, x21
   18168:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1816c:	tst	w0, #0xff
   18170:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18174:	mov	w2, #0x5                   	// #5
   18178:	mov	w0, w20
   1817c:	mov	w1, w2
   18180:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18184:	mov	w1, w0
   18188:	mov	x0, x19
   1818c:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18190:	mov	w1, w0
   18194:	mov	x0, x21
   18198:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1819c:	tst	w0, #0xff
   181a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   181a4:	ldr	w0, [sp, #92]
   181a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   181ac:	mov	w2, #0x5                   	// #5
   181b0:	mov	w1, #0x0                   	// #0
   181b4:	mov	w0, w20
   181b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   181bc:	add	x21, sp, #0x5c
   181c0:	mov	w1, w0
   181c4:	mov	x0, x19
   181c8:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   181cc:	mov	w1, w0
   181d0:	mov	x0, x21
   181d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   181d8:	tst	w0, #0xff
   181dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   181e0:	mov	w2, #0x5                   	// #5
   181e4:	mov	w1, #0x0                   	// #0
   181e8:	mov	w0, w20
   181ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   181f0:	mov	w1, w0
   181f4:	mov	x0, x19
   181f8:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   181fc:	mov	w1, w0
   18200:	mov	x0, x21
   18204:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18208:	tst	w0, #0xff
   1820c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18210:	mov	w2, #0x5                   	// #5
   18214:	mov	w0, w20
   18218:	mov	w1, w2
   1821c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18220:	mov	w1, w0
   18224:	mov	x0, x19
   18228:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1822c:	mov	w1, w0
   18230:	mov	x0, x21
   18234:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18238:	tst	w0, #0xff
   1823c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18240:	mov	w2, #0x5                   	// #5
   18244:	mov	w1, #0x10                  	// #16
   18248:	mov	w0, w20
   1824c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18250:	mov	w1, w0
   18254:	mov	x0, x19
   18258:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1825c:	mov	w1, w0
   18260:	mov	x0, x21
   18264:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18268:	tst	w0, #0xff
   1826c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18270:	ldr	w0, [sp, #92]
   18274:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18278:	mov	w2, #0x5                   	// #5
   1827c:	mov	w1, #0x0                   	// #0
   18280:	mov	w0, w20
   18284:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18288:	add	x21, sp, #0x5c
   1828c:	mov	w1, w0
   18290:	mov	x0, x19
   18294:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18298:	mov	w1, w0
   1829c:	mov	x0, x21
   182a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   182a4:	tst	w0, #0xff
   182a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   182ac:	mov	w2, #0x5                   	// #5
   182b0:	mov	w1, #0x0                   	// #0
   182b4:	mov	w0, w20
   182b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   182bc:	mov	w1, w0
   182c0:	mov	x0, x19
   182c4:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   182c8:	mov	w1, w0
   182cc:	mov	x0, x21
   182d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   182d4:	tst	w0, #0xff
   182d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   182dc:	mov	w2, #0x5                   	// #5
   182e0:	mov	w0, w20
   182e4:	mov	w1, w2
   182e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   182ec:	mov	w1, w0
   182f0:	mov	x0, x19
   182f4:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   182f8:	mov	w1, w0
   182fc:	mov	x0, x21
   18300:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18304:	tst	w0, #0xff
   18308:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1830c:	mov	w2, #0x5                   	// #5
   18310:	mov	w1, #0x10                  	// #16
   18314:	mov	w0, w20
   18318:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1831c:	mov	w1, w0
   18320:	mov	x0, x19
   18324:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18328:	mov	w1, w0
   1832c:	mov	x0, x21
   18330:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18334:	tst	w0, #0xff
   18338:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1833c:	ldr	w0, [sp, #92]
   18340:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18344:	mov	w2, #0x5                   	// #5
   18348:	mov	w1, #0x0                   	// #0
   1834c:	mov	w0, w20
   18350:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18354:	add	x21, sp, #0x5c
   18358:	mov	w1, w0
   1835c:	mov	x0, x19
   18360:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18364:	mov	w1, w0
   18368:	mov	x0, x21
   1836c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18370:	tst	w0, #0xff
   18374:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18378:	mov	w2, #0x5                   	// #5
   1837c:	mov	w0, w20
   18380:	mov	w1, w2
   18384:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18388:	mov	w1, w0
   1838c:	mov	x0, x19
   18390:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18394:	mov	w1, w0
   18398:	mov	x0, x21
   1839c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   183a0:	tst	w0, #0xff
   183a4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   183a8:	mov	w2, #0x5                   	// #5
   183ac:	mov	w1, #0x10                  	// #16
   183b0:	mov	w0, w20
   183b4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   183b8:	mov	w1, w0
   183bc:	mov	x0, x19
   183c0:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   183c4:	mov	w1, w0
   183c8:	mov	x0, x21
   183cc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   183d0:	tst	w0, #0xff
   183d4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   183d8:	ldr	w0, [sp, #92]
   183dc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   183e0:	mov	w2, #0x5                   	// #5
   183e4:	mov	w1, #0x0                   	// #0
   183e8:	mov	w0, w20
   183ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   183f0:	add	x21, sp, #0x5c
   183f4:	mov	w1, w0
   183f8:	mov	x0, x19
   183fc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18400:	mov	w1, w0
   18404:	mov	x0, x21
   18408:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1840c:	tst	w0, #0xff
   18410:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18414:	mov	w2, #0x5                   	// #5
   18418:	mov	w0, w20
   1841c:	mov	w1, w2
   18420:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18424:	mov	w1, w0
   18428:	mov	x0, x19
   1842c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18430:	mov	w1, w0
   18434:	mov	x0, x21
   18438:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1843c:	tst	w0, #0xff
   18440:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18444:	mov	w2, #0x5                   	// #5
   18448:	mov	w1, #0x10                  	// #16
   1844c:	mov	w0, w20
   18450:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18454:	mov	w1, w0
   18458:	mov	x0, x19
   1845c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18460:	mov	w1, w0
   18464:	mov	x0, x21
   18468:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1846c:	tst	w0, #0xff
   18470:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18474:	ldr	w0, [sp, #92]
   18478:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1847c:	mov	w2, #0x5                   	// #5
   18480:	mov	w1, #0x0                   	// #0
   18484:	mov	w0, w20
   18488:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1848c:	add	x21, sp, #0x5c
   18490:	mov	w1, w0
   18494:	mov	x0, x19
   18498:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1849c:	mov	w1, w0
   184a0:	mov	x0, x21
   184a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   184a8:	tst	w0, #0xff
   184ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   184b0:	mov	w2, #0x5                   	// #5
   184b4:	mov	w0, w20
   184b8:	mov	w1, w2
   184bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   184c0:	mov	w1, w0
   184c4:	mov	x0, x19
   184c8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   184cc:	mov	w1, w0
   184d0:	mov	x0, x21
   184d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   184d8:	tst	w0, #0xff
   184dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   184e0:	mov	w2, #0x6                   	// #6
   184e4:	mov	w1, #0x10                  	// #16
   184e8:	mov	w0, w20
   184ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   184f0:	mov	w1, w0
   184f4:	mov	x0, x19
   184f8:	bl	bdc <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv.isra.0>
   184fc:	mov	w1, w0
   18500:	mov	x0, x21
   18504:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18508:	tst	w0, #0xff
   1850c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18510:	ldr	w0, [sp, #92]
   18514:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18518:	mov	w2, #0x5                   	// #5
   1851c:	mov	w1, #0x0                   	// #0
   18520:	mov	w0, w20
   18524:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18528:	add	x21, sp, #0x5c
   1852c:	mov	w1, w0
   18530:	mov	x0, x19
   18534:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18538:	mov	w1, w0
   1853c:	mov	x0, x21
   18540:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18544:	tst	w0, #0xff
   18548:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1854c:	mov	w2, #0x5                   	// #5
   18550:	mov	w1, #0x0                   	// #0
   18554:	mov	w0, w20
   18558:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1855c:	mov	w1, w0
   18560:	mov	x0, x19
   18564:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18568:	mov	w1, w0
   1856c:	mov	x0, x21
   18570:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18574:	tst	w0, #0xff
   18578:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1857c:	mov	w2, #0x5                   	// #5
   18580:	mov	w0, w20
   18584:	mov	w1, w2
   18588:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1858c:	mov	w1, w0
   18590:	mov	x0, x19
   18594:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18598:	mov	w1, w0
   1859c:	mov	x0, x21
   185a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   185a4:	tst	w0, #0xff
   185a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   185ac:	mov	w2, #0x4                   	// #4
   185b0:	mov	w1, #0x10                  	// #16
   185b4:	mov	w0, w20
   185b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   185bc:	mov	w1, w0
   185c0:	mov	x0, x19
   185c4:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   185c8:	mov	w1, w0
   185cc:	mov	x0, x21
   185d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   185d4:	tst	w0, #0xff
   185d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   185dc:	mov	w2, #0x1                   	// #1
   185e0:	mov	w1, #0xb                   	// #11
   185e4:	mov	w0, w20
   185e8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   185ec:	mov	w2, #0x2                   	// #2
   185f0:	mov	w21, w0
   185f4:	mov	w1, #0x14                  	// #20
   185f8:	mov	w0, w20
   185fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18600:	orr	w21, w0, w21, lsl #2
   18604:	mov	w1, #0x2                   	// #2
   18608:	add	x0, x19, #0x10
   1860c:	strb	w1, [sp, #120]
   18610:	add	x1, sp, #0x78
   18614:	str	x21, [sp, #128]
   18618:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1861c:	ldr	w0, [sp, #92]
   18620:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18624:	mov	w2, #0x5                   	// #5
   18628:	mov	w1, #0x0                   	// #0
   1862c:	mov	w0, w20
   18630:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18634:	add	x21, sp, #0x5c
   18638:	mov	w1, w0
   1863c:	mov	x0, x19
   18640:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18644:	mov	w1, w0
   18648:	mov	x0, x21
   1864c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18650:	tst	w0, #0xff
   18654:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18658:	mov	w2, #0x5                   	// #5
   1865c:	mov	w1, #0x0                   	// #0
   18660:	mov	w0, w20
   18664:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18668:	mov	w1, w0
   1866c:	mov	x0, x19
   18670:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18674:	mov	w1, w0
   18678:	mov	x0, x21
   1867c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18680:	tst	w0, #0xff
   18684:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18688:	mov	w2, #0x5                   	// #5
   1868c:	mov	w0, w20
   18690:	mov	w1, w2
   18694:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18698:	mov	w1, w0
   1869c:	mov	x0, x19
   186a0:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   186a4:	mov	w1, w0
   186a8:	mov	x0, x21
   186ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   186b0:	tst	w0, #0xff
   186b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   186b8:	mov	w2, #0x6                   	// #6
   186bc:	mov	w1, #0x10                  	// #16
   186c0:	mov	w0, w20
   186c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   186c8:	mov	w1, w0
   186cc:	mov	x0, x19
   186d0:	bl	bdc <_ZL20DecodeVecShiftR64ImmRN4llvm6MCInstEjmPKv.isra.0>
   186d4:	mov	w1, w0
   186d8:	mov	x0, x21
   186dc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   186e0:	tst	w0, #0xff
   186e4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   186e8:	ldr	w0, [sp, #92]
   186ec:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   186f0:	mov	w2, #0x5                   	// #5
   186f4:	mov	w1, #0x0                   	// #0
   186f8:	mov	w0, w20
   186fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18700:	add	x21, sp, #0x5c
   18704:	mov	w1, w0
   18708:	mov	x0, x19
   1870c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18710:	mov	w1, w0
   18714:	mov	x0, x21
   18718:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1871c:	tst	w0, #0xff
   18720:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18724:	mov	w2, #0x5                   	// #5
   18728:	mov	w1, #0x0                   	// #0
   1872c:	mov	w0, w20
   18730:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18734:	mov	w1, w0
   18738:	mov	x0, x19
   1873c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18740:	mov	w1, w0
   18744:	mov	x0, x21
   18748:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1874c:	tst	w0, #0xff
   18750:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18754:	mov	w2, #0x5                   	// #5
   18758:	mov	w0, w20
   1875c:	mov	w1, w2
   18760:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18764:	mov	w1, w0
   18768:	mov	x0, x19
   1876c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18770:	mov	w1, w0
   18774:	mov	x0, x21
   18778:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1877c:	tst	w0, #0xff
   18780:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18784:	mov	w2, #0x5                   	// #5
   18788:	mov	w1, #0x10                  	// #16
   1878c:	mov	w0, w20
   18790:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18794:	mov	w1, w0
   18798:	mov	x0, x19
   1879c:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   187a0:	mov	w1, w0
   187a4:	mov	x0, x21
   187a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   187ac:	tst	w0, #0xff
   187b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   187b4:	mov	w2, #0x1                   	// #1
   187b8:	mov	w1, #0xb                   	// #11
   187bc:	mov	w0, w20
   187c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   187c4:	mov	w2, #0x1                   	// #1
   187c8:	mov	w21, w0
   187cc:	mov	w1, #0x15                  	// #21
   187d0:	mov	w0, w20
   187d4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   187d8:	orr	w21, w0, w21, lsl #1
   187dc:	mov	w1, #0x2                   	// #2
   187e0:	add	x0, x19, #0x10
   187e4:	strb	w1, [sp, #120]
   187e8:	add	x1, sp, #0x78
   187ec:	str	x21, [sp, #128]
   187f0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   187f4:	ldr	w0, [sp, #92]
   187f8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   187fc:	mov	w2, #0x5                   	// #5
   18800:	mov	w1, #0x0                   	// #0
   18804:	mov	w0, w20
   18808:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1880c:	add	x21, sp, #0x5c
   18810:	mov	w1, w0
   18814:	mov	x0, x19
   18818:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1881c:	mov	w1, w0
   18820:	mov	x0, x21
   18824:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18828:	tst	w0, #0xff
   1882c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18830:	mov	w2, #0x5                   	// #5
   18834:	mov	w1, #0x0                   	// #0
   18838:	mov	w0, w20
   1883c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18840:	mov	w1, w0
   18844:	mov	x0, x19
   18848:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1884c:	mov	w1, w0
   18850:	mov	x0, x21
   18854:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18858:	tst	w0, #0xff
   1885c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18860:	mov	w2, #0x5                   	// #5
   18864:	mov	w0, w20
   18868:	mov	w1, w2
   1886c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18870:	mov	w1, w0
   18874:	mov	x0, x19
   18878:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1887c:	mov	w1, w0
   18880:	mov	x0, x21
   18884:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18888:	tst	w0, #0xff
   1888c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18890:	mov	w2, #0x5                   	// #5
   18894:	mov	w1, #0x10                  	// #16
   18898:	mov	w0, w20
   1889c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   188a0:	mov	w1, w0
   188a4:	mov	x0, x19
   188a8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   188ac:	mov	w1, w0
   188b0:	mov	x0, x21
   188b4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   188b8:	tst	w0, #0xff
   188bc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   188c0:	mov	w2, #0x1                   	// #1
   188c4:	mov	w1, #0xb                   	// #11
   188c8:	mov	w0, w20
   188cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   188d0:	mov	w1, #0x2                   	// #2
   188d4:	mov	w0, w0
   188d8:	strb	w1, [sp, #120]
   188dc:	add	x1, sp, #0x78
   188e0:	str	x0, [sp, #128]
   188e4:	add	x0, x19, #0x10
   188e8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   188ec:	ldr	w0, [sp, #92]
   188f0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   188f4:	mov	w2, #0x5                   	// #5
   188f8:	mov	w1, #0x0                   	// #0
   188fc:	mov	w0, w20
   18900:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18904:	add	x21, sp, #0x5c
   18908:	mov	w1, w0
   1890c:	mov	x0, x19
   18910:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18914:	mov	w1, w0
   18918:	mov	x0, x21
   1891c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18920:	tst	w0, #0xff
   18924:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18928:	mov	w2, #0x5                   	// #5
   1892c:	mov	w1, #0x0                   	// #0
   18930:	mov	w0, w20
   18934:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18938:	mov	w1, w0
   1893c:	mov	x0, x19
   18940:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18944:	mov	w1, w0
   18948:	mov	x0, x21
   1894c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18950:	tst	w0, #0xff
   18954:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18958:	mov	w2, #0x5                   	// #5
   1895c:	mov	w0, w20
   18960:	mov	w1, w2
   18964:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18968:	mov	w1, w0
   1896c:	mov	x0, x19
   18970:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18974:	mov	w1, w0
   18978:	mov	x0, x21
   1897c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18980:	tst	w0, #0xff
   18984:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18988:	mov	w2, #0x4                   	// #4
   1898c:	mov	w1, #0x10                  	// #16
   18990:	mov	w0, w20
   18994:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18998:	mov	w1, w0
   1899c:	mov	x0, x19
   189a0:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   189a4:	mov	w1, w0
   189a8:	mov	x0, x21
   189ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   189b0:	tst	w0, #0xff
   189b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   189b8:	mov	w2, #0x1                   	// #1
   189bc:	mov	w1, #0xb                   	// #11
   189c0:	mov	w0, w20
   189c4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   189c8:	mov	w2, #0x2                   	// #2
   189cc:	mov	w21, w0
   189d0:	mov	w1, #0x14                  	// #20
   189d4:	mov	w0, w20
   189d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   189dc:	orr	w21, w0, w21, lsl #2
   189e0:	mov	w1, #0x2                   	// #2
   189e4:	add	x0, x19, #0x10
   189e8:	strb	w1, [sp, #120]
   189ec:	add	x1, sp, #0x78
   189f0:	str	x21, [sp, #128]
   189f4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   189f8:	ldr	w0, [sp, #92]
   189fc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18a00:	mov	w2, #0x5                   	// #5
   18a04:	mov	w1, #0x0                   	// #0
   18a08:	mov	w0, w20
   18a0c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18a10:	add	x21, sp, #0x5c
   18a14:	mov	w1, w0
   18a18:	mov	x0, x19
   18a1c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18a20:	mov	w1, w0
   18a24:	mov	x0, x21
   18a28:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18a2c:	tst	w0, #0xff
   18a30:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18a34:	mov	w2, #0x5                   	// #5
   18a38:	mov	w1, #0x0                   	// #0
   18a3c:	mov	w0, w20
   18a40:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18a44:	mov	w1, w0
   18a48:	mov	x0, x19
   18a4c:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18a50:	mov	w1, w0
   18a54:	mov	x0, x21
   18a58:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18a5c:	tst	w0, #0xff
   18a60:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18a64:	mov	w2, #0x5                   	// #5
   18a68:	mov	w0, w20
   18a6c:	mov	w1, w2
   18a70:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18a74:	mov	w1, w0
   18a78:	mov	x0, x19
   18a7c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18a80:	mov	w1, w0
   18a84:	mov	x0, x21
   18a88:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18a8c:	tst	w0, #0xff
   18a90:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18a94:	mov	w2, #0x5                   	// #5
   18a98:	mov	w1, #0x10                  	// #16
   18a9c:	mov	w0, w20
   18aa0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18aa4:	mov	w1, w0
   18aa8:	mov	x0, x19
   18aac:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18ab0:	mov	w1, w0
   18ab4:	mov	x0, x21
   18ab8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18abc:	tst	w0, #0xff
   18ac0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18ac4:	mov	w2, #0x1                   	// #1
   18ac8:	mov	w1, #0xb                   	// #11
   18acc:	mov	w0, w20
   18ad0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18ad4:	mov	w2, #0x1                   	// #1
   18ad8:	mov	w21, w0
   18adc:	mov	w1, #0x15                  	// #21
   18ae0:	mov	w0, w20
   18ae4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18ae8:	orr	w21, w0, w21, lsl #1
   18aec:	mov	w1, #0x2                   	// #2
   18af0:	add	x0, x19, #0x10
   18af4:	strb	w1, [sp, #120]
   18af8:	add	x1, sp, #0x78
   18afc:	str	x21, [sp, #128]
   18b00:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   18b04:	ldr	w0, [sp, #92]
   18b08:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18b0c:	mov	w2, #0x5                   	// #5
   18b10:	mov	w1, #0x0                   	// #0
   18b14:	mov	w0, w20
   18b18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18b1c:	add	x21, sp, #0x5c
   18b20:	mov	w1, w0
   18b24:	mov	x0, x19
   18b28:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18b2c:	mov	w1, w0
   18b30:	mov	x0, x21
   18b34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18b38:	tst	w0, #0xff
   18b3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18b40:	mov	w2, #0x5                   	// #5
   18b44:	mov	w0, w20
   18b48:	mov	w1, w2
   18b4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18b50:	mov	w1, w0
   18b54:	mov	x0, x19
   18b58:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18b5c:	mov	w1, w0
   18b60:	mov	x0, x21
   18b64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18b68:	tst	w0, #0xff
   18b6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18b70:	mov	w2, #0x6                   	// #6
   18b74:	mov	w1, #0x10                  	// #16
   18b78:	mov	w0, w20
   18b7c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18b80:	mov	w1, w0
   18b84:	mov	x0, x19
   18b88:	bl	8a0 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv.isra.0>
   18b8c:	mov	w1, w0
   18b90:	mov	x0, x21
   18b94:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18b98:	tst	w0, #0xff
   18b9c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18ba0:	ldr	w0, [sp, #92]
   18ba4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18ba8:	mov	w2, #0x5                   	// #5
   18bac:	mov	w1, #0x0                   	// #0
   18bb0:	mov	w0, w20
   18bb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18bb8:	add	x21, sp, #0x5c
   18bbc:	mov	w1, w0
   18bc0:	mov	x0, x19
   18bc4:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18bc8:	mov	w1, w0
   18bcc:	mov	x0, x21
   18bd0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18bd4:	tst	w0, #0xff
   18bd8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18bdc:	mov	w2, #0x5                   	// #5
   18be0:	mov	w0, w20
   18be4:	mov	w1, w2
   18be8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18bec:	mov	w1, w0
   18bf0:	mov	x0, x19
   18bf4:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18bf8:	mov	w1, w0
   18bfc:	mov	x0, x21
   18c00:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18c04:	tst	w0, #0xff
   18c08:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18c0c:	mov	w2, #0x3                   	// #3
   18c10:	mov	w1, #0x10                  	// #16
   18c14:	mov	w0, w20
   18c18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18c1c:	mov	w1, w0
   18c20:	mov	x0, x19
   18c24:	bl	cac <_ZL19DecodeVecShiftL8ImmRN4llvm6MCInstEjmPKv.isra.0>
   18c28:	mov	w1, w0
   18c2c:	mov	x0, x21
   18c30:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18c34:	tst	w0, #0xff
   18c38:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18c3c:	ldr	w0, [sp, #92]
   18c40:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18c44:	mov	w2, #0x5                   	// #5
   18c48:	mov	w1, #0x0                   	// #0
   18c4c:	mov	w0, w20
   18c50:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18c54:	add	x21, sp, #0x5c
   18c58:	mov	w1, w0
   18c5c:	mov	x0, x19
   18c60:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18c64:	mov	w1, w0
   18c68:	mov	x0, x21
   18c6c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18c70:	tst	w0, #0xff
   18c74:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18c78:	mov	w2, #0x5                   	// #5
   18c7c:	mov	w0, w20
   18c80:	mov	w1, w2
   18c84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18c88:	mov	w1, w0
   18c8c:	mov	x0, x19
   18c90:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18c94:	mov	w1, w0
   18c98:	mov	x0, x21
   18c9c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18ca0:	tst	w0, #0xff
   18ca4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18ca8:	mov	w2, #0x4                   	// #4
   18cac:	mov	w1, #0x10                  	// #16
   18cb0:	mov	w0, w20
   18cb4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18cb8:	mov	w1, w0
   18cbc:	mov	x0, x19
   18cc0:	bl	cdc <_ZL20DecodeVecShiftL16ImmRN4llvm6MCInstEjmPKv.isra.0>
   18cc4:	mov	w1, w0
   18cc8:	mov	x0, x21
   18ccc:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18cd0:	tst	w0, #0xff
   18cd4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18cd8:	ldr	w0, [sp, #92]
   18cdc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18ce0:	mov	w2, #0x5                   	// #5
   18ce4:	mov	w1, #0x0                   	// #0
   18ce8:	mov	w0, w20
   18cec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18cf0:	add	x21, sp, #0x5c
   18cf4:	mov	w1, w0
   18cf8:	mov	x0, x19
   18cfc:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18d00:	mov	w1, w0
   18d04:	mov	x0, x21
   18d08:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18d0c:	tst	w0, #0xff
   18d10:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18d14:	mov	w2, #0x5                   	// #5
   18d18:	mov	w0, w20
   18d1c:	mov	w1, w2
   18d20:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18d24:	mov	w1, w0
   18d28:	mov	x0, x19
   18d2c:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18d30:	mov	w1, w0
   18d34:	mov	x0, x21
   18d38:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18d3c:	tst	w0, #0xff
   18d40:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18d44:	mov	w2, #0x5                   	// #5
   18d48:	mov	w1, #0x10                  	// #16
   18d4c:	mov	w0, w20
   18d50:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18d54:	mov	w1, w0
   18d58:	mov	x0, x19
   18d5c:	bl	d0c <_ZL20DecodeVecShiftL32ImmRN4llvm6MCInstEjmPKv.isra.0>
   18d60:	mov	w1, w0
   18d64:	mov	x0, x21
   18d68:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18d6c:	tst	w0, #0xff
   18d70:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18d74:	ldr	w0, [sp, #92]
   18d78:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18d7c:	mov	w2, #0x5                   	// #5
   18d80:	mov	w1, #0x0                   	// #0
   18d84:	mov	w0, w20
   18d88:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18d8c:	add	x21, sp, #0x5c
   18d90:	mov	w1, w0
   18d94:	mov	x0, x19
   18d98:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18d9c:	mov	w1, w0
   18da0:	mov	x0, x21
   18da4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18da8:	tst	w0, #0xff
   18dac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18db0:	mov	w2, #0x5                   	// #5
   18db4:	mov	w0, w20
   18db8:	mov	w1, w2
   18dbc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18dc0:	mov	w1, w0
   18dc4:	mov	x0, x19
   18dc8:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18dcc:	mov	w1, w0
   18dd0:	mov	x0, x21
   18dd4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18dd8:	tst	w0, #0xff
   18ddc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18de0:	mov	w2, #0x4                   	// #4
   18de4:	mov	w1, #0x10                  	// #16
   18de8:	mov	w0, w20
   18dec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18df0:	mov	w1, w0
   18df4:	mov	x0, x19
   18df8:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18dfc:	mov	w1, w0
   18e00:	mov	x0, x21
   18e04:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18e08:	tst	w0, #0xff
   18e0c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18e10:	mov	w2, #0x1                   	// #1
   18e14:	mov	w1, #0xb                   	// #11
   18e18:	mov	w0, w20
   18e1c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18e20:	mov	w2, #0x2                   	// #2
   18e24:	mov	w21, w0
   18e28:	mov	w1, #0x14                  	// #20
   18e2c:	mov	w0, w20
   18e30:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18e34:	orr	w21, w0, w21, lsl #2
   18e38:	mov	w1, #0x2                   	// #2
   18e3c:	add	x0, x19, #0x10
   18e40:	strb	w1, [sp, #120]
   18e44:	add	x1, sp, #0x78
   18e48:	str	x21, [sp, #128]
   18e4c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   18e50:	ldr	w0, [sp, #92]
   18e54:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18e58:	mov	w2, #0x5                   	// #5
   18e5c:	mov	w1, #0x0                   	// #0
   18e60:	mov	w0, w20
   18e64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18e68:	add	x21, sp, #0x5c
   18e6c:	mov	w1, w0
   18e70:	mov	x0, x19
   18e74:	bl	8d0 <_ZL23DecodeFPR8RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18e78:	mov	w1, w0
   18e7c:	mov	x0, x21
   18e80:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18e84:	tst	w0, #0xff
   18e88:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18e8c:	mov	w2, #0x5                   	// #5
   18e90:	mov	w0, w20
   18e94:	mov	w1, w2
   18e98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18e9c:	mov	w1, w0
   18ea0:	mov	x0, x19
   18ea4:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18ea8:	mov	w1, w0
   18eac:	mov	x0, x21
   18eb0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18eb4:	tst	w0, #0xff
   18eb8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18ebc:	mov	w2, #0x3                   	// #3
   18ec0:	mov	w1, #0x10                  	// #16
   18ec4:	mov	w0, w20
   18ec8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18ecc:	mov	w1, w0
   18ed0:	mov	x0, x19
   18ed4:	bl	c10 <_ZL19DecodeVecShiftR8ImmRN4llvm6MCInstEjmPKv.isra.0>
   18ed8:	mov	w1, w0
   18edc:	mov	x0, x21
   18ee0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18ee4:	tst	w0, #0xff
   18ee8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18eec:	ldr	w0, [sp, #92]
   18ef0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18ef4:	mov	w2, #0x5                   	// #5
   18ef8:	mov	w1, #0x0                   	// #0
   18efc:	mov	w0, w20
   18f00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18f04:	add	x21, sp, #0x5c
   18f08:	mov	w1, w0
   18f0c:	mov	x0, x19
   18f10:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18f14:	mov	w1, w0
   18f18:	mov	x0, x21
   18f1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18f20:	tst	w0, #0xff
   18f24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18f28:	mov	w2, #0x5                   	// #5
   18f2c:	mov	w0, w20
   18f30:	mov	w1, w2
   18f34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18f38:	mov	w1, w0
   18f3c:	mov	x0, x19
   18f40:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18f44:	mov	w1, w0
   18f48:	mov	x0, x21
   18f4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18f50:	tst	w0, #0xff
   18f54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18f58:	mov	w2, #0x4                   	// #4
   18f5c:	mov	w1, #0x10                  	// #16
   18f60:	mov	w0, w20
   18f64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18f68:	mov	w1, w0
   18f6c:	mov	x0, x19
   18f70:	bl	c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>
   18f74:	mov	w1, w0
   18f78:	mov	x0, x21
   18f7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18f80:	tst	w0, #0xff
   18f84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18f88:	ldr	w0, [sp, #92]
   18f8c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   18f90:	mov	w2, #0x5                   	// #5
   18f94:	mov	w1, #0x0                   	// #0
   18f98:	mov	w0, w20
   18f9c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18fa0:	add	x21, sp, #0x5c
   18fa4:	mov	w1, w0
   18fa8:	mov	x0, x19
   18fac:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18fb0:	mov	w1, w0
   18fb4:	mov	x0, x21
   18fb8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18fbc:	tst	w0, #0xff
   18fc0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18fc4:	mov	w2, #0x5                   	// #5
   18fc8:	mov	w0, w20
   18fcc:	mov	w1, w2
   18fd0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   18fd4:	mov	w1, w0
   18fd8:	mov	x0, x19
   18fdc:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   18fe0:	mov	w1, w0
   18fe4:	mov	x0, x21
   18fe8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   18fec:	tst	w0, #0xff
   18ff0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   18ff4:	mov	w2, #0x5                   	// #5
   18ff8:	mov	w1, #0x10                  	// #16
   18ffc:	mov	w0, w20
   19000:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19004:	mov	w1, w0
   19008:	mov	x0, x19
   1900c:	bl	c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>
   19010:	mov	w1, w0
   19014:	mov	x0, x21
   19018:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1901c:	tst	w0, #0xff
   19020:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19024:	ldr	w0, [sp, #92]
   19028:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1902c:	mov	w2, #0x5                   	// #5
   19030:	mov	w1, #0x0                   	// #0
   19034:	mov	w0, w20
   19038:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1903c:	add	x21, sp, #0x5c
   19040:	mov	w1, w0
   19044:	mov	x0, x19
   19048:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1904c:	mov	w1, w0
   19050:	mov	x0, x21
   19054:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19058:	tst	w0, #0xff
   1905c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19060:	mov	w2, #0x5                   	// #5
   19064:	mov	w0, w20
   19068:	mov	w1, w2
   1906c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19070:	mov	w1, w0
   19074:	mov	x0, x19
   19078:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1907c:	mov	w1, w0
   19080:	mov	x0, x21
   19084:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19088:	tst	w0, #0xff
   1908c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19090:	mov	w2, #0x5                   	// #5
   19094:	mov	w1, #0x10                  	// #16
   19098:	mov	w0, w20
   1909c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   190a0:	mov	w1, w0
   190a4:	mov	x0, x19
   190a8:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   190ac:	mov	w1, w0
   190b0:	mov	x0, x21
   190b4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   190b8:	tst	w0, #0xff
   190bc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   190c0:	mov	w2, #0x1                   	// #1
   190c4:	mov	w1, #0xb                   	// #11
   190c8:	mov	w0, w20
   190cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   190d0:	mov	w2, #0x1                   	// #1
   190d4:	mov	w21, w0
   190d8:	mov	w1, #0x15                  	// #21
   190dc:	mov	w0, w20
   190e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   190e4:	orr	w21, w0, w21, lsl #1
   190e8:	mov	w1, #0x2                   	// #2
   190ec:	add	x0, x19, #0x10
   190f0:	strb	w1, [sp, #120]
   190f4:	add	x1, sp, #0x78
   190f8:	str	x21, [sp, #128]
   190fc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   19100:	ldr	w0, [sp, #92]
   19104:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19108:	mov	w2, #0x5                   	// #5
   1910c:	mov	w1, #0x0                   	// #0
   19110:	mov	w0, w20
   19114:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19118:	add	x21, sp, #0x5c
   1911c:	mov	w1, w0
   19120:	mov	x0, x19
   19124:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19128:	mov	w1, w0
   1912c:	mov	x0, x21
   19130:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19134:	tst	w0, #0xff
   19138:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1913c:	mov	w2, #0x5                   	// #5
   19140:	mov	w0, w20
   19144:	mov	w1, w2
   19148:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1914c:	mov	w1, w0
   19150:	mov	x0, x19
   19154:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19158:	mov	w1, w0
   1915c:	mov	x0, x21
   19160:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19164:	tst	w0, #0xff
   19168:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1916c:	mov	w2, #0x5                   	// #5
   19170:	mov	w1, #0x10                  	// #16
   19174:	mov	w0, w20
   19178:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1917c:	mov	w1, w0
   19180:	mov	x0, x19
   19184:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19188:	mov	w1, w0
   1918c:	mov	x0, x21
   19190:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19194:	tst	w0, #0xff
   19198:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1919c:	mov	w2, #0x1                   	// #1
   191a0:	mov	w1, #0xb                   	// #11
   191a4:	mov	w0, w20
   191a8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   191ac:	mov	w1, #0x2                   	// #2
   191b0:	mov	w0, w0
   191b4:	strb	w1, [sp, #120]
   191b8:	add	x1, sp, #0x78
   191bc:	str	x0, [sp, #128]
   191c0:	add	x0, x19, #0x10
   191c4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   191c8:	ldr	w0, [sp, #92]
   191cc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   191d0:	mov	w2, #0x5                   	// #5
   191d4:	mov	w1, #0x0                   	// #0
   191d8:	mov	w0, w20
   191dc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   191e0:	add	x21, sp, #0x5c
   191e4:	mov	w1, w0
   191e8:	mov	x0, x19
   191ec:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   191f0:	mov	w1, w0
   191f4:	mov	x0, x21
   191f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   191fc:	tst	w0, #0xff
   19200:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19204:	mov	w2, #0x5                   	// #5
   19208:	mov	w0, w20
   1920c:	mov	w1, w2
   19210:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19214:	mov	w1, w0
   19218:	mov	x0, x19
   1921c:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19220:	mov	w1, w0
   19224:	mov	x0, x21
   19228:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1922c:	tst	w0, #0xff
   19230:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19234:	mov	w2, #0x4                   	// #4
   19238:	mov	w1, #0x10                  	// #16
   1923c:	mov	w0, w20
   19240:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19244:	mov	w1, w0
   19248:	mov	x0, x19
   1924c:	bl	de0 <_ZL28DecodeFPR128_loRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19250:	mov	w1, w0
   19254:	mov	x0, x21
   19258:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1925c:	tst	w0, #0xff
   19260:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19264:	mov	w2, #0x1                   	// #1
   19268:	mov	w1, #0xb                   	// #11
   1926c:	mov	w0, w20
   19270:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19274:	mov	w2, #0x2                   	// #2
   19278:	mov	w21, w0
   1927c:	mov	w1, #0x14                  	// #20
   19280:	mov	w0, w20
   19284:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19288:	orr	w21, w0, w21, lsl #2
   1928c:	mov	w1, #0x2                   	// #2
   19290:	add	x0, x19, #0x10
   19294:	strb	w1, [sp, #120]
   19298:	add	x1, sp, #0x78
   1929c:	str	x21, [sp, #128]
   192a0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   192a4:	ldr	w0, [sp, #92]
   192a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   192ac:	mov	w2, #0x5                   	// #5
   192b0:	mov	w1, #0x0                   	// #0
   192b4:	mov	w0, w20
   192b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   192bc:	add	x21, sp, #0x5c
   192c0:	mov	w1, w0
   192c4:	mov	x0, x19
   192c8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   192cc:	mov	w1, w0
   192d0:	mov	x0, x21
   192d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   192d8:	tst	w0, #0xff
   192dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   192e0:	mov	w2, #0x5                   	// #5
   192e4:	mov	w0, w20
   192e8:	mov	w1, w2
   192ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   192f0:	mov	w1, w0
   192f4:	mov	x0, x19
   192f8:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   192fc:	mov	w1, w0
   19300:	mov	x0, x21
   19304:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19308:	tst	w0, #0xff
   1930c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19310:	mov	w2, #0x5                   	// #5
   19314:	mov	w1, #0x10                  	// #16
   19318:	mov	w0, w20
   1931c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19320:	mov	w1, w0
   19324:	mov	x0, x19
   19328:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1932c:	mov	w1, w0
   19330:	mov	x0, x21
   19334:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19338:	tst	w0, #0xff
   1933c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19340:	mov	w2, #0x1                   	// #1
   19344:	mov	w1, #0xb                   	// #11
   19348:	mov	w0, w20
   1934c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19350:	mov	w2, #0x1                   	// #1
   19354:	mov	w21, w0
   19358:	mov	w1, #0x15                  	// #21
   1935c:	mov	w0, w20
   19360:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19364:	orr	w21, w0, w21, lsl #1
   19368:	mov	w1, #0x2                   	// #2
   1936c:	add	x0, x19, #0x10
   19370:	strb	w1, [sp, #120]
   19374:	add	x1, sp, #0x78
   19378:	str	x21, [sp, #128]
   1937c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   19380:	ldr	w0, [sp, #92]
   19384:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19388:	mov	w2, #0x5                   	// #5
   1938c:	mov	w1, #0x0                   	// #0
   19390:	mov	w0, w20
   19394:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19398:	add	x21, sp, #0x5c
   1939c:	mov	w1, w0
   193a0:	mov	x0, x19
   193a4:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   193a8:	mov	w1, w0
   193ac:	mov	x0, x21
   193b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   193b4:	tst	w0, #0xff
   193b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   193bc:	mov	w2, #0x5                   	// #5
   193c0:	mov	w0, w20
   193c4:	mov	w1, w2
   193c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   193cc:	mov	w1, w0
   193d0:	mov	x0, x19
   193d4:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   193d8:	mov	w1, w0
   193dc:	mov	x0, x21
   193e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   193e4:	tst	w0, #0xff
   193e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   193ec:	mov	w2, #0x4                   	// #4
   193f0:	mov	w1, #0x10                  	// #16
   193f4:	mov	w0, w20
   193f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   193fc:	mov	w1, w0
   19400:	mov	x0, x19
   19404:	bl	c44 <_ZL20DecodeVecShiftR16ImmRN4llvm6MCInstEjmPKv.isra.0>
   19408:	mov	w1, w0
   1940c:	mov	x0, x21
   19410:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19414:	tst	w0, #0xff
   19418:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1941c:	ldr	w0, [sp, #92]
   19420:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19424:	mov	w2, #0x5                   	// #5
   19428:	mov	w1, #0x0                   	// #0
   1942c:	mov	w0, w20
   19430:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19434:	add	x21, sp, #0x5c
   19438:	mov	w1, w0
   1943c:	mov	x0, x19
   19440:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19444:	mov	w1, w0
   19448:	mov	x0, x21
   1944c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19450:	tst	w0, #0xff
   19454:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19458:	mov	w2, #0x5                   	// #5
   1945c:	mov	w0, w20
   19460:	mov	w1, w2
   19464:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19468:	mov	w1, w0
   1946c:	mov	x0, x19
   19470:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19474:	mov	w1, w0
   19478:	mov	x0, x21
   1947c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19480:	tst	w0, #0xff
   19484:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19488:	mov	w2, #0x5                   	// #5
   1948c:	mov	w1, #0x10                  	// #16
   19490:	mov	w0, w20
   19494:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19498:	mov	w1, w0
   1949c:	mov	x0, x19
   194a0:	bl	c78 <_ZL20DecodeVecShiftR32ImmRN4llvm6MCInstEjmPKv.isra.0>
   194a4:	mov	w1, w0
   194a8:	mov	x0, x21
   194ac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   194b0:	tst	w0, #0xff
   194b4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   194b8:	ldr	w0, [sp, #92]
   194bc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   194c0:	mov	w2, #0x5                   	// #5
   194c4:	mov	w1, #0x0                   	// #0
   194c8:	mov	w0, w20
   194cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   194d0:	add	x21, sp, #0x5c
   194d4:	mov	w1, w0
   194d8:	mov	x0, x19
   194dc:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   194e0:	mov	w1, w0
   194e4:	mov	x0, x21
   194e8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   194ec:	tst	w0, #0xff
   194f0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   194f4:	mov	w2, #0x5                   	// #5
   194f8:	mov	w0, w20
   194fc:	mov	w1, w2
   19500:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19504:	mov	w1, w0
   19508:	mov	x0, x19
   1950c:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19510:	mov	w1, w0
   19514:	mov	x0, x21
   19518:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1951c:	tst	w0, #0xff
   19520:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19524:	mov	w2, #0x5                   	// #5
   19528:	mov	w1, #0x10                  	// #16
   1952c:	mov	w0, w20
   19530:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19534:	mov	w1, w0
   19538:	mov	x0, x19
   1953c:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19540:	mov	w1, w0
   19544:	mov	x0, x21
   19548:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1954c:	tst	w0, #0xff
   19550:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19554:	mov	w2, #0x1                   	// #1
   19558:	mov	w1, #0xc                   	// #12
   1955c:	mov	w0, w20
   19560:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19564:	mov	w2, #0x1                   	// #1
   19568:	mov	w22, w0
   1956c:	mov	w1, #0xf                   	// #15
   19570:	mov	w0, w20
   19574:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19578:	orr	w1, w22, w0, lsl #1
   1957c:	mov	x0, x19
   19580:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   19584:	mov	w1, w0
   19588:	mov	x0, x21
   1958c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19590:	tst	w0, #0xff
   19594:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19598:	ldr	w0, [sp, #92]
   1959c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   195a0:	mov	w2, #0x5                   	// #5
   195a4:	mov	w1, #0x0                   	// #0
   195a8:	mov	w0, w20
   195ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   195b0:	add	x21, sp, #0x5c
   195b4:	mov	w1, w0
   195b8:	mov	x0, x19
   195bc:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   195c0:	mov	w1, w0
   195c4:	mov	x0, x21
   195c8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   195cc:	tst	w0, #0xff
   195d0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   195d4:	mov	w2, #0x5                   	// #5
   195d8:	mov	w0, w20
   195dc:	mov	w1, w2
   195e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   195e4:	mov	w1, w0
   195e8:	mov	x0, x19
   195ec:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   195f0:	mov	w1, w0
   195f4:	mov	x0, x21
   195f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   195fc:	tst	w0, #0xff
   19600:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19604:	mov	w2, #0x5                   	// #5
   19608:	mov	w1, #0x10                  	// #16
   1960c:	mov	w0, w20
   19610:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19614:	mov	w1, w0
   19618:	mov	x0, x19
   1961c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19620:	mov	w1, w0
   19624:	mov	x0, x21
   19628:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1962c:	tst	w0, #0xff
   19630:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19634:	mov	w2, #0x1                   	// #1
   19638:	mov	w1, #0xc                   	// #12
   1963c:	mov	w0, w20
   19640:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19644:	mov	w2, #0x1                   	// #1
   19648:	mov	w22, w0
   1964c:	mov	w1, #0xf                   	// #15
   19650:	mov	w0, w20
   19654:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19658:	orr	w1, w22, w0, lsl #1
   1965c:	mov	x0, x19
   19660:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   19664:	mov	w1, w0
   19668:	mov	x0, x21
   1966c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19670:	tst	w0, #0xff
   19674:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19678:	ldr	w0, [sp, #92]
   1967c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19680:	mov	w2, #0x5                   	// #5
   19684:	mov	w1, #0x0                   	// #0
   19688:	mov	w0, w20
   1968c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19690:	add	x21, sp, #0x5c
   19694:	mov	w1, w0
   19698:	mov	x0, x19
   1969c:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   196a0:	mov	w1, w0
   196a4:	mov	x0, x21
   196a8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   196ac:	tst	w0, #0xff
   196b0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   196b4:	mov	w2, #0x5                   	// #5
   196b8:	mov	w1, #0x0                   	// #0
   196bc:	mov	w0, w20
   196c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   196c4:	mov	w1, w0
   196c8:	mov	x0, x19
   196cc:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   196d0:	mov	w1, w0
   196d4:	mov	x0, x21
   196d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   196dc:	tst	w0, #0xff
   196e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   196e4:	mov	w2, #0x5                   	// #5
   196e8:	mov	w0, w20
   196ec:	mov	w1, w2
   196f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   196f4:	mov	w1, w0
   196f8:	mov	x0, x19
   196fc:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19700:	mov	w1, w0
   19704:	mov	x0, x21
   19708:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1970c:	tst	w0, #0xff
   19710:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19714:	mov	w2, #0x5                   	// #5
   19718:	mov	w1, #0x10                  	// #16
   1971c:	mov	w0, w20
   19720:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19724:	mov	w1, w0
   19728:	mov	x0, x19
   1972c:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19730:	mov	w1, w0
   19734:	mov	x0, x21
   19738:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1973c:	tst	w0, #0xff
   19740:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19744:	ldr	w0, [sp, #92]
   19748:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1974c:	mov	w2, #0x5                   	// #5
   19750:	mov	w1, #0x0                   	// #0
   19754:	mov	w0, w20
   19758:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1975c:	add	x21, sp, #0x5c
   19760:	mov	w1, w0
   19764:	mov	x0, x19
   19768:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1976c:	mov	w1, w0
   19770:	mov	x0, x21
   19774:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19778:	tst	w0, #0xff
   1977c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19780:	mov	w2, #0x5                   	// #5
   19784:	mov	w1, #0x0                   	// #0
   19788:	mov	w0, w20
   1978c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19790:	mov	w1, w0
   19794:	mov	x0, x19
   19798:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1979c:	mov	w1, w0
   197a0:	mov	x0, x21
   197a4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   197a8:	tst	w0, #0xff
   197ac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   197b0:	mov	w2, #0x5                   	// #5
   197b4:	mov	w0, w20
   197b8:	mov	w1, w2
   197bc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   197c0:	mov	w1, w0
   197c4:	mov	x0, x19
   197c8:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   197cc:	mov	w1, w0
   197d0:	mov	x0, x21
   197d4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   197d8:	tst	w0, #0xff
   197dc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   197e0:	mov	w2, #0x5                   	// #5
   197e4:	mov	w1, #0x10                  	// #16
   197e8:	mov	w0, w20
   197ec:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   197f0:	mov	w1, w0
   197f4:	mov	x0, x19
   197f8:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   197fc:	mov	w1, w0
   19800:	mov	x0, x21
   19804:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19808:	tst	w0, #0xff
   1980c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19810:	ldr	w0, [sp, #92]
   19814:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19818:	mov	w2, #0x5                   	// #5
   1981c:	mov	w1, #0x0                   	// #0
   19820:	mov	w0, w20
   19824:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19828:	add	x21, sp, #0x5c
   1982c:	mov	w1, w0
   19830:	mov	x0, x19
   19834:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19838:	mov	w1, w0
   1983c:	mov	x0, x21
   19840:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19844:	tst	w0, #0xff
   19848:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1984c:	mov	w2, #0x5                   	// #5
   19850:	mov	w1, #0x0                   	// #0
   19854:	mov	w0, w20
   19858:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1985c:	mov	w1, w0
   19860:	mov	x0, x19
   19864:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19868:	mov	w1, w0
   1986c:	mov	x0, x21
   19870:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19874:	tst	w0, #0xff
   19878:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1987c:	mov	w2, #0x5                   	// #5
   19880:	mov	w0, w20
   19884:	mov	w1, w2
   19888:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1988c:	mov	w1, w0
   19890:	mov	x0, x19
   19894:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19898:	mov	w1, w0
   1989c:	mov	x0, x21
   198a0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   198a4:	tst	w0, #0xff
   198a8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   198ac:	mov	w2, #0x6                   	// #6
   198b0:	mov	w1, #0x10                  	// #16
   198b4:	mov	w0, w20
   198b8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   198bc:	mov	w1, w0
   198c0:	mov	x0, x19
   198c4:	bl	8a0 <_ZL20DecodeVecShiftL64ImmRN4llvm6MCInstEjmPKv.isra.0>
   198c8:	mov	w1, w0
   198cc:	mov	x0, x21
   198d0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   198d4:	tst	w0, #0xff
   198d8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   198dc:	ldr	w0, [sp, #92]
   198e0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   198e4:	mov	w2, #0x5                   	// #5
   198e8:	mov	w1, #0x0                   	// #0
   198ec:	mov	w0, w20
   198f0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   198f4:	add	x23, sp, #0x5c
   198f8:	mov	w1, w0
   198fc:	mov	x0, x19
   19900:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19904:	mov	w1, w0
   19908:	mov	x0, x23
   1990c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19910:	tst	w0, #0xff
   19914:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19918:	mov	w2, #0x13                  	// #19
   1991c:	mov	w1, #0x5                   	// #5
   19920:	mov	w0, w20
   19924:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19928:	mov	x3, x21
   1992c:	mov	x2, x22
   19930:	mov	w1, w0
   19934:	mov	x0, x19
   19938:	bl	924 <_ZL18DecodePCRelLabel19RN4llvm6MCInstEjmPKv>
   1993c:	mov	w1, w0
   19940:	mov	x0, x23
   19944:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19948:	tst	w0, #0xff
   1994c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19950:	ldr	w0, [sp, #92]
   19954:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19958:	mov	w2, #0x5                   	// #5
   1995c:	mov	w1, #0x0                   	// #0
   19960:	mov	w0, w20
   19964:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19968:	add	x21, sp, #0x5c
   1996c:	mov	w1, w0
   19970:	mov	x0, x19
   19974:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19978:	mov	w1, w0
   1997c:	mov	x0, x21
   19980:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19984:	tst	w0, #0xff
   19988:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1998c:	mov	w2, #0x5                   	// #5
   19990:	mov	w0, w20
   19994:	mov	w1, w2
   19998:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1999c:	mov	w1, w0
   199a0:	mov	x0, x19
   199a4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   199a8:	mov	w1, w0
   199ac:	mov	x0, x21
   199b0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   199b4:	tst	w0, #0xff
   199b8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   199bc:	mov	w2, #0x6                   	// #6
   199c0:	mov	w1, #0xa                   	// #10
   199c4:	mov	w0, w20
   199c8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   199cc:	mov	w1, w0
   199d0:	mov	x0, x19
   199d4:	bl	998 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv.isra.0>
   199d8:	mov	w1, w0
   199dc:	mov	x0, x21
   199e0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   199e4:	tst	w0, #0xff
   199e8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   199ec:	ldr	w0, [sp, #92]
   199f0:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   199f4:	mov	w2, #0x5                   	// #5
   199f8:	mov	w1, #0x0                   	// #0
   199fc:	mov	w0, w20
   19a00:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19a04:	add	x21, sp, #0x5c
   19a08:	mov	w1, w0
   19a0c:	mov	x0, x19
   19a10:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19a14:	mov	w1, w0
   19a18:	mov	x0, x21
   19a1c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19a20:	tst	w0, #0xff
   19a24:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19a28:	mov	w2, #0x5                   	// #5
   19a2c:	mov	w0, w20
   19a30:	mov	w1, w2
   19a34:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19a38:	mov	w1, w0
   19a3c:	mov	x0, x19
   19a40:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19a44:	mov	w1, w0
   19a48:	mov	x0, x21
   19a4c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19a50:	tst	w0, #0xff
   19a54:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19a58:	mov	w2, #0x6                   	// #6
   19a5c:	mov	w1, #0xa                   	// #10
   19a60:	mov	w0, w20
   19a64:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19a68:	mov	w1, w0
   19a6c:	mov	x0, x19
   19a70:	bl	998 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv.isra.0>
   19a74:	mov	w1, w0
   19a78:	mov	x0, x21
   19a7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19a80:	tst	w0, #0xff
   19a84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19a88:	ldr	w0, [sp, #92]
   19a8c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19a90:	mov	w2, #0x5                   	// #5
   19a94:	mov	w1, #0x0                   	// #0
   19a98:	mov	w0, w20
   19a9c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19aa0:	add	x21, sp, #0x5c
   19aa4:	mov	w1, w0
   19aa8:	mov	x0, x19
   19aac:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19ab0:	mov	w1, w0
   19ab4:	mov	x0, x21
   19ab8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19abc:	tst	w0, #0xff
   19ac0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19ac4:	mov	w2, #0x5                   	// #5
   19ac8:	mov	w0, w20
   19acc:	mov	w1, w2
   19ad0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19ad4:	mov	w1, w0
   19ad8:	mov	x0, x19
   19adc:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19ae0:	mov	w1, w0
   19ae4:	mov	x0, x21
   19ae8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19aec:	tst	w0, #0xff
   19af0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19af4:	ldr	w0, [sp, #92]
   19af8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19afc:	mov	w2, #0x5                   	// #5
   19b00:	mov	w1, #0x0                   	// #0
   19b04:	mov	w0, w20
   19b08:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19b0c:	add	x21, sp, #0x5c
   19b10:	mov	w1, w0
   19b14:	mov	x0, x19
   19b18:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19b1c:	mov	w1, w0
   19b20:	mov	x0, x21
   19b24:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19b28:	tst	w0, #0xff
   19b2c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19b30:	mov	w2, #0x5                   	// #5
   19b34:	mov	w0, w20
   19b38:	mov	w1, w2
   19b3c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19b40:	mov	w1, w0
   19b44:	mov	x0, x19
   19b48:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19b4c:	mov	w1, w0
   19b50:	mov	x0, x21
   19b54:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19b58:	tst	w0, #0xff
   19b5c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19b60:	ldr	w0, [sp, #92]
   19b64:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19b68:	mov	w2, #0x5                   	// #5
   19b6c:	mov	w1, #0x0                   	// #0
   19b70:	mov	w0, w20
   19b74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19b78:	add	x21, sp, #0x5c
   19b7c:	mov	w1, w0
   19b80:	mov	x0, x19
   19b84:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19b88:	mov	w1, w0
   19b8c:	mov	x0, x21
   19b90:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19b94:	tst	w0, #0xff
   19b98:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19b9c:	mov	w2, #0x5                   	// #5
   19ba0:	mov	w0, w20
   19ba4:	mov	w1, w2
   19ba8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19bac:	mov	w1, w0
   19bb0:	mov	x0, x19
   19bb4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19bb8:	mov	w1, w0
   19bbc:	mov	x0, x21
   19bc0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19bc4:	tst	w0, #0xff
   19bc8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19bcc:	mov	w2, #0x6                   	// #6
   19bd0:	mov	w1, #0xa                   	// #10
   19bd4:	mov	w0, w20
   19bd8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19bdc:	mov	w1, w0
   19be0:	mov	x0, x19
   19be4:	bl	998 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv.isra.0>
   19be8:	mov	w1, w0
   19bec:	mov	x0, x21
   19bf0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19bf4:	tst	w0, #0xff
   19bf8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19bfc:	ldr	w0, [sp, #92]
   19c00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19c04:	mov	w2, #0x5                   	// #5
   19c08:	mov	w1, #0x0                   	// #0
   19c0c:	mov	w0, w20
   19c10:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19c14:	add	x21, sp, #0x5c
   19c18:	mov	w1, w0
   19c1c:	mov	x0, x19
   19c20:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19c24:	mov	w1, w0
   19c28:	mov	x0, x21
   19c2c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19c30:	tst	w0, #0xff
   19c34:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19c38:	mov	w2, #0x5                   	// #5
   19c3c:	mov	w0, w20
   19c40:	mov	w1, w2
   19c44:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19c48:	mov	w1, w0
   19c4c:	mov	x0, x19
   19c50:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19c54:	mov	w1, w0
   19c58:	mov	x0, x21
   19c5c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19c60:	tst	w0, #0xff
   19c64:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19c68:	mov	w2, #0x6                   	// #6
   19c6c:	mov	w1, #0xa                   	// #10
   19c70:	mov	w0, w20
   19c74:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19c78:	mov	w1, w0
   19c7c:	mov	x0, x19
   19c80:	bl	998 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv.isra.0>
   19c84:	mov	w1, w0
   19c88:	mov	x0, x21
   19c8c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19c90:	tst	w0, #0xff
   19c94:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19c98:	ldr	w0, [sp, #92]
   19c9c:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19ca0:	mov	w2, #0x5                   	// #5
   19ca4:	mov	w1, #0x0                   	// #0
   19ca8:	mov	w0, w20
   19cac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19cb0:	add	x21, sp, #0x5c
   19cb4:	mov	w1, w0
   19cb8:	mov	x0, x19
   19cbc:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19cc0:	mov	w1, w0
   19cc4:	mov	x0, x21
   19cc8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19ccc:	tst	w0, #0xff
   19cd0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19cd4:	mov	w2, #0x5                   	// #5
   19cd8:	mov	w0, w20
   19cdc:	mov	w1, w2
   19ce0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19ce4:	mov	w1, w0
   19ce8:	mov	x0, x19
   19cec:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19cf0:	mov	w1, w0
   19cf4:	mov	x0, x21
   19cf8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19cfc:	tst	w0, #0xff
   19d00:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19d04:	ldr	w0, [sp, #92]
   19d08:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19d0c:	mov	w2, #0x5                   	// #5
   19d10:	mov	w1, #0x0                   	// #0
   19d14:	mov	w0, w20
   19d18:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19d1c:	add	x21, sp, #0x5c
   19d20:	mov	w1, w0
   19d24:	mov	x0, x19
   19d28:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19d2c:	mov	w1, w0
   19d30:	mov	x0, x21
   19d34:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19d38:	tst	w0, #0xff
   19d3c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19d40:	mov	w2, #0x5                   	// #5
   19d44:	mov	w0, w20
   19d48:	mov	w1, w2
   19d4c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19d50:	mov	w1, w0
   19d54:	mov	x0, x19
   19d58:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19d5c:	mov	w1, w0
   19d60:	mov	x0, x21
   19d64:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19d68:	tst	w0, #0xff
   19d6c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19d70:	ldr	w0, [sp, #92]
   19d74:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19d78:	mov	w2, #0x5                   	// #5
   19d7c:	mov	w1, #0x0                   	// #0
   19d80:	mov	w0, w20
   19d84:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19d88:	mov	w2, #0x5                   	// #5
   19d8c:	mov	w22, w0
   19d90:	mov	w1, w2
   19d94:	mov	w0, w20
   19d98:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19d9c:	mov	w21, w0
   19da0:	mov	w1, #0x10                  	// #16
   19da4:	mov	w0, w20
   19da8:	mov	w2, #0x1                   	// #1
   19dac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19db0:	mov	w1, w22
   19db4:	cbz	w0, 19e04 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x19010>
   19db8:	mov	x0, x19
   19dbc:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19dc0:	mov	w1, w21
   19dc4:	mov	x0, x19
   19dc8:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19dcc:	mov	w0, #0x2                   	// #2
   19dd0:	strb	w0, [sp, #120]
   19dd4:	mov	x0, #0x1                   	// #1
   19dd8:	add	x1, sp, #0x78
   19ddc:	str	x0, [sp, #128]
   19de0:	add	x0, x19, #0x10
   19de4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   19de8:	add	x0, sp, #0x5c
   19dec:	mov	w1, #0x3                   	// #3
   19df0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19df4:	tst	w0, #0xff
   19df8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19dfc:	ldr	w0, [sp, #92]
   19e00:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19e04:	mov	x0, x19
   19e08:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19e0c:	mov	w1, w21
   19e10:	mov	x0, x19
   19e14:	bl	d90 <_ZL25DecodeFPR128RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19e18:	b	19dcc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x18fd8>
   19e1c:	mov	w2, #0x5                   	// #5
   19e20:	mov	w1, #0x0                   	// #0
   19e24:	mov	w0, w20
   19e28:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19e2c:	add	x21, sp, #0x5c
   19e30:	mov	w1, w0
   19e34:	mov	x0, x19
   19e38:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19e3c:	mov	w1, w0
   19e40:	mov	x0, x21
   19e44:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19e48:	tst	w0, #0xff
   19e4c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19e50:	mov	w2, #0x5                   	// #5
   19e54:	mov	w0, w20
   19e58:	mov	w1, w2
   19e5c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19e60:	mov	w1, w0
   19e64:	mov	x0, x19
   19e68:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19e6c:	mov	w1, w0
   19e70:	mov	x0, x21
   19e74:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19e78:	tst	w0, #0xff
   19e7c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19e80:	mov	w2, #0x6                   	// #6
   19e84:	mov	w1, #0xa                   	// #10
   19e88:	mov	w0, w20
   19e8c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19e90:	mov	w1, w0
   19e94:	mov	x0, x19
   19e98:	bl	998 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv.isra.0>
   19e9c:	mov	w1, w0
   19ea0:	mov	x0, x21
   19ea4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19ea8:	tst	w0, #0xff
   19eac:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19eb0:	ldr	w0, [sp, #92]
   19eb4:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19eb8:	mov	w2, #0x5                   	// #5
   19ebc:	mov	w1, #0x0                   	// #0
   19ec0:	mov	w0, w20
   19ec4:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19ec8:	add	x21, sp, #0x5c
   19ecc:	mov	w1, w0
   19ed0:	mov	x0, x19
   19ed4:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19ed8:	mov	w1, w0
   19edc:	mov	x0, x21
   19ee0:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19ee4:	tst	w0, #0xff
   19ee8:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19eec:	mov	w2, #0x5                   	// #5
   19ef0:	mov	w0, w20
   19ef4:	mov	w1, w2
   19ef8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19efc:	mov	w1, w0
   19f00:	mov	x0, x19
   19f04:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19f08:	mov	w1, w0
   19f0c:	mov	x0, x21
   19f10:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19f14:	tst	w0, #0xff
   19f18:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19f1c:	mov	w2, #0x6                   	// #6
   19f20:	mov	w1, #0xa                   	// #10
   19f24:	mov	w0, w20
   19f28:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19f2c:	mov	w1, w0
   19f30:	mov	x0, x19
   19f34:	bl	998 <_ZL26DecodeFixedPointScaleImm64RN4llvm6MCInstEjmPKv.isra.0>
   19f38:	mov	w1, w0
   19f3c:	mov	x0, x21
   19f40:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19f44:	tst	w0, #0xff
   19f48:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19f4c:	ldr	w0, [sp, #92]
   19f50:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19f54:	mov	w2, #0x5                   	// #5
   19f58:	mov	w1, #0x0                   	// #0
   19f5c:	mov	w0, w20
   19f60:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19f64:	add	x21, sp, #0x5c
   19f68:	mov	w1, w0
   19f6c:	mov	x0, x19
   19f70:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19f74:	mov	w1, w0
   19f78:	mov	x0, x21
   19f7c:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19f80:	tst	w0, #0xff
   19f84:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19f88:	mov	w2, #0x5                   	// #5
   19f8c:	mov	w0, w20
   19f90:	mov	w1, w2
   19f94:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19f98:	mov	w1, w0
   19f9c:	mov	x0, x19
   19fa0:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19fa4:	mov	w1, w0
   19fa8:	mov	x0, x21
   19fac:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19fb0:	tst	w0, #0xff
   19fb4:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19fb8:	ldr	w0, [sp, #92]
   19fbc:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   19fc0:	mov	w2, #0x5                   	// #5
   19fc4:	mov	w1, #0x0                   	// #0
   19fc8:	mov	w0, w20
   19fcc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   19fd0:	add	x21, sp, #0x5c
   19fd4:	mov	w1, w0
   19fd8:	mov	x0, x19
   19fdc:	bl	9cc <_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   19fe0:	mov	w1, w0
   19fe4:	mov	x0, x21
   19fe8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   19fec:	tst	w0, #0xff
   19ff0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   19ff4:	mov	w2, #0x5                   	// #5
   19ff8:	mov	w0, w20
   19ffc:	mov	w1, w2
   1a000:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a004:	mov	w1, w0
   1a008:	mov	x0, x19
   1a00c:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a010:	mov	w1, w0
   1a014:	mov	x0, x21
   1a018:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a01c:	tst	w0, #0xff
   1a020:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a024:	ldr	w0, [sp, #92]
   1a028:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1a02c:	mov	w2, #0x5                   	// #5
   1a030:	mov	w1, #0x0                   	// #0
   1a034:	mov	w0, w20
   1a038:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a03c:	add	x21, sp, #0x5c
   1a040:	mov	w1, w0
   1a044:	mov	x0, x19
   1a048:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a04c:	mov	w1, w0
   1a050:	mov	x0, x21
   1a054:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a058:	tst	w0, #0xff
   1a05c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a060:	mov	w2, #0x5                   	// #5
   1a064:	mov	w0, w20
   1a068:	mov	w1, w2
   1a06c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a070:	mov	w1, w0
   1a074:	mov	x0, x19
   1a078:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a07c:	mov	w1, w0
   1a080:	mov	x0, x21
   1a084:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a088:	tst	w0, #0xff
   1a08c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a090:	mov	w2, #0x5                   	// #5
   1a094:	mov	w1, #0x10                  	// #16
   1a098:	mov	w0, w20
   1a09c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a0a0:	mov	w1, w0
   1a0a4:	mov	x0, x19
   1a0a8:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a0ac:	mov	w1, w0
   1a0b0:	mov	x0, x21
   1a0b4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a0b8:	tst	w0, #0xff
   1a0bc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a0c0:	mov	w2, #0x1                   	// #1
   1a0c4:	mov	w1, #0xc                   	// #12
   1a0c8:	mov	w0, w20
   1a0cc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a0d0:	mov	w2, #0x1                   	// #1
   1a0d4:	mov	w22, w0
   1a0d8:	mov	w1, #0xf                   	// #15
   1a0dc:	mov	w0, w20
   1a0e0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a0e4:	orr	w1, w22, w0, lsl #1
   1a0e8:	mov	x0, x19
   1a0ec:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   1a0f0:	mov	w1, w0
   1a0f4:	mov	x0, x21
   1a0f8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a0fc:	tst	w0, #0xff
   1a100:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a104:	ldr	w0, [sp, #92]
   1a108:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1a10c:	mov	w2, #0x5                   	// #5
   1a110:	mov	w1, #0x0                   	// #0
   1a114:	mov	w0, w20
   1a118:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a11c:	add	x21, sp, #0x5c
   1a120:	mov	w1, w0
   1a124:	mov	x0, x19
   1a128:	bl	a20 <_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a12c:	mov	w1, w0
   1a130:	mov	x0, x21
   1a134:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a138:	tst	w0, #0xff
   1a13c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a140:	mov	w2, #0x5                   	// #5
   1a144:	mov	w0, w20
   1a148:	mov	w1, w2
   1a14c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a150:	mov	w1, w0
   1a154:	mov	x0, x19
   1a158:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a15c:	mov	w1, w0
   1a160:	mov	x0, x21
   1a164:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a168:	tst	w0, #0xff
   1a16c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a170:	mov	w2, #0x5                   	// #5
   1a174:	mov	w1, #0x10                  	// #16
   1a178:	mov	w0, w20
   1a17c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a180:	mov	w1, w0
   1a184:	mov	x0, x19
   1a188:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a18c:	mov	w1, w0
   1a190:	mov	x0, x21
   1a194:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a198:	tst	w0, #0xff
   1a19c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a1a0:	mov	w2, #0x1                   	// #1
   1a1a4:	mov	w1, #0xc                   	// #12
   1a1a8:	mov	w0, w20
   1a1ac:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a1b0:	mov	w2, #0x1                   	// #1
   1a1b4:	mov	w22, w0
   1a1b8:	mov	w1, #0xf                   	// #15
   1a1bc:	mov	w0, w20
   1a1c0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a1c4:	orr	w1, w22, w0, lsl #1
   1a1c8:	mov	x0, x19
   1a1cc:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   1a1d0:	mov	w1, w0
   1a1d4:	mov	x0, x21
   1a1d8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a1dc:	tst	w0, #0xff
   1a1e0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a1e4:	ldr	w0, [sp, #92]
   1a1e8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1a1ec:	mov	w2, #0x5                   	// #5
   1a1f0:	mov	w1, #0x0                   	// #0
   1a1f4:	mov	w0, w20
   1a1f8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a1fc:	add	x21, sp, #0x5c
   1a200:	mov	w1, w0
   1a204:	mov	x0, x19
   1a208:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a20c:	mov	w1, w0
   1a210:	mov	x0, x21
   1a214:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a218:	tst	w0, #0xff
   1a21c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a220:	mov	w2, #0x5                   	// #5
   1a224:	mov	w0, w20
   1a228:	mov	w1, w2
   1a22c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a230:	mov	w1, w0
   1a234:	mov	x0, x19
   1a238:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a23c:	mov	w1, w0
   1a240:	mov	x0, x21
   1a244:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a248:	tst	w0, #0xff
   1a24c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a250:	mov	w2, #0x5                   	// #5
   1a254:	mov	w1, #0x10                  	// #16
   1a258:	mov	w0, w20
   1a25c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a260:	mov	w1, w0
   1a264:	mov	x0, x19
   1a268:	bl	a74 <_ZL24DecodeGPR32RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a26c:	mov	w1, w0
   1a270:	mov	x0, x21
   1a274:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a278:	tst	w0, #0xff
   1a27c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a280:	mov	w2, #0x1                   	// #1
   1a284:	mov	w1, #0xc                   	// #12
   1a288:	mov	w0, w20
   1a28c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a290:	mov	w2, #0x1                   	// #1
   1a294:	mov	w22, w0
   1a298:	mov	w1, #0xf                   	// #15
   1a29c:	mov	w0, w20
   1a2a0:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a2a4:	orr	w1, w22, w0, lsl #1
   1a2a8:	mov	x0, x19
   1a2ac:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   1a2b0:	mov	w1, w0
   1a2b4:	mov	x0, x21
   1a2b8:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a2bc:	tst	w0, #0xff
   1a2c0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a2c4:	ldr	w0, [sp, #92]
   1a2c8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>
   1a2cc:	mov	w2, #0x5                   	// #5
   1a2d0:	mov	w1, #0x0                   	// #0
   1a2d4:	mov	w0, w20
   1a2d8:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a2dc:	add	x21, sp, #0x5c
   1a2e0:	mov	w1, w0
   1a2e4:	mov	x0, x19
   1a2e8:	bl	ac4 <_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a2ec:	mov	w1, w0
   1a2f0:	mov	x0, x21
   1a2f4:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a2f8:	tst	w0, #0xff
   1a2fc:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a300:	mov	w2, #0x5                   	// #5
   1a304:	mov	w0, w20
   1a308:	mov	w1, w2
   1a30c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a310:	mov	w1, w0
   1a314:	mov	x0, x19
   1a318:	bl	b18 <_ZL26DecodeGPR64spRegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a31c:	mov	w1, w0
   1a320:	mov	x0, x21
   1a324:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a328:	tst	w0, #0xff
   1a32c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a330:	mov	w2, #0x5                   	// #5
   1a334:	mov	w1, #0x10                  	// #16
   1a338:	mov	w0, w20
   1a33c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a340:	mov	w1, w0
   1a344:	mov	x0, x19
   1a348:	bl	54c <_ZL24DecodeGPR64RegisterClassRN4llvm6MCInstEjmPKv.isra.0>
   1a34c:	mov	w1, w0
   1a350:	mov	x0, x21
   1a354:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a358:	tst	w0, #0xff
   1a35c:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a360:	mov	w2, #0x1                   	// #1
   1a364:	mov	w1, #0xc                   	// #12
   1a368:	mov	w0, w20
   1a36c:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a370:	mov	w2, #0x1                   	// #1
   1a374:	mov	w22, w0
   1a378:	mov	w1, #0xf                   	// #15
   1a37c:	mov	w0, w20
   1a380:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a384:	orr	w1, w22, w0, lsl #1
   1a388:	mov	x0, x19
   1a38c:	bl	b78 <_ZL15DecodeMemExtendRN4llvm6MCInstEjmPKv.isra.0>
   1a390:	mov	w1, w0
   1a394:	mov	x0, x21
   1a398:	bl	11c <_ZL5CheckRN4llvm14MCDisassembler12DecodeStatusES1_>
   1a39c:	tst	w0, #0xff
   1a3a0:	b.eq	edc <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0xe8>  // b.none
   1a3a4:	ldr	w0, [sp, #92]
   1a3a8:	b	e90 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb+0x9c>

000000000001a3ac <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE>:
   1a3ac:	stp	x29, x30, [sp, #-368]!
   1a3b0:	mov	x29, sp
   1a3b4:	stp	x3, x4, [sp, #176]
   1a3b8:	stp	x19, x20, [sp, #16]
   1a3bc:	stp	x21, x22, [sp, #32]
   1a3c0:	stp	x23, x24, [sp, #48]
   1a3c4:	stp	x25, x26, [sp, #64]
   1a3c8:	stp	x27, x28, [sp, #80]
   1a3cc:	mov	x27, x0
   1a3d0:	str	x6, [x0, #32]
   1a3d4:	ldr	x0, [sp, #184]
   1a3d8:	str	xzr, [x2]
   1a3dc:	str	x5, [sp, #144]
   1a3e0:	cmp	x0, #0x3
   1a3e4:	b.hi	1a3f0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x44>  // b.pmore
   1a3e8:	mov	w19, #0x0                   	// #0
   1a3ec:	b	1ab88 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x7dc>
   1a3f0:	mov	x0, #0x4                   	// #4
   1a3f4:	str	x0, [x2]
   1a3f8:	add	x19, sp, #0xb0
   1a3fc:	mov	x25, x1
   1a400:	mov	x0, x19
   1a404:	mov	x1, #0x3                   	// #3
   1a408:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a40c:	mov	x20, x0
   1a410:	mov	x1, #0x2                   	// #2
   1a414:	mov	x0, x19
   1a418:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a41c:	add	x22, sp, #0xd0
   1a420:	ldrb	w24, [x20]
   1a424:	mov	x1, #0x1                   	// #1
   1a428:	ldrb	w20, [x0]
   1a42c:	mov	x0, x19
   1a430:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a434:	mov	x21, x0
   1a438:	mov	x1, #0x0                   	// #0
   1a43c:	mov	x0, x19
   1a440:	lsl	w20, w20, #16
   1a444:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a448:	orr	w20, w20, w24, lsl #24
   1a44c:	ldrb	w0, [x0]
   1a450:	ldrb	w24, [x21]
   1a454:	mov	w28, #0x3                   	// #3
   1a458:	ldr	x21, [x27, #16]
   1a45c:	mov	w26, #0x0                   	// #0
   1a460:	orr	w24, w0, w24, lsl #8
   1a464:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a468:	add	x19, x0, #0x0
   1a46c:	str	x0, [sp, #120]
   1a470:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a474:	add	x0, x0, #0x0
   1a478:	orr	w24, w24, w20
   1a47c:	str	x0, [sp, #160]
   1a480:	add	x0, sp, #0xcc
   1a484:	str	x0, [sp, #152]
   1a488:	add	x0, x22, #0x20
   1a48c:	str	x0, [sp, #168]
   1a490:	ldr	x0, [sp, #120]
   1a494:	add	x23, x0, #0x0
   1a498:	ldrb	w0, [x19]
   1a49c:	sub	x23, x19, x23
   1a4a0:	sub	w0, w0, #0x1
   1a4a4:	cmp	w0, #0x7
   1a4a8:	b.hi	1a4c4 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x118>  // b.pmore
   1a4ac:	ldr	x1, [sp, #160]
   1a4b0:	adrp	x20, 0 <_ZN4llvm9DebugFlagE>
   1a4b4:	ldrh	w0, [x1, w0, uxtw #1]
   1a4b8:	adr	x1, 1a4c4 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x118>
   1a4bc:	add	x0, x1, w0, sxth #2
   1a4c0:	br	x0
   1a4c4:	bl	0 <_ZN4llvm4errsEv>
   1a4c8:	mov	x1, x23
   1a4cc:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1a4d0:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a4d4:	add	x1, x1, #0x0
   1a4d8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a4dc:	b	1a3e8 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x3c>
   1a4e0:	ldrb	w0, [x19, #1]
   1a4e4:	add	x19, x19, #0x3
   1a4e8:	str	w0, [sp, #104]
   1a4ec:	mov	w0, w24
   1a4f0:	ldurb	w2, [x19, #-1]
   1a4f4:	ldr	w1, [sp, #104]
   1a4f8:	str	w2, [sp, #112]
   1a4fc:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a500:	mov	w26, w0
   1a504:	ldr	x20, [x20]
   1a508:	ldrb	w0, [x20]
   1a50c:	cbz	w0, 1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>
   1a510:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a514:	add	x0, x0, #0x0
   1a518:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1a51c:	tst	w0, #0xff
   1a520:	b.eq	1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>  // b.none
   1a524:	bl	0 <_ZN4llvm4dbgsEv>
   1a528:	mov	x1, x23
   1a52c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1a530:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a534:	add	x1, x1, #0x0
   1a538:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a53c:	ldrb	w1, [sp, #104]
   1a540:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a544:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a548:	add	x1, x1, #0x0
   1a54c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a550:	ldrb	w1, [sp, #112]
   1a554:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a558:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a55c:	add	x1, x1, #0x0
   1a560:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a564:	mov	w1, w26
   1a568:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a56c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a570:	add	x1, x1, #0x0
   1a574:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a578:	b	1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>
   1a57c:	add	x19, x19, #0x1
   1a580:	mov	x1, x22
   1a584:	mov	x0, x19
   1a588:	mov	x2, #0x0                   	// #0
   1a58c:	mov	x3, #0x0                   	// #0
   1a590:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a594:	str	x0, [sp, #104]
   1a598:	ldr	w0, [sp, #208]
   1a59c:	add	x1, x19, x0
   1a5a0:	ldrb	w2, [x19, x0]
   1a5a4:	add	x19, x1, #0x3
   1a5a8:	ldrb	w0, [x1, #1]
   1a5ac:	ldrb	w1, [x1, #2]
   1a5b0:	lsl	w1, w1, #16
   1a5b4:	orr	w0, w1, w0, lsl #8
   1a5b8:	orr	w0, w0, w2
   1a5bc:	str	w0, [sp, #112]
   1a5c0:	ldr	w0, [sp, #104]
   1a5c4:	cmp	w0, w26
   1a5c8:	b.eq	1a5d4 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x228>  // b.none
   1a5cc:	ldr	w0, [sp, #112]
   1a5d0:	add	x19, x19, x0
   1a5d4:	ldr	x20, [x20]
   1a5d8:	ldrb	w0, [x20]
   1a5dc:	cbz	w0, 1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>
   1a5e0:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a5e4:	add	x0, x0, #0x0
   1a5e8:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1a5ec:	tst	w0, #0xff
   1a5f0:	b.eq	1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>  // b.none
   1a5f4:	bl	0 <_ZN4llvm4dbgsEv>
   1a5f8:	mov	x1, x23
   1a5fc:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1a600:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a604:	add	x1, x1, #0x0
   1a608:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a60c:	ldr	w1, [sp, #104]
   1a610:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a614:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a618:	add	x1, x1, #0x0
   1a61c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a620:	ldr	x1, [sp, #112]
   1a624:	and	x1, x1, #0xffffff
   1a628:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a62c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a630:	add	x1, x1, #0x0
   1a634:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a638:	ldr	w3, [sp, #104]
   1a63c:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a640:	add	x2, x2, #0x0
   1a644:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a648:	cmp	w26, w3
   1a64c:	add	x1, x1, #0x0
   1a650:	csel	x1, x1, x2, ne  // ne = any
   1a654:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a658:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a65c:	add	x1, x1, #0x0
   1a660:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a664:	ldr	x1, [sp, #120]
   1a668:	add	x1, x1, #0x0
   1a66c:	sub	x1, x19, x1
   1a670:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1a674:	b	1a56c <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x1c0>
   1a678:	ldrb	w1, [x19, #1]
   1a67c:	mov	w0, w24
   1a680:	ldrb	w2, [x19, #2]
   1a684:	add	x19, x19, #0x3
   1a688:	str	w1, [sp, #128]
   1a68c:	str	w2, [sp, #208]
   1a690:	bl	98 <_ZN4llvmL20fieldFromInstructionIjEET_S1_jjSt17integral_constantIbLb1EE.isra.0>
   1a694:	str	w0, [sp, #104]
   1a698:	mov	x1, x22
   1a69c:	mov	x0, x19
   1a6a0:	mov	x2, #0x0                   	// #0
   1a6a4:	mov	x3, #0x0                   	// #0
   1a6a8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a6ac:	str	x0, [sp, #112]
   1a6b0:	ldr	w0, [sp, #208]
   1a6b4:	add	x1, x19, x0
   1a6b8:	ldrb	w2, [x19, x0]
   1a6bc:	add	x19, x1, #0x3
   1a6c0:	ldrb	w0, [x1, #1]
   1a6c4:	ldrb	w1, [x1, #2]
   1a6c8:	lsl	w1, w1, #16
   1a6cc:	orr	w0, w1, w0, lsl #8
   1a6d0:	ldr	w1, [sp, #112]
   1a6d4:	orr	w0, w0, w2
   1a6d8:	str	w0, [sp, #136]
   1a6dc:	ldr	w0, [sp, #104]
   1a6e0:	cmp	w0, w1
   1a6e4:	b.eq	1a6f0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x344>  // b.none
   1a6e8:	ldr	w0, [sp, #136]
   1a6ec:	add	x19, x19, x0
   1a6f0:	ldr	x20, [x20]
   1a6f4:	ldrb	w0, [x20]
   1a6f8:	cbz	w0, 1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>
   1a6fc:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a700:	add	x0, x0, #0x0
   1a704:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1a708:	tst	w0, #0xff
   1a70c:	b.eq	1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>  // b.none
   1a710:	bl	0 <_ZN4llvm4dbgsEv>
   1a714:	adrp	x20, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a718:	mov	x1, x23
   1a71c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1a720:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a724:	add	x1, x1, #0x0
   1a728:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a72c:	add	x20, x20, #0x0
   1a730:	ldrb	w1, [sp, #128]
   1a734:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a738:	mov	x1, x20
   1a73c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a740:	ldr	w1, [sp, #208]
   1a744:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a748:	mov	x1, x20
   1a74c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a750:	ldr	x1, [sp, #112]
   1a754:	and	x23, x1, #0xffffffff
   1a758:	mov	x1, x23
   1a75c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a760:	mov	x1, x20
   1a764:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a768:	ldr	x1, [sp, #136]
   1a76c:	and	x1, x1, #0xffffff
   1a770:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a774:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a778:	add	x1, x1, #0x0
   1a77c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a780:	ldr	w1, [sp, #104]
   1a784:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a788:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a78c:	add	x1, x1, #0x0
   1a790:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a794:	mov	x1, x23
   1a798:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a79c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a7a0:	add	x1, x1, #0x0
   1a7a4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a7a8:	ldr	w3, [sp, #104]
   1a7ac:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a7b0:	ldr	w4, [sp, #112]
   1a7b4:	add	x2, x2, #0x0
   1a7b8:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a7bc:	add	x1, x1, #0x0
   1a7c0:	cmp	w3, w4
   1a7c4:	csel	x1, x1, x2, eq  // eq = none
   1a7c8:	b	1a574 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x1c8>
   1a7cc:	add	x19, x19, #0x1
   1a7d0:	mov	x1, x22
   1a7d4:	mov	x0, x19
   1a7d8:	mov	x3, #0x0                   	// #0
   1a7dc:	mov	x2, #0x0                   	// #0
   1a7e0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a7e4:	mov	x3, x0
   1a7e8:	cmp	w0, #0x21
   1a7ec:	ldr	w0, [sp, #208]
   1a7f0:	add	x1, x19, x0
   1a7f4:	ldrb	w4, [x19, x0]
   1a7f8:	add	x19, x1, #0x3
   1a7fc:	ldrb	w0, [x1, #1]
   1a800:	ldrb	w1, [x1, #2]
   1a804:	b.hi	1a824 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x478>  // b.pmore
   1a808:	adrp	x5, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a80c:	add	x2, x21, #0xb8
   1a810:	add	x5, x5, #0x0
   1a814:	ldrh	w5, [x5, w3, uxtw #1]
   1a818:	adr	x6, 1a824 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x478>
   1a81c:	add	x5, x6, w5, sxth #2
   1a820:	br	x5
   1a824:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a828:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a82c:	add	x1, x1, #0x0
   1a830:	add	x0, x0, #0x0
   1a834:	mov	w2, #0x5058                	// #20568
   1a838:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
   1a83c:	ldr	x2, [x2, #8]
   1a840:	ubfx	x2, x2, #33, #1
   1a844:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a848:	ldr	x2, [x2, #8]
   1a84c:	ubfx	x2, x2, #34, #1
   1a850:	cbz	w2, 1a9a0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x5f4>
   1a854:	ldr	x20, [x20]
   1a858:	ldrb	w0, [x20]
   1a85c:	cbz	w0, 1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>
   1a860:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a864:	add	x0, x0, #0x0
   1a868:	str	w2, [sp, #104]
   1a86c:	str	x3, [sp, #112]
   1a870:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1a874:	ldr	w2, [sp, #104]
   1a878:	tst	w0, #0xff
   1a87c:	b.eq	1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>  // b.none
   1a880:	str	w2, [sp, #104]
   1a884:	bl	0 <_ZN4llvm4dbgsEv>
   1a888:	mov	x1, x23
   1a88c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1a890:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a894:	add	x1, x1, #0x0
   1a898:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a89c:	ldr	x3, [sp, #112]
   1a8a0:	mov	w1, w3
   1a8a4:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1a8a8:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a8ac:	add	x1, x1, #0x0
   1a8b0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a8b4:	ldr	w2, [sp, #104]
   1a8b8:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a8bc:	adrp	x3, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1a8c0:	cmp	w2, #0x0
   1a8c4:	add	x2, x1, #0x0
   1a8c8:	add	x1, x3, #0x0
   1a8cc:	csel	x1, x1, x2, ne  // ne = any
   1a8d0:	b	1a574 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x1c8>
   1a8d4:	ldr	x2, [x2, #8]
   1a8d8:	ubfx	x2, x2, #35, #1
   1a8dc:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a8e0:	ldr	x2, [x2, #8]
   1a8e4:	ubfx	x2, x2, #36, #1
   1a8e8:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a8ec:	ldr	x2, [x2, #8]
   1a8f0:	ubfx	x2, x2, #38, #1
   1a8f4:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a8f8:	ldr	x2, [x2, #8]
   1a8fc:	ubfx	x2, x2, #37, #1
   1a900:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a904:	ldr	x2, [x21, #184]
   1a908:	ubfx	x2, x2, #44, #1
   1a90c:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a910:	ldr	x2, [x21, #184]
   1a914:	ubfx	x2, x2, #43, #1
   1a918:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a91c:	ldr	x2, [x21, #184]
   1a920:	ubfx	x2, x2, #47, #1
   1a924:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a928:	ldrh	w2, [x21, #190]
   1a92c:	and	w2, w2, #0x1
   1a930:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a934:	ldr	x5, [x21, #184]
   1a938:	mov	x2, #0x800000000           	// #34359738368
   1a93c:	movk	x2, #0x1, lsl #48
   1a940:	bics	xzr, x2, x5
   1a944:	b.ne	1a9a0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x5f4>  // b.any
   1a948:	mov	w2, #0x1                   	// #1
   1a94c:	b	1a854 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a8>
   1a950:	ldr	x2, [x21, #184]
   1a954:	b	1a840 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x494>
   1a958:	mov	x2, #0x80000000            	// #2147483648
   1a95c:	ldr	x5, [x21, #184]
   1a960:	b	1a93c <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x590>
   1a964:	ldr	x2, [x21, #184]
   1a968:	b	1a92c <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x580>
   1a96c:	ldr	x2, [x2, #8]
   1a970:	ubfx	w2, w2, #29, #1
   1a974:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a978:	ldr	x5, [x21, #184]
   1a97c:	tbz	x5, #48, 1a9a0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x5f4>
   1a980:	ldr	x2, [x2, #8]
   1a984:	b	1a92c <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x580>
   1a988:	ldr	x2, [x21, #184]
   1a98c:	mov	x5, #0x400000              	// #4194304
   1a990:	movk	x5, #0x1, lsl #48
   1a994:	bics	xzr, x5, x2
   1a998:	b.ne	1a9a0 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x5f4>  // b.any
   1a99c:	tbnz	x2, #35, 1a948 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x59c>
   1a9a0:	lsl	w1, w1, #16
   1a9a4:	mov	w2, #0x0                   	// #0
   1a9a8:	orr	w0, w1, w0, lsl #8
   1a9ac:	orr	w4, w0, w4
   1a9b0:	add	x19, x19, x4
   1a9b4:	b	1a854 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a8>
   1a9b8:	ldr	x2, [x2, #8]
   1a9bc:	ubfx	w2, w2, #30, #1
   1a9c0:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a9c4:	ldr	x2, [x21, #184]
   1a9c8:	ubfx	w2, w2, #27, #1
   1a9cc:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a9d0:	mov	x2, #0x400000              	// #4194304
   1a9d4:	ldr	x5, [x21, #184]
   1a9d8:	b	1a93c <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x590>
   1a9dc:	ldr	x2, [x2, #8]
   1a9e0:	ubfx	x2, x2, #45, #1
   1a9e4:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a9e8:	ldr	x2, [x21, #184]
   1a9ec:	b	1a9bc <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x610>
   1a9f0:	ldr	x2, [x2, #8]
   1a9f4:	ubfx	x2, x2, #46, #1
   1a9f8:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1a9fc:	ldr	x2, [x21, #184]
   1aa00:	ubfx	w2, w2, #3, #1
   1aa04:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1aa08:	ldr	x2, [x2, #8]
   1aa0c:	ubfx	w2, w2, #26, #1
   1aa10:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1aa14:	ldr	x2, [x21, #184]
   1aa18:	ubfx	x2, x2, #51, #1
   1aa1c:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1aa20:	ldr	x2, [x21, #184]
   1aa24:	lsr	x2, x2, #63
   1aa28:	and	w2, w2, #0xff
   1aa2c:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1aa30:	ldr	x2, [x21, #184]
   1aa34:	ubfx	w2, w2, #11, #1
   1aa38:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1aa3c:	ldr	x2, [x21, #184]
   1aa40:	ubfx	x2, x2, #62, #1
   1aa44:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1aa48:	ldr	w2, [x21, #188]
   1aa4c:	b	1a92c <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x580>
   1aa50:	mov	x2, #0x40100000000         	// #4402341478400
   1aa54:	ldr	x5, [x21, #184]
   1aa58:	b	1a940 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x594>
   1aa5c:	ldr	x2, [x21, #184]
   1aa60:	b	1a8d8 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x52c>
   1aa64:	ldr	x2, [x2, #8]
   1aa68:	ubfx	w2, w2, #28, #1
   1aa6c:	b	1a850 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x4a4>
   1aa70:	add	x19, x19, #0x1
   1aa74:	add	x21, sp, #0xd0
   1aa78:	mov	x1, x21
   1aa7c:	mov	x0, x19
   1aa80:	mov	x3, #0x0                   	// #0
   1aa84:	mov	x2, #0x0                   	// #0
   1aa88:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1aa8c:	mov	x22, x0
   1aa90:	ldr	w0, [sp, #208]
   1aa94:	mov	x1, x21
   1aa98:	mov	x3, #0x0                   	// #0
   1aa9c:	mov	x2, #0x0                   	// #0
   1aaa0:	add	x0, x19, x0
   1aaa4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1aaa8:	ldr	x4, [sp, #144]
   1aaac:	str	w22, [x25]
   1aab0:	str	wzr, [x25, #24]
   1aab4:	mov	w1, w0
   1aab8:	mov	x21, x0
   1aabc:	add	x6, sp, #0xcc
   1aac0:	mov	x5, x27
   1aac4:	mov	x3, x25
   1aac8:	mov	w2, w24
   1aacc:	mov	w0, w28
   1aad0:	bl	df4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb>
   1aad4:	mov	w19, w0
   1aad8:	ldrb	w0, [sp, #204]
   1aadc:	cbnz	w0, 1ab00 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x754>
   1aae0:	adrp	x3, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1aae4:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1aae8:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1aaec:	add	x3, x3, #0x0
   1aaf0:	add	x1, x1, #0x0
   1aaf4:	add	x0, x0, #0x0
   1aaf8:	mov	w2, #0x64d6                	// #25814
   1aafc:	bl	0 <__assert_fail>
   1ab00:	ldr	x20, [x20]
   1ab04:	ldrb	w0, [x20]
   1ab08:	cbz	w0, 1ab88 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x7dc>
   1ab0c:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab10:	add	x0, x0, #0x0
   1ab14:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1ab18:	tst	w0, #0xff
   1ab1c:	b.eq	1ab88 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x7dc>  // b.none
   1ab20:	bl	0 <_ZN4llvm4dbgsEv>
   1ab24:	mov	x1, x23
   1ab28:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1ab2c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab30:	add	x1, x1, #0x0
   1ab34:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab38:	mov	w1, w22
   1ab3c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1ab40:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab44:	add	x1, x1, #0x0
   1ab48:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab4c:	mov	w1, w21
   1ab50:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1ab54:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab58:	add	x1, x1, #0x0
   1ab5c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab60:	cmp	w19, #0x0
   1ab64:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab68:	add	x2, x2, #0x0
   1ab6c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab70:	add	x1, x1, #0x0
   1ab74:	csel	x1, x1, x2, ne  // ne = any
   1ab78:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab7c:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab80:	add	x1, x1, #0x0
   1ab84:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ab88:	mov	w0, w19
   1ab8c:	ldp	x19, x20, [sp, #16]
   1ab90:	ldp	x21, x22, [sp, #32]
   1ab94:	ldp	x23, x24, [sp, #48]
   1ab98:	ldp	x25, x26, [sp, #64]
   1ab9c:	ldp	x27, x28, [sp, #80]
   1aba0:	ldp	x29, x30, [sp], #368
   1aba4:	ret
   1aba8:	ldr	x1, [sp, #152]
   1abac:	add	x19, x19, #0x1
   1abb0:	mov	x0, x19
   1abb4:	mov	x3, #0x0                   	// #0
   1abb8:	mov	x2, #0x0                   	// #0
   1abbc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1abc0:	str	x0, [sp, #104]
   1abc4:	ldr	x1, [sp, #152]
   1abc8:	mov	x3, #0x0                   	// #0
   1abcc:	ldr	w0, [sp, #204]
   1abd0:	mov	x2, #0x0                   	// #0
   1abd4:	add	x19, x19, x0
   1abd8:	mov	x0, x19
   1abdc:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1abe0:	ldr	w1, [sp, #204]
   1abe4:	add	x6, sp, #0xcb
   1abe8:	str	x0, [sp, #112]
   1abec:	mov	x5, x27
   1abf0:	add	x0, x19, x1
   1abf4:	mov	x3, x22
   1abf8:	add	x2, x0, #0x3
   1abfc:	str	x2, [sp, #128]
   1ac00:	ldrb	w1, [x19, x1]
   1ac04:	mov	w2, w24
   1ac08:	ldrb	w19, [x0, #1]
   1ac0c:	ldrb	w0, [x0, #2]
   1ac10:	ldr	x4, [sp, #144]
   1ac14:	str	wzr, [sp, #212]
   1ac18:	lsl	w0, w0, #16
   1ac1c:	str	xzr, [sp, #216]
   1ac20:	orr	w19, w0, w19, lsl #8
   1ac24:	orr	w0, w19, w1
   1ac28:	ldr	w1, [sp, #112]
   1ac2c:	str	w0, [sp, #136]
   1ac30:	ldr	x0, [sp, #168]
   1ac34:	str	x0, [sp, #224]
   1ac38:	mov	x0, #0x800000000           	// #34359738368
   1ac3c:	str	x0, [sp, #232]
   1ac40:	ldr	w0, [sp, #104]
   1ac44:	str	w0, [sp, #208]
   1ac48:	mov	w0, w28
   1ac4c:	bl	df4 <_ZN4llvmL14decodeToMCInstIjEENS_14MCDisassembler12DecodeStatusES2_jT_RNS_6MCInstEmPKvRb>
   1ac50:	mov	w19, w0
   1ac54:	ldr	x0, [x20]
   1ac58:	ldrb	w0, [x0]
   1ac5c:	cbz	w0, 1acb4 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x908>
   1ac60:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ac64:	add	x0, x0, #0x0
   1ac68:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1ac6c:	tst	w0, #0xff
   1ac70:	b.eq	1acb4 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x908>  // b.none
   1ac74:	bl	0 <_ZN4llvm4dbgsEv>
   1ac78:	mov	x1, x23
   1ac7c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1ac80:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ac84:	add	x1, x1, #0x0
   1ac88:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ac8c:	ldr	w1, [sp, #104]
   1ac90:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1ac94:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ac98:	add	x1, x1, #0x0
   1ac9c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1aca0:	ldr	w1, [sp, #112]
   1aca4:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
   1aca8:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1acac:	add	x1, x1, #0x0
   1acb0:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1acb4:	ldrb	w0, [sp, #203]
   1acb8:	cbz	w0, 1ad3c <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x990>
   1acbc:	ldr	x20, [x20]
   1acc0:	ldrb	w0, [x20]
   1acc4:	cbz	w0, 1ad08 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x95c>
   1acc8:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1accc:	add	x0, x0, #0x0
   1acd0:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1acd4:	tst	w0, #0xff
   1acd8:	b.eq	1ad08 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x95c>  // b.none
   1acdc:	bl	0 <_ZN4llvm4dbgsEv>
   1ace0:	cmp	w19, #0x0
   1ace4:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ace8:	add	x2, x2, #0x0
   1acec:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1acf0:	add	x1, x1, #0x0
   1acf4:	csel	x1, x1, x2, ne  // ne = any
   1acf8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1acfc:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ad00:	add	x1, x1, #0x0
   1ad04:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ad08:	ldr	x0, [sp, #208]
   1ad0c:	str	x0, [x25]
   1ad10:	ldr	x0, [sp, #216]
   1ad14:	str	x0, [x25, #8]
   1ad18:	add	x1, x22, #0x10
   1ad1c:	add	x0, x25, #0x10
   1ad20:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ad24:	add	x22, x22, #0x20
   1ad28:	ldr	x0, [sp, #224]
   1ad2c:	cmp	x0, x22
   1ad30:	b.eq	1ab88 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x7dc>  // b.none
   1ad34:	bl	0 <free>
   1ad38:	b	1ab88 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x7dc>
   1ad3c:	cbz	w19, 1ad60 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x9b4>
   1ad40:	adrp	x3, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ad44:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ad48:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ad4c:	add	x3, x3, #0x0
   1ad50:	add	x1, x1, #0x0
   1ad54:	add	x0, x0, #0x0
   1ad58:	mov	w2, #0x64f7                	// #25847
   1ad5c:	b	1aafc <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x750>
   1ad60:	ldr	x20, [x20]
   1ad64:	ldr	x0, [sp, #128]
   1ad68:	ldr	w19, [sp, #136]
   1ad6c:	add	x19, x0, x19
   1ad70:	ldrb	w0, [x20]
   1ad74:	cbz	w0, 1adb8 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xa0c>
   1ad78:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ad7c:	add	x0, x0, #0x0
   1ad80:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1ad84:	tst	w0, #0xff
   1ad88:	b.eq	1adb8 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xa0c>  // b.none
   1ad8c:	bl	0 <_ZN4llvm4dbgsEv>
   1ad90:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ad94:	add	x1, x1, #0x0
   1ad98:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ad9c:	ldr	x1, [sp, #120]
   1ada0:	add	x1, x1, #0x0
   1ada4:	sub	x1, x19, x1
   1ada8:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1adac:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1adb0:	add	x1, x1, #0x0
   1adb4:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1adb8:	ldr	x0, [sp, #224]
   1adbc:	add	x1, x22, #0x20
   1adc0:	cmp	x0, x1
   1adc4:	b.eq	1adcc <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xa20>  // b.none
   1adc8:	bl	0 <free>
   1adcc:	mov	w28, #0x3                   	// #3
   1add0:	b	1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>
   1add4:	add	x19, x19, #0x1
   1add8:	mov	x1, x22
   1addc:	mov	x0, x19
   1ade0:	mov	x3, #0x0                   	// #0
   1ade4:	mov	x2, #0x0                   	// #0
   1ade8:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1adec:	mov	x4, x0
   1adf0:	ldr	w0, [sp, #208]
   1adf4:	mov	x1, x22
   1adf8:	mov	x3, #0x0                   	// #0
   1adfc:	add	x19, x19, x0
   1ae00:	mov	x2, #0x0                   	// #0
   1ae04:	mov	x0, x19
   1ae08:	str	x4, [sp, #104]
   1ae0c:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ae10:	ldr	x4, [sp, #104]
   1ae14:	ldr	w1, [sp, #208]
   1ae18:	eor	w4, w0, w4
   1ae1c:	and	w4, w4, w24
   1ae20:	add	x19, x19, x1
   1ae24:	cmp	w0, w4
   1ae28:	b.eq	1ae88 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xadc>  // b.none
   1ae2c:	mov	w28, #0x1                   	// #1
   1ae30:	str	w28, [sp, #104]
   1ae34:	ldr	x20, [x20]
   1ae38:	ldrb	w0, [x20]
   1ae3c:	cbz	w0, 1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>
   1ae40:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ae44:	add	x0, x0, #0x0
   1ae48:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1ae4c:	tst	w0, #0xff
   1ae50:	b.eq	1a490 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xe4>  // b.none
   1ae54:	bl	0 <_ZN4llvm4dbgsEv>
   1ae58:	mov	x1, x23
   1ae5c:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1ae60:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ae64:	add	x1, x1, #0x0
   1ae68:	bl	0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ae6c:	ldr	w3, [sp, #104]
   1ae70:	adrp	x2, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ae74:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1ae78:	add	x2, x2, #0x0
   1ae7c:	add	x1, x1, #0x0
   1ae80:	cmp	w3, #0x0
   1ae84:	b	1a8cc <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x520>
   1ae88:	str	wzr, [sp, #104]
   1ae8c:	b	1ae34 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0xa88>
   1ae90:	ldr	x20, [x20]
   1ae94:	ldrb	w0, [x20]
   1ae98:	cbz	w0, 1a3e8 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x3c>
   1ae9c:	adrp	x0, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1aea0:	add	x0, x0, #0x0
   1aea4:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
   1aea8:	tst	w0, #0xff
   1aeac:	b.eq	1a3e8 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x3c>  // b.none
   1aeb0:	bl	0 <_ZN4llvm4dbgsEv>
   1aeb4:	mov	x1, x23
   1aeb8:	bl	0 <_ZN4llvm11raw_ostreamlsEl>
   1aebc:	adrp	x1, 0 <_ZN4llvm10AArch64_AML29isValidDecodeLogicalImmediateEmj>
   1aec0:	add	x1, x1, #0x0
   1aec4:	b	1a4d8 <_ZNK4llvm19AArch64Disassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamE+0x12c>

Disassembly of section .text._ZN4llvm19AArch64DisassemblerD2Ev:

0000000000000000 <_ZN4llvm19AArch64DisassemblerD1Ev>:
   0:	adrp	x1, 0 <_ZN4llvm19AArch64DisassemblerD1Ev>
   4:	add	x1, x1, #0x0
   8:	str	x1, [x0]
   c:	b	0 <_ZN4llvm14MCDisassemblerD2Ev>

Disassembly of section .text._ZN4llvm19AArch64DisassemblerD0Ev:

0000000000000000 <_ZN4llvm19AArch64DisassemblerD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm19AArch64DisassemblerD0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x28                  	// #40
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	ldr	w2, [x0, #12]
   4:	cmp	x1, x2
   8:	b.ls	34 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x34>  // b.plast
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  14:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x43                  	// #67
  30:	bl	0 <__assert_fail>
  34:	str	w1, [x0, #8]
  38:	ret

Disassembly of section .text._ZN4llvm9MCOperand9createRegEj:

0000000000000000 <_ZN4llvm9MCOperand9createRegEj>:
   0:	mov	w1, w0
   4:	mov	x0, #0x1                   	// #1
   8:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	str	x21, [sp, #32]
  14:	mov	x21, x1
  18:	cbz	x1, 54 <_ZN4llvm11raw_ostreamlsEPKc+0x54>
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x20, x0
  28:	ldp	x1, x0, [x19, #16]
  2c:	sub	x1, x1, x0
  30:	cmp	x1, x20
  34:	b.cs	5c <_ZN4llvm11raw_ostreamlsEPKc+0x5c>  // b.hs, b.nlast
  38:	mov	x2, x20
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  54:	mov	x20, #0x0                   	// #0
  58:	b	28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  5c:	cbz	x20, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x2, x20
  64:	mov	x1, x21
  68:	bl	0 <memcpy>
  6c:	ldr	x0, [x19, #24]
  70:	add	x0, x0, x20
  74:	str	x0, [x19, #24]
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZN4llvm13decodeULEB128EPKhPjS1_PPKc:

0000000000000000 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc>:
   0:	mov	x5, x0
   4:	cbz	x3, c <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0xc>
   8:	str	xzr, [x3]
   c:	mov	x4, x5
  10:	mov	w6, #0x0                   	// #0
  14:	mov	x0, #0x0                   	// #0
  18:	cmp	x2, #0x0
  1c:	ccmp	x4, x2, #0x0, ne  // ne = any
  20:	b.ne	38 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x38>  // b.any
  24:	cbz	x3, 4c <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x4c>
  28:	adrp	x0, 0 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc>
  2c:	add	x0, x0, #0x0
  30:	str	x0, [x3]
  34:	b	4c <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x4c>
  38:	ldrb	w7, [x4]
  3c:	cmp	w6, #0x46
  40:	and	x9, x7, #0x7f
  44:	b.ne	60 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x60>  // b.any
  48:	cbnz	x3, 90 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x90>
  4c:	cbz	x1, 58 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x58>
  50:	sub	x4, x4, x5
  54:	str	w4, [x1]
  58:	mov	x0, #0x0                   	// #0
  5c:	ret
  60:	lsl	x8, x9, x6
  64:	lsr	x10, x8, x6
  68:	cmp	x10, x9
  6c:	b.ne	48 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x48>  // b.any
  70:	add	x0, x0, x8
  74:	add	w6, w6, #0x7
  78:	add	x4, x4, #0x1
  7c:	tbnz	w7, #7, 18 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x18>
  80:	cbz	x1, 5c <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x5c>
  84:	sub	x4, x4, x5
  88:	str	w4, [x1]
  8c:	b	5c <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x5c>
  90:	adrp	x0, 0 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc>
  94:	add	x0, x0, #0x0
  98:	b	30 <_ZN4llvm13decodeULEB128EPKhPjS1_PPKc+0x30>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	ldp	w2, w1, [x0, #8]
  18:	cmp	w2, w1
  1c:	b.cc	30 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_+0x30>  // b.lo, b.ul, b.last
  20:	mov	x3, #0x10                  	// #16
  24:	mov	x2, #0x0                   	// #0
  28:	add	x1, x0, x3
  2c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  30:	ldr	x1, [x19]
  34:	ldr	w0, [x19, #8]
  38:	ldp	x2, x3, [x20]
  3c:	add	x0, x1, x0, lsl #4
  40:	stp	x2, x3, [x0]
  44:	mov	x0, x19
  48:	ldr	w1, [x19, #8]
  4c:	ldp	x19, x20, [sp, #16]
  50:	add	x1, x1, #0x1
  54:	ldp	x29, x30, [sp], #32
  58:	b	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9MCOperandELb1EE9push_backERKS1_>

Disassembly of section .text._ZNK4llvm8ArrayRefIhEixEm:

0000000000000000 <_ZNK4llvm8ArrayRefIhEixEm>:
   0:	ldr	x2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZNK4llvm8ArrayRefIhEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  14:	adrp	x1, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm8ArrayRefIhEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0xfa                  	// #250
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	add	x0, x0, x1
  3c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	cmp	x0, x1
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	mov	x19, x0
  14:	stp	x21, x22, [sp, #32]
  18:	b.eq	50 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x50>  // b.none
  1c:	ldr	w20, [x0, #8]
  20:	mov	x21, x1
  24:	ldr	w22, [x1, #8]
  28:	cmp	x22, x20
  2c:	b.hi	64 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x64>  // b.pmore
  30:	cbz	x22, 44 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x44>
  34:	ldr	x0, [x0]
  38:	lsl	x2, x22, #4
  3c:	ldr	x1, [x1]
  40:	bl	0 <memmove>
  44:	mov	x1, x22
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  50:	mov	x0, x19
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret
  64:	ldr	w1, [x0, #12]
  68:	cmp	x22, x1
  6c:	b.ls	c4 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0xc4>  // b.plast
  70:	mov	x20, #0x0                   	// #0
  74:	mov	x1, #0x0                   	// #0
  78:	bl	0 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_>
  7c:	mov	x3, #0x10                  	// #16
  80:	mov	x2, x22
  84:	add	x1, x19, x3
  88:	mov	x0, x19
  8c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  90:	ldr	x4, [x21]
  94:	lsl	x0, x20, #4
  98:	ldr	w3, [x21, #8]
  9c:	add	x1, x4, x20, lsl #4
  a0:	lsl	x2, x3, #4
  a4:	add	x3, x4, x3, lsl #4
  a8:	cmp	x1, x3
  ac:	b.eq	44 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x44>  // b.none
  b0:	ldr	x3, [x19]
  b4:	sub	x2, x2, x0
  b8:	add	x0, x3, x0
  bc:	bl	0 <memcpy>
  c0:	b	44 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x44>
  c4:	cbz	x20, 90 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x90>
  c8:	ldr	x1, [x21]
  cc:	lsl	x2, x20, #4
  d0:	ldr	x0, [x0]
  d4:	bl	0 <memmove>
  d8:	b	90 <_ZN4llvm15SmallVectorImplINS_9MCOperandEEaSERKS2_+0x90>

AArch64ExternalSymbolizer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	ldr	x0, [x0, #32]
  14:	stp	x19, x20, [sp, #16]
  18:	stp	x23, x24, [sp, #48]
  1c:	str	x25, [sp, #64]
  20:	cbz	x0, 5a8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x5a8>
  24:	ldr	x6, [x21, #24]
  28:	stp	xzr, xzr, [sp, #192]
  2c:	mov	x20, x1
  30:	stp	xzr, xzr, [sp, #144]
  34:	mov	x23, x2
  38:	mov	x19, x3
  3c:	stp	xzr, xzr, [sp, #160]
  40:	mov	x22, x4
  44:	and	w24, w5, #0xff
  48:	stp	xzr, xzr, [sp, #176]
  4c:	str	x3, [sp, #192]
  50:	cbnz	x6, f4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0xf4>
  54:	cbnz	w24, 180 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x180>
  58:	ldr	w0, [x20]
  5c:	cmp	w0, #0x122
  60:	b.ne	1f4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1f4>  // b.any
  64:	mov	x0, #0x100000001           	// #4294967297
  68:	asr	x24, x19, #2
  6c:	str	x0, [sp, #88]
  70:	ubfiz	w1, w19, #29, #2
  74:	ldr	x0, [x21, #8]
  78:	ubfiz	w24, w24, #5, #19
  7c:	orr	w24, w24, w1
  80:	mov	w1, #0x90000000            	// #-1879048192
  84:	orr	w24, w24, w1
  88:	mov	x1, #0x0                   	// #0
  8c:	ldr	x25, [x0, #24]
  90:	add	x0, x20, #0x10
  94:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
  98:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
  9c:	mov	w1, w0
  a0:	mov	x0, x25
  a4:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
  a8:	and	w1, w0, #0xffff
  ac:	mov	x3, x22
  b0:	ldp	x5, x0, [x21, #32]
  b4:	orr	w1, w1, w24
  b8:	add	x4, sp, #0x60
  bc:	add	x2, sp, #0x58
  c0:	and	x22, x22, #0xfffffffffffff000
  c4:	add	x19, x22, x19, lsl #12
  c8:	blr	x5
  cc:	adrp	x0, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
  d0:	add	x0, x0, #0x0
  d4:	stp	x0, x19, [sp, #128]
  d8:	adrp	x0, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
  dc:	add	x0, x0, #0x0
  e0:	add	x1, sp, #0x78
  e4:	str	x0, [sp, #120]
  e8:	mov	x0, x23
  ec:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
  f0:	b	114 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x114>
  f4:	ldr	x0, [x21, #40]
  f8:	mov	x3, x7
  fc:	add	x5, sp, #0x90
 100:	mov	x1, x22
 104:	mov	w4, #0x1                   	// #1
 108:	mov	x2, #0x0                   	// #0
 10c:	blr	x6
 110:	cbz	w0, 54 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x54>
 114:	ldr	x0, [sp, #144]
 118:	cbz	x0, 534 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x534>
 11c:	ldr	x1, [sp, #152]
 120:	cbz	x1, 520 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x520>
 124:	add	x22, sp, #0x68
 128:	add	x19, sp, #0x78
 12c:	mov	x0, x22
 130:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 134:	ldr	x23, [x21, #8]
 138:	mov	x1, x22
 13c:	mov	x0, x19
 140:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 144:	mov	x1, x19
 148:	mov	x0, x23
 14c:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
 150:	ldr	x3, [sp, #200]
 154:	cmp	x3, #0x4
 158:	b.hi	3d4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3d4>  // b.pmore
 15c:	adrp	x2, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 160:	add	x2, x2, #0x0
 164:	ldrb	w1, [x2, x3]
 168:	ldrb	w3, [x2, x3]
 16c:	ldr	x2, [x21, #8]
 170:	cbnz	w3, 3ec <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3ec>
 174:	mov	x3, #0x0                   	// #0
 178:	mov	w1, #0x0                   	// #0
 17c:	b	3f0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3f0>
 180:	ldp	x5, x0, [x21, #32]
 184:	mov	x24, #0x1                   	// #1
 188:	str	x24, [sp, #88]
 18c:	add	x19, x22, x19
 190:	add	x4, sp, #0x60
 194:	mov	x3, x22
 198:	add	x2, sp, #0x58
 19c:	mov	x1, x19
 1a0:	blr	x5
 1a4:	cbz	x0, 1d8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1d8>
 1a8:	stp	x24, x0, [sp, #144]
 1ac:	str	xzr, [sp, #192]
 1b0:	ldr	x0, [sp, #88]
 1b4:	cmp	x0, #0x1
 1b8:	b.ne	1e0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1e0>  // b.any
 1bc:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1c0:	add	x1, x1, #0x0
 1c4:	mov	x0, x23
 1c8:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1cc:	ldr	x1, [sp, #96]
 1d0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1d4:	b	114 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x114>
 1d8:	str	x19, [sp, #192]
 1dc:	b	1b0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1b0>
 1e0:	cmp	x0, #0x5
 1e4:	b.ne	114 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x114>  // b.any
 1e8:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 1ec:	add	x1, x1, #0x0
 1f0:	b	1c4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x1c4>
 1f4:	cmp	w0, #0x105
 1f8:	b.eq	21c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x21c>  // b.none
 1fc:	cmp	w0, #0xa07
 200:	b.eq	2cc <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2cc>  // b.none
 204:	cmp	w0, #0xa02
 208:	b.eq	2d4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2d4>  // b.none
 20c:	cmp	w0, #0x121
 210:	b.ne	33c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x33c>  // b.any
 214:	mov	x0, #0x5                   	// #5
 218:	b	2d8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2d8>
 21c:	mov	x1, #0x2                   	// #2
 220:	movk	x1, #0x1, lsl #32
 224:	str	x1, [sp, #88]
 228:	ldr	x1, [x21, #8]
 22c:	cmp	w0, #0x105
 230:	mov	w3, #0x91000000            	// #-1862270976
 234:	add	x20, x20, #0x10
 238:	mov	x0, x20
 23c:	ldr	x25, [x1, #24]
 240:	mov	w1, #0xf9400000            	// #-113246208
 244:	csel	w3, w3, w1, eq  // eq = none
 248:	mov	x1, #0x1                   	// #1
 24c:	orr	w19, w3, w19, lsl #10
 250:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 254:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 258:	mov	w1, w0
 25c:	mov	x0, x25
 260:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 264:	mov	x1, #0x0                   	// #0
 268:	ubfiz	w0, w0, #5, #16
 26c:	orr	w19, w0, w19
 270:	mov	x0, x20
 274:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 278:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 27c:	mov	w1, w0
 280:	mov	x0, x25
 284:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 288:	and	w1, w0, #0xffff
 28c:	add	x4, sp, #0x60
 290:	ldr	x5, [x21, #32]
 294:	mov	x3, x22
 298:	add	x2, sp, #0x58
 29c:	orr	w1, w1, w19
 2a0:	ldr	x0, [x21, #40]
 2a4:	blr	x5
 2a8:	ldr	x0, [sp, #88]
 2ac:	cmp	x0, #0x2
 2b0:	b.ne	2f8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2f8>  // b.any
 2b4:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2b8:	add	x1, x1, #0x0
 2bc:	mov	x0, x23
 2c0:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 2c4:	ldr	x1, [sp, #96]
 2c8:	b	338 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x338>
 2cc:	mov	x1, #0x3                   	// #3
 2d0:	b	220 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x220>
 2d4:	mov	x0, #0x4                   	// #4
 2d8:	movk	x0, #0x1, lsl #32
 2dc:	add	x4, sp, #0x60
 2e0:	mov	x3, x22
 2e4:	add	x2, sp, #0x58
 2e8:	add	x1, x22, x19
 2ec:	str	x0, [sp, #88]
 2f0:	ldr	x5, [x21, #32]
 2f4:	b	2a0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2a0>
 2f8:	cmp	x0, #0x3
 2fc:	b.ne	358 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x358>  // b.any
 300:	mov	x0, x23
 304:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 308:	add	x1, x1, #0x0
 30c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 310:	ldr	x1, [sp, #96]
 314:	add	x0, sp, #0x78
 318:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 31c:	ldp	x1, x2, [sp, #120]
 320:	mov	x0, x23
 324:	mov	w3, #0x0                   	// #0
 328:	bl	0 <_ZN4llvm11raw_ostream13write_escapedENS_9StringRefEb>
 32c:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 330:	mov	x0, x23
 334:	add	x1, x1, #0x0
 338:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 33c:	mov	w0, w24
 340:	ldp	x19, x20, [sp, #16]
 344:	ldp	x21, x22, [sp, #32]
 348:	ldp	x23, x24, [sp, #48]
 34c:	ldr	x25, [sp, #64]
 350:	ldp	x29, x30, [sp], #208
 354:	ret
 358:	cmp	x0, #0x4
 35c:	b.ne	384 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x384>  // b.any
 360:	mov	x0, x23
 364:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 368:	add	x1, x1, #0x0
 36c:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 370:	ldr	x1, [sp, #96]
 374:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 378:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 37c:	add	x1, x1, #0x0
 380:	b	338 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x338>
 384:	cmp	x0, #0x5
 388:	b.ne	398 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x398>  // b.any
 38c:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 390:	add	x1, x1, #0x0
 394:	b	2bc <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2bc>
 398:	cmp	x0, #0x6
 39c:	b.ne	3ac <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3ac>  // b.any
 3a0:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3a4:	add	x1, x1, #0x0
 3a8:	b	2bc <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2bc>
 3ac:	cmp	x0, #0x7
 3b0:	b.ne	3c0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3c0>  // b.any
 3b4:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3b8:	add	x1, x1, #0x0
 3bc:	b	2bc <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2bc>
 3c0:	cmp	x0, #0x8
 3c4:	b.ne	33c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x33c>  // b.any
 3c8:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3cc:	add	x1, x1, #0x0
 3d0:	b	2bc <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x2bc>
 3d4:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3d8:	adrp	x0, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 3dc:	add	x1, x1, #0x0
 3e0:	add	x0, x0, #0x0
 3e4:	mov	w2, #0x27                  	// #39
 3e8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 3ec:	mov	x3, #0x0                   	// #0
 3f0:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE>
 3f4:	mov	x19, x0
 3f8:	ldr	x0, [sp, #168]
 3fc:	cbz	x0, 550 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x550>
 400:	ldr	x1, [sp, #176]
 404:	cbz	x1, 53c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x53c>
 408:	add	x23, sp, #0x68
 40c:	add	x22, sp, #0x78
 410:	mov	x0, x23
 414:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 418:	ldr	x24, [x21, #8]
 41c:	mov	x1, x23
 420:	mov	x0, x22
 424:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 428:	mov	x1, x22
 42c:	mov	x0, x24
 430:	bl	0 <_ZN4llvm9MCContext17getOrCreateSymbolERKNS_5TwineE>
 434:	ldr	x2, [x21, #8]
 438:	mov	x3, #0x0                   	// #0
 43c:	mov	w1, #0x0                   	// #0
 440:	bl	0 <_ZN4llvm15MCSymbolRefExpr6createEPKNS_8MCSymbolENS0_11VariantKindERNS_9MCContextENS_5SMLocE>
 444:	mov	x23, x0
 448:	ldr	x0, [sp, #192]
 44c:	cbz	x0, 558 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x558>
 450:	ldr	x1, [x21, #8]
 454:	mov	w2, #0x0                   	// #0
 458:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 45c:	mov	x22, x0
 460:	cbz	x23, 574 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x574>
 464:	ldr	x2, [x21, #8]
 468:	cbz	x19, 560 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x560>
 46c:	mov	x3, x2
 470:	mov	x1, x19
 474:	mov	x2, x23
 478:	mov	x4, #0x0                   	// #0
 47c:	mov	w0, #0x11                  	// #17
 480:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
 484:	mov	x19, x0
 488:	cbz	x22, 4a8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4a8>
 48c:	ldr	x3, [x21, #8]
 490:	mov	x2, x22
 494:	mov	x1, x19
 498:	mov	x4, #0x0                   	// #0
 49c:	mov	w0, #0x0                   	// #0
 4a0:	bl	0 <_ZN4llvm12MCBinaryExpr6createENS0_6OpcodeEPKNS_6MCExprES4_RNS_9MCContextENS_5SMLocE>
 4a4:	mov	x19, x0
 4a8:	mov	x0, #0x4                   	// #4
 4ac:	mov	x21, #0x0                   	// #0
 4b0:	bfxil	x21, x0, #0, #8
 4b4:	ldp	w1, w0, [x20, #24]
 4b8:	cmp	w1, w0
 4bc:	b.cc	4d4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4d4>  // b.lo, b.ul, b.last
 4c0:	mov	x3, #0x10                  	// #16
 4c4:	add	x1, x20, #0x20
 4c8:	add	x0, x20, x3
 4cc:	mov	x2, #0x0                   	// #0
 4d0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 4d4:	ldr	w0, [x20, #24]
 4d8:	ldr	x1, [x20, #16]
 4dc:	lsl	x2, x0, #4
 4e0:	add	x0, x1, x0, lsl #4
 4e4:	str	x21, [x1, x2]
 4e8:	str	x19, [x0, #8]
 4ec:	ldp	w0, w2, [x20, #24]
 4f0:	mov	w1, w0
 4f4:	add	x1, x1, #0x1
 4f8:	cmp	x1, x2
 4fc:	b.ls	598 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x598>  // b.plast
 500:	adrp	x3, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 504:	adrp	x1, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 508:	adrp	x0, 0 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm>
 50c:	add	x3, x3, #0x0
 510:	add	x1, x1, #0x0
 514:	add	x0, x0, #0x0
 518:	mov	w2, #0x43                  	// #67
 51c:	bl	0 <__assert_fail>
 520:	ldr	x1, [x21, #8]
 524:	mov	w2, #0x0                   	// #0
 528:	ldr	x0, [sp, #160]
 52c:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 530:	b	3f4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3f4>
 534:	mov	x19, #0x0                   	// #0
 538:	b	3f8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x3f8>
 53c:	ldr	x1, [x21, #8]
 540:	mov	w2, #0x0                   	// #0
 544:	ldr	x0, [sp, #184]
 548:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 54c:	b	444 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x444>
 550:	mov	x23, #0x0                   	// #0
 554:	b	448 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x448>
 558:	mov	x22, #0x0                   	// #0
 55c:	b	460 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x460>
 560:	mov	x1, x23
 564:	mov	x3, #0x0                   	// #0
 568:	mov	w0, #0x1                   	// #1
 56c:	bl	0 <_ZN4llvm11MCUnaryExpr6createENS0_6OpcodeEPKNS_6MCExprERNS_9MCContextENS_5SMLocE>
 570:	b	484 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x484>
 574:	cbnz	x19, 488 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x488>
 578:	cbnz	x22, 590 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x590>
 57c:	ldr	x1, [x21, #8]
 580:	mov	w2, #0x0                   	// #0
 584:	mov	x0, #0x0                   	// #0
 588:	bl	0 <_ZN4llvm14MCConstantExpr6createElRNS_9MCContextEb>
 58c:	b	4a4 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4a4>
 590:	mov	x19, x22
 594:	b	4a8 <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x4a8>
 598:	add	w0, w0, #0x1
 59c:	mov	w24, #0x1                   	// #1
 5a0:	str	w0, [x20, #24]
 5a4:	b	33c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x33c>
 5a8:	mov	w24, #0x0                   	// #0
 5ac:	b	33c <_ZN4llvm25AArch64ExternalSymbolizer24tryAddingSymbolicOperandERNS_6MCInstERNS_11raw_ostreamElmbmm+0x33c>

Disassembly of section .text._ZNK4llvm13format_objectIJyEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJyEE7snprintEPcj>:
   0:	mov	x4, x0
   4:	mov	x0, x1
   8:	mov	w1, w2
   c:	ldp	x2, x3, [x4, #8]
  10:	b	0 <snprintf>

Disassembly of section .text._ZN4llvm25AArch64ExternalSymbolizerD2Ev:

0000000000000000 <_ZN4llvm25AArch64ExternalSymbolizerD1Ev>:
   0:	adrp	x1, 0 <_ZTVN4llvm20MCExternalSymbolizerE>
   4:	ldr	x1, [x1]
   8:	add	x1, x1, #0x10
   c:	str	x1, [x0]
  10:	b	0 <_ZN4llvm12MCSymbolizerD2Ev>

Disassembly of section .text._ZN4llvm25AArch64ExternalSymbolizerD0Ev:

0000000000000000 <_ZN4llvm25AArch64ExternalSymbolizerD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm25AArch64ExternalSymbolizerD0Ev>
  14:	mov	x0, x19
  18:	mov	x1, #0x30                  	// #48
  1c:	ldr	x19, [sp, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	b	0 <_ZdlPvm>

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	str	x1, [x0]
  14:	cbz	x1, 30 <_ZN4llvm9StringRefC1EPKc+0x30>
  18:	mov	x0, x1
  1c:	bl	0 <strlen>
  20:	str	x0, [x19, #8]
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	mov	x0, #0x0                   	// #0
  34:	b	20 <_ZN4llvm9StringRefC1EPKc+0x20>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	mov	w2, #0x105                 	// #261
   4:	stp	x1, xzr, [x0]
   8:	strh	w2, [x0, #16]
   c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	add	x0, sp, #0x20
  14:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  18:	ldp	x2, x0, [x19, #16]
  1c:	ldp	x1, x20, [sp, #32]
  20:	sub	x2, x2, x0
  24:	cmp	x20, x2
  28:	b.ls	4c <_ZN4llvm11raw_ostreamlsEPKc+0x4c>  // b.plast
  2c:	mov	x0, x19
  30:	mov	x2, x20
  34:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	mov	x19, x0
  3c:	mov	x0, x19
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret
  4c:	cbz	x20, 3c <_ZN4llvm11raw_ostreamlsEPKc+0x3c>
  50:	mov	x2, x20
  54:	bl	0 <memcpy>
  58:	ldr	x2, [x19, #24]
  5c:	add	x2, x2, x20
  60:	str	x2, [x19, #24]
  64:	b	3c <_ZN4llvm11raw_ostreamlsEPKc+0x3c>

Disassembly of section .text._ZNK4llvm9MCOperand6getRegEv:

0000000000000000 <_ZNK4llvm9MCOperand6getRegEv>:
   0:	ldrb	w1, [x0]
   4:	cmp	w1, #0x1
   8:	b.eq	34 <_ZNK4llvm9MCOperand6getRegEv+0x34>  // b.none
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm9MCOperand6getRegEv>
  14:	adrp	x1, 0 <_ZNK4llvm9MCOperand6getRegEv>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm9MCOperand6getRegEv>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x41                  	// #65
  30:	bl	0 <__assert_fail>
  34:	ldr	w0, [x0, #8]
  38:	ret

Disassembly of section .text._ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE:

0000000000000000 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	w2, w1
   8:	b.hi	34 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>
  14:	adrp	x1, 0 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x223                 	// #547
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0, #104]
  38:	ldrh	w0, [x0, w1, uxtw #1]
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>:
   0:	ldr	w2, [x0, #8]
   4:	cmp	x2, x1
   8:	b.hi	34 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm+0x34>  // b.pmore
   c:	stp	x29, x30, [sp, #-16]!
  10:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  14:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_9MCOperandEvEixEm>
  20:	add	x3, x3, #0x0
  24:	add	x1, x1, #0x0
  28:	add	x0, x0, #0x0
  2c:	mov	w2, #0x95                  	// #149
  30:	bl	0 <__assert_fail>
  34:	ldr	x0, [x0]
  38:	add	x0, x0, x1, lsl #4
  3c:	ret
