
*** Running vivado
    with args -log axi_traffic_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_traffic_gen_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source axi_traffic_gen_0.tcl -notrace
Command: synth_design -top axi_traffic_gen_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3040 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_traffic_gen_v3_0_6_systeminit_dmg with formal parameter declaration list [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13374]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 932.977 ; gain = 248.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_0' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/synth/axi_traffic_gen_0.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_v3_0_6_top' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14846]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 65535 - type: integer 
	Parameter C_ZERO_INVALID bound to: 1 - type: integer 
	Parameter C_NO_EXCL bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_AXIS1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_AXIS2_HAS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS2_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 8 - type: integer 
	Parameter C_ATG_BASIC_AXI4 bound to: 0 - type: integer 
	Parameter C_ATG_REPEAT_TYPE bound to: 0 - type: integer 
	Parameter C_ATG_HLTP_MODE bound to: 0 - type: integer 
	Parameter C_ATG_STATIC bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_INIT bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_TEST bound to: 1 - type: integer 
	Parameter C_ATG_STREAMING bound to: 0 - type: integer 
	Parameter C_ATG_STREAMING_MST_ONLY bound to: 1 - type: integer 
	Parameter C_ATG_STREAMING_MST_LPBK bound to: 0 - type: integer 
	Parameter C_ATG_STREAMING_SLV_LPBK bound to: 0 - type: integer 
	Parameter C_ATG_STREAMING_MAX_LEN_BITS bound to: 16 - type: integer 
	Parameter C_ATG_STREAMING_MEM_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_ATG_AXIS_DATA_GEN_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_SPARSE_EN bound to: 1 - type: integer 
	Parameter C_ATG_SLAVE_ONLY bound to: 0 - type: integer 
	Parameter C_ATG_STATIC_WR_ADDRESS bound to: 64'b0000000000000000000000000000000000010010101000000000000000000000 
	Parameter C_ATG_STATIC_RD_ADDRESS bound to: 64'b0000000000000000000000000000000000010011101000000000000000000000 
	Parameter C_ATG_STATIC_WR_HIGH_ADDRESS bound to: 64'b0000000000000000000000000000000000010010101000000000111111111111 
	Parameter C_ATG_STATIC_RD_HIGH_ADDRESS bound to: 64'b0000000000000000000000000000000000010011101000000000111111111111 
	Parameter C_ATG_STATIC_INCR bound to: 0 - type: integer 
	Parameter C_ATG_STATIC_EN_READ bound to: 1 - type: integer 
	Parameter C_ATG_STATIC_EN_WRITE bound to: 1 - type: integer 
	Parameter C_ATG_STATIC_FREE_RUN bound to: 1 - type: integer 
	Parameter C_ATG_STATIC_RD_PIPELINE bound to: 3 - type: integer 
	Parameter C_ATG_STATIC_WR_PIPELINE bound to: 3 - type: integer 
	Parameter C_ATG_STATIC_TRANGAP bound to: 0 - type: integer 
	Parameter C_ATG_STATIC_LENGTH bound to: 16 - type: integer 
	Parameter C_ATG_SYSTEM_INIT_DATA_MIF bound to: axi_traffic_gen_0_data.mem - type: string 
	Parameter C_ATG_SYSTEM_INIT_ADDR_MIF bound to: axi_traffic_gen_0_addr.mem - type: string 
	Parameter C_ATG_SYSTEM_INIT_CTRL_MIF bound to: axi_traffic_gen_0_ctrl.mem - type: string 
	Parameter C_ATG_SYSTEM_INIT_MASK_MIF bound to: axi_traffic_gen_0_mask.mem - type: string 
	Parameter C_ATG_MIF_DATA_DEPTH bound to: 16 - type: integer 
	Parameter C_ATG_MIF_ADDR_BITS bound to: 4 - type: integer 
	Parameter C_ATG_SYSTEM_CMD_MAX_RETRY bound to: 2147483647 - type: integer 
	Parameter C_ATG_SYSTEM_TEST_MAX_CLKS bound to: 2147483647 - type: integer 
	Parameter C_ATG_SYSTEM_MAX_CHANNELS bound to: 1 - type: integer 
	Parameter C_ATG_SYSTEM_CH1_LOW bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_CH1_HIGH bound to: -1 - type: integer 
	Parameter C_ATG_SYSTEM_CH2_LOW bound to: 256 - type: integer 
	Parameter C_ATG_SYSTEM_CH2_HIGH bound to: 511 - type: integer 
	Parameter C_ATG_SYSTEM_CH3_LOW bound to: 512 - type: integer 
	Parameter C_ATG_SYSTEM_CH3_HIGH bound to: 767 - type: integer 
	Parameter C_ATG_SYSTEM_CH4_LOW bound to: 768 - type: integer 
	Parameter C_ATG_SYSTEM_CH4_HIGH bound to: 1023 - type: integer 
	Parameter C_ATG_SYSTEM_CH5_LOW bound to: 1024 - type: integer 
	Parameter C_ATG_SYSTEM_CH5_HIGH bound to: 1279 - type: integer 
	Parameter C_RAMINIT_CMDRAM0_F bound to: axi_traffic_gen_0_default_cmdram.mem - type: string 
	Parameter C_RAMINIT_CMDRAM1_F bound to: NONE - type: string 
	Parameter C_RAMINIT_CMDRAM2_F bound to: NONE - type: string 
	Parameter C_RAMINIT_CMDRAM3_F bound to: NONE - type: string 
	Parameter C_RAMINIT_SRAM0_F bound to: axi_traffic_gen_0_default_mstram.mem - type: string 
	Parameter C_RAMINIT_PARAMRAM0_F bound to: axi_traffic_gen_0_default_prmram.mem - type: string 
	Parameter C_RAMINIT_ADDRRAM0_F bound to: axi_traffic_gen_0_default_addrram.mem - type: string 
	Parameter C_REPEAT_COUNT bound to: 254 - type: integer 
	Parameter C_STRM_DATA_SEED bound to: 43981 - type: integer 
	Parameter C_AXI_WR_ADDR_SEED bound to: 31899 - type: integer 
	Parameter C_AXI_RD_ADDR_SEED bound to: 23130 - type: integer 
	Parameter C_READ_ONLY bound to: 0 - type: integer 
	Parameter C_WRITE_ONLY bound to: 0 - type: integer 
	Parameter ATG_VERSAL_400 bound to: 0 - type: integer 
	Parameter C_CMDRAM_F bound to: none - type: string 
	Parameter C_SRAM_F bound to: none - type: string 
	Parameter C_PRAM_F bound to: none - type: string 
	Parameter C_ADDR_F bound to: none - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_top' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14418]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ATG_DATA_MIF bound to: axi_traffic_gen_0_data.mem - type: string 
	Parameter C_ATG_ADDR_MIF bound to: axi_traffic_gen_0_addr.mem - type: string 
	Parameter C_ATG_CTRL_MIF bound to: axi_traffic_gen_0_ctrl.mem - type: string 
	Parameter C_ATG_MASK_MIF bound to: axi_traffic_gen_0_mask.mem - type: string 
	Parameter C_ATG_MIF_ADDR_BITS bound to: 4 - type: integer 
	Parameter C_ATG_MIF_DATA_DEPTH bound to: 16 - type: integer 
	Parameter C_ATG_SYSTEM_INIT bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_TEST bound to: 1 - type: integer 
	Parameter C_ATG_SYSTEM_CMD_MAX_RETRY bound to: 2147483647 - type: integer 
	Parameter C_ATG_SYSTEM_TEST_MAX_CLKS bound to: 2147483647 - type: integer 
	Parameter C_ATG_SYSTEM_MAX_CHANNELS bound to: 1 - type: integer 
	Parameter C_ATG_SYSTEM_CH1_LOW bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_CH1_HIGH bound to: -1 - type: integer 
	Parameter C_ATG_SYSTEM_CH2_LOW bound to: 256 - type: integer 
	Parameter C_ATG_SYSTEM_CH2_HIGH bound to: 511 - type: integer 
	Parameter C_ATG_SYSTEM_CH3_LOW bound to: 512 - type: integer 
	Parameter C_ATG_SYSTEM_CH3_HIGH bound to: 767 - type: integer 
	Parameter C_ATG_SYSTEM_CH4_LOW bound to: 768 - type: integer 
	Parameter C_ATG_SYSTEM_CH4_HIGH bound to: 1023 - type: integer 
	Parameter C_ATG_SYSTEM_CH5_LOW bound to: 1024 - type: integer 
	Parameter C_ATG_SYSTEM_CH5_HIGH bound to: 1279 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_dmg' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13360]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ATG_MIF_ADDR_BITS bound to: 4 - type: integer 
	Parameter C_ATG_MIF_DATA_DEPTH bound to: 16 - type: integer 
	Parameter C_ATG_MIF bound to: axi_traffic_gen_0_mask.mem - type: string 
	Parameter bmg_xpm_sel bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: axi_traffic_gen_0_mask.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: axi_traffic_gen_0_mask.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'axi_traffic_gen_0_mask.mem' is read successfully [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1100]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (2#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_dmg' (3#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13360]
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_dmg__parameterized0' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13360]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ATG_MIF_ADDR_BITS bound to: 4 - type: integer 
	Parameter C_ATG_MIF_DATA_DEPTH bound to: 16 - type: integer 
	Parameter C_ATG_MIF bound to: axi_traffic_gen_0_ctrl.mem - type: string 
	Parameter bmg_xpm_sel bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: axi_traffic_gen_0_ctrl.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: axi_traffic_gen_0_ctrl.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'axi_traffic_gen_0_ctrl.mem' is read successfully [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1100]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (3#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized0' (3#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_dmg__parameterized0' (3#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13360]
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_dmg__parameterized1' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13360]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ATG_MIF_ADDR_BITS bound to: 4 - type: integer 
	Parameter C_ATG_MIF_DATA_DEPTH bound to: 16 - type: integer 
	Parameter C_ATG_MIF bound to: axi_traffic_gen_0_addr.mem - type: string 
	Parameter bmg_xpm_sel bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: axi_traffic_gen_0_addr.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: axi_traffic_gen_0_addr.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'axi_traffic_gen_0_addr.mem' is read successfully [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1100]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (3#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized1' (3#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_dmg__parameterized1' (3#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13360]
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_dmg__parameterized2' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13360]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ATG_MIF_ADDR_BITS bound to: 4 - type: integer 
	Parameter C_ATG_MIF_DATA_DEPTH bound to: 16 - type: integer 
	Parameter C_ATG_MIF bound to: axi_traffic_gen_0_data.mem - type: string 
	Parameter bmg_xpm_sel bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram__parameterized2' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: axi_traffic_gen_0_data.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 512 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: axi_traffic_gen_0_data.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'axi_traffic_gen_0_data.mem' is read successfully [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1100]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (3#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram__parameterized2' (3#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8485]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_dmg__parameterized2' (3#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13360]
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_v3_0_6_static_cmdgen' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:9335]
	Parameter C_ATG_STATIC_ADDRESS bound to: 312475648 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ATG_MIF_ADDR_BITS bound to: 4 - type: integer 
	Parameter C_ATG_STATIC_LENGTH bound to: 3 - type: integer 
	Parameter C_ATG_SYSTEM_INIT bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_TEST bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net cmd_out_mr in module/entity axi_traffic_gen_v3_0_6_static_cmdgen does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:9354]
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_v3_0_6_static_cmdgen' (4#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:9335]
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_mrdwr' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13589]
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ATG_SYSTEM_INIT bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_TEST bound to: 1 - type: integer 
	Parameter C_ATG_SYSTEM_CMD_MAX_RETRY bound to: 2147483647 - type: integer 
	Parameter C_ATG_SYSTEM_TEST_MAX_CLKS bound to: 2147483647 - type: integer 
	Parameter C_ATG_SYSTEM_MAX_CHANNELS bound to: 1 - type: integer 
	Parameter C_ATG_SYSTEM_CH1_LOW bound to: 0 - type: integer 
	Parameter C_ATG_SYSTEM_CH1_HIGH bound to: -1 - type: integer 
	Parameter C_ATG_SYSTEM_CH2_LOW bound to: 256 - type: integer 
	Parameter C_ATG_SYSTEM_CH2_HIGH bound to: 511 - type: integer 
	Parameter C_ATG_SYSTEM_CH3_LOW bound to: 512 - type: integer 
	Parameter C_ATG_SYSTEM_CH3_HIGH bound to: 767 - type: integer 
	Parameter C_ATG_SYSTEM_CH4_LOW bound to: 768 - type: integer 
	Parameter C_ATG_SYSTEM_CH4_HIGH bound to: 1023 - type: integer 
	Parameter C_ATG_SYSTEM_CH5_LOW bound to: 1024 - type: integer 
	Parameter C_ATG_SYSTEM_CH5_HIGH bound to: 1279 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cur_rom_ptr_reg was removed.  [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14224]
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_mrdwr' (5#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:13589]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_v3_0_6_systeminit_top' (6#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14418]
INFO: [Synth 8-6157] synthesizing module 'axi_traffic_gen_v3_0_6_asynch_rst_ff' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:56]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_v3_0_6_asynch_rst_ff' (7#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:56]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (8#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14949]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14954]
WARNING: [Synth 8-3848] Net s_axi_bid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14955]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14956]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14957]
WARNING: [Synth 8-3848] Net s_axi_arready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14971]
WARNING: [Synth 8-3848] Net s_axi_rid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14972]
WARNING: [Synth 8-3848] Net s_axi_rlast in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14973]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14974]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14975]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14976]
WARNING: [Synth 8-3848] Net m_axi_awid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14981]
WARNING: [Synth 8-3848] Net m_axi_awaddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14982]
WARNING: [Synth 8-3848] Net m_axi_awlen in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14983]
WARNING: [Synth 8-3848] Net m_axi_awsize in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14984]
WARNING: [Synth 8-3848] Net m_axi_awburst in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14985]
WARNING: [Synth 8-3848] Net m_axi_awlock in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14986]
WARNING: [Synth 8-3848] Net m_axi_awcache in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14987]
WARNING: [Synth 8-3848] Net m_axi_awprot in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14988]
WARNING: [Synth 8-3848] Net m_axi_awqos in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14989]
WARNING: [Synth 8-3848] Net m_axi_awuser in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14990]
WARNING: [Synth 8-3848] Net m_axi_awvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14991]
WARNING: [Synth 8-3848] Net m_axi_wlast in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14993]
WARNING: [Synth 8-3848] Net m_axi_wdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14994]
WARNING: [Synth 8-3848] Net m_axi_wstrb in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14995]
WARNING: [Synth 8-3848] Net m_axi_wvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14996]
WARNING: [Synth 8-3848] Net m_axi_bready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15001]
WARNING: [Synth 8-3848] Net m_axi_arid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15003]
WARNING: [Synth 8-3848] Net m_axi_araddr in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15004]
WARNING: [Synth 8-3848] Net m_axi_arlen in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15005]
WARNING: [Synth 8-3848] Net m_axi_arsize in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15006]
WARNING: [Synth 8-3848] Net m_axi_arburst in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15007]
WARNING: [Synth 8-3848] Net m_axi_arlock in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15008]
WARNING: [Synth 8-3848] Net m_axi_arcache in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15009]
WARNING: [Synth 8-3848] Net m_axi_arprot in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15010]
WARNING: [Synth 8-3848] Net m_axi_arqos in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15011]
WARNING: [Synth 8-3848] Net m_axi_aruser in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15012]
WARNING: [Synth 8-3848] Net m_axi_arvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15013]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15020]
WARNING: [Synth 8-3848] Net m_axis_1_tvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15024]
WARNING: [Synth 8-3848] Net m_axis_1_tlast in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15025]
WARNING: [Synth 8-3848] Net m_axis_1_tdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15026]
WARNING: [Synth 8-3848] Net m_axis_1_tstrb in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15027]
WARNING: [Synth 8-3848] Net m_axis_1_tkeep in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15028]
WARNING: [Synth 8-3848] Net m_axis_1_tuser in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15029]
WARNING: [Synth 8-3848] Net m_axis_1_tid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15030]
WARNING: [Synth 8-3848] Net m_axis_1_tdest in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15031]
WARNING: [Synth 8-3848] Net s_axis_1_tready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15032]
WARNING: [Synth 8-3848] Net axis_err_count in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15041]
WARNING: [Synth 8-3848] Net s_axis_2_tready in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15043]
WARNING: [Synth 8-3848] Net m_axis_2_tvalid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15054]
WARNING: [Synth 8-3848] Net m_axis_2_tlast in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15055]
WARNING: [Synth 8-3848] Net m_axis_2_tdata in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15056]
WARNING: [Synth 8-3848] Net m_axis_2_tstrb in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15057]
WARNING: [Synth 8-3848] Net m_axis_2_tkeep in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15058]
WARNING: [Synth 8-3848] Net m_axis_2_tuser in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15059]
WARNING: [Synth 8-3848] Net m_axis_2_tid in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15060]
WARNING: [Synth 8-3848] Net m_axis_2_tdest in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15061]
WARNING: [Synth 8-3848] Net err_out in module/entity axi_traffic_gen_v3_0_6_top does not have driver. [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:15065]
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_v3_0_6_top' (9#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/hdl/axi_traffic_gen_v3_0_rfs.v:14846]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_traffic_gen_0' (10#1) [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/synth/axi_traffic_gen_0.v:62]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_awready_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_wready_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_bresp_m[1]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_bresp_m[0]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_bvalid_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_arready_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[31]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[30]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[29]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[28]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[27]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[26]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[25]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[24]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[23]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[22]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[21]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[20]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[19]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[18]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[17]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[16]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[15]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[14]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[13]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[12]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[11]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[10]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[9]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[8]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[7]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[6]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[5]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[4]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[3]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[2]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[1]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rdata_m[0]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rvalid_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rresp_m[1]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch2_rresp_m[0]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_awready_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_wready_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_bresp_m[1]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_bresp_m[0]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_bvalid_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_arready_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[31]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[30]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[29]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[28]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[27]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[26]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[25]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[24]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[23]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[22]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[21]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[20]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[19]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[18]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[17]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[16]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[15]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[14]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[13]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[12]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[11]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[10]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[9]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[8]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[7]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[6]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[5]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[4]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[3]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[2]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[1]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rdata_m[0]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rvalid_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rresp_m[1]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch3_rresp_m[0]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_awready_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_wready_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_bresp_m[1]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_bresp_m[0]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_bvalid_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_arready_m
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_rdata_m[31]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_rdata_m[30]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_rdata_m[29]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_rdata_m[28]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_rdata_m[27]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_rdata_m[26]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_rdata_m[25]
WARNING: [Synth 8-3331] design axi_traffic_gen_v3_0_6_systeminit_mrdwr has unconnected port ch4_rdata_m[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1073.992 ; gain = 389.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.992 ; gain = 389.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1073.992 ; gain = 389.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1074.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/axi_traffic_gen_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.srcs/sources_1/ip/axi_traffic_gen_0/axi_traffic_gen_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/axi_traffic_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/axi_traffic_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1174.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDR => FDRE: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1175.562 ; gain = 0.668
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/axi_traffic_gen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module axi_traffic_gen_v3_0_6_systeminit_mrdwr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module axi_traffic_gen_v3_0_6_asynch_rst_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[10]' (FDRE) to 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[11]' (FDRE) to 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[12]' (FDRE) to 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[13]' (FDRE) to 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[14]' (FDRE) to 'inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/status_reg[15] )
INFO: [Synth 8-3332] Sequential element (cdc_start_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_start_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_start_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_start_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_start_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_start_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_stop_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_stop_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_stop_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_stop_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_stop_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
INFO: [Synth 8-3332] Sequential element (cdc_stop_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_traffic_gen_v3_0_6_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                    | RTL Object                                       | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------+----------------------+----------------+
|inst/\ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_mask/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | User Attribute | 16 x 32              | RAM16X1S x 32	 | 
|inst/\ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | User Attribute | 16 x 32              | RAM16X1S x 32	 | 
|inst/\ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst                  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | User Attribute | 16 x 32              | RAM16X1S x 32	 | 
|inst/\ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst                  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | User Attribute | 16 x 32              | RAM16X1S x 32	 | 
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                    | RTL Object                                       | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------+----------------------+----------------+
|inst/\ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_mask/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | User Attribute | 16 x 32              | RAM16X1S x 32	 | 
|inst/\ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | User Attribute | 16 x 32              | RAM16X1S x 32	 | 
|inst/\ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst                  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | User Attribute | 16 x 32              | RAM16X1S x 32	 | 
|inst/\ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst                  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | User Attribute | 16 x 32              | RAM16X1S x 32	 | 
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    38|
|2     |LUT1     |     4|
|3     |LUT2     |     8|
|4     |LUT3     |    11|
|5     |LUT4     |    79|
|6     |LUT5     |    26|
|7     |LUT6     |   101|
|8     |RAM16X1S |   116|
|9     |FDPE     |     4|
|10    |FDRE     |   435|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------+------------------------------------------------------+------+
|      |Instance                                       |Module                                                |Cells |
+------+-----------------------------------------------+------------------------------------------------------+------+
|1     |top                                            |                                                      |   822|
|2     |  inst                                         |axi_traffic_gen_v3_0_6_top                            |   822|
|3     |    ext_sync_flop_0                            |axi_traffic_gen_v3_0_6_asynch_rst_ff__1               |     1|
|4     |    ext_sync_flop_1                            |axi_traffic_gen_v3_0_6_asynch_rst_ff__2               |     1|
|5     |    ext_st_sync_flop_0                         |axi_traffic_gen_v3_0_6_asynch_rst_ff__3               |     1|
|6     |    ext_st_sync_flop_1                         |axi_traffic_gen_v3_0_6_asynch_rst_ff                  |     1|
|7     |    \ATG_MODE_SYSTEM_INIT_TEST.systeminit_top  |axi_traffic_gen_v3_0_6_systeminit_top                 |   818|
|8     |      \ATG_SYSINIT_DMG.systeminit_dmg_ctrl     |axi_traffic_gen_v3_0_6_systeminit_dmg__parameterized0 |    48|
|9     |        xpm_memory_spram_inst                  |xpm_memory_spram__parameterized0                      |    48|
|10    |          xpm_memory_base_inst                 |xpm_memory_base__parameterized0                       |    40|
|11    |      \ATG_SYSINIT_DMG.systeminit_dmg_mask     |axi_traffic_gen_v3_0_6_systeminit_dmg                 |   134|
|12    |        xpm_memory_spram_inst                  |xpm_memory_spram                                      |   134|
|13    |          xpm_memory_base_inst                 |xpm_memory_base                                       |    64|
|14    |      static_mrdwr                             |axi_traffic_gen_v3_0_6_systeminit_mrdwr               |   481|
|15    |      systeminit_dmg_addr                      |axi_traffic_gen_v3_0_6_systeminit_dmg__parameterized1 |    75|
|16    |        xpm_memory_spram_inst                  |xpm_memory_spram__parameterized1                      |    75|
|17    |          xpm_memory_base_inst                 |xpm_memory_base__parameterized1                       |    64|
|18    |      systeminit_dmg_data                      |axi_traffic_gen_v3_0_6_systeminit_dmg__parameterized2 |    80|
|19    |        xpm_memory_spram_inst                  |xpm_memory_spram__parameterized2                      |    80|
|20    |          xpm_memory_base_inst                 |xpm_memory_base__parameterized2                       |    64|
+------+-----------------------------------------------+------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1175.562 ; gain = 490.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1070 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1175.562 ; gain = 389.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1175.562 ; gain = 490.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1175.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1175.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 116 instances

INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1175.562 ; gain = 760.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1175.562 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/axi_traffic_gen_0_synth_1/axi_traffic_gen_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_traffic_gen_0, cache-ID = 924bf2b3844c5b1b
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1175.562 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'c:/DSD/Labos_2022/DSD-project/code/i2s_receiver_0_ex/i2s_receiver_0_ex.runs/axi_traffic_gen_0_synth_1/axi_traffic_gen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_traffic_gen_0_utilization_synth.rpt -pb axi_traffic_gen_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 15:42:44 2022...
