

================================================================
== Vitis HLS Report for 'compute_norm'
================================================================
* Date:           Wed Jul 31 17:03:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3196|     3198|  31.960 us|  31.980 us|  3196|  3198|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                          |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                 Instance                 |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_ln131_for_each_patch_U0  |dataflow_in_loop_ln131_for_each_patch  |      122|      124|  1.220 us|  1.240 us|   24|   24|  dataflow|
        +------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- _ln131_for_each_patch  |     3195|     3197|  124 ~ 126|          -|          -|   129|        no|
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     120|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|    91|   10625|   13180|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|    91|   10761|   13228|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     7|       4|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |dataflow_in_loop_ln131_for_each_patch_U0  |dataflow_in_loop_ln131_for_each_patch  |        8|  91|  10625|  13180|    0|
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |Total                                     |                                       |        8|  91|  10625|  13180|    0|
    +------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  40|  10|           8|           1|
    |loop_dataflow_output_count  |         +|   0|  40|  10|           8|           1|
    |bound_minus_1               |         -|   0|  40|  10|           8|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 120|  30|          24|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    8|         16|
    |loop_dataflow_output_count  |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   16|         32|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  8|   0|    8|          0|
    |loop_dataflow_output_count  |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 16|   0|   16|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|m_axi_inout2_AWVALID   |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWREADY   |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWADDR    |  out|   64|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWID      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWLEN     |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWSIZE    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWBURST   |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWLOCK    |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWCACHE   |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWPROT    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWQOS     |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWREGION  |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_AWUSER    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WVALID    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WREADY    |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WDATA     |  out|  256|       m_axi|        inout2|       pointer|
|m_axi_inout2_WSTRB     |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_WLAST     |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WID       |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_WUSER     |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARVALID   |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARREADY   |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARADDR    |  out|   64|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARID      |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARLEN     |  out|   32|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARSIZE    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARBURST   |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARLOCK    |  out|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARCACHE   |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARPROT    |  out|    3|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARQOS     |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARREGION  |  out|    4|       m_axi|        inout2|       pointer|
|m_axi_inout2_ARUSER    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RVALID    |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RREADY    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RDATA     |   in|  256|       m_axi|        inout2|       pointer|
|m_axi_inout2_RLAST     |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RID       |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RFIFONUM  |   in|    9|       m_axi|        inout2|       pointer|
|m_axi_inout2_RUSER     |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_RRESP     |   in|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_BVALID    |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BREADY    |  out|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BRESP     |   in|    2|       m_axi|        inout2|       pointer|
|m_axi_inout2_BID       |   in|    1|       m_axi|        inout2|       pointer|
|m_axi_inout2_BUSER     |   in|    1|       m_axi|        inout2|       pointer|
|x                      |   in|   64|     ap_none|             x|        scalar|
|x_ap_vld               |   in|    1|     ap_none|             x|        scalar|
|m_axi_inout1_AWVALID   |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWREADY   |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWADDR    |  out|   64|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWID      |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWLEN     |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWSIZE    |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWBURST   |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWLOCK    |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWCACHE   |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWPROT    |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWQOS     |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWREGION  |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWUSER    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WVALID    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WREADY    |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WDATA     |  out|  256|       m_axi|        inout1|       pointer|
|m_axi_inout1_WSTRB     |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_WLAST     |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WID       |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WUSER     |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARVALID   |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARREADY   |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARADDR    |  out|   64|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARID      |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARLEN     |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARSIZE    |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARBURST   |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARLOCK    |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARCACHE   |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARPROT    |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARQOS     |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARREGION  |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARUSER    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RVALID    |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RREADY    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RDATA     |   in|  256|       m_axi|        inout1|       pointer|
|m_axi_inout1_RLAST     |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RID       |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RFIFONUM  |   in|    9|       m_axi|        inout1|       pointer|
|m_axi_inout1_RUSER     |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RRESP     |   in|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_BVALID    |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BREADY    |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BRESP     |   in|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_BID       |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BUSER     |   in|    1|       m_axi|        inout1|       pointer|
|out_r                  |   in|   64|     ap_none|         out_r|        scalar|
|out_r_ap_vld           |   in|    1|     ap_none|         out_r|        scalar|
|weights_address0       |  out|    5|   ap_memory|       weights|         array|
|weights_ce0            |  out|    1|   ap_memory|       weights|         array|
|weights_d0             |  out|  128|   ap_memory|       weights|         array|
|weights_q0             |   in|  128|   ap_memory|       weights|         array|
|weights_we0            |  out|    1|   ap_memory|       weights|         array|
|weights_address1       |  out|    5|   ap_memory|       weights|         array|
|weights_ce1            |  out|    1|   ap_memory|       weights|         array|
|weights_d1             |  out|  128|   ap_memory|       weights|         array|
|weights_q1             |   in|  128|   ap_memory|       weights|         array|
|weights_we1            |  out|    1|   ap_memory|       weights|         array|
|bias_address0          |  out|    5|   ap_memory|          bias|         array|
|bias_ce0               |  out|    1|   ap_memory|          bias|         array|
|bias_d0                |  out|  128|   ap_memory|          bias|         array|
|bias_q0                |   in|  128|   ap_memory|          bias|         array|
|bias_we0               |  out|    1|   ap_memory|          bias|         array|
|bias_address1          |  out|    5|   ap_memory|          bias|         array|
|bias_ce1               |  out|    1|   ap_memory|          bias|         array|
|bias_d1                |  out|  128|   ap_memory|          bias|         array|
|bias_q1                |   in|  128|   ap_memory|          bias|         array|
|bias_we1               |  out|    1|   ap_memory|          bias|         array|
|norm_eps_V             |   in|    3|     ap_none|    norm_eps_V|       pointer|
|norm_eps_V_ap_vld      |   in|    1|     ap_none|    norm_eps_V|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_norm|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  compute_norm|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

