// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sobel_rgb_axis_HH_
#define _sobel_rgb_axis_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sobel_rgb_axis_madEe.h"
#include "sobel_rgb_axis_maeOg.h"
#include "sobel_rgb_axis_libkb.h"

namespace ap_rtl {

struct sobel_rgb_axis : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<24> > in_axis_TDATA;
    sc_in< sc_logic > in_axis_TVALID;
    sc_out< sc_logic > in_axis_TREADY;
    sc_in< sc_lv<3> > in_axis_TKEEP;
    sc_in< sc_lv<3> > in_axis_TSTRB;
    sc_in< sc_lv<1> > in_axis_TUSER;
    sc_in< sc_lv<1> > in_axis_TLAST;
    sc_in< sc_lv<1> > in_axis_TID;
    sc_in< sc_lv<1> > in_axis_TDEST;
    sc_out< sc_lv<24> > out_axis_TDATA;
    sc_out< sc_logic > out_axis_TVALID;
    sc_in< sc_logic > out_axis_TREADY;
    sc_out< sc_lv<3> > out_axis_TKEEP;
    sc_out< sc_lv<3> > out_axis_TSTRB;
    sc_out< sc_lv<1> > out_axis_TUSER;
    sc_out< sc_lv<1> > out_axis_TLAST;
    sc_out< sc_lv<1> > out_axis_TID;
    sc_out< sc_lv<1> > out_axis_TDEST;
    sc_in< sc_lv<32> > width;
    sc_in< sc_lv<32> > height;


    // Module declarations
    sobel_rgb_axis(sc_module_name name);
    SC_HAS_PROCESS(sobel_rgb_axis);

    ~sobel_rgb_axis();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sobel_rgb_axis_libkb* line0_V_U;
    sobel_rgb_axis_libkb* line1_V_U;
    sobel_rgb_axis_madEe<1,1,8,8,16,16>* sobel_rgb_axis_madEe_U1;
    sobel_rgb_axis_maeOg<1,1,6,8,16,16>* sobel_rgb_axis_maeOg_U2;
    regslice_both<24>* regslice_both_in_axis_V_data_V_U;
    regslice_both<3>* regslice_both_in_axis_V_keep_V_U;
    regslice_both<3>* regslice_both_in_axis_V_strb_V_U;
    regslice_both<1>* regslice_both_in_axis_V_user_V_U;
    regslice_both<1>* regslice_both_in_axis_V_last_V_U;
    regslice_both<1>* regslice_both_in_axis_V_id_V_U;
    regslice_both<1>* regslice_both_in_axis_V_dest_V_U;
    regslice_both<24>* regslice_both_out_axis_V_data_V_U;
    regslice_both<3>* regslice_both_out_axis_V_keep_V_U;
    regslice_both<3>* regslice_both_out_axis_V_strb_V_U;
    regslice_both<1>* regslice_both_out_axis_V_user_V_U;
    regslice_both<1>* regslice_both_out_axis_V_last_V_U;
    regslice_both<1>* regslice_both_out_axis_V_id_V_U;
    regslice_both<1>* regslice_both_out_axis_V_dest_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > line0_V_address0;
    sc_signal< sc_logic > line0_V_ce0;
    sc_signal< sc_logic > line0_V_we0;
    sc_signal< sc_lv<8> > line0_V_d0;
    sc_signal< sc_lv<8> > line0_V_q0;
    sc_signal< sc_lv<10> > line1_V_address0;
    sc_signal< sc_logic > line1_V_ce0;
    sc_signal< sc_logic > line1_V_we0;
    sc_signal< sc_lv<8> > line1_V_d0;
    sc_signal< sc_lv<8> > line1_V_q0;
    sc_signal< sc_logic > in_axis_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln46_fu_391_p2;
    sc_signal< sc_logic > out_axis_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > icmp_ln46_reg_965;
    sc_signal< sc_lv<1> > icmp_ln46_reg_965_pp0_iter4_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<1> > icmp_ln46_reg_965_pp0_iter5_reg;
    sc_signal< sc_lv<64> > indvar_flatten_reg_239;
    sc_signal< sc_lv<31> > y_0_reg_250;
    sc_signal< sc_lv<8> > w2_1_V_reg_261;
    sc_signal< sc_lv<8> > w2_V_1_0_reg_273;
    sc_signal< sc_lv<8> > w1_1_V_reg_285;
    sc_signal< sc_lv<8> > w1_V_1_0_reg_297;
    sc_signal< sc_lv<8> > w0_1_V_reg_309;
    sc_signal< sc_lv<8> > w0_V_1_0_reg_321;
    sc_signal< sc_lv<31> > x1_0_reg_333;
    sc_signal< sc_lv<1> > icmp_ln39_fu_348_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<31> > x_fu_353_p2;
    sc_signal< sc_lv<32> > add_ln102_fu_365_p2;
    sc_signal< sc_lv<32> > add_ln102_reg_945;
    sc_signal< sc_lv<64> > mul_ln102_fu_376_p2;
    sc_signal< sc_lv<64> > mul_ln102_reg_950;
    sc_signal< sc_lv<1> > icmp_ln53_fu_386_p2;
    sc_signal< sc_lv<1> > icmp_ln53_reg_955;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln53_reg_955_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_955_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln46_reg_965_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln46_reg_965_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln46_reg_965_pp0_iter3_reg;
    sc_signal< sc_lv<64> > add_ln46_fu_396_p2;
    sc_signal< sc_lv<31> > select_ln46_7_fu_460_p3;
    sc_signal< sc_lv<31> > select_ln46_7_reg_974;
    sc_signal< sc_lv<3> > tmp_keep_V_reg_979;
    sc_signal< sc_lv<3> > tmp_keep_V_reg_979_pp0_iter1_reg;
    sc_signal< sc_lv<3> > tmp_keep_V_reg_979_pp0_iter2_reg;
    sc_signal< sc_lv<3> > tmp_keep_V_reg_979_pp0_iter3_reg;
    sc_signal< sc_lv<3> > tmp_keep_V_reg_979_pp0_iter4_reg;
    sc_signal< sc_lv<3> > tmp_strb_V_reg_984;
    sc_signal< sc_lv<3> > tmp_strb_V_reg_984_pp0_iter1_reg;
    sc_signal< sc_lv<3> > tmp_strb_V_reg_984_pp0_iter2_reg;
    sc_signal< sc_lv<3> > tmp_strb_V_reg_984_pp0_iter3_reg;
    sc_signal< sc_lv<3> > tmp_strb_V_reg_984_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_id_V_reg_989;
    sc_signal< sc_lv<1> > tmp_id_V_reg_989_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_id_V_reg_989_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_id_V_reg_989_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_id_V_reg_989_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_dest_V_reg_994;
    sc_signal< sc_lv<1> > tmp_dest_V_reg_994_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_dest_V_reg_994_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_dest_V_reg_994_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_dest_V_reg_994_pp0_iter4_reg;
    sc_signal< sc_lv<8> > b_V_fu_508_p1;
    sc_signal< sc_lv<8> > b_V_reg_999;
    sc_signal< sc_lv<16> > grp_fu_907_p3;
    sc_signal< sc_lv<16> > ret_V_1_reg_1004;
    sc_signal< sc_lv<10> > line1_V_addr_1_reg_1009;
    sc_signal< sc_lv<10> > line1_V_addr_1_reg_1009_pp0_iter1_reg;
    sc_signal< sc_lv<10> > line0_V_addr_1_reg_1014;
    sc_signal< sc_lv<1> > and_ln82_fu_548_p2;
    sc_signal< sc_lv<1> > and_ln82_reg_1019;
    sc_signal< sc_lv<1> > and_ln82_reg_1019_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln82_reg_1019_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln82_reg_1019_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln82_reg_1019_pp0_iter4_reg;
    sc_signal< sc_lv<1> > dout_user_V_fu_560_p2;
    sc_signal< sc_lv<1> > dout_user_V_reg_1026;
    sc_signal< sc_lv<1> > dout_user_V_reg_1026_pp0_iter1_reg;
    sc_signal< sc_lv<1> > dout_user_V_reg_1026_pp0_iter2_reg;
    sc_signal< sc_lv<1> > dout_user_V_reg_1026_pp0_iter3_reg;
    sc_signal< sc_lv<1> > dout_user_V_reg_1026_pp0_iter4_reg;
    sc_signal< sc_lv<1> > dout_last_V_fu_566_p2;
    sc_signal< sc_lv<1> > dout_last_V_reg_1031;
    sc_signal< sc_lv<1> > dout_last_V_reg_1031_pp0_iter1_reg;
    sc_signal< sc_lv<1> > dout_last_V_reg_1031_pp0_iter2_reg;
    sc_signal< sc_lv<1> > dout_last_V_reg_1031_pp0_iter3_reg;
    sc_signal< sc_lv<1> > dout_last_V_reg_1031_pp0_iter4_reg;
    sc_signal< sc_lv<31> > x_1_fu_571_p2;
    sc_signal< sc_lv<8> > gray_V_reg_1041;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<8> > gray_V_reg_1041_pp0_iter2_reg;
    sc_signal< sc_lv<8> > gray_V_reg_1041_pp0_iter3_reg;
    sc_signal< sc_lv<8> > select_ln46_2_fu_590_p3;
    sc_signal< sc_lv<8> > select_ln46_2_reg_1048;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<8> > top1_V_reg_1053;
    sc_signal< sc_lv<8> > select_ln46_8_fu_597_p3;
    sc_signal< sc_lv<8> > select_ln46_8_reg_1059;
    sc_signal< sc_lv<8> > select_ln46_8_reg_1059_pp0_iter3_reg;
    sc_signal< sc_lv<8> > select_ln46_fu_604_p3;
    sc_signal< sc_lv<8> > select_ln46_reg_1064;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<8> > select_ln46_1_fu_611_p3;
    sc_signal< sc_lv<8> > select_ln46_1_reg_1070;
    sc_signal< sc_lv<8> > select_ln46_3_fu_618_p3;
    sc_signal< sc_lv<8> > select_ln46_3_reg_1075;
    sc_signal< sc_lv<8> > select_ln46_4_fu_625_p3;
    sc_signal< sc_lv<8> > select_ln46_4_reg_1081;
    sc_signal< sc_lv<8> > top2_V_reg_1087;
    sc_signal< sc_lv<10> > add_ln84_fu_647_p2;
    sc_signal< sc_lv<10> > add_ln84_reg_1093;
    sc_signal< sc_lv<11> > gx_fu_703_p2;
    sc_signal< sc_lv<11> > gx_reg_1098;
    sc_signal< sc_lv<11> > gy_fu_767_p2;
    sc_signal< sc_lv<11> > gy_reg_1103;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<31> > x_0_reg_228;
    sc_signal< sc_lv<31> > ap_phi_mux_y_0_phi_fu_254_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_w2_1_V_phi_fu_265_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_w2_V_1_0_phi_fu_277_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_w1_1_V_phi_fu_289_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_w1_V_1_0_phi_fu_301_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_w0_1_V_phi_fu_313_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_w0_V_1_0_phi_fu_325_p4;
    sc_signal< sc_lv<64> > zext_ln41_fu_359_p1;
    sc_signal< sc_lv<64> > zext_ln63_fu_526_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > zext_ln39_fu_344_p1;
    sc_signal< sc_lv<32> > mul_ln102_fu_376_p0;
    sc_signal< sc_lv<32> > mul_ln102_fu_376_p1;
    sc_signal< sc_lv<32> > zext_ln53_fu_382_p1;
    sc_signal< sc_lv<31> > add_ln46_1_fu_410_p2;
    sc_signal< sc_lv<30> > tmp_fu_416_p4;
    sc_signal< sc_lv<30> > tmp_2_fu_432_p4;
    sc_signal< sc_lv<1> > icmp_ln82_1_fu_442_p2;
    sc_signal< sc_lv<1> > icmp_ln82_fu_426_p2;
    sc_signal< sc_lv<31> > select_ln46_5_fu_402_p3;
    sc_signal< sc_lv<8> > r_V_fu_488_p4;
    sc_signal< sc_lv<8> > g_V_fu_498_p4;
    sc_signal< sc_lv<8> > mul_ln215_fu_520_p1;
    sc_signal< sc_lv<30> > tmp_3_fu_532_p4;
    sc_signal< sc_lv<1> > select_ln46_6_fu_448_p3;
    sc_signal< sc_lv<1> > icmp_ln82_2_fu_542_p2;
    sc_signal< sc_lv<31> > or_ln101_fu_554_p2;
    sc_signal< sc_lv<32> > zext_ln46_fu_456_p1;
    sc_signal< sc_lv<16> > grp_fu_915_p3;
    sc_signal< sc_lv<9> > shl_ln85_1_fu_636_p3;
    sc_signal< sc_lv<10> > zext_ln85_3_fu_643_p1;
    sc_signal< sc_lv<10> > zext_ln85_1_fu_632_p1;
    sc_signal< sc_lv<9> > shl_ln_fu_662_p3;
    sc_signal< sc_lv<11> > zext_ln84_4_fu_682_p1;
    sc_signal< sc_lv<11> > zext_ln84_1_fu_656_p1;
    sc_signal< sc_lv<11> > sub_ln85_fu_685_p2;
    sc_signal< sc_lv<11> > zext_ln85_2_fu_669_p1;
    sc_signal< sc_lv<11> > sub_ln85_1_fu_691_p2;
    sc_signal< sc_lv<11> > zext_ln86_fu_673_p1;
    sc_signal< sc_lv<11> > sub_ln86_fu_697_p2;
    sc_signal< sc_lv<11> > zext_ln84_3_fu_679_p1;
    sc_signal< sc_lv<9> > shl_ln1_fu_709_p3;
    sc_signal< sc_lv<9> > shl_ln2_fu_720_p3;
    sc_signal< sc_lv<9> > zext_ln84_fu_653_p1;
    sc_signal< sc_lv<9> > zext_ln85_fu_659_p1;
    sc_signal< sc_lv<9> > add_ln88_fu_731_p2;
    sc_signal< sc_lv<10> > zext_ln88_1_fu_737_p1;
    sc_signal< sc_lv<10> > zext_ln88_fu_716_p1;
    sc_signal< sc_lv<10> > add_ln88_1_fu_741_p2;
    sc_signal< sc_lv<11> > zext_ln88_2_fu_747_p1;
    sc_signal< sc_lv<10> > zext_ln89_fu_727_p1;
    sc_signal< sc_lv<10> > zext_ln84_2_fu_676_p1;
    sc_signal< sc_lv<10> > add_ln89_fu_757_p2;
    sc_signal< sc_lv<11> > zext_ln89_1_fu_763_p1;
    sc_signal< sc_lv<11> > sub_ln89_fu_751_p2;
    sc_signal< sc_lv<11> > select_ln82_fu_773_p3;
    sc_signal< sc_lv<11> > select_ln82_1_fu_783_p3;
    sc_signal< sc_lv<10> > trunc_ln82_fu_779_p1;
    sc_signal< sc_lv<1> > tmp_4_fu_793_p3;
    sc_signal< sc_lv<10> > sub_ln91_fu_801_p2;
    sc_signal< sc_lv<10> > select_ln91_fu_807_p3;
    sc_signal< sc_lv<10> > trunc_ln82_1_fu_789_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_819_p3;
    sc_signal< sc_lv<10> > sub_ln91_1_fu_827_p2;
    sc_signal< sc_lv<10> > select_ln91_1_fu_833_p3;
    sc_signal< sc_lv<11> > zext_ln91_1_fu_841_p1;
    sc_signal< sc_lv<11> > zext_ln91_fu_815_p1;
    sc_signal< sc_lv<11> > mag_fu_853_p2;
    sc_signal< sc_lv<3> > tmp_6_fu_859_p4;
    sc_signal< sc_lv<8> > trunc_ln91_fu_845_p1;
    sc_signal< sc_lv<8> > trunc_ln91_1_fu_849_p1;
    sc_signal< sc_lv<1> > icmp_ln92_fu_869_p2;
    sc_signal< sc_lv<8> > add_ln301_fu_875_p2;
    sc_signal< sc_lv<8> > edge_V_fu_881_p3;
    sc_signal< sc_lv<8> > edge_V_1_fu_889_p3;
    sc_signal< sc_lv<8> > grp_fu_907_p0;
    sc_signal< sc_lv<8> > grp_fu_907_p1;
    sc_signal< sc_lv<16> > grp_fu_907_p2;
    sc_signal< sc_lv<6> > grp_fu_915_p0;
    sc_signal< sc_lv<8> > grp_fu_915_p1;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > regslice_both_out_axis_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_in_axis_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<24> > in_axis_TDATA_int;
    sc_signal< sc_logic > in_axis_TVALID_int;
    sc_signal< sc_logic > in_axis_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_axis_V_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_axis_V_keep_V_U_apdone_blk;
    sc_signal< sc_lv<3> > in_axis_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_axis_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_axis_V_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_axis_V_strb_V_U_apdone_blk;
    sc_signal< sc_lv<3> > in_axis_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_axis_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_axis_V_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_axis_V_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_axis_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_axis_V_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_axis_V_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_axis_V_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_axis_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_axis_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_axis_V_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_axis_V_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_axis_TID_int;
    sc_signal< sc_logic > regslice_both_in_axis_V_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_axis_V_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_axis_V_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_axis_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_axis_V_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_axis_V_dest_V_U_ack_in;
    sc_signal< sc_lv<24> > out_axis_TDATA_int;
    sc_signal< sc_logic > out_axis_TVALID_int;
    sc_signal< sc_logic > out_axis_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_axis_V_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_axis_V_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_axis_V_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_axis_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_axis_V_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_axis_V_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_axis_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_axis_V_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_axis_V_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_axis_V_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_axis_V_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_axis_V_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_axis_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_axis_V_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_axis_V_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_axis_V_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_axis_V_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_axis_V_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_axis_V_dest_V_U_vld_out;
    sc_signal< sc_lv<16> > grp_fu_907_p10;
    sc_signal< sc_lv<14> > grp_fu_915_p10;
    sc_signal< sc_lv<64> > mul_ln102_fu_376_p00;
    sc_signal< sc_lv<64> > mul_ln102_fu_376_p10;
    sc_signal< sc_lv<16> > mul_ln215_fu_520_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_96;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<16> ap_const_lv16_4D;
    static const sc_lv<14> ap_const_lv14_1D;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln102_fu_365_p2();
    void thread_add_ln301_fu_875_p2();
    void thread_add_ln46_1_fu_410_p2();
    void thread_add_ln46_fu_396_p2();
    void thread_add_ln84_fu_647_p2();
    void thread_add_ln88_1_fu_741_p2();
    void thread_add_ln88_fu_731_p2();
    void thread_add_ln89_fu_757_p2();
    void thread_and_ln82_fu_548_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_io();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_io();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_w0_1_V_phi_fu_313_p4();
    void thread_ap_phi_mux_w0_V_1_0_phi_fu_325_p4();
    void thread_ap_phi_mux_w1_1_V_phi_fu_289_p4();
    void thread_ap_phi_mux_w1_V_1_0_phi_fu_301_p4();
    void thread_ap_phi_mux_w2_1_V_phi_fu_265_p4();
    void thread_ap_phi_mux_w2_V_1_0_phi_fu_277_p4();
    void thread_ap_phi_mux_y_0_phi_fu_254_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_b_V_fu_508_p1();
    void thread_dout_last_V_fu_566_p2();
    void thread_dout_user_V_fu_560_p2();
    void thread_edge_V_1_fu_889_p3();
    void thread_edge_V_fu_881_p3();
    void thread_g_V_fu_498_p4();
    void thread_grp_fu_907_p0();
    void thread_grp_fu_907_p1();
    void thread_grp_fu_907_p10();
    void thread_grp_fu_907_p2();
    void thread_grp_fu_915_p0();
    void thread_grp_fu_915_p1();
    void thread_grp_fu_915_p10();
    void thread_gx_fu_703_p2();
    void thread_gy_fu_767_p2();
    void thread_icmp_ln39_fu_348_p2();
    void thread_icmp_ln46_fu_391_p2();
    void thread_icmp_ln53_fu_386_p2();
    void thread_icmp_ln82_1_fu_442_p2();
    void thread_icmp_ln82_2_fu_542_p2();
    void thread_icmp_ln82_fu_426_p2();
    void thread_icmp_ln92_fu_869_p2();
    void thread_in_axis_TDATA_blk_n();
    void thread_in_axis_TREADY();
    void thread_in_axis_TREADY_int();
    void thread_line0_V_address0();
    void thread_line0_V_ce0();
    void thread_line0_V_d0();
    void thread_line0_V_we0();
    void thread_line1_V_address0();
    void thread_line1_V_ce0();
    void thread_line1_V_d0();
    void thread_line1_V_we0();
    void thread_mag_fu_853_p2();
    void thread_mul_ln102_fu_376_p0();
    void thread_mul_ln102_fu_376_p00();
    void thread_mul_ln102_fu_376_p1();
    void thread_mul_ln102_fu_376_p10();
    void thread_mul_ln102_fu_376_p2();
    void thread_mul_ln215_fu_520_p1();
    void thread_mul_ln215_fu_520_p10();
    void thread_or_ln101_fu_554_p2();
    void thread_out_axis_TDATA_blk_n();
    void thread_out_axis_TDATA_int();
    void thread_out_axis_TVALID();
    void thread_out_axis_TVALID_int();
    void thread_r_V_fu_488_p4();
    void thread_select_ln46_1_fu_611_p3();
    void thread_select_ln46_2_fu_590_p3();
    void thread_select_ln46_3_fu_618_p3();
    void thread_select_ln46_4_fu_625_p3();
    void thread_select_ln46_5_fu_402_p3();
    void thread_select_ln46_6_fu_448_p3();
    void thread_select_ln46_7_fu_460_p3();
    void thread_select_ln46_8_fu_597_p3();
    void thread_select_ln46_fu_604_p3();
    void thread_select_ln82_1_fu_783_p3();
    void thread_select_ln82_fu_773_p3();
    void thread_select_ln91_1_fu_833_p3();
    void thread_select_ln91_fu_807_p3();
    void thread_shl_ln1_fu_709_p3();
    void thread_shl_ln2_fu_720_p3();
    void thread_shl_ln85_1_fu_636_p3();
    void thread_shl_ln_fu_662_p3();
    void thread_sub_ln85_1_fu_691_p2();
    void thread_sub_ln85_fu_685_p2();
    void thread_sub_ln86_fu_697_p2();
    void thread_sub_ln89_fu_751_p2();
    void thread_sub_ln91_1_fu_827_p2();
    void thread_sub_ln91_fu_801_p2();
    void thread_tmp_2_fu_432_p4();
    void thread_tmp_3_fu_532_p4();
    void thread_tmp_4_fu_793_p3();
    void thread_tmp_5_fu_819_p3();
    void thread_tmp_6_fu_859_p4();
    void thread_tmp_fu_416_p4();
    void thread_trunc_ln82_1_fu_789_p1();
    void thread_trunc_ln82_fu_779_p1();
    void thread_trunc_ln91_1_fu_849_p1();
    void thread_trunc_ln91_fu_845_p1();
    void thread_x_1_fu_571_p2();
    void thread_x_fu_353_p2();
    void thread_zext_ln39_fu_344_p1();
    void thread_zext_ln41_fu_359_p1();
    void thread_zext_ln46_fu_456_p1();
    void thread_zext_ln53_fu_382_p1();
    void thread_zext_ln63_fu_526_p1();
    void thread_zext_ln84_1_fu_656_p1();
    void thread_zext_ln84_2_fu_676_p1();
    void thread_zext_ln84_3_fu_679_p1();
    void thread_zext_ln84_4_fu_682_p1();
    void thread_zext_ln84_fu_653_p1();
    void thread_zext_ln85_1_fu_632_p1();
    void thread_zext_ln85_2_fu_669_p1();
    void thread_zext_ln85_3_fu_643_p1();
    void thread_zext_ln85_fu_659_p1();
    void thread_zext_ln86_fu_673_p1();
    void thread_zext_ln88_1_fu_737_p1();
    void thread_zext_ln88_2_fu_747_p1();
    void thread_zext_ln88_fu_716_p1();
    void thread_zext_ln89_1_fu_763_p1();
    void thread_zext_ln89_fu_727_p1();
    void thread_zext_ln91_1_fu_841_p1();
    void thread_zext_ln91_fu_815_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
