/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [26:0] _03_;
  wire [26:0] _04_;
  wire [3:0] _05_;
  wire [3:0] _06_;
  wire [9:0] _07_;
  wire [9:0] _08_;
  reg [2:0] _09_;
  wire [4:0] _10_;
  wire [3:0] _11_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [38:0] celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [23:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire [14:0] celloutsig_0_46z;
  wire [14:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [6:0] celloutsig_0_59z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_69z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [6:0] celloutsig_0_74z;
  wire [9:0] celloutsig_0_76z;
  wire celloutsig_0_79z;
  wire [5:0] celloutsig_0_83z;
  wire celloutsig_0_85z;
  wire [2:0] celloutsig_0_88z;
  wire [2:0] celloutsig_0_89z;
  wire [2:0] celloutsig_0_8z;
  wire [11:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_20z ? celloutsig_0_0z[1] : celloutsig_0_14z[2];
  assign celloutsig_0_44z = celloutsig_0_14z[2] ? celloutsig_0_23z[5] : celloutsig_0_29z;
  assign celloutsig_0_49z = celloutsig_0_2z ? celloutsig_0_40z : celloutsig_0_16z;
  assign celloutsig_0_52z = celloutsig_0_46z[5] ? celloutsig_0_21z : celloutsig_0_18z;
  assign celloutsig_0_56z = _01_ ? celloutsig_0_0z[2] : _00_;
  assign celloutsig_0_72z = celloutsig_0_54z ? celloutsig_0_34z : celloutsig_0_39z;
  assign celloutsig_1_16z = celloutsig_1_1z[7] ? celloutsig_1_9z[18] : celloutsig_1_2z;
  assign celloutsig_0_25z = celloutsig_0_12z ? celloutsig_0_23z[9] : celloutsig_0_16z;
  assign celloutsig_0_39z = ~((celloutsig_0_4z[0] | celloutsig_0_26z) & celloutsig_0_31z[1]);
  assign celloutsig_0_40z = ~((celloutsig_0_16z | celloutsig_0_19z) & celloutsig_0_5z[3]);
  assign celloutsig_0_43z = ~((celloutsig_0_23z[9] | celloutsig_0_18z) & celloutsig_0_6z[2]);
  assign celloutsig_1_15z = ~((celloutsig_1_2z | celloutsig_1_5z[0]) & celloutsig_1_5z[4]);
  assign celloutsig_0_33z = ~((celloutsig_0_24z | celloutsig_0_6z[1]) & (celloutsig_0_23z[2] | celloutsig_0_3z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[4] | in_data[101]) & (celloutsig_1_0z[6] | in_data[159]));
  assign celloutsig_0_10z = ~((_02_ | celloutsig_0_8z[2]) & (celloutsig_0_5z[6] | celloutsig_0_5z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_12z | celloutsig_0_5z[3]) & (celloutsig_0_15z | celloutsig_0_3z));
  assign celloutsig_0_85z = ~(celloutsig_0_64z ^ celloutsig_0_76z[1]);
  assign celloutsig_0_0z = in_data[34:20] + in_data[57:43];
  assign celloutsig_0_31z = { celloutsig_0_23z[8:2], celloutsig_0_4z, celloutsig_0_29z } + { celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_23z };
  reg [9:0] _31_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _31_ <= 10'h000;
    else _31_ <= { _07_[9:8], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_25z };
  assign { _08_[9:4], _01_, _08_[2:0] } = _31_;
  reg [2:0] _32_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _32_ <= 3'h0;
    else _32_ <= celloutsig_0_0z[7:5];
  assign { _03_[2], _02_, _03_[0] } = _32_;
  reg [3:0] _33_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _33_ <= 4'h0;
    else _33_ <= celloutsig_0_0z[8:5];
  assign _04_[4:1] = _33_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _09_ <= 3'h0;
    else _09_ <= celloutsig_1_0z[7:5];
  reg [4:0] _35_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _35_ <= 5'h00;
    else _35_ <= { celloutsig_0_8z[2:1], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z };
  assign { _10_[4:3], _05_[3:1] } = _35_;
  reg [3:0] _36_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _36_ <= 4'h0;
    else _36_ <= celloutsig_0_6z;
  assign { _11_[3:2], _07_[9:8] } = _36_;
  reg [3:0] _37_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _37_ <= 4'h0;
    else _37_ <= { _05_[3:1], celloutsig_0_20z };
  assign { _06_[3:1], _00_ } = _37_;
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, in_data[55:53], celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_47z = { celloutsig_0_30z[10:2], celloutsig_0_4z } / { 1'h1, celloutsig_0_11z, _03_[2], _02_, _03_[0], celloutsig_0_45z, celloutsig_0_44z, celloutsig_0_24z };
  assign celloutsig_0_74z = { celloutsig_0_42z[3:2], celloutsig_0_62z, _03_[2], _02_, _03_[0], celloutsig_0_56z } / { 1'h1, celloutsig_0_0z[8:5], celloutsig_0_38z, celloutsig_0_62z };
  assign celloutsig_0_76z = { celloutsig_0_64z, celloutsig_0_28z, celloutsig_0_35z, _10_[4:3], _05_[3:1] } / { 1'h1, celloutsig_0_61z, celloutsig_0_69z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_54z };
  assign celloutsig_0_32z = { celloutsig_0_5z[3:0], celloutsig_0_24z, celloutsig_0_14z } <= { in_data[37:32], celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_10z };
  assign celloutsig_1_19z = { celloutsig_1_4z[3:2], celloutsig_1_16z, _09_, celloutsig_1_15z } <= { celloutsig_1_4z[0], celloutsig_1_18z, _09_, celloutsig_1_16z, celloutsig_1_2z };
  assign celloutsig_0_26z = { celloutsig_0_14z[1:0], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_19z } <= celloutsig_0_0z[14:1];
  assign celloutsig_0_62z = ! { celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_31z };
  assign celloutsig_0_64z = ! { celloutsig_0_31z[5:4], celloutsig_0_42z };
  assign celloutsig_0_1z = ! in_data[24:15];
  assign celloutsig_0_24z = ! { celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_29z = { _07_[8], celloutsig_0_16z, celloutsig_0_8z } || { celloutsig_0_26z, _06_[3:1], _00_ };
  assign celloutsig_0_61z = { celloutsig_0_51z, celloutsig_0_56z, celloutsig_0_40z } || celloutsig_0_47z[9:7];
  assign celloutsig_0_15z = { celloutsig_0_14z[3:2], celloutsig_0_1z } || celloutsig_0_4z[3:1];
  assign celloutsig_1_5z = in_data[147:143] % { 1'h1, celloutsig_1_0z[7:4] };
  assign celloutsig_1_9z = { in_data[180:168], celloutsig_1_1z } % { 1'h1, in_data[179:158] };
  assign celloutsig_0_30z = in_data[79] ? { 1'h1, in_data[78:52], _11_[3:2], _07_[9:8], celloutsig_0_11z, celloutsig_0_2z } : { _04_[4:1], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_8z, _10_[4:3], _05_[3:1], celloutsig_0_2z, celloutsig_0_25z, _06_[3:1], _00_, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_0_35z = celloutsig_0_12z ? celloutsig_0_6z[3:1] : _04_[4:2];
  assign celloutsig_0_42z = celloutsig_0_11z[0] ? { celloutsig_0_5z[10], _04_[4:1], celloutsig_0_33z } : { celloutsig_0_23z[3:0], celloutsig_0_32z, celloutsig_0_21z };
  assign celloutsig_0_59z = celloutsig_0_28z ? { _04_[1], celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_52z, celloutsig_0_19z, celloutsig_0_18z } : celloutsig_0_47z[10:4];
  assign celloutsig_0_8z = _03_[2] ? in_data[11:9] : celloutsig_0_4z[5:3];
  assign celloutsig_0_89z = celloutsig_0_83z[5] ? { celloutsig_0_36z[20], celloutsig_0_1z, celloutsig_0_20z } : { celloutsig_0_29z, celloutsig_0_85z, celloutsig_0_79z };
  assign celloutsig_1_1z = in_data[101] ? celloutsig_1_0z[10:1] : in_data[144:135];
  assign celloutsig_1_3z = celloutsig_1_0z[4] ? { celloutsig_1_0z[7:5], 1'h1, celloutsig_1_0z[3], celloutsig_1_0z[11:5], 1'h1, celloutsig_1_0z[3:0] } : in_data[120:104];
  assign celloutsig_1_4z = celloutsig_1_3z[6] ? celloutsig_1_3z[5:2] : in_data[105:102];
  assign celloutsig_1_10z = celloutsig_1_2z ? celloutsig_1_1z : celloutsig_1_9z[17:8];
  assign celloutsig_0_11z = - { in_data[39:38], _04_[4:1] };
  assign celloutsig_0_88z = ~ { _08_[4], _01_, _08_[2] };
  assign celloutsig_0_28z = ~^ { _06_[2:1], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_79z = ~^ { celloutsig_0_46z[7:0], celloutsig_0_58z, celloutsig_0_2z, _04_[4:1], celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_72z };
  assign celloutsig_0_2z = ~^ celloutsig_0_0z[6:4];
  assign celloutsig_0_37z = ^ { _10_[4:3], _05_[3:1], celloutsig_0_17z };
  assign celloutsig_0_51z = ^ { celloutsig_0_23z[6:0], celloutsig_0_29z };
  assign celloutsig_0_53z = ^ { celloutsig_0_34z, celloutsig_0_50z, celloutsig_0_18z };
  assign celloutsig_0_17z = ^ { celloutsig_0_0z[5:1], celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_21z = ^ celloutsig_0_6z[2:0];
  assign celloutsig_0_46z = { _11_[3:2], _06_[3:1], _00_, _03_[2], _02_, _03_[0], celloutsig_0_2z, _10_[4:3], _05_[3:1] } << { celloutsig_0_30z[15:2], celloutsig_0_21z };
  assign celloutsig_0_83z = { celloutsig_0_59z[1:0], celloutsig_0_14z } << celloutsig_0_74z[6:1];
  assign celloutsig_0_23z = { celloutsig_0_5z[4:2], celloutsig_0_19z, _10_[4:3], _05_[3:1], celloutsig_0_19z } << { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_36z = { celloutsig_0_8z[0], _11_[3:2], _07_[9:8], celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_0z } <<< { _06_[1], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_26z };
  assign celloutsig_0_45z = celloutsig_0_4z[5:3] <<< { celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_69z = celloutsig_0_46z[12:8] <<< celloutsig_0_46z[8:4];
  assign celloutsig_0_14z = in_data[94:91] <<< { _05_[3:2], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } >>> { in_data[74:70], celloutsig_0_4z };
  assign celloutsig_0_6z = celloutsig_0_0z[9:6] >>> in_data[13:10];
  assign celloutsig_1_0z = in_data[112:101] >>> in_data[158:147];
  assign celloutsig_0_38z = ~((celloutsig_0_8z[2] & celloutsig_0_32z) | celloutsig_0_5z[1]);
  assign celloutsig_0_48z = ~((_03_[0] & _05_[3]) | celloutsig_0_19z);
  assign celloutsig_0_50z = ~((celloutsig_0_23z[4] & celloutsig_0_44z) | celloutsig_0_49z);
  assign celloutsig_0_54z = ~((celloutsig_0_20z & celloutsig_0_37z) | celloutsig_0_53z);
  assign celloutsig_0_58z = ~((_00_ & celloutsig_0_43z) | celloutsig_0_48z);
  assign celloutsig_1_18z = ~((celloutsig_1_10z[0] & celloutsig_1_9z[17]) | celloutsig_1_5z[1]);
  assign celloutsig_0_12z = ~((in_data[16] & celloutsig_0_8z[2]) | celloutsig_0_8z[1]);
  assign celloutsig_0_19z = ~((celloutsig_0_5z[4] & celloutsig_0_18z) | celloutsig_0_0z[4]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z & in_data[19]) | celloutsig_0_1z);
  assign celloutsig_0_18z = ~((celloutsig_0_10z & celloutsig_0_16z) | (celloutsig_0_16z & celloutsig_0_4z[1]));
  assign celloutsig_0_20z = ~((celloutsig_0_0z[2] & celloutsig_0_3z) | (in_data[87] & celloutsig_0_3z));
  assign { _03_[26:3], _03_[1] } = { celloutsig_0_30z[25:5], celloutsig_0_8z, _02_ };
  assign { _04_[26:5], _04_[0] } = { celloutsig_0_0z[12:2], celloutsig_0_35z, celloutsig_0_59z, celloutsig_0_39z, celloutsig_0_3z };
  assign _05_[0] = celloutsig_0_20z;
  assign _06_[0] = _00_;
  assign _07_[7:0] = { celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_25z };
  assign _08_[3] = _01_;
  assign _10_[2:0] = _05_[3:1];
  assign _11_[1:0] = _07_[9:8];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
