<stg><name>EdgeMem</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i512* %edges_read_data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(i64* %edges_read_addr_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i513* %edge_resp_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i33* %edge_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i513* %edge_resp_q_fifo_V), !map !48

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i33* %edge_req_q_peek_val), !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i33* %edge_req_q_fifo_V), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %edges_read_addr_V), !map !69

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i512* %edges_read_data_V_data_V), !map !73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i512* %edges_read_peek_data_V), !map !77

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i64* %edges_write_addr_V), !map !81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i512* %edges_write_data_V_data_V), !map !85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @EdgeMem_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
hls_label_0_begin:1  %valid_0 = phi i1 [ false, %0 ], [ %valid_3, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="valid_0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region:0  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([67 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_Edge_MC_AC_8ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="513" op_0_bw="513" op_1_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region:2  %edges_read = call { i1, i512 } @_ssdm_op_NbRead.ap_fifo.volatile.i512P(i512* %edges_read_data_V_data_V)

]]></Node>
<StgValue><ssdm name="edges_read"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region:3  %empty_n = extractvalue { i1, i512 } %edges_read, 0

]]></Node>
<StgValue><ssdm name="empty_n"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region:4  %tmp_data_V = extractvalue { i1, i512 } %edges_read, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region:6  br i1 %empty_n, label %"tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region", label %"tlp::istream<unsigned int>::empty.region"

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<unsigned int>::empty.region:2  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_empty_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<unsigned int>::empty.region:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln21"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
tlp::istream<unsigned int>::empty.region:4  %tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i33P(i33* %edge_req_q_fifo_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<unsigned int>::empty.region:5  %rend11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_empty_OC_region_str, i32 %rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="rend11"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<unsigned int>::empty.region:6  br i1 %tmp_1, label %"tlp::istream<unsigned int>::peek.region", label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<unsigned int>::peek.region:0  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_peek_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<unsigned int>::peek.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln59"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
tlp::istream<unsigned int>::peek.region:2  %edge_req_q_peek_val_read = call i33 @_ssdm_op_Read.ap_auto.i33P(i33* %edge_req_q_peek_val)

]]></Node>
<StgValue><ssdm name="edge_req_q_peek_val_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="33">
<![CDATA[
tlp::istream<unsigned int>::peek.region:3  %trunc_ln60 = trunc i33 %edge_req_q_peek_val_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<unsigned int>::peek.region:4  %rend13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_peek_OC_region_str, i32 %rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="rend13"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
tlp::istream<unsigned int>::peek.region:5  %tmp_2 = zext i32 %trunc_ln60 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<unsigned int>::peek.region:6  %rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_Edge_MC_AC_8ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<unsigned int>::peek.region:7  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln26"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::istream<unsigned int>::peek.region:8  %full_n_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %edges_read_addr_V, i64 %tmp_2)

]]></Node>
<StgValue><ssdm name="full_n_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<unsigned int>::peek.region:9  %rend15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_Edge_MC_AC_8ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str, i32 %rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="rend15"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<unsigned int>::peek.region:10  br i1 %full_n_1, label %"tlp::istream<unsigned int>::read.region", label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="full_n_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<unsigned int>::read.region:0  %rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="full_n_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="34" op_0_bw="34" op_1_bw="33" op_2_bw="1">
<![CDATA[
tlp::istream<unsigned int>::read.region:2  %empty_17 = call { i1, i33 } @_ssdm_op_NbRead.ap_fifo.volatile.i33P(i33* %edge_req_q_fifo_V)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
hls_label_0_begin:0  %edge_v_01 = phi i512 [ undef, %0 ], [ %edge_v_2, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="edge_v_01"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln137"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:5  br i1 %valid_0, label %"tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region", label %"tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln36"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region:5  %rend6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([67 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_Edge_MC_AC_8ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str, i32 %rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:0  %tmp_val_data_V = phi i512 [ %edge_v_01, %hls_label_0_begin ], [ %tmp_data_V, %"tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region" ]

]]></Node>
<StgValue><ssdm name="tmp_val_data_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:1  %valid_1 = phi i1 [ %valid_0, %hls_label_0_begin ], [ %empty_n, %"tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region" ]

]]></Node>
<StgValue><ssdm name="valid_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:2  %rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([55 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Edge_MC_AC_8ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:3  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="513" op_0_bw="513" op_1_bw="1" op_2_bw="512">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:4  %tmp4 = call i513 @_ssdm_op_BitConcatenate.i513.i1.i512(i1 false, i512 %tmp_val_data_V)

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="513">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:5  %full_n = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i513P(i513* %edge_resp_q_fifo_V, i513 %tmp4)

]]></Node>
<StgValue><ssdm name="full_n"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:6  %rend8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([55 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_Edge_MC_AC_8ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin7) nounwind

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:7  %xor_ln140 = xor i1 %full_n, true

]]></Node>
<StgValue><ssdm name="xor_ln140"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:8  %and_ln140 = and i1 %valid_1, %xor_ln140

]]></Node>
<StgValue><ssdm name="and_ln140"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp><and_exp><literal name="valid_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region:9  br label %"tlp::istream<unsigned int>::empty.region"

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
tlp::istream<unsigned int>::empty.region:0  %edge_v_2 = phi i512 [ %tmp_val_data_V, %"tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region" ], [ %tmp_data_V, %"tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region" ]

]]></Node>
<StgValue><ssdm name="edge_v_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
tlp::istream<unsigned int>::empty.region:1  %valid_3 = phi i1 [ %and_ln140, %"tlp::ostream<tlp::vec_t<Edge, 8ul> >::try_write.region" ], [ %empty_n, %"tlp::async_mmap<tlp::vec_t<Edge, 8ul> >::read_data_try_read.region" ]

]]></Node>
<StgValue><ssdm name="valid_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="full_n_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::istream<unsigned int>::read.region:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="full_n_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<unsigned int>::read.region:3  %rend19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([40 x i8]* @tlp_KD_KD_istream_MD_unsigned_AC_int_OD_KD_KD_read_OC_region_str, i32 %rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="rend19"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="full_n_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
tlp::istream<unsigned int>::read.region:4  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
