Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/gtech.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt1p05vn40c'
  Loading link library 'saed32sram_tt1p05vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[31] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[30] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[29] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[28] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[27] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[26] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[25] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[24] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[23] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[22] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[21] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[20] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[19] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[18] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[17] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[16] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[15] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[14] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[13] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[12] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[11] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[10] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[9] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[8] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[7] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[6] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[5] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[4] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[3] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[2] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[1] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:625: Floating pin 'in3[0] of cell ForwardAEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[31] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[30] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[29] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[28] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[27] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[26] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[25] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[24] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[23] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[22] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[21] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[20] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[19] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[18] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[17] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[16] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[15] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[14] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[13] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[12] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[11] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[10] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[9] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[8] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[7] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[6] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[5] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[4] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[3] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[2] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[1] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:628: Floating pin 'in3[0] of cell ForwardBEmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[31] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[30] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[29] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[28] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[27] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[26] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[25] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[24] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[23] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[22] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[21] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[20] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[19] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[18] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[17] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[16] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[15] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[14] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[13] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[12] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[11] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[10] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[9] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[8] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[7] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[6] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[5] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[4] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[3] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[2] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[1] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in2[0] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[31] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[30] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[29] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[28] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[27] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[26] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[25] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[24] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[23] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[22] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[21] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[20] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[19] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[18] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[17] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[16] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[15] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[14] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[13] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[12] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[11] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[10] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[9] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[8] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[7] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[6] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[5] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[4] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[3] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[2] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[1] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/processor.vhd:669: Floating pin 'in3[0] of cell JalDataWmuxx' connected to ground. (ELAB-294)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'processor'.
Information: Building the design 'mux'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'buffer_e'. (HDL-193)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/buffer_e.vhd:37: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine buffer_e line 37 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/buffer_e.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rom'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg1'. (HDL-193)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg1.vhd:37: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg1.vhd:37: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine reg1 line 37 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg1.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tmpB_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      tmpA_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'regfile'. (HDL-193)

Inferred memory devices in process
	in routine regfile line 43 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/regfile.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mem_var_reg     | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    regfile/59    |   32   |   32    |      5       | N  |
|    regfile/60    |   32   |   32    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'sign_extension_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shiftleft_32bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'andgate'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'orgate'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'branch_check'. (HDL-193)

Statistics for case statements in always block at line 37 in file
	'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/branch_check.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'shiftleft_26bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'concatenation'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg2'. (HDL-193)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine reg2 line 60 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg2.vhd'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   JALDataD_tmp_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  RegWriteD_tmp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  MemtoRegD_tmp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  MemWriteD_tmp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| ALUControlD_tmp_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   ALUSrcD_tmp_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   RegDstD_tmp_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     RD1_tmp_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RD2_tmp_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RsD_tmp_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     RtD_tmp_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     RdD_tmp_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|   SignImmD_tmp_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| LoadControlD_tmp_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    RegWriteE_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    MemtoRegE_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    MemWriteE_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   ALUControlE_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     ALUSrcE_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     RegDstE_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   LoadControlE_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    RD1toMux1_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    RD2toMux2_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RsE_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       RtE_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       RdE_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     SignImmE_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     JALDataE_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'mux_5bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux4'. (HDL-193)

Inferred memory devices in process
	in routine mux4 line 38 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/mux4.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     mux4out_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/alu.vhd:41: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/alu.vhd:41: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/alu.vhd:41: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Statistics for case statements in always block at line 41 in file
	'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/alu.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'reg3'. (HDL-193)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd:52: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd:52: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd:52: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd:52: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd:52: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd:52: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd:52: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd:52: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd:52: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine reg3 line 52 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg3.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  temp_RegWriteE_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  temp_MemtoRegE_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  temp_MemWriteE_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    temp_alu_in_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  temp_WriteDataE_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  temp_WriteRegE_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
| temp_LoadControlE_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   temp_SignImmE_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   temp_JALDataE_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'ram'. (HDL-193)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/ram.vhd:47: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine ram line 47 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/ram.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mem_var_reg     | Flip-flop | 2072  |  Y  | N  | N  | N  | N  | N  | N  |
|      dataO_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|      ram/70      |  2048  |    8    |      11      | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'reg4'. (HDL-193)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg4.vhd:48: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine reg4 line 48 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/reg4.vhd'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  temp_RegWriteM_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  temp_MemtoRegM_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    temp_rd_in_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    temp_alu_in_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  temp_WriteRegM_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
| temp_LoadControlM_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   temp_SignImmM_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftlui'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'hazard_unit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shiftextend'. (HDL-193)

Inferred memory devices in process
	in routine shiftextend line 58 in file
		'/users/ugrad2/2013/fall/tingyih/eecs112L/lab5/Lab5/test_synth/design/shiftextend.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      out32_reg      | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
1
