var pairs =
{
"specifies":{"either":1}
,"either":{"black":1}
,"black":{"box":1}
,"box":{"asic":1}
,"asic":{"cell":1,"asic_instance_name":1,"instance":1,"my_dll":1,"components":1,"types":1,"type":1,"dll":1,"pll":1,"flxmc_sys_ge":1}
,"cell":{"element":1,"dll":1}
,"element":{"programming":1,"type":1,"flip-flop":1}
,"programming":{"properties":1}
,"device":{"support":1,"destination":1,"site":1}
,"asic_instance_name":{"type":1,"asic":1}
,"type":{"lib_element_type":1,"string":1,"cimdlla":1,"specified":1,"ehxplla":1,"flxmc":1,"keyword":1,"keywords":1,"spi4.2":1}
,"lib_element_type":{"keyword":1,"library":1}
,"keyword":{"value":1,"string":1,"latticesc":1}
,"instance":{"name":1,"names":1}
,"name":{"string":1}
,"library":{"element":1}
,"value":{"string":1,"smi_offset":1,"preference":1}
,"my_dll":{"type":1}
,"cimdlla":{"clkop_phase":1,"smi_offset":1,"dll":1}
,"clkop_phase":{"phaselock":1}
,"phaselock":{"disabled":1}
,"names":{"types":1}
,"types":{"design":1,"implementing":1}
,"design":{"listed":1}
,"listed":{"asic":1}
,"components":{"section":1}
,"section":{"map":1}
,"map":{"report":1}
,"implementing":{"latticesc":1}
,"latticesc":{"smi":1,"latticescm":1,"dll":1,"pll":1,"sysclock":1}
,"smi":{"bus":1,"system":1}
,"latticescm":{"devices":1,"maco":1,"ethernet":1,"spi4.2":1}
,"devices":{"asic":1}
,"specified":{"assigning":1}
,"assigning":{"serial":1}
,"serial":{"management":1}
,"management":{"interface":1}
,"interface":{"offset":1,"level":1}
,"offset":{"value":1}
,"smi_offset":{"plls":1,"value":1,"0x420":1,"0x410":1,"0x500":1}
,"plls":{"dlls":1}
,"dlls":{"select":1}
,"select":{"maco":1}
,"maco":{"blocks":1,"example":1,"asic":1,"core":1,"therefore":1}
,"blocks":{"smi_offset":1,"implemented":1}
,"preference":{"file":1}
,"file":{"mapping":1}
,"mapping":{"placement":1}
,"placement":{"routing":1}
,"dll":{"example":1,"dll_0_0":1,"pll":1,"implemented":1,"clock":1,"corrects":1,"user\u2019s":1}
,"dll_0_0":{"type":1}
,"pll":{"example":1,"pll_0_0":1,"asic":1,"dll":1}
,"pll_0_0":{"type":1}
,"ehxplla":{"smi_offset":1,"enhanced":1}
,"flxmc_sys_ge":{"flxmc_top_sys":1}
,"flxmc_top_sys":{"flxmc_top_ebr":1}
,"flxmc_top_ebr":{"flxmc_top_mib":1}
,"flxmc_top_mib":{"type":1}
,"flxmc":{"smi_offset":1,"ethernet":1,"includes":1}
,"following":{"list":1,"asic":1}
,"list":{"shows":1}
,"shows":{"asic":1,"maco":1}
,"implemented":{"smi":1}
,"system":{"bus":1,"packet":1}
,"ciddlla":{"dll":1}
,"clock":{"injection":1,"inputs":1,"180":1}
,"injection":{"delay":1,"enables":1}
,"delay":{"removal":1,"delay":1,"input":1,"match":1,"two":1,"cell":1,"generates":1}
,"removal":{"reduces":1}
,"reduces":{"clock":1}
,"input":{"pin":1}
,"pin":{"device":1}
,"destination":{"element":1}
,"match":{"allows":1}
,"allows":{"two":1}
,"two":{"synchronous":1,"clocks":1}
,"synchronous":{"clock":1}
,"inputs":{"used":1}
,"used":{"create":1,"generate":1,"spi4.2":1}
,"create":{"digital":1}
,"digital":{"control":1}
,"control":{"dcntl":1,"setting":1}
,"dcntl":{"vector":1}
,"vector":{"delta":1}
,"delta":{"delay":1}
,"sdcdlla":{"single":1}
,"single":{"delay":1}
,"corrects":{"clock":1}
,"enables":{"9-bit":1}
,"9-bit":{"alu":1}
,"alu":{"output":1}
,"trdlla":{"time":1}
,"time":{"reference":1}
,"reference":{"delay":1}
,"generates":{"four":1}
,"four":{"phases":1}
,"phases":{"clock":1}
,"180":{"270":1}
,"270":{"degrees":1}
,"degrees":{"along":1}
,"along":{"control":1}
,"setting":{"used":1}
,"generate":{"phases":1}
,"enhanced":{"extended":1}
,"extended":{"performance":1}
,"performance":{"pll":1}
,"technical":{"note":1}
,"note":{"1098":1}
,"1098":{"latticesc":1}
,"sysclock":{"pll":1}
,"user\u2019s":{"guide":1}
,"guide":{"information":1,"latticescm":1}
,"bus":{"asic":1}
,"ethernet":{"fleximac":1}
,"fleximac":{"media":1,"maco":1}
,"media":{"access":1}
,"access":{"controller":1}
,"controller":{"flxmc":1}
,"includes":{"following":1}
,"user":{"guide":1}
,"core":{"information":1,"asic":1}
,"spi4.2":{"system":1,"depends":1,"maco":1,"includes":1}
,"packet":{"interface":1}
,"level":{"core":1}
,"depends":{"size":1}
,"size":{"device":1}
,"site":{"used":1}
,"therefore":{"spi4.2":1}
}
;Search.control.loadWordPairs(pairs);
