#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue May 30 09:33:05 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L0' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 09:33:13 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                54           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 6           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     211.238 MHz       1000.000          4.734        995.266
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     757.576 MHz       1000.000          1.320        998.680
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.266       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.680       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.362       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.243       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.245       0.000              0              6
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.172       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.965       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.371       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.265       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.651       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.632       0.000              0              6
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[3]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.343
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.801       3.939         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.261       4.200 r       s1/key_1_edge/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.796       4.996         s1/key_1_edge    
 CLMS_114_157/Y2                   td                    0.284       5.280 r       s1/N412/gateop/F 
                                   net (fanout=6)        0.264       5.544         s1/N412          
 CLMS_114_157/Y1                   td                    0.276       5.820 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.751       6.571         s1/_N382         
 CLMA_118_181/Y0                   td                    0.164       6.735 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.303       7.038         s1/_N286         
 CLMA_118_189/Y0                   td                    0.387       7.425 r       s1/N423_4/gateop_perm/Z
                                   net (fanout=3)        0.731       8.156         s1/N423          
 CLMA_118_165/CECO                 td                    0.118       8.274 r       s1/red_score[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.274         _N15             
 CLMA_118_169/CECI                                                         r       s1/red_score[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.274         Logic Levels: 5  
                                                                                   Logic: 1.490ns(34.371%), Route: 2.845ns(65.629%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.517    1003.343         ntclkbufg_0      
 CLMA_118_169/CLK                                                          r       s1/red_score[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.538    1003.881                          
 clock uncertainty                                      -0.050    1003.831                          

 Setup time                                             -0.291    1003.540                          

 Data required time                                               1003.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.540                          
 Data arrival time                                                  -8.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.266                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.348
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.801       3.939         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.261       4.200 r       s1/key_1_edge/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.796       4.996         s1/key_1_edge    
 CLMS_114_157/Y2                   td                    0.284       5.280 r       s1/N412/gateop/F 
                                   net (fanout=6)        0.264       5.544         s1/N412          
 CLMS_114_157/Y1                   td                    0.276       5.820 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.751       6.571         s1/_N382         
 CLMA_118_181/Y0                   td                    0.164       6.735 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.303       7.038         s1/_N286         
 CLMA_118_189/Y0                   td                    0.387       7.425 r       s1/N423_4/gateop_perm/Z
                                   net (fanout=3)        0.731       8.156         s1/N423          
 CLMA_118_165/CE                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.156         Logic Levels: 4  
                                                                                   Logic: 1.372ns(32.535%), Route: 2.845ns(67.465%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.522    1003.348         ntclkbufg_0      
 CLMA_118_165/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.886                          
 clock uncertainty                                      -0.050    1003.836                          

 Setup time                                             -0.277    1003.559                          

 Data required time                                               1003.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.559                          
 Data arrival time                                                  -8.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.403                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/red_score[1]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.333
  Launch Clock Delay      :  3.921
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.783       3.921         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       s1/key_3_edge/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.261       4.182 r       s1/key_3_edge/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.265       4.447         s1/key_3_edge    
 CLMA_114_180/Y3                   td                    0.209       4.656 r       s1/N167/gateop_perm/Z
                                   net (fanout=4)        0.634       5.290         s1/N167          
 CLMA_118_156/Y3                   td                    0.169       5.459 r       s1/N413_0/gateop_perm/Z
                                   net (fanout=4)        0.262       5.721         s1/_N460         
 CLMA_118_156/Y0                   td                    0.211       5.932 r       s1/N423_6/gateop/F
                                   net (fanout=2)        0.950       6.882         s1/_N381         
 CLMA_118_189/Y2                   td                    0.165       7.047 r       s1/N982_4/gateop_perm/Z
                                   net (fanout=2)        0.584       7.631         s1/N982          
 CLMA_118_193/Y3                   td                    0.276       7.907 r       s1/N471_1/gateop_perm/Z
                                   net (fanout=1)        0.260       8.167         s1/_N177         
 CLMA_118_193/B1                                                           r       s1/red_score[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.167         Logic Levels: 5  
                                                                                   Logic: 1.291ns(30.405%), Route: 2.955ns(69.595%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.507    1003.333         ntclkbufg_0      
 CLMA_118_193/CLK                                                          r       s1/red_score[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.871                          
 clock uncertainty                                      -0.050    1003.821                          

 Setup time                                             -0.240    1003.581                          

 Data required time                                               1003.581                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.581                          
 Data arrival time                                                  -8.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.414                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.941
  Launch Clock Delay      :  3.363
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.537       3.363         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       s1/t6/opit_0_inv/CLK

 CLMS_78_177/Q0                    tco                   0.223       3.586 f       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.389       3.975         s1/t6            
 CLMS_94_177/M0                                                            f       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.975         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.438%), Route: 0.389ns(63.562%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.803       3.941         ntclkbufg_0      
 CLMS_94_177/CLK                                                           r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.629                          
 clock uncertainty                                       0.000       3.629                          

 Hold time                                              -0.016       3.613                          

 Data required time                                                  3.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.613                          
 Data arrival time                                                  -3.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.362                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/opit_0_inv/CLK
Endpoint    : s1/t3/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.956
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.552       3.378         ntclkbufg_0      
 CLMS_78_165/CLK                                                           r       s1/t4/opit_0_inv/CLK

 CLMS_78_165/Q0                    tco                   0.223       3.601 f       s1/t4/opit_0_inv/Q
                                   net (fanout=2)        0.410       4.011         s1/t4            
 CLMS_94_165/M0                                                            f       s1/t3/opit_0_inv/D

 Data arrival time                                                   4.011         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.229%), Route: 0.410ns(64.771%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.818       3.956         ntclkbufg_0      
 CLMS_94_165/CLK                                                           r       s1/t3/opit_0_inv/CLK
 clock pessimism                                        -0.312       3.644                          
 clock uncertainty                                       0.000       3.644                          

 Hold time                                              -0.016       3.628                          

 Data required time                                                  3.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.628                          
 Data arrival time                                                  -4.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[7]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.927
  Launch Clock Delay      :  3.347
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.521       3.347         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_172/Q0                   tco                   0.223       3.570 f       s1/yellow_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.115       3.685         nt_score[13]     
 CLMA_130_180/A0                                                           f       s1/yellow_score[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.685         Logic Levels: 0  
                                                                                   Logic: 0.223ns(65.976%), Route: 0.115ns(34.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.789       3.927         ntclkbufg_0      
 CLMA_130_180/CLK                                                          r       s1/yellow_score[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.557       3.370                          
 clock uncertainty                                       0.000       3.370                          

 Hold time                                              -0.125       3.245                          

 Data required time                                                  3.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.245                          
 Data arrival time                                                  -3.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.440                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.434  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.458
  Launch Clock Delay      :  0.892
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.892       0.892         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMS_86_237/Q1                    tco                   0.261       1.153 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=8)        0.508       1.661         s2/dis_lin [3]   
 CLMA_106_241/M0                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.661         Logic Levels: 0  
                                                                                   Logic: 0.261ns(33.940%), Route: 0.508ns(66.060%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.458    1000.458         nt_clk_out       
 CLMA_106_241/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.458                          
 clock uncertainty                                      -0.050    1000.408                          

 Setup time                                             -0.067    1000.341                          

 Data required time                                               1000.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.341                          
 Data arrival time                                                  -1.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.680                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.598
  Launch Clock Delay      :  0.711
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.711       0.711         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.261       0.972 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.501       1.473         s2/dis_lin [1]   
 CLMA_90_241/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.473         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.252%), Route: 0.501ns(65.748%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.598    1000.598         nt_clk_out       
 CLMA_90_241/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.598                          
 clock uncertainty                                      -0.050    1000.548                          

 Setup time                                             -0.067    1000.481                          

 Data required time                                               1000.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.481                          
 Data arrival time                                                  -1.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.008                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.677
  Launch Clock Delay      :  0.711
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.711       0.711         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.261       0.972 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.512       1.484         s2/dis_lin [1]   
 CLMS_86_237/M1                                                            r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.484         Logic Levels: 0  
                                                                                   Logic: 0.261ns(33.765%), Route: 0.512ns(66.235%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.677    1000.677         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.677                          
 clock uncertainty                                      -0.050    1000.627                          

 Setup time                                             -0.067    1000.560                          

 Data required time                                               1000.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.560                          
 Data arrival time                                                  -1.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.076                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.711
  Launch Clock Delay      :  0.458
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.458       0.458         nt_clk_out       
 CLMA_106_241/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_106_241/Q0                   tco                   0.223       0.681 f       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=8)        0.257       0.938         s2/dis_lin [2]   
 CLMS_102_237/M0                                                           f       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.938         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.711       0.711         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.711                          
 clock uncertainty                                       0.000       0.711                          

 Hold time                                              -0.016       0.695                          

 Data required time                                                  0.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.695                          
 Data arrival time                                                  -0.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.892
  Launch Clock Delay      :  0.536
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.536       0.536         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.223       0.759 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.361       1.120         s2/dis_lin [1]   
 CLMS_86_237/M1                                                            f       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.120         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.185%), Route: 0.361ns(61.815%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.892       0.892         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.892                          
 clock uncertainty                                       0.000       0.892                          

 Hold time                                              -0.016       0.876                          

 Data required time                                                  0.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.876                          
 Data arrival time                                                  -1.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.892
  Launch Clock Delay      :  0.598
  Clock Pessimism Removal :  -0.075

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.598       0.598         nt_clk_out       
 CLMA_90_241/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_90_241/Q0                    tco                   0.223       0.821 f       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.256       1.077         s2/dis_lin [0]   
 CLMS_86_237/M2                                                            f       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.077         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.892       0.892         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.075       0.817                          
 clock uncertainty                                       0.000       0.817                          

 Hold time                                              -0.016       0.801                          

 Data required time                                                  0.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.801                          
 Data arrival time                                                  -1.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.796       3.934         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.261       4.195 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.834       5.029         s2/dis_num [9]   
 CLMA_126_200/Y6CD                 td                    0.277       5.306 r       s2/N28_27[1]_muxf6_perm/Z
                                   net (fanout=7)        0.747       6.053         s2/dis_tmp [1]   
 CLMS_126_221/Y1                   td                    0.276       6.329 r       s2/N81[2]/gateop_perm/Z
                                   net (fanout=1)        0.903       7.232         _N258            
 IOL_151_242/DO                    td                    0.128       7.360 r       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       7.360         dis_seg_obuf[2]/ntO
 IOBD_152_242/PAD                  td                    2.141       9.501 r       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.043       9.544         dis_seg[2]       
 F14                                                                       r       dis_seg[2] (port)

 Data arrival time                                                   9.544         Logic Levels: 4  
                                                                                   Logic: 3.083ns(54.955%), Route: 2.527ns(45.045%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.796       3.934         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.261       4.195 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.834       5.029         s2/dis_num [9]   
 CLMA_126_200/Y6CD                 td                    0.277       5.306 r       s2/N28_27[1]_muxf6_perm/Z
                                   net (fanout=7)        0.644       5.950         s2/dis_tmp [1]   
 CLMS_126_221/Y0                   td                    0.281       6.231 f       s2/N81[3]/gateop_perm/Z
                                   net (fanout=1)        0.661       6.892         _N256            
 IOL_151_241/DO                    td                    0.122       7.014 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.014         dis_seg_obuf[3]/ntO
 IOBS_152_241/PAD                  td                    2.287       9.301 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.044       9.345         dis_seg[3]       
 F13                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   9.345         Logic Levels: 4  
                                                                                   Logic: 3.228ns(59.656%), Route: 2.183ns(40.344%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[4]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.795       3.933         ntclkbufg_0      
 CLMA_118_201/CLK                                                          r       s2/dis_num[4]/opit_0_inv/CLK

 CLMA_118_201/Q0                   tco                   0.261       4.194 r       s2/dis_num[4]/opit_0_inv/Q
                                   net (fanout=1)        0.658       4.852         s2/dis_num [4]   
 CLMA_126_204/Y6AB                 td                    0.169       5.021 r       s2/N28_27[0]_muxf6_perm/Z
                                   net (fanout=7)        0.793       5.814         s2/dis_tmp [0]   
 CLMS_126_221/Y3                   td                    0.377       6.191 r       s2/N81[0]/gateop_perm/Z
                                   net (fanout=1)        0.761       6.952         _N253            
 IOL_151_233/DO                    td                    0.128       7.080 r       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.080         dis_seg_obuf[0]/ntO
 IOBS_152_233/PAD                  td                    2.141       9.221 r       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.043       9.264         dis_seg[0]       
 G13                                                                       r       dis_seg[0] (port)

 Data arrival time                                                   9.264         Logic Levels: 4  
                                                                                   Logic: 3.076ns(57.700%), Route: 2.255ns(42.300%)
====================================================================================================

====================================================================================================

Startpoint  : key_yellow (port)
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       key_yellow (port)
                                   net (fanout=1)        0.051       0.051         key_yellow       
 IOBD_152_146/DIN                  td                    0.935       0.986 r       key_yellow_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         key_yellow_ibuf/ntD
 IOL_151_146/RX_DATA_DD            td                    0.094       1.080 r       key_yellow_ibuf/opit_1/OUT
                                   net (fanout=12)       0.699       1.779         nt_key_yellow    
 CLMA_126_176/Y0                   td                    0.197       1.976 f       s1/N369_1/gateop_perm/Z
                                   net (fanout=1)        0.175       2.151         s1/N1145         
 CLMA_126_180/A2                                                           f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.151         Logic Levels: 3  
                                                                                   Logic: 1.226ns(56.997%), Route: 0.925ns(43.003%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_lin[2]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.935       1.021 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.021         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.094       1.115 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       1.039       2.154         nt_rst_n         
 CLMA_106_241/RS                                                           r       s2/dis_lin[2]/opit_0_inv/RS

 Data arrival time                                                   2.154         Logic Levels: 2  
                                                                                   Logic: 1.029ns(47.772%), Route: 1.125ns(52.228%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_num[11]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.935       1.021 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.021         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.094       1.115 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       1.075       2.190         nt_rst_n         
 CLMA_126_192/RS                                                           r       s2/dis_num[11]/opit_0_inv/RS

 Data arrival time                                                   2.190         Logic Levels: 2  
                                                                                   Logic: 1.029ns(46.986%), Route: 1.161ns(53.014%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[3]/opit_0_inv_L6Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.767
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.458       3.189         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.209       3.398 r       s1/key_1_edge/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.640       4.038         s1/key_1_edge    
 CLMS_114_157/Y2                   td                    0.227       4.265 r       s1/N412/gateop/F 
                                   net (fanout=6)        0.243       4.508         s1/N412          
 CLMS_114_157/Y1                   td                    0.221       4.729 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.602       5.331         s1/_N382         
 CLMA_118_181/Y0                   td                    0.131       5.462 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.248       5.710         s1/_N286         
 CLMA_118_189/Y0                   td                    0.310       6.020 r       s1/N423_4/gateop_perm/Z
                                   net (fanout=3)        0.574       6.594         s1/N423          
 CLMA_118_165/CECO                 td                    0.094       6.688 r       s1/red_score[0]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.688         _N15             
 CLMA_118_169/CECI                                                         r       s1/red_score[3]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.688         Logic Levels: 5  
                                                                                   Logic: 1.192ns(34.067%), Route: 2.307ns(65.933%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.254    1002.767         ntclkbufg_0      
 CLMA_118_169/CLK                                                          r       s1/red_score[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.376    1003.143                          
 clock uncertainty                                      -0.050    1003.093                          

 Setup time                                             -0.233    1002.860                          

 Data required time                                               1002.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.860                          
 Data arrival time                                                  -6.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.172                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_1_edge/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.458       3.189         ntclkbufg_0      
 CLMS_126_169/CLK                                                          r       s1/key_1_edge/opit_0_inv_L5Q_perm/CLK

 CLMS_126_169/Q0                   tco                   0.209       3.398 r       s1/key_1_edge/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.640       4.038         s1/key_1_edge    
 CLMS_114_157/Y2                   td                    0.227       4.265 r       s1/N412/gateop/F 
                                   net (fanout=6)        0.243       4.508         s1/N412          
 CLMS_114_157/Y1                   td                    0.221       4.729 r       s1/N423_5/gateop/F
                                   net (fanout=2)        0.602       5.331         s1/_N382         
 CLMA_118_181/Y0                   td                    0.131       5.462 r       s1/N602_11/gateop_perm/Z
                                   net (fanout=2)        0.248       5.710         s1/_N286         
 CLMA_118_189/Y0                   td                    0.310       6.020 r       s1/N423_4/gateop_perm/Z
                                   net (fanout=3)        0.574       6.594         s1/N423          
 CLMA_118_165/CE                                                           r       s1/red_score[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.594         Logic Levels: 4  
                                                                                   Logic: 1.098ns(32.247%), Route: 2.307ns(67.753%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.259    1002.772         ntclkbufg_0      
 CLMA_118_165/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.148                          
 clock uncertainty                                      -0.050    1003.098                          

 Setup time                                             -0.223    1002.875                          

 Data required time                                               1002.875                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.875                          
 Data arrival time                                                  -6.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.281                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/red_score[1]/opit_0_inv_L5Q_perm/L1
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.758
  Launch Clock Delay      :  3.171
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.440       3.171         ntclkbufg_0      
 CLMA_114_180/CLK                                                          r       s1/key_3_edge/opit_0_L5Q_perm/CLK

 CLMA_114_180/Q2                   tco                   0.209       3.380 r       s1/key_3_edge/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.245       3.625         s1/key_3_edge    
 CLMA_114_180/Y3                   td                    0.167       3.792 r       s1/N167/gateop_perm/Z
                                   net (fanout=4)        0.492       4.284         s1/N167          
 CLMA_118_156/Y3                   td                    0.135       4.419 r       s1/N413_0/gateop_perm/Z
                                   net (fanout=4)        0.241       4.660         s1/_N460         
 CLMA_118_156/Y0                   td                    0.169       4.829 r       s1/N423_6/gateop/F
                                   net (fanout=2)        0.722       5.551         s1/_N381         
 CLMA_118_189/Y2                   td                    0.132       5.683 r       s1/N982_4/gateop_perm/Z
                                   net (fanout=2)        0.453       6.136         s1/N982          
 CLMA_118_193/Y3                   td                    0.221       6.357 r       s1/N471_1/gateop_perm/Z
                                   net (fanout=1)        0.239       6.596         s1/_N177         
 CLMA_118_193/B1                                                           r       s1/red_score[1]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.596         Logic Levels: 5  
                                                                                   Logic: 1.033ns(30.161%), Route: 2.392ns(69.839%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.245    1002.758         ntclkbufg_0      
 CLMA_118_193/CLK                                                          r       s1/red_score[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.134                          
 clock uncertainty                                      -0.050    1003.084                          

 Setup time                                             -0.144    1002.940                          

 Data required time                                               1002.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.940                          
 Data arrival time                                                  -6.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.344                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[7]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.178
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.260       2.773         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_172/Q0                   tco                   0.197       2.970 f       s1/yellow_score[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.109       3.079         nt_score[13]     
 CLMA_130_180/A0                                                           f       s1/yellow_score[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.079         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.379%), Route: 0.109ns(35.621%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.447       3.178         ntclkbufg_0      
 CLMA_130_180/CLK                                                          r       s1/yellow_score[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.388       2.790                          
 clock uncertainty                                       0.000       2.790                          

 Hold time                                              -0.082       2.708                          

 Data required time                                                  2.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.708                          
 Data arrival time                                                  -3.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.371                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/yellow_score[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.260       2.773         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       s1/yellow_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_172/Q1                   tco                   0.197       2.970 f       s1/yellow_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.109         nt_score[12]     
 CLMA_130_172/A4                                                           f       s1/yellow_score[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.109         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.457       3.188         ntclkbufg_0      
 CLMA_130_172/CLK                                                          r       s1/yellow_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.414       2.774                          
 clock uncertainty                                       0.000       2.774                          

 Hold time                                              -0.055       2.719                          

 Data required time                                                  2.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.719                          
 Data arrival time                                                  -3.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.390                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.168
  Launch Clock Delay      :  2.753
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.240       2.753         ntclkbufg_0      
 CLMA_118_188/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_188/Q0                   tco                   0.197       2.950 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.089         nt_score[4]      
 CLMA_118_188/A4                                                           f       s1/red_score[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.089         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.437       3.168         ntclkbufg_0      
 CLMA_118_188/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.415       2.753                          
 clock uncertainty                                       0.000       2.753                          

 Hold time                                              -0.055       2.698                          

 Data required time                                                  2.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.698                          
 Data arrival time                                                  -3.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.391                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.378
  Launch Clock Delay      :  0.698
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.698       0.698         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMS_86_237/Q1                    tco                   0.206       0.904 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=8)        0.424       1.328         s2/dis_lin [3]   
 CLMA_106_241/M0                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   1.328         Logic Levels: 0  
                                                                                   Logic: 0.206ns(32.698%), Route: 0.424ns(67.302%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.378    1000.378         nt_clk_out       
 CLMA_106_241/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.378                          
 clock uncertainty                                      -0.050    1000.328                          

 Setup time                                             -0.035    1000.293                          

 Data required time                                               1000.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.293                          
 Data arrival time                                                  -1.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.965                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.488
  Launch Clock Delay      :  0.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.564       0.564         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.209       0.773 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.414       1.187         s2/dis_lin [1]   
 CLMA_90_241/M0                                                            r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.187         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.547%), Route: 0.414ns(66.453%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.488    1000.488         nt_clk_out       
 CLMA_90_241/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.488                          
 clock uncertainty                                      -0.050    1000.438                          

 Setup time                                             -0.027    1000.411                          

 Data required time                                               1000.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.411                          
 Data arrival time                                                  -1.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.224                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.565
  Launch Clock Delay      :  0.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.564       0.564         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.209       0.773 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.422       1.195         s2/dis_lin [1]   
 CLMS_86_237/M1                                                            r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.195         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.122%), Route: 0.422ns(66.878%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.565    1000.565         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.565                          
 clock uncertainty                                      -0.050    1000.515                          

 Setup time                                             -0.027    1000.488                          

 Data required time                                               1000.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.488                          
 Data arrival time                                                  -1.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.293                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.564
  Launch Clock Delay      :  0.378
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.378       0.378         nt_clk_out       
 CLMA_106_241/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_106_241/Q0                   tco                   0.198       0.576 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=8)        0.250       0.826         s2/dis_lin [2]   
 CLMS_102_237/M0                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.826         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.196%), Route: 0.250ns(55.804%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.564       0.564         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.564                          
 clock uncertainty                                       0.000       0.564                          

 Hold time                                              -0.003       0.561                          

 Data required time                                                  0.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.561                          
 Data arrival time                                                  -0.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.488
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.488       0.488         nt_clk_out       
 CLMA_90_241/CLK                                                           r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_90_241/Q0                    tco                   0.198       0.686 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.239       0.925         s2/dis_lin [0]   
 CLMS_86_237/M2                                                            r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.925         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.309%), Route: 0.239ns(54.691%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.698       0.698         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.037       0.661                          
 clock uncertainty                                       0.000       0.661                          

 Hold time                                              -0.003       0.658                          

 Data required time                                                  0.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.658                          
 Data arrival time                                                  -0.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.698
  Launch Clock Delay      :  0.453
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.453       0.453         nt_clk_out       
 CLMS_102_237/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMS_102_237/Q0                   tco                   0.198       0.651 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=9)        0.352       1.003         s2/dis_lin [1]   
 CLMS_86_237/M1                                                            r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.003         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.000%), Route: 0.352ns(64.000%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=8)        0.698       0.698         nt_clk_out       
 CLMS_86_237/CLK                                                           r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.698                          
 clock uncertainty                                       0.000       0.698                          

 Hold time                                              -0.003       0.695                          

 Data required time                                                  0.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.695                          
 Data arrival time                                                  -1.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.206       3.390 f       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.618       4.008         s2/dis_num [9]   
 CLMA_126_200/Y6CD                 td                    0.221       4.229 r       s2/N28_27[1]_muxf6_perm/Z
                                   net (fanout=7)        0.602       4.831         s2/dis_tmp [1]   
 CLMS_126_221/Y1                   td                    0.217       5.048 f       s2/N81[2]/gateop_perm/Z
                                   net (fanout=1)        0.685       5.733         _N258            
 IOL_151_242/DO                    td                    0.081       5.814 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       5.814         dis_seg_obuf[2]/ntO
 IOBD_152_242/PAD                  td                    1.972       7.786 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.043       7.829         dis_seg[2]       
 F14                                                                       f       dis_seg[2] (port)

 Data arrival time                                                   7.829         Logic Levels: 4  
                                                                                   Logic: 2.697ns(58.062%), Route: 1.948ns(41.938%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.206       3.390 f       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.618       4.008         s2/dis_num [9]   
 CLMA_126_200/Y6CD                 td                    0.221       4.229 r       s2/N28_27[1]_muxf6_perm/Z
                                   net (fanout=7)        0.524       4.753         s2/dis_tmp [1]   
 CLMS_126_221/Y0                   td                    0.225       4.978 f       s2/N81[3]/gateop_perm/Z
                                   net (fanout=1)        0.608       5.586         _N256            
 IOL_151_241/DO                    td                    0.081       5.667 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       5.667         dis_seg_obuf[3]/ntO
 IOBS_152_241/PAD                  td                    1.972       7.639 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.044       7.683         dis_seg[3]       
 F13                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   7.683         Logic Levels: 4  
                                                                                   Logic: 2.705ns(60.124%), Route: 1.794ns(39.876%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[4]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.451       3.182         ntclkbufg_0      
 CLMA_118_201/CLK                                                          r       s2/dis_num[4]/opit_0_inv/CLK

 CLMA_118_201/Q0                   tco                   0.209       3.391 r       s2/dis_num[4]/opit_0_inv/Q
                                   net (fanout=1)        0.529       3.920         s2/dis_num [4]   
 CLMA_126_204/Y6AB                 td                    0.135       4.055 r       s2/N28_27[0]_muxf6_perm/Z
                                   net (fanout=7)        0.632       4.687         s2/dis_tmp [0]   
 CLMS_126_221/Y3                   td                    0.270       4.957 f       s2/N81[0]/gateop_perm/Z
                                   net (fanout=1)        0.575       5.532         _N253            
 IOL_151_233/DO                    td                    0.081       5.613 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       5.613         dis_seg_obuf[0]/ntO
 IOBS_152_233/PAD                  td                    1.972       7.585 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.043       7.628         dis_seg[0]       
 G13                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   7.628         Logic Levels: 4  
                                                                                   Logic: 2.667ns(59.987%), Route: 1.779ns(40.013%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_num[11]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.781       0.867 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.867         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.071       0.938 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       0.882       1.820         nt_rst_n         
 CLMA_126_192/RS                                                           r       s2/dis_num[11]/opit_0_inv/RS

 Data arrival time                                                   1.820         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.813%), Route: 0.968ns(53.187%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_num[8]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.781       0.867 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.867         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.071       0.938 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       0.882       1.820         nt_rst_n         
 CLMA_126_192/RS                                                           r       s2/dis_num[8]/opit_0_inv/RS

 Data arrival time                                                   1.820         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.813%), Route: 0.968ns(53.187%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : s2/dis_num[15]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.086       0.086         rst_n            
 IOBD_152_266/DIN                  td                    0.781       0.867 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.867         rst_n_ibuf/ntD   
 IOL_151_266/RX_DATA_DD            td                    0.071       0.938 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=41)       0.882       1.820         nt_rst_n         
 CLMA_126_192/RS                                                           r       s2/dis_num[15]/opit_0_inv/RS

 Data arrival time                                                   1.820         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.813%), Route: 0.968ns(53.187%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 11.000 sec
Action report_timing: CPU time elapsed is 8.781 sec
Current time: Tue May 30 09:33:14 2023
Action report_timing: Peak memory pool usage is 208,134,144 bytes
Report timing is finished successfully.
