/*

AMD Vivado v2024.1 (64-bit) [Major: 2024, Minor: 1]
SW Build: 5076996 on Wed May 22 18:37:14 MDT 2024
IP Build: 5075265 on Wed May 22 21:45:21 MDT 2024
IP Build: 5075265 on Wed May 22 21:45:21 MDT 2024

Process ID (PID): 23724
License: Customer
Mode: GUI Mode

Current time: 	Wed Dec 25 12:04:12 ICT 2024
Time zone: 	Indochina Time (Asia/Saigon)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 4

Screen size: 1920x1080
Local screen bounds: x = 0, y = 0, width = 1920, height = 1040
Screen resolution (DPI): 100
Available screens: 1
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12
OS font scaling: 100%
Anti-Alias Enabled: false

Java version: 	21.0.1 64-bit
JavaFX version: 21.0.1
Java home: 	E:/Vivado2024.1/Vivado/2024.1/tps/win64/jre21.0.1_12
Java executable: 	E:/Vivado2024.1/Vivado/2024.1/tps/win64/jre21.0.1_12/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	qbao
User home directory: C:/Users/qbao
User working directory: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: E:/Vivado2024.1/Vivado
HDI_APPROOT: E:/Vivado2024.1/Vivado/2024.1
RDI_DATADIR: E:/Vivado2024.1/Vivado/2024.1/data
RDI_BINDIR: E:/Vivado2024.1/Vivado/2024.1/bin

Vivado preferences file: C:/Users/qbao/AppData/Roaming/Xilinx/Vivado/2024.1/vivado.xml
Vivado preferences directory: C:/Users/qbao/AppData/Roaming/Xilinx/Vivado/2024.1/
Vivado layouts directory: C:/Users/qbao/AppData/Roaming/Xilinx/Vivado/2024.1/data/layouts
PlanAhead jar file: 	E:/Vivado2024.1/Vivado/2024.1/lib/classes/planAhead.jar
Vivado log file: 	E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/vivado.log
Vivado journal file: 	E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/vivado.jou
Engine tmp dir: 	E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/.Xil/Vivado-23724-DESKTOP-AF4K6S1
Non-Default Parameters:	[]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
RDI_APPROOT: E:/Vivado2024.1/Vivado/2024.1
RDI_ARGS:  -gui_launcher_event rodinguilauncherevent23988 "E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\edit_Fully_Connected_1_v1_0.xpr"
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: E:/Vivado2024.1/Vivado
RDI_BINDIR: E:/Vivado2024.1/Vivado/2024.1/bin
RDI_BINROOT: E:/Vivado2024.1/Vivado/2024.1/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: E:/Vivado2024.1/Vivado/2024.1/data
RDI_INSTALLROOT: E:/Vivado2024.1
RDI_INSTALLVER: 2024.1
RDI_INSTALLVERSION: 2024.1
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: E:/Vivado2024.1/Vivado/2024.1/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: E:/Vivado2024.1/Vivado/2024.1/tps/win64/javafx-sdk-21.0.1
RDI_JAVAROOT: E:/Vivado2024.1/Vivado/2024.1/tps/win64/jre21.0.1_12
RDI_JAVA_VERSION: 21.0.1_12
RDI_LIBDIR: E:/Vivado2024.1/Vivado/2024.1/lib/win64.o
RDI_MINGW_LIB: E:/Vivado2024.1/Vivado/2024.1\tps\mingw\6.2.0\win64.o\nt\bin;E:/Vivado2024.1/Vivado/2024.1\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: E:/Vivado2024.1/Vitis/2024.1/bin;E:/Vivado2024.1/Vivado/2024.1/ids_lite/ISE/bin/nt64;E:/Vivado2024.1/Vivado/2024.1/ids_lite/ISE/lib/nt64
RDI_PROG: E:/Vivado2024.1/Vivado/2024.1/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3
RDI_PYTHONPATH: E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3;E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3\bin;E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3\lib;E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: E:/Vivado2024.1/Vivado/2024.1\tps\win64\python-3.8.3\lib
RDI_SESSION_INFO: E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo:DESKTOP-AF4K6S1-Wed12-25-2024_12-03-52.61
RDI_SHARED_DATA: E:/Vivado2024.1/SharedData/2024.1/data
RDI_TPS_ROOT: E:/Vivado2024.1/Vivado/2024.1/tps/win64
RDI_USE_JDK21: True
RDI_VERBOSE: False
XILINX: E:/Vivado2024.1/Vivado/2024.1/ids_lite/ISE
XILINX_DSP: E:/Vivado2024.1/Vivado/2024.1/ids_lite/ISE
XILINX_HLS: E:/Vivado2024.1/Vitis_HLS/2024.1
XILINX_PLANAHEAD: E:/Vivado2024.1/Vivado/2024.1
XILINX_SDK: E:/Vivado2024.1/Vitis/2024.1
XILINX_VITIS: E:/Vivado2024.1/Vitis/2024.1
XILINX_VIVADO: E:/Vivado2024.1/Vivado/2024.1
XILINX_VIVADO_HLS: E:/Vivado2024.1/Vivado/2024.1
_RDI_BINROOT: E:\Vivado2024.1\Vivado\2024.1\bin
_RDI_CWD: E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 838 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\edit_Fully_Connected_1_v1_0.xpr. Version: Vivado v2024.1 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.xpr 
// HMemoryUtils.trashcanNow. Engine heap size: 860 MB. GUI used memory: 70 MB. Current time: 12/25/24, 12:04:13 PM ICT
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,138 MB. GUI used memory: 66 MB. Current time: 12/25/24, 12:04:28 PM ICT
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 104 MB (+106612kb) [00:00:33]
// [Engine Memory]: 1,138 MB (+1042041kb) [00:00:33]
// [GUI Memory]: 148 MB (+40965kb) [00:00:35]
// WARNING: HEventQueue.dispatchEvent() is taking  4336 ms.
// Tcl Message: open_project E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0'. INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2024.1/Vivado/2024.1/data/ip'. 
// Tcl Message: open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.723 ; gain = 428.934 
// Project name: edit_Fully_Connected_1_v1_0; location: E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo; part: xck26-sfvc784-2LV-c
dismissDialog("Open Project"); // bj (Open Project Progress)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Tcl Message: update_compile_order -fileset sources_1 
// PAPropertyPanels.initPanels (multiply_ooc.xdc) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, multiply_ooc.xdc]", 6, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// HMemoryUtils.trashcanNow. Engine heap size: 1,194 MB. GUI used memory: 79 MB. Current time: 12/25/24, 12:04:48 PM ICT
// Elapsed time: 15 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 20); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 21); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT, component.xml]", 3, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::open_ipxact_file {E:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\Fully_Connected_1_1_0\component.xml} 
// Tcl Message: INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'multiply' - hence not re-generating. 
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// [Engine Memory]: 1,226 MB (+32527kb) [00:01:23]
// WARNING: HEventQueue.dispatchEvent() is taking  2584 ms.
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::open_ipxact_file: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.539 ; gain = 17.930 
dismissDialog("Open IP-XACT File"); // bj (Open IP-XACT File Progress)
// HMemoryUtils.trashcanNow. Engine heap size: 1,236 MB. GUI used memory: 87 MB. Current time: 12/25/24, 12:05:24 PM ICT
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "65"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
// [GUI Memory]: 164 MB (+8169kb) [00:01:46]
// Elapsed time: 59 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available. ]", 2); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Vivado2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available. ]", 2); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), ctl : controller (controller.sv)]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), ctl : controller (controller.sv)]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 6, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 5); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 5, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 5); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 19 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), ctl : controller (controller.sv)]", 4, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 5, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 6, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog0)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv} 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0_1/ila_0.xci 
dismissDialog("Remove Sources"); // bj (Remove Sources Progress)
// Elapsed Time for: 'L.f': 03m:10s
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 395ms to process. Increasing delay to 2000 ms.
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 03m:14s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 03m:16s
// Elapsed Time for: 'L.f': 03m:18s
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : xil_defaultlib.top_design]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : xil_defaultlib.ila_0]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pu_array (pu_array.sv)]", 5, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, buffer_group (buffer_group.sv)]", 6, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ram_data_fc64_0 (ram_data_fc64_0.xci)]", 7, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ram_data_fc64_1 (ram_data_fc64_1.xci)]", 8, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ram_data_fc64_2 (ram_data_fc64_2.xci)]", 9, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ram_data_fc64_3 (ram_data_fc64_3.xci)]", 10, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rom_bias_fc64 (rom_bias_fc64.xci)]", 11, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rom_weight_fc64_0 (rom_weight_fc64_0.xci)]", 12, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rom_weight_fc64_1 (rom_weight_fc64_1.xci)]", 13, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rom_weight_fc64_2 (rom_weight_fc64_2.xci)]", 14, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 15, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, select_max (select_max.sv)]", 16, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, rom_weight_fc64_1 (rom_weight_fc64_1.xci)]", 13, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog1)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
dismissDialog("Remove Sources"); // bj (Remove Sources Progress)
// Elapsed Time for: 'L.f': 03m:40s
// Elapsed Time for: 'L.f': 03m:42s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adder_tree_16 (adder_tree_16.sv)]", 5, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, process_unit (process_unit.sv)]", 6, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adder_tree_16 (adder_tree_16.sv)]", 5, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog2)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv} 
// Elapsed Time for: 'L.f': 03m:48s
// Elapsed Time for: 'L.f': 03m:50s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fxp_multiplier (fxp_multiplier.sv)]", 5, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adder (adder.sv)]", 6, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fxp_multiplier (fxp_multiplier.sv)]", 5, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog3)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv} 
// Elapsed Time for: 'L.f': 03m:56s
// Elapsed Time for: 'L.f': 03m:58s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply (multiply.bd)]", 5, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply (multiply.bd)]", 5, true, false, true, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog4)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd] -no_script -reset -force -quiet 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/bd/TaiLieu/multiply.bd 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: RUN_DELETE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_DELETE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
dismissDialog("Remove Sources"); // bj (Remove Sources Progress)
// Elapsed Time for: 'L.f': 04m:06s
// Elapsed Time for: 'L.f': 04m:08s
// HMemoryUtils.trashcanNow. Engine heap size: 1,261 MB. GUI used memory: 97 MB. Current time: 12/25/24, 12:08:44 PM ICT
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 7); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_0.coe]", 8, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_1.coe]", 9, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_2.coe]", 10, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_3.coe]", 11, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_bias_fc64.coe]", 12, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_0.coe]", 13, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_1.coe]", 14, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_2.coe]", 15, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_3.coe]", 16, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_0.coe]", 13, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog5)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3.coe] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 04m:30s
// Elapsed Time for: 'L.f': 04m:32s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, multiply_ooc.xdc]", 9, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, blk_mem_gen_0_ooc.xdc]", 10, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ram_data_ooc.xdc]", 11, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ram_data_fc64_0_ooc.xdc]", 12, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ram_data_fc64_1_ooc.xdc]", 13, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ram_data_fc64_3_ooc.xdc]", 15, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ram_data_fc64_3_ooc.xdc]", 15, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ram_data_fc64_2_ooc.xdc]", 14, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ram_data_fc64_3_ooc.xdc]", 15, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, rom_weight_fc64_0_ooc.xdc]", 16, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, rom_weight_fc64_1_ooc.xdc]", 17, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, rom_weight_fc64_2_ooc.xdc]", 18, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, rom_weight_fc64_3_ooc.xdc]", 19, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, rom_bias_fc64_ooc.xdc]", 20, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, multiply_mult_gen_0_1_ooc.xdc]", 21, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, multiply_mult_gen_0_0_ooc.xdc]", 22, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, rom_weight_fc64_3_ooc.xdc]", 19, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog6)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0_1/multiply_mult_gen_0_0_ooc.xdc] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset constrs_1 E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0_1/multiply_mult_gen_0_0_ooc.xdc 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/multiply_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data/ram_data_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/ip/rom_bias_fc64/rom_bias_fc64_ooc.xdc] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/constrs_1/imports/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_1/multiply_mult_gen_0_1_ooc.xdc] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// [GUI Memory]: 178 MB (+6830kb) [00:05:27]
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
collapseTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2, "Verilog Synthesis", 0, true, false, false, false, false, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Double Click - Node
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "8"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 11, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 11, true, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). , [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 12, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). , [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 12, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; Fully_Connected_1", 5); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 7, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 4, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 28 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 7, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 4, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 4, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog7)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v 
// Elapsed Time for: 'L.f': 06m:12s
// Elapsed Time for: 'L.f': 06m:14s
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// [Engine Memory]: 1,292 MB (+5076kb) [00:07:01]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 11, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 11, true, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). , [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 12, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). , [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 12, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// [GUI Memory]: 197 MB (+10426kb) [00:07:18]
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog8)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v 
// Elapsed Time for: 'L.f': 06m:46s
// Elapsed Time for: 'L.f': 06m:48s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 06m:50s
// Elapsed Time for: 'L.f': 06m:52s
// Elapsed time: 10 seconds
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// HMemoryUtils.trashcanNow. Engine heap size: 1,311 MB. GUI used memory: 117 MB. Current time: 12/25/24, 12:11:34 PM ICT
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 5); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 5); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 15 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; Fully_Connected_1", 4, "Verilog Simulation", 0, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 13, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 13, true, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). , [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 14, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). , [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 14, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; Fully_Connected_1", 4); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// HMemoryUtils.trashcanNow. Engine heap size: 1,400 MB. GUI used memory: 124 MB. Current time: 12/25/24, 12:12:19 PM ICT
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// [Engine Memory]: 1,400 MB (+45188kb) [00:08:21]
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// [GUI Memory]: 216 MB (+9240kb) [00:08:33]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; Fully_Connected_1", 4); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// [GUI Memory]: 230 MB (+3885kb) [00:08:43]
// [Engine Memory]: 1,510 MB (+41313kb) [00:08:43]
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// HMemoryUtils.trashcanNow. Engine heap size: 1,538 MB. GUI used memory: 150 MB. Current time: 12/25/24, 12:12:44 PM ICT
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 4, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 4, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-4296] File 'drivers/Fully_Connected_1_v1_0/data/Fully_Connected_1.mdd': Unsupported include file should not have the 'isIncludeFile' property set to true.. ]", 22, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
String[] filenames31467 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v"};
setFileChooser(filenames31467);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 22 seconds
dismissDialog("Add Sources"); // c (dialog9)
selectButton(RDIResource.BaseDialog_OK, "OK", "Import Source Conflicts"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Import Source Conflicts"); // aO (dialog11)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v} 
// Elapsed Time for: 'L.f': 08m:54s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 08m:56s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 08m:58s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 09m:00s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog12)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v} 
// Elapsed Time for: 'L.f': 09m:20s
// Elapsed Time for: 'L.f': 09m:22s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 09m:24s
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// Elapsed Time for: 'L.f': 09m:26s
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 4, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 42 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; Fully_Connected_1", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 4, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// [GUI Memory]: 247 MB (+5621kb) [00:11:03]
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 5, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 4, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, IP-XACT]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES, "Add Directories", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_DIRECTORIES)
// WARNING: HEventQueue.dispatchEvent() is taking  2001 ms.
setFolderChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 16 seconds
dismissDialog("Add Sources"); // c (dialog13)
selectButton(RDIResource.BaseDialog_OK, "OK", "Import Source Conflicts"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Import Source Conflicts"); // aO (dialog15)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v} 
// Elapsed Time for: 'L.f': 11m:04s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 11m:06s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 11m:08s
// Elapsed Time for: 'L.f': 11m:10s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2, "Verilog Synthesis", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false, false, false, false, false, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Double Click
selectCodeEditor("Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 338, 162); // ac (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - Fully_Connected_1", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 19 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
String[] filenames16706 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v"};
setFileChooser(filenames16706);
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", false); // f (PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO): FALSE
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 29 seconds
dismissDialog("Add Sources"); // c (dialog16)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v} 
// Elapsed Time for: 'L.f': 12m:16s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 12m:20s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 12m:22s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// [GUI Memory]: 270 MB (+10426kb) [00:12:58]
// Elapsed Time for: 'L.f': 12m:24s
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; Fully_Connected_1", 5); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 3, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 4, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog19)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v} 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v} 
// Elapsed Time for: 'L.f': 12m:36s
// Elapsed Time for: 'L.f': 12m:38s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 12m:40s
// Elapsed Time for: 'L.f': 12m:42s
// Elapsed time: 15 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 15 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 4, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 6, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v ;  ; verilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 7, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v ;  ; verilogSource ; false ; xilinx_verilogsynthesis ; ", 3, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/hdl/Fully_Connected_1.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]] 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// Elapsed time: 24 seconds
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
String[] filenames29306 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v"};
setFileChooser(filenames29306);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 31 seconds
dismissDialog("Add Sources"); // c (dialog20)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/hdl/Fully_Connected_1.v} 
// Elapsed Time for: 'L.f': 13m:50s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 13m:52s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 13m:54s
// [GUI Memory]: 293 MB (+10712kb) [00:14:30]
// Elapsed Time for: 'L.f': 13m:56s
// Elapsed time: 10 seconds
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// HMemoryUtils.trashcanNow. Engine heap size: 1,549 MB. GUI used memory: 184 MB. Current time: 12/25/24, 12:19:49 PM ICT
// Elapsed time: 82 seconds
String[] filenames17995 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Datapath.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_16.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/controller.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/fxp_multiplier.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/pu_array.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/select_max.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/top_design.sv"};
setFileChooser(filenames17995);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 86 seconds
dismissDialog("Add Sources"); // c (dialog22)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 15m:34s
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v)]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 15m:38s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 15m:40s
// Elapsed Time for: 'L.f': 15m:42s
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// HMemoryUtils.trashcanNow. Engine heap size: 1,591 MB. GUI used memory: 186 MB. Current time: 12/25/24, 12:20:29 PM ICT
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 5); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// [Engine Memory]: 1,591 MB (+6498kb) [00:16:37]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv)]", 16); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv)]", 33); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 35, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 35, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 35, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 35, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), PU_array : pu_array (pu_array.sv), PU_instances[15].PU_mul_add : process_unit (process_unit.sv), mul : fxp_multiplier (fxp_multiplier.sv), mult : xil_defaultlib.multiply_wrapper]", 35, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 429ms to process. Increasing delay to 2000 ms.
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 1023ms to process. Increasing delay to 3000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1023 ms.
// Elapsed time: 65 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, neuron1 (neuron1.sv)]", 38, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, neuron1 (neuron1.sv)]", 38, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog24)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron1.sv 
// Elapsed Time for: 'L.f': 17m:26s
// Elapsed Time for: 'L.f': 17m:32s
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 234ms to process. Increasing delay to 2000 ms.
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// WARNING: HEventQueue.dispatchEvent() is taking  1087 ms.
// Elapsed time: 16 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv");
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 416ms to process. Increasing delay to 3000 ms.
// Elapsed time: 36 seconds
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 56 seconds
dismissDialog("Add Sources"); // c (dialog25)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv 
// Elapsed Time for: 'L.f': 18m:32s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 18m:38s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 18m:40s
// Elapsed Time for: 'L.f': 18m:44s
// Elapsed time: 15 seconds
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// WARNING: HEventQueue.dispatchEvent() is taking  1207 ms.
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 276ms to process. Increasing delay to 2000 ms.
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 602ms to process. Increasing delay to 3000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,598 MB. GUI used memory: 191 MB. Current time: 12/25/24, 12:23:24 PM ICT
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 912ms to process. Increasing delay to 4000 ms.
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, neuron1 (neuron1.sv)]", 38, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, neuron1 (neuron1.sv)]", 38, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
// Elapsed time: 42 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog27)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv 
// Elapsed Time for: 'L.f': 20m:07s
// Elapsed Time for: 'L.f': 20m:11s
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 20 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 23 seconds
dismissDialog("Add Sources"); // c (dialog28)
// Tcl Message: add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv 
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : xil_defaultlib.buffer_group]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : xil_defaultlib.buffer_group]", 15, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // c (dialog30)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv 
// Elapsed Time for: 'L.f': 21m:15s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 21m:19s
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv ;  ; systemVerilogSource ; false ; xilinx_verilogsynthesis ; ", 14, "../../../project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog32)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv 
// Elapsed Time for: 'L.f': 21m:41s
// Elapsed Time for: 'L.f': 21m:43s
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv");
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", true); // f (PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO): TRUE
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 9 seconds
dismissDialog("Add Sources"); // c (dialog33)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv 
// Elapsed Time for: 'L.f': 22m:01s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 22m:03s
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv ;  ; systemVerilogSource ; false ; xilinx_verilogsynthesis ; ", 14, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 221 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(PAResourceCommand.PACommandNames_SRC_DISABLE, "Disable File"); // ap (PAResourceCommand.PACommandNames_SRC_DISABLE, src_disable_menu)
// Run Command: PAResourceCommand.PACommandNames_SRC_DISABLE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_enabled false [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv] 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : xil_defaultlib.rom_bias_fc64]", 14, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 26m:09s
// Elapsed Time for: 'L.f': 26m:11s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : xil_defaultlib.buffer_group]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Disabled Sources]", 52); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Disabled Sources, buffer_group.sv]", 53, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Disabled Sources, buffer_group.sv]", 53, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(PAResourceCommand.PACommandNames_SRC_ENABLE, "Enable File"); // ap (PAResourceCommand.PACommandNames_SRC_ENABLE, src_enable_menu)
// Run Command: PAResourceCommand.PACommandNames_SRC_ENABLE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_enabled true [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv] 
// Elapsed Time for: 'L.f': 26m:23s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 26m:25s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // am (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog35)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/new/buffer_group.sv 
// Elapsed Time for: 'L.f': 26m:45s
// Elapsed Time for: 'L.f': 26m:47s
// Elapsed time: 47 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 310ms to process. Increasing delay to 2000 ms.
// Elapsed time: 24 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 29 seconds
dismissDialog("Add Sources"); // c (dialog36)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv 
// Elapsed Time for: 'L.f': 28m:03s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 28m:05s
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Library Name", 1); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/top_design.sv ;  ; systemVerilogSource ; false ; xilinx_verilogsynthesis ; ", 13, "src/top_design.sv", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv ;  ; systemVerilogSource ; false ; xilinx_verilogsynthesis ; ", 14, "../edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog38)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv 
// Elapsed Time for: 'L.f': 28m:51s
// Elapsed Time for: 'L.f': 28m:53s
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 17 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv");
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", false); // f (PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO): FALSE
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", true); // f (PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO): TRUE
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 29 seconds
dismissDialog("Add Sources"); // c (dialog39)
selectButton(RDIResource.BaseDialog_OK, "OK", "Import Source Conflicts"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Import Source Conflicts"); // aO (dialog41)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv 
// Elapsed Time for: 'L.f': 29m:25s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 29m:27s
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 15, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog42)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/src/buffer_group.sv 
// Elapsed Time for: 'L.f': 29m:47s
// Elapsed Time for: 'L.f': 29m:49s
// [GUI Memory]: 311 MB (+3154kb) [00:30:25]
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2, "Verilog Synthesis", 0, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 16 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv");
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", false); // f (PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO): FALSE
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 14 seconds
dismissDialog("Add Sources"); // c (dialog43)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv 
// Elapsed Time for: 'L.f': 30m:29s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 30m:31s
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// [GUI Memory]: 333 MB (+6308kb) [00:31:50]
// Elapsed time: 38 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, neuron1 (neuron1.sv)]", 38, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, neuron4 (neuron4.sv)]", 39, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, neuron3 (neuron3.sv)]", 40, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adder_tree_D (adder_tree_D.sv)]", 41, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, neuron2 (neuron2.sv)]", 42, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, neuron (neuron.sv)]", 43, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply (multiply.v)]", 44, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply (multiply.v)]", 44, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Dual_Port_RAM (Dual_Port_RAM.sv)]", 45, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, RAM_biases (RAM_biases.sv)]", 46, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply (multiply.v)]", 44); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, RAM_data (RAM_data.sv)]", 48, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Single_Port_RAM (Single_Port_RAM.sv)]", 50, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, RAM_weights (RAM_weights.sv)]", 49, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adder_tree (adder_tree.sv)]", 51, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adder_tree_para (adder_tree_para.sv)]", 52, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, RAM_weights (RAM_weights.sv)]", 49, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog45)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/neuron1.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron4.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron3.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_D.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron2.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/neuron.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/multiply.v] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Dual_Port_RAM.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_biases.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_data.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/Single_Port_RAM.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/RAM_weights.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/adder_tree_para.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 31m:29s
// Elapsed Time for: 'L.f': 31m:31s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, process_unit1 (process_unit1.sv)]", 38, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, relu (relu_act.sv)]", 39, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, simple_adder (single_adder.sv)]", 40, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, process_unit1 (process_unit1.sv)]", 38, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog46)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/process_unit1.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/relu_act.sv E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/single_adder.sv} 
// Elapsed Time for: 'L.f': 31m:37s
// Elapsed Time for: 'L.f': 31m:39s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu (alu.sv)]", 38, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, alu (alu.sv)]", 38, false, false, true, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog47)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/alu.sv 
// Elapsed Time for: 'L.f': 31m:43s
// Elapsed Time for: 'L.f': 31m:45s
// Elapsed time: 32 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 248ms to process. Increasing delay to 2000 ms.
// Elapsed time: 16 seconds
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 24 seconds
dismissFileChooser();
// 'f' command handler elapsed time: 43 seconds
dismissDialog("Add Sources"); // c (dialog48)
// Elapsed time: 10 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
String[] filenames2600 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci"};
setFileChooser(filenames2600);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 12 seconds
dismissDialog("Add Sources"); // c (dialog50)
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,598 MB. GUI used memory: 224 MB. Current time: 12/25/24, 12:38:26 PM ICT
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,598 MB. GUI used memory: 223 MB. Current time: 12/25/24, 12:38:56 PM ICT
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files: Time (s): cpu = 00:01:29 ; elapsed = 00:01:42 . Memory (MB): peak = 2566.691 ; gain = 0.000 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// Elapsed Time for: 'au.a': 01m:53s
// Elapsed time: 113 seconds
dismissDialog("Add Sources"); // bj (Add Sources  Progress)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 35m:17s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 35m:19s
// Elapsed Time for: 'L.f': 35m:21s
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 213ms to process. Increasing delay to 2000 ms.
// Elapsed time: 39 seconds
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 10 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ila_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 24, "xci_sm/ila_0.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 6, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 18 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files]", 43); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_bias_fc64.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 15, "rom_bias_fc64.coe", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 16, "rom_weight_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 17, "rom_weight_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 18, "rom_weight_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 19, "rom_weight_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 20, "ram_data_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 21, "ram_data_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 22, "ram_data_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 23, "ram_data_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 16, "rom_weight_fc64_3.coe", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
String[] filenames28884 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe"};
setFileChooser(filenames28884);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 12 seconds
dismissDialog("Add Sources"); // c (dialog52)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 36m:59s
// Elapsed Time for: 'L.f': 37m:01s
// Elapsed time: 12 seconds
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 33, "ram_data_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 32, "ram_data_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_1.coe]", 46, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 26, "rom_weight_fc64_3.coe", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_bias_fc64.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 25, "rom_bias_fc64.coe", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 26, "rom_weight_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 27, "rom_weight_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 28, "rom_weight_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 29, "rom_weight_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 30, "ram_data_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 31, "ram_data_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 32, "ram_data_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 33, "ram_data_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 28, "rom_weight_fc64_1.coe", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_0.coe]", 45, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_1.coe]", 47, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_2.coe]", 49, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_3.coe]", 51, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_bias_fc64.coe]", 53, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_0.coe]", 55, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_1.coe]", 57, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_2.coe]", 59, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_3.coe]", 61, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_2.coe]", 59, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog54)
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ram_data_fc64_3.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_bias_fc64.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/rom_weight_fc64_3.coe] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 37m:57s
// Elapsed Time for: 'L.f': 37m:59s
// Elapsed time: 21 seconds
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Library Name", 1); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ila_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 15, "xci_sm/ila_0.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 10 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_weight_fc64_1.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 19, "xci_sm/rom_weight_fc64_1.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ila_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 15, "xci_sm/ila_0.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 18 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_bias_fc64.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 16, "xci_sm/rom_bias_fc64.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ila_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 15, "xci_sm/ila_0.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_bias_fc64.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 16, "xci_sm/rom_bias_fc64.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ila_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 15, "xci_sm/ila_0.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES, "Add or create constraints"); // a (PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES)
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceAtoD.ConstraintsChooserPanel_ADD_FILES, "Add Files", "Add Sources"); // a (PAResourceAtoD.ConstraintsChooserPanel_ADD_FILES)
// Elapsed time: 11 seconds
String[] filenames8343 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/blk_mem_gen_0_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_mult_gen_0_0_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_0_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_1_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_2_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_3_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_bias_fc64_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_0_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_1_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_2_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_3_ooc.xdc"};
setFileChooser(filenames8343);
// Elapsed time: 11 seconds
selectButton("BACK", "< Back", "Add Sources"); // JButton (BACK)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN)
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 11 seconds
String[] filenames27314 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/blk_mem_gen_0_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_mult_gen_0_0_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/multiply_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_0_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_1_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_2_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_fc64_3_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/ram_data_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_bias_fc64_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_0_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_1_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_2_ooc.xdc", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xdc_sm/rom_weight_fc64_3_ooc.xdc"};
setFileChooser(filenames27314);
// HOptionPane Warning: 'Can't add SDC and XDC constraint files to Design Sources. These files will be skipped. (Design Sources)'
selectButton("OptionPane.button", "OK", "Design Sources"); // JButton (OptionPane.button)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
selectButton("BACK", "< Back", "Add Sources"); // JButton (BACK)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a (PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES, "Add or create constraints"); // a (PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES)
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 58 seconds
dismissDialog("Add Sources"); // c (dialog55)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 54); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_bias_fc64.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 34, "rom_bias_fc64.coe", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 35, "rom_weight_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 36, "rom_weight_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 37, "rom_weight_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 38, "rom_weight_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 39, "ram_data_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 40, "ram_data_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 41, "ram_data_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ram_data_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 42, "ram_data_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "rom_weight_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 36, "rom_weight_fc64_2.coe", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 6, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(PAResourceQtoS.SrcFilePropPanels_MORE_INFO, "more info"); // g (PAResourceQtoS.SrcFilePropPanels_MORE_INFO)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 430ms to process. Increasing delay to 2000 ms.
// Elapsed time: 238 seconds
selectButton(PAResourceQtoS.SrcFilePropPanels_MORE_INFO, "more info"); // g (PAResourceQtoS.SrcFilePropPanels_MORE_INFO)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 6, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 346 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN)
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
// Elapsed time: 30 seconds
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
String[] filenames26037 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd"};
setFileChooser(filenames26037);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 48 seconds
dismissDialog("Add Sources"); // c (dialog59)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 51m:28s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 51m:32s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 51m:34s
// Elapsed Time for: 'L.f': 51m:36s
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(PAResourceQtoS.SrcFilePropPanels_MORE_INFO, "more info"); // g (PAResourceQtoS.SrcFilePropPanels_MORE_INFO)
// Elapsed time: 27 seconds
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 34 seconds
selectButton(PAResourceQtoS.SrcFilePropPanels_MORE_INFO, "more info"); // g (PAResourceQtoS.SrcFilePropPanels_MORE_INFO)
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 355 MB (+6245kb) [00:54:47]
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 2331 ms. Increasing delay to 6993 ms.
// Elapsed time: 120 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
// 'f' command handler elapsed time: 15 seconds
dismissDialog("Add Sources"); // c (dialog62)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_1 : ram_data_fc64_1(ram_data_fc64_1_arch) (ram_data_fc64_1.vhd)]", 8, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_bias_fc64.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 16, "xci_sm/rom_bias_fc64.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ila_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 15, "xci_sm/ila_0.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_bias_fc64.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 16, "xci_sm/rom_bias_fc64.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_weight_fc64_3.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 17, "xci_sm/rom_weight_fc64_3.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_weight_fc64_2.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 18, "xci_sm/rom_weight_fc64_2.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_weight_fc64_1.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 19, "xci_sm/rom_weight_fc64_1.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_weight_fc64_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 20, "xci_sm/rom_weight_fc64_0.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ram_data_fc64_3.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 21, "xci_sm/ram_data_fc64_3.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ram_data_fc64_2.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 22, "xci_sm/ram_data_fc64_2.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ram_data_fc64_1.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 23, "xci_sm/ram_data_fc64_1.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ram_data_fc64_1.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 23, "xci_sm/ram_data_fc64_1.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ram_data_fc64_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 24, "xci_sm/ram_data_fc64_0.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ram_data_fc64_1.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 23, "xci_sm/ram_data_fc64_1.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/rom_weight_fc64_2.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 18, "xci_sm/rom_weight_fc64_2.xci", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // am (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file xci_sm/ila_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file xci_sm/rom_bias_fc64.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file xci_sm/rom_weight_fc64_3.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file xci_sm/rom_weight_fc64_2.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file xci_sm/rom_weight_fc64_1.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file xci_sm/rom_weight_fc64_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file xci_sm/ram_data_fc64_3.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file xci_sm/ram_data_fc64_2.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file xci_sm/ram_data_fc64_0.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file xci_sm/ram_data_fc64_1.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 7, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_1 : ram_data_fc64_1 (ram_data_fc64_1.xci)]", 9, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_2 : ram_data_fc64_2 (ram_data_fc64_2.xci)]", 11, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_3 : ram_data_fc64_3 (ram_data_fc64_3.xci)]", 13, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_0 : rom_weight_fc64_0 (rom_weight_fc64_0.xci)]", 15, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_1 : rom_weight_fc64_1 (rom_weight_fc64_1.xci)]", 17, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_2 : rom_weight_fc64_2 (rom_weight_fc64_2.xci)]", 19, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 21, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 23, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 21, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog65)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_0.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_1.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_2.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ram_data_fc64_3.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_0.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_1.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_2.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_weight_fc64_3.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/rom_bias_fc64.xci] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
dismissDialog("Remove Sources"); // bj (Remove Sources Progress)
// Elapsed Time for: 'L.f': 55m:56s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 55m:58s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 56m:00s
// Elapsed Time for: 'L.f': 56m:04s
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci)]", 39, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 38, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci)]", 39, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 38, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci)]", 39, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_1 (blk_mem_gen_1.xci)]", 40, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply_mult_gen_0_0 (multiply_mult_gen_0_0.xci)]", 41, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 38, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci)]", 39, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_1 (blk_mem_gen_1.xci)]", 40, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, multiply_mult_gen_0_0 (multiply_mult_gen_0_0.xci)]", 41, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_1 (blk_mem_gen_1.xci)]", 40, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog66)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: remove_files  {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_0.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/blk_mem_gen_1.xci E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/multiply_mult_gen_0_0.xci} 
dismissDialog("Remove Sources"); // bj (Remove Sources Progress)
// Elapsed Time for: 'L.f': 56m:24s
// Elapsed Time for: 'L.f': 56m:26s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 38, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 19 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 11 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_0/blk_mem_gen_0.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/blk_mem_gen_1/blk_mem_gen_1.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data/ram_data.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 13 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci");
selectCheckBox(PAResourceQtoS.SrcChooserPanel_SCAN_AND_ADD_RTL_INCLUDE_FILES_INTO, "Scan and add RTL include files into project", true); // f (PAResourceQtoS.SrcChooserPanel_SCAN_AND_ADD_RTL_INCLUDE_FILES_INTO): TRUE
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
selectCheckBox(PAResourceQtoS.SrcChooserPanel_SCAN_AND_ADD_RTL_INCLUDE_FILES_INTO, "Scan and add RTL include files into project", false); // f (PAResourceQtoS.SrcChooserPanel_SCAN_AND_ADD_RTL_INCLUDE_FILES_INTO): FALSE
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 85 seconds
dismissDialog("Add Sources"); // c (dialog67)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,598 MB. GUI used memory: 262 MB. Current time: 12/25/24, 1:03:17 PM ICT
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// HMemoryUtils.trashcanNow. Engine heap size: 1,598 MB. GUI used memory: 263 MB. Current time: 12/25/24, 1:03:48 PM ICT
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files: Time (s): cpu = 00:01:08 ; elapsed = 00:01:20 . Memory (MB): peak = 2566.691 ; gain = 0.000 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 339ms to process. Increasing delay to 2000 ms.
// Elapsed Time for: 'au.a': 01m:30s
// Elapsed time: 90 seconds
dismissDialog("Add Sources"); // bj (Add Sources  Progress)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 59m:44s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 59m:46s
// Elapsed Time for: 'L.f': 59m:48s
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, test_ram_data_init.coe]", 63, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_3.coe]", 62, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, test_ram_data_init.coe]", 63, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_2.coe]", 60, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_1.coe]", 58, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_0.coe]", 56, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_bias_fc64.coe]", 54, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_3.coe]", 52, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_2.coe]", 50, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_1.coe]", 48, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_0.coe]", 46, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_0.coe]", 46, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog82)
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/test_ram_data_init.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files e:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0.coe] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:00m:46s
// Elapsed Time for: 'L.f': 01h:00m:48s
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
/*
java.lang.IllegalArgumentException: e:\TestVerilog\Test_DOAN1\project_1_IP_AXI\ip_repo\Fully_Connected_1_1_0\vhd_sm is not a directory.
*/
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 362ms to process. Increasing delay to 2000 ms.
// Elapsed time: 28 seconds
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 44, "ip_sm/ram_data_fc64_1.coe", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_bias_fc64.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 37, "ip_sm/rom_bias_fc64.coe", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 38, "ip_sm/rom_weight_fc64_3.coe", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_0.coe]", 45, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_1.coe]", 46, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_2.coe]", 47, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, ram_data_fc64_3.coe]", 48, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_bias_fc64.coe]", 49, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_0.coe]", 50, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_1.coe]", 51, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_2.coe]", 52, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_3.coe]", 53, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Coefficient Files, rom_weight_fc64_0.coe]", 50, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // am (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog83)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:01m:50s
// Elapsed Time for: 'L.f': 01h:01m:52s
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 36, "ip_sm/ram_data_fc64_0.coe", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 35, "ip_sm/ram_data_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 34, "ip_sm/ram_data_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 32, "ip_sm/rom_weight_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 33, "ip_sm/ram_data_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 31, "ip_sm/rom_weight_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 30, "ip_sm/rom_weight_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 29, "ip_sm/rom_weight_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_bias_fc64.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 28, "ip_sm/rom_bias_fc64.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 34, "ip_sm/ram_data_fc64_2.coe", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ip_sm/ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 25 seconds
String[] filenames19260 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_0.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_1.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_2.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/ram_data_fc64_3.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_bias_fc64.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_0.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_1.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_2.coe", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/coe_files_sm/rom_weight_fc64_3.coe"};
setFileChooser(filenames19260);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 29 seconds
dismissDialog("Add Sources"); // c (dialog84)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:02m:54s
// Elapsed Time for: 'L.f': 01h:02m:56s
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_bias_fc64.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 38, "ip_sm/rom_bias_fc64.coe", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 39, "ip_sm/rom_weight_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 40, "ip_sm/rom_weight_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 41, "ip_sm/rom_weight_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 42, "ip_sm/rom_weight_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 43, "ip_sm/ram_data_fc64_3.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_2.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 44, "ip_sm/ram_data_fc64_2.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_1.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 45, "ip_sm/ram_data_fc64_1.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_0.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 46, "ip_sm/ram_data_fc64_0.coe", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_3.coe ;  ; coe ; false ; xilinx_verilogsynthesis ; ", 39, "ip_sm/rom_weight_fc64_3.coe", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ap (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ip_sm/rom_bias_fc64.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/rom_weight_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/rom_weight_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/rom_weight_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/rom_weight_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/ram_data_fc64_3.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/ram_data_fc64_2.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/ram_data_fc64_1.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// Tcl Message: ipx::remove_file ip_sm/ram_data_fc64_0.coe [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:05m:32s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:05m:36s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 01h:05m:38s
// Elapsed Time for: 'L.f': 01h:05m:42s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:06m:14s
// Elapsed Time for: 'L.f': 01h:06m:18s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:06m:20s
// Elapsed Time for: 'L.f': 01h:06m:22s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:06m:34s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:06m:38s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 01h:06m:40s
// TclEventType: DG_GRAPH_STALE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:06m:44s
// Elapsed Time for: 'L.f': 01h:06m:46s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 01h:06m:50s
// TclEventType: DG_GRAPH_STALE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:06m:54s
// [GUI Memory]: 376 MB (+3538kb) [01:07:31]
// TclEventType: DG_GRAPH_STALE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:06m:58s
// TclEventType: DG_GRAPH_STALE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:07m:02s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:07m:06s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 01h:07m:08s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:07m:12s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 01h:07m:14s
// Elapsed Time for: 'L.f': 01h:07m:18s
// Elapsed time: 226 seconds
String[] filenames14219 = {"E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_0.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/blk_mem_gen_1.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd", "E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd"};
setFileChooser(filenames14219);
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 232 seconds
dismissDialog("Add Sources"); // c (dialog86)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd), U0 : xil_defaultlib.blk_mem_gen_v8_4_8]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd), U0 : xil_defaultlib.blk_mem_gen_v8_4_8]", 7, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd), U0 : xil_defaultlib.blk_mem_gen_v8_4_8]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd), U0 : xil_defaultlib.blk_mem_gen_v8_4_8]", 7, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // am (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenuItem(PAResourceOtoP.Project_AUTOMATIC_UPDATE_AND_COMPILE_ORDER, "Automatic Update and Compile Order"); // ad (PAResourceOtoP.Project_AUTOMATIC_UPDATE_AND_COMPILE_ORDER, Automatic Update and Compile Order)
// Tcl Message: set_property source_mgmt_mode All [current_project] 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd)]", 6, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 7, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// Tcl Message: ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Coe File(Coe_File)' with current value '../ram_data_fc64_0.coe' for IP 'ram_data_fc64_0'. Invalid COE File- Unable to open the file  
dismissDialog("Re-customize IP"); // m (dialog88)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 321ms to process. Increasing delay to 2000 ms.
// Elapsed time: 42 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 113 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 539ms to process. Increasing delay to 3000 ms.
// Elapsed time: 800 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0(blk_mem_gen_0_arch) (blk_mem_gen_0.vhd)]", 48, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 47, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// WARNING: HEventQueue.dispatchEvent() is taking  1563 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,598 MB. GUI used memory: 274 MB. Current time: 12/25/24, 1:33:51 PM ICT
// Elapsed time: 353 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 34 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0/synth/ila_0.v");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0/ila_0_ooc.xdc");
// HOptionPane Warning: 'Can't add SDC and XDC constraint files to Design Sources. These files will be skipped. (Design Sources)'
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0/ila_0.veo");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 11 seconds
dismissFileChooser();
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", true); // f (PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO): TRUE
selectButton("BACK", "< Back", "Add Sources"); // JButton (BACK)
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 64 seconds
dismissDialog("Add Sources"); // c (dialog89)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse {E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0/synth/ila_0.v E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.gen/sources_1/ip/ila_0/ila_0.veo} 
// Elapsed Time for: 'L.f': 01h:31m:18s
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:31m:22s
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 48, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.v)]", 47, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 48, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.v)]", 47, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog94)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/xci_sm/ila_0.xci 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/ila_0/synth/ila_0.v] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/imports/ila_0/synth/ila_0.v 
dismissDialog("Remove Sources"); // bj (Remove Sources Progress)
// Elapsed Time for: 'L.f': 01h:31m:36s
// Elapsed Time for: 'L.f': 01h:31m:40s
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 57 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci");
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 61 seconds
dismissDialog("Add Sources"); // c (dialog95)
// Tcl Message: add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: export_ip_user_files -of_objects  [get_files  E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.srcs/sources_1/ip/ila_0/ila_0.xci] -lib_map_path [list {modelsim=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/modelsim} {questa=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/questa} {riviera=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/riviera} {activehdl=E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/edit_Fully_Connected_1_v1_0.cache/compile_simlib/activehdl}] -force -quiet 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 11 seconds
dismissDialog("Add Sources"); // bj (Add Sources  Progress)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:32m:56s
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci)]", 47); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK", "Show IP Hierarchy"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // t (dialog97)
// Elapsed Time for: 'L.f': 01h:33m:00s
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0(blk_mem_gen_0_arch) (blk_mem_gen_0.vhd)]", 48, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Elapsed Time for: 'L.f': 01h:33m:26s
// Elapsed time: 17 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 48); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v), inst : ila_v6_2_15_ila]", 49, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 257ms to process. Increasing delay to 2000 ms.
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 48, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), debug : ila_0 (ila_0.xci), ila_0 (ila_0.v)]", 48, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 17 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 8, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd)]", 6, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "xci_sm/ila_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 28, "xci_sm/ila_0.xci", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_bias_fc64/rom_bias_fc64.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 29, "ip_sm/rom_bias_fc64/rom_bias_fc64.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 30, "ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 32, "ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 31, "ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 32, "ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 34, "ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 33, "ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 32, "ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 35, "ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 36, "ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci ;  ; xci ; false ; xilinx_verilogsynthesis ; ", 37, "ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci", 0, false, false, true, false, false, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 8, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0(ram_data_fc64_0_arch) (ram_data_fc64_0.vhd)]", 6, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 8, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_1 : ram_data_fc64_1(ram_data_fc64_1_arch) (ram_data_fc64_1.vhd)]", 9, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_1 : ram_data_fc64_1 (ram_data_fc64_1.xci)]", 10, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_2 : ram_data_fc64_2(ram_data_fc64_2_arch) (ram_data_fc64_2.vhd)]", 11, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_2 : ram_data_fc64_2 (ram_data_fc64_2.xci)]", 12, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_3 : ram_data_fc64_3(ram_data_fc64_3_arch) (ram_data_fc64_3.vhd)]", 13, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_3 : ram_data_fc64_3 (ram_data_fc64_3.xci)]", 14, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_0 : rom_weight_fc64_0 (rom_weight_fc64_0.xci)]", 16, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_0 : rom_weight_fc64_0(rom_weight_fc64_0_arch) (rom_weight_fc64_0.vhd)]", 15, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_1 : rom_weight_fc64_1(rom_weight_fc64_1_arch) (rom_weight_fc64_1.vhd)]", 17, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_2 : rom_weight_fc64_2(rom_weight_fc64_2_arch) (rom_weight_fc64_2.vhd)]", 19, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_1 : rom_weight_fc64_1 (rom_weight_fc64_1.xci)]", 18, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_2 : rom_weight_fc64_2 (rom_weight_fc64_2.xci)]", 20, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3(rom_weight_fc64_3_arch) (rom_weight_fc64_3.vhd)]", 21, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 22, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64(rom_bias_fc64_arch) (rom_bias_fc64.vhd)]", 23, true, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_bias : rom_bias_fc64 (rom_bias_fc64.xci)]", 24, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 25, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), BG : buffer_group (buffer_group.sv)]", 25, false, false, true, false, false, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Control Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), rom_weight_3 : rom_weight_fc64_3 (rom_weight_fc64_3.xci)]", 22, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // am (PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, IP Documentation)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ap (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK", "Remove Sources"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // V (dialog98)
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_0/ram_data_fc64_0.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_0.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_1.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_1/ram_data_fc64_1.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_2.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_2/ram_data_fc64_2.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/ram_data_fc64_3.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/ram_data_fc64_3/ram_data_fc64_3.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_0/rom_weight_fc64_0.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_0.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_1.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_2.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_1/rom_weight_fc64_1.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_2/rom_weight_fc64_2.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_weight_fc64_3.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_weight_fc64_3/rom_weight_fc64_3.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/vhd_sm/rom_bias_fc64.vhd] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/ip_sm/rom_bias_fc64/rom_bias_fc64.xci] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files E:/TestVerilog/Test_DOAN1/project_1_IP_AXI/ip_repo/Fully_Connected_1_1_0/src/buffer_group.sv] -no_script -reset -force -quiet 
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PROJ_DESIGN_MODE_SET
dismissDialog("Remove Sources"); // bj (Remove Sources Progress)
// Elapsed Time for: 'L.f': 01h:35m:04s
// Elapsed Time for: 'L.f': 01h:35m:08s
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 5); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 15 seconds
selectButton(PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from File Groups Wizard"); // g (PAResourceItoN.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes files [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Synthesis ;  ;  ; false ;  ; Fully_Connected_1", 2); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 29 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 25 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data/ram_data.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 12 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_0/ram_data_fc64_0.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_1/ram_data_fc64_1.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 24 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_2/ram_data_fc64_2.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 15 seconds
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_bias_fc64/rom_bias_fc64.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_0/rom_weight_fc64_0.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_1/rom_weight_fc64_1.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_2/rom_weight_fc64_2.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/rom_weight_fc64_3/rom_weight_fc64_3.xci");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
selectButton("FINISH", "Finish", "Add Sources"); // JButton (FINISH)
// 'f' command handler elapsed time: 134 seconds
dismissDialog("Add Sources"); // c (dialog99)
selectButton(RDIResource.BaseDialog_OK, "OK", "Import Source Conflicts"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Import Source Conflicts"); // aO (dialog113)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2566.691 ; gain = 0.000 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 17 seconds
dismissDialog("Add Sources"); // bj (Add Sources  Progress)
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:38m:36s
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed Time for: 'L.f': 01h:38m:38s
// Elapsed Time for: 'L.f': 01h:38m:40s
// Elapsed time: 27 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK", "Critical Messages"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // a (dialog114)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv)]", 5); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Fully_Connected_1 (Fully_Connected_1.v), Fully_Connected_1_slave_lite_v1_0_S00_AXI_inst : Fully_Connected_1_slave_lite_v1_0_S00_AXI (Fully_Connected_1_slave_lite_v1_0_S00_AXI.v), td : top_design (top_design.sv), dtp : datapath (Datapath.sv), ram_data_0 : ram_data_fc64_0 (ram_data_fc64_0.xci)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
dismissDialog("Show IP Hierarchy"); // t (dialog115)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (PAResourceCommand.PACommandNames_ADD_SOURCES, Sources_add_sources)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >", "Add Sources"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files", "Add Sources"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/ip/ram_data_fc64_3/ram_data_fc64_3.xci");
