#include "cp15regs.h"

.global print_scr, print_ttbr0, print_ttbr1, print_ttbcr, print_midr
.global print_dacr, print_nsacr, print_tcmsr, print_itcmr, print_dtcmr
.global print_tlbtr, print_ctr, print_cidr

.text

/* Print Secure Configurationa Register
 * Input:
 * Return:
 */
print_scr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4
	
        mrc p15, 0, r1, c1, c1, 0
        ldr r0, #SCR
	bl uart_send4
	mov r0, r1
	bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Translation Table Base 0 Register
 * Input:
 * Return:
 */
print_ttbr0:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c2, c0, 0
	TTBR0
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Translation Table Base 1 Register
 * Input:
 * Return:
 */
print_ttbr1:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c2, c0, 1
	TTBR1
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Translation Table Base Control Register
 * Input:
 * Return:
 */
print_ttbcr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c2, c0, 2
	TTBCR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Main ID Register
 * Input:
 * Return:
 */
print_midr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c0, c0, 0
	MIDR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Domain Access Control Register
 * Input:
 * Return:
 */
print_dacr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c3, c0, 0
	DACR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Non-Secure Access Control Register
 * Input:
 * Return:
 */
print_nsacr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c1, c1, 2
	NSACR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print TCM Status Register
 * Input:
 * Return:
 */
print_tcmsr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4
	
        mrc p15, 0, r0, c0, c0, 2
	TCMSR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Instruction TCM Register
 * Input:
 * Return:
 */
print_itcmr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c9, c1, 1
	ITCMR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Data TCM Register
 * Input:
 * Return:
 */
print_dtcmr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c9, c1, 0
	DTCMR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print TLB Type Register
 * Input:
 * Return:
 */
print_tlbtr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c0, c0, 3
	TLBTR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Cache Type Register
 * Input:
 * Return:
 */
print_ctr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c0, c0, 1
	CTR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

/* Print Context ID Register
 * Input:
 * Return:
 */
print_cidr:

        stmdb sp!, {r0, lr}
        sub sp, sp, #0x4

        mrc p15, 0, r0, c13, c0, 1
	CIDR
        bl uart_send4

        add sp, sp, #0x4
        ldmia sp!, {r0, lr}
        mov pc, lr

