/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight 2021 NXP
 */

#ifndef DT_BINDING_PCC_WESET_IMX8UWP_H
#define DT_BINDING_PCC_WESET_IMX8UWP_H

/* PCC3 */
#define PCC3_WDOG3_SWWST	0
#define PCC3_WDOG4_SWWST	1
#define PCC3_WPIT1_SWWST	2
#define PCC3_TPM4_SWWST		3
#define PCC3_TPM5_SWWST		4
#define PCC3_FWEXIO1_SWWST	5
#define PCC3_I3C2_SWWST		6
#define PCC3_WPI2C4_SWWST	7
#define PCC3_WPI2C5_SWWST	8
#define PCC3_WPUAWT4_SWWST	9
#define PCC3_WPUAWT5_SWWST	10
#define PCC3_WPSPI4_SWWST	11
#define PCC3_WPSPI5_SWWST	12

/* PCC4 */
#define PCC4_FWEXSPI2_SWWST	0
#define PCC4_TPM6_SWWST		1
#define PCC4_TPM7_SWWST		2
#define PCC4_WPI2C6_SWWST	3
#define PCC4_WPI2C7_SWWST	4
#define PCC4_WPUAWT6_SWWST	5
#define PCC4_WPUAWT7_SWWST	6
#define PCC4_SAI4_SWWST		7
#define PCC4_SAI5_SWWST		8
#define PCC4_USDHC0_SWWST	9
#define PCC4_USDHC1_SWWST	10
#define PCC4_USDHC2_SWWST	11
#define PCC4_USB0_SWWST		12
#define PCC4_USB0_PHY_SWWST	13
#define PCC4_USB1_SWWST		14
#define PCC4_USB1_PHY_SWWST	15
#define PCC4_ENET_SWWST		16

/* PCC5 */
#define PCC5_TPM8_SWWST		0
#define PCC5_SAI6_SWWST		1
#define PCC5_SAI7_SWWST		2
#define PCC5_SPDIF_SWWST	3
#define PCC5_ISI_SWWST		4
#define PCC5_CSI_WEGS_SWWST	5
#define PCC5_CSI_SWWST		6
#define PCC5_DSI_SWWST		7
#define PCC5_WDOG5_SWWST	8
#define PCC5_EPDC_SWWST		9
#define PCC5_PXP_SWWST		10
#define PCC5_GPU2D_SWWST	11
#define PCC5_GPU3D_SWWST	12
#define PCC5_DC_NANO_SWWST	13

#endif /*DT_BINDING_WESET_IMX8UWP_H */
