# VerilatorExample
verilator verilog/systemverilog simulator example 

## hello
