# Bender integration



## Payload Executor

<center>

| INSTRUCTION | 0   | 1   | 2   | 3   | 4              | 5   | 6   | 7   | 8   | 9   | 10  | 11  | 12  | 13  | 14  | 15  | 16  | 17  | 18  | 19  | 20        | 21  | 22  | 23  | 24  | 25  | 26  | 27  | 28  | 29  | 30  | 31  |
| ----------- | --- | --- | --- | --- | -------------- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --------- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| STOP        | 1   | 0   | 0   | 0   | 0              | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0         | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| NOOP        | 1   | 0   | 0   | 0   | NOOP TIMESLICE |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |           |     |     |     |     |     |     |     |     |     |     |     |
| LOOP        | 1   | 0   | 0   | 1   | LOOP COUNT     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     | LOOP JUMP |     |     |     |     |     |     |     |     |     |     |     |

</center>

## DDR5

<center>

| INSTRUCTION | 0   | 1         | 2   | 3   | 4   | 5   | 6   | 7   | 8                 | 9   | 10  | 11  | 12  | 13   | 14  | 15  | 16  | 17  | 18  | 19   | 20   | 21       | 22  | 23  | 24  | 25  | 26  | 27  | 28  | 29  | 30  | 31  |
| ----------- | --- | --------- | --- | --- | --- | --- | --- | --- | ----------------- | --- | --- | --- | --- | ---- | --- | --- | --- | --- | --- | ---- | ---- | -------- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| ACT         | 0   | TIMESLICE |     |     |     |     |     |     | 0                 | 0   | R0  | R1  | R2  | R3   | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 | CID2     | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
|             |     | TIMESLICE |     |     |     |     |     |     | R4                | R5  | R6  | R7  | R8  | R9   | R10 | R11 | R12 | R13 | R14 | R15  | R16  | CID3/R17 | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| PRE         | 0   | TIMESLICE |     |     |     |     |     |     | 1                 | 1   | 0   | 1   | 1   | CID3 | BA0 | BA1 | BG0 | BG1 | BG2 | CID0 | CID1 | CID2     | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| REF         | 0   | TIMESLICE |     |     |     |     |     |     | 1                 | 1   | 0   | 0   | 1   |      |     |     |     |     |     |      |      |          | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| ZQC         | 0   | TIMESLICE |     |     |     |     |     |     | DDR5 COMMAND CS=L |     |     |     |     |      |     |     |     |     |     |      |      |          | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| RD          | 0   | TIMESLICE |     |     |     |     |     |     | 1                 | 0   | 1   | 1   | 1   |      |     |     |     |     |     |      |      |          | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
|             |     | TIMESLICE |     |     |     |     |     |     | DDR5 COMMAND CS=H |     |     |     |     |      |     |     |     |     |     |      |      |          | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
| WR          | 0   | TIMESLICE |     |     |     |     |     |     | 1                 | 0   | 1   | 1   | 0   |      |     |     |     |     |     |      |      |          | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |
|             |     | TIMESLICE |     |     |     |     |     |     | DDR5 COMMAND CS=H |     |     |     |     |      |     |     |     |     |     |      |      |          | X   | X   | X   | X   | X   | X   | X   | X   | X   | X   |

</center>

## LPDDR4


## LPDDR5

