Vivado Simulator 2020.1
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: arready_late.dut.design_1_i.axi_vip_0.inst
ERROR: 72 ns arready_late.dut.design_1_i.axi_vip_0.inst.IF  : XILINX_RESET_PULSE_WIDTH: Holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP. --UG1037. To downgrade, use <hierarchy_path to VIP>.IF.set_xilinx_reset_check_to_warn(), or filter using clr_xilinx_reset_check().
Executing Axi4 End Of Simulation checks
