Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Nov 28 16:40:44 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file evo_v1_wrapper_timing_summary_routed.rpt -rpx evo_v1_wrapper_timing_summary_routed.rpx
| Design       : evo_v1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/state_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.093        0.000                      0                20257        0.045        0.000                      0                20257        4.020        0.000                       0                  7225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.093        0.000                      0                19653        0.045        0.000                      0                19653        4.020        0.000                       0                  7225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.427        0.000                      0                  604        0.593        0.000                      0                  604  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 4.548ns (46.615%)  route 5.209ns (53.385%))
  Logic Levels:           20  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y30          FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.003     4.436    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.150     4.586 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.627     5.213    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X10Y29         LUT5 (Prop_lut5_I1_O)        0.328     5.541 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.541    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_7_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.074 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.074    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.191    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__0_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.308    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__2/CO[3]
                         net (fo=32, routed)          1.334     7.759    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.809     8.693    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.817 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.817    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.463 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 f  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.050    10.626    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.750 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1/O
                         net (fo=1, routed)           0.385    11.136    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.716 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.716    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.830    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.944    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.058    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.172    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.286 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.286    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.400 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.400    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.734 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.734    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[29]
    SLICE_X14Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.496    12.688    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.062    12.827    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.734    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.736ns  (logic 4.527ns (46.499%)  route 5.209ns (53.501%))
  Logic Levels:           20  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y30          FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.003     4.436    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.150     4.586 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.627     5.213    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X10Y29         LUT5 (Prop_lut5_I1_O)        0.328     5.541 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.541    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_7_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.074 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.074    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.191    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__0_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.308    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__2/CO[3]
                         net (fo=32, routed)          1.334     7.759    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.809     8.693    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.817 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.817    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.463 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 f  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.050    10.626    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.750 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1/O
                         net (fo=1, routed)           0.385    11.136    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.716 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.716    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.830    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.944    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.058    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.172    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.286 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.286    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.400 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.400    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.713 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.713    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[31]
    SLICE_X14Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.496    12.688    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.062    12.827    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.632ns  (logic 4.708ns (48.879%)  route 4.924ns (51.121%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.745     3.053    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y15         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     3.571 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=1, routed)           0.713     4.284    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg2[1]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.150     4.434 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_16/O
                         net (fo=6, routed)           0.925     5.359    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data9[1]
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.332     5.691 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.691    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_8_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.223 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.223    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.337 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.337    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.451 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.451    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.565 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.114     7.679    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X32Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_15/O
                         net (fo=5, routed)           0.773     8.576    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data2[0]
    SLICE_X30Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.700 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.700    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.213 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.213    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.330 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.330    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.447 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.447    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.564 f  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.209    10.773    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.124    10.897 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1/O
                         net (fo=1, routed)           0.190    11.087    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.667 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.667    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.781    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.895    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.009    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.123    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.237    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.351    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.685 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.685    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[29]
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.484    12.676    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.062    12.815    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.730ns  (logic 4.702ns (48.324%)  route 5.028ns (51.676%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.673     2.981    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y41         FDRE                                         r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=97, routed)          1.371     4.808    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.124     4.932 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__0_i_3/O
                         net (fo=3, routed)           0.645     5.577    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data3__0[5]
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.084 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.084    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.198 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.198    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.312 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.312    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.426 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.426    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.540    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.654 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.654    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.967 f  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__6/O[3]
                         net (fo=35, routed)          0.828     7.794    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__6_n_4
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.306     8.100 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_5/O
                         net (fo=1, routed)           0.000     8.100    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_5_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.476 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.247     9.723    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y34         LUT3 (Prop_lut3_I1_O)        0.124     9.847 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.334    10.181    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.776 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.776    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.893 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.893    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.010 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.010    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.127 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.127    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.244 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.244    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.361 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.361    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.478    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.801 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.604    12.405    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[30]
    SLICE_X28Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.711 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1/O
                         net (fo=1, routed)           0.000    12.711    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1_n_0
    SLICE_X28Y42         FDRE                                         r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.498    12.690    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)        0.079    12.846    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 4.687ns (48.768%)  route 4.924ns (51.232%))
  Logic Levels:           21  (CARRY4=16 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.745     3.053    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y15         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     3.571 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=1, routed)           0.713     4.284    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg2[1]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.150     4.434 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_16/O
                         net (fo=6, routed)           0.925     5.359    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data9[1]
    SLICE_X33Y16         LUT5 (Prop_lut5_I2_O)        0.332     5.691 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.691    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/i__carry_i_8_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.223 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.223    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.337 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.337    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.451 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.451    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__1_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.565 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.114     7.679    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/command_i10_in
    SLICE_X32Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.803 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_15/O
                         net (fo=5, routed)           0.773     8.576    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/data2[0]
    SLICE_X30Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.700 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8/O
                         net (fo=1, routed)           0.000     8.700    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_i_8_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.213 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.213    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.330 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.330    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.447 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.447    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.564 f  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.209    10.773    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X28Y16         LUT1 (Prop_lut1_I0_O)        0.124    10.897 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1/O
                         net (fo=1, routed)           0.190    11.087    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.667 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.667    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.781    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.895    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.009    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.123    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.237    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.351    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.664 r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.664    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[31]
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.484    12.676    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.062    12.815    evo_v1_i/Quadramp_0/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 1.450ns (15.538%)  route 7.882ns (84.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=111, routed)         7.882    12.405    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X21Y51         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.490    12.682    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y51         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[6]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X21Y51         FDRE (Setup_fdre_C_D)       -0.061    12.583    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[6]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 1.450ns (15.540%)  route 7.881ns (84.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=111, routed)         7.881    12.404    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X23Y52         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.486    12.678    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y52         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X23Y52         FDRE (Setup_fdre_C_D)       -0.058    12.582    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[6]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -12.404    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 1.450ns (15.523%)  route 7.891ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=111, routed)         7.891    12.414    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X17Y52         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.491    12.683    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y52         FDRE                                         r  evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X17Y52         FDRE (Setup_fdre_C_D)       -0.043    12.602    evo_v1_i/ADC_IRQ_0/U0/ADC_IRQ_v1_0_S00_AXI_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 4.453ns (46.090%)  route 5.209ns (53.910%))
  Logic Levels:           20  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y30          FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.003     4.436    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.150     4.586 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.627     5.213    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X10Y29         LUT5 (Prop_lut5_I1_O)        0.328     5.541 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.541    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_7_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.074 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.074    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.191    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__0_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.308    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__2/CO[3]
                         net (fo=32, routed)          1.334     7.759    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.809     8.693    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.817 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.817    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.463 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 f  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.050    10.626    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.750 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1/O
                         net (fo=1, routed)           0.385    11.136    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.716 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.716    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.830    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.944    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.058    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.172    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.286 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.286    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.400 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.400    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.639 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.639    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[30]
    SLICE_X14Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.496    12.688    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.062    12.827    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.646ns  (logic 4.437ns (46.000%)  route 5.209ns (54.000%))
  Logic Levels:           20  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.669     2.977    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y30          FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=33, routed)          1.003     4.436    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.150     4.586 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_13/O
                         net (fo=6, routed)           0.627     5.213    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data9[2]
    SLICE_X10Y29         LUT5 (Prop_lut5_I1_O)        0.328     5.541 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.541    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_i_7_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.074 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.074    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.191 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.191    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__0_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.308 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.308    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.425 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1_carry__2/CO[3]
                         net (fo=32, routed)          1.334     7.759    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/command_i1
    SLICE_X16Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_15/O
                         net (fo=5, routed)           0.809     8.693    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/data2[8]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.817 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.817    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_i_8_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.349 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.349    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__0_n_0
    SLICE_X15Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.463 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.463    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__1_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.577 f  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2/CO[3]
                         net (fo=34, routed)          1.050    10.626    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i1_carry__2_n_0
    SLICE_X15Y28         LUT1 (Prop_lut1_I0_O)        0.124    10.750 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1/O
                         net (fo=1, routed)           0.385    11.136    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_i_1_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.716 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.716    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.830 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.830    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__0_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.944 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.944    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__1_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.058 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.058    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__2_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.172 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.172    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__3_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.286 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.286    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__4_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.400 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.400    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__5_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.623 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.623    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i0_in[28]
    SLICE_X14Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.496    12.688    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y35         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X14Y35         FDRE (Setup_fdre_C_D)        0.062    12.827    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/ramp_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  0.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.562     0.903    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X18Y40         FDRE                                         r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.103     1.146    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X16Y40         SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.830     1.200    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y40         SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.277%)  route 0.191ns (47.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.559     0.900    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=4, routed)           0.191     1.254    evo_v1_i/Quadramp_1/U0/S_AXI_AWREADY
    SLICE_X22Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.299 r  evo_v1_i/Quadramp_1/U0/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.299    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_wready_reg_0
    SLICE_X22Y40         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.827     1.197    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y40         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091     1.254    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.248ns (58.957%)  route 0.173ns (41.043%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.558     0.899    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=1, routed)           0.173     1.212    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0[8]
    SLICE_X22Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.257 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.000     1.257    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[8]_i_2_n_0
    SLICE_X22Y15         MUXF7 (Prop_muxf7_I0_O)      0.062     1.319 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.319    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X22Y15         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.822     1.192    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y15         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X22Y15         FDRE (Hold_fdre_C_D)         0.105     1.263    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.279ns (61.886%)  route 0.172ns (38.114%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.556     0.897    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y15         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           0.172     1.232    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X24Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.277 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     1.277    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry__2_i_8_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.347 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.347    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i0[12]
    SLICE_X24Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.821     1.191    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[12]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X24Y16         FDRE (Hold_fdre_C_D)         0.134     1.291    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.558%)  route 0.222ns (54.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.562     0.903    evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y41         FDRE                                         r  evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=4, routed)           0.222     1.266    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_araddr[2]
    SLICE_X25Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.311 r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_araddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.311    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_araddr[4]_i_1_n_0
    SLICE_X25Y41         FDSE                                         r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.827     1.197    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y41         FDSE                                         r  evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X25Y41         FDSE (Hold_fdse_C_D)         0.091     1.254    evo_v1_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_araddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.248ns (56.811%)  route 0.189ns (43.189%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.551     0.892    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y20         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.189     1.221    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg0[18]
    SLICE_X23Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.266 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.000     1.266    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[18]_i_2_n_0
    SLICE_X23Y17         MUXF7 (Prop_muxf7_I0_O)      0.062     1.328 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.328    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.820     1.190    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y17         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.105     1.261    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.271ns (62.038%)  route 0.166ns (37.962%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.556     0.897    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y15         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           0.166     1.226    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.271 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           0.000     1.271    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[12]_i_2_n_0
    SLICE_X25Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     1.333 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.333    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X25Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.821     1.191    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X25Y16         FDRE (Hold_fdre_C_D)         0.105     1.262    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.271ns (61.781%)  route 0.168ns (38.219%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.556     0.897    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y15         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=2, routed)           0.168     1.228    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2[11]
    SLICE_X22Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.273 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[11]_i_2/O
                         net (fo=1, routed)           0.000     1.273    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[11]_i_2_n_0
    SLICE_X22Y16         MUXF7 (Prop_muxf7_I0_O)      0.062     1.335 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.335    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X22Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.821     1.191    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y16         FDRE (Hold_fdre_C_D)         0.105     1.262    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.195%)  route 0.216ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.559     0.900    evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y34         FDRE                                         r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  evo_v1_i/Quadramp_1/U0/Quadramp_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=2, routed)           0.216     1.279    evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[16]
    SLICE_X23Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.324 r  evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000     1.324    evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X23Y34         FDRE                                         r  evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.822     1.192    evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X23Y34         FDRE                                         r  evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.091     1.249    evo_v1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.283ns (62.241%)  route 0.172ns (37.759%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.555     0.896    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.164     1.060 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/result_i_reg[14]/Q
                         net (fo=2, routed)           0.172     1.231    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/Result[14]
    SLICE_X21Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.276 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[14]_i_3/O
                         net (fo=1, routed)           0.000     1.276    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata[14]_i_3_n_0
    SLICE_X21Y16         MUXF7 (Prop_muxf7_I1_O)      0.074     1.350 r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.350    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X21Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.823     1.193    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y16         FDRE                                         r  evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y16         FDRE (Hold_fdre_C_D)         0.105     1.264    evo_v1_i/Subtractor_0/U0/Subtractor_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      evo_v1_i/xadc_wiz_0/U0/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y11    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y5     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y9     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y11    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y41   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y41   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y41   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y39   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.193ns (24.089%)  route 3.759ns (75.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.128     8.010    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X36Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.193ns (24.089%)  route 3.759ns (75.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.128     8.010    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X36Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.193ns (24.089%)  route 3.759ns (75.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.128     8.010    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X36Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadA_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.193ns (24.089%)  route 3.759ns (75.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.128     8.010    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X36Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.193ns (24.089%)  route 3.759ns (75.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.128     8.010    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X36Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.193ns (24.089%)  route 3.759ns (75.911%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.128     8.010    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X36Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X36Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/quadB_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.193ns (24.111%)  route 3.755ns (75.889%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.124     8.006    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X37Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.193ns (24.111%)  route 3.755ns (75.889%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.124     8.006    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X37Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.193ns (24.111%)  route 3.755ns (75.889%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.124     8.006    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X37Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 1.193ns (24.111%)  route 3.755ns (75.889%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.750     3.058    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y37         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.419     3.477 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q
                         net (fo=2, routed)           0.984     4.461    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg0[14]
    SLICE_X39Y39         LUT4 (Prop_lut4_I1_O)        0.296     4.757 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18/O
                         net (fo=2, routed)           0.986     5.743    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_18_n_0
    SLICE_X40Y37         LUT5 (Prop_lut5_I4_O)        0.152     5.895 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13/O
                         net (fo=1, routed)           0.661     6.556    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_13_n_0
    SLICE_X41Y37         LUT5 (Prop_lut5_I2_O)        0.326     6.882 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          1.124     8.006    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X37Y42         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        1.574    12.766    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y42         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]/C
                         clock pessimism              0.230    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.438    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  4.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.207     1.420    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X14Y4          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.831     1.201    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y4          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[0]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.207     1.420    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X14Y4          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.831     1.201    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y4          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.207     1.420    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X14Y4          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.831     1.201    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y4          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.207     1.420    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X14Y4          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.831     1.201    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y4          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.207     1.420    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X14Y4          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.831     1.201    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y4          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.207     1.420    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X14Y4          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.831     1.201    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y4          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[2]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.980%)  route 0.331ns (64.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.207     1.420    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X14Y4          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.831     1.201    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y4          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[3]/C
                         clock pessimism             -0.281     0.920    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.092     0.828    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.131%)  route 0.526ns (73.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.402     1.615    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y4          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.834     1.204    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y4          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X12Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.131%)  route 0.526ns (73.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.402     1.615    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y4          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.834     1.204    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y4          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[7]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X12Y4          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.523%)  route 0.572ns (75.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.563     0.904    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y3          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.124     1.168    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X16Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.213 f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.448     1.662    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X12Y5          FDCE                                         f  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7233, routed)        0.834     1.204    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y5          FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]__1/C
                         clock pessimism             -0.262     0.942    
    SLICE_X12Y5          FDCE (Remov_fdce_C_CLR)     -0.067     0.875    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]__1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.787    





