// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_add_assign (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_01_read,
        p_read,
        p_read1,
        p_read2,
        p_read13,
        p_read4,
        p_read5,
        p_read6,
        grp_fu_567_p_din0,
        grp_fu_567_p_din1,
        grp_fu_567_p_opcode,
        grp_fu_567_p_dout0,
        grp_fu_567_p_ce,
        grp_fu_582_p_din0,
        grp_fu_582_p_din1,
        grp_fu_582_p_opcode,
        grp_fu_582_p_dout0,
        grp_fu_582_p_ce,
        grp_fu_1390_p_din0,
        grp_fu_1390_p_din1,
        grp_fu_1390_p_opcode,
        grp_fu_1390_p_dout0,
        grp_fu_1390_p_ce
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_01_read;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read13;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
output  [31:0] grp_fu_567_p_din0;
output  [31:0] grp_fu_567_p_din1;
output  [1:0] grp_fu_567_p_opcode;
input  [31:0] grp_fu_567_p_dout0;
output   grp_fu_567_p_ce;
output  [31:0] grp_fu_582_p_din0;
output  [31:0] grp_fu_582_p_din1;
output  [4:0] grp_fu_582_p_opcode;
input  [0:0] grp_fu_582_p_dout0;
output   grp_fu_582_p_ce;
output  [31:0] grp_fu_1390_p_din0;
output  [31:0] grp_fu_1390_p_din1;
output  [4:0] grp_fu_1390_p_opcode;
input  [0:0] grp_fu_1390_p_dout0;
output   grp_fu_1390_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln60_fu_279_p2;
reg   [0:0] icmp_ln60_reg_733;
wire   [0:0] and_ln60_fu_320_p2;
reg   [0:0] and_ln60_reg_737;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln60_2_fu_372_p2;
reg   [0:0] and_ln60_2_reg_741;
wire    ap_CS_fsm_state3;
wire   [1:0] trunc_ln290_fu_382_p1;
reg   [1:0] trunc_ln290_reg_745;
wire   [0:0] or_ln296_fu_398_p2;
reg   [0:0] or_ln296_reg_752;
wire   [0:0] tmp_19_fu_404_p3;
reg   [0:0] tmp_19_reg_756;
reg   [1:0] i_reg_788;
wire    ap_CS_fsm_state4;
wire   [31:0] tmp_17_fu_452_p5;
reg   [31:0] tmp_17_reg_810;
wire   [0:0] icmp_ln318_fu_441_p2;
wire   [31:0] tmp_16_fu_461_p5;
wire    ap_CS_fsm_state5;
wire   [1:0] sub11_fu_507_p2;
reg   [1:0] sub11_reg_829;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln325_fu_525_p2;
reg   [0:0] icmp_ln325_reg_834;
wire    ap_CS_fsm_state12;
wire   [0:0] and_ln75_fu_565_p2;
reg   [0:0] and_ln75_reg_838;
wire    ap_CS_fsm_state13;
wire   [1:0] empty_fu_574_p1;
reg   [1:0] empty_reg_842;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln90_fu_579_p2;
reg   [0:0] icmp_ln90_reg_848;
wire   [1:0] xor_ln90_fu_585_p2;
reg   [1:0] xor_ln90_reg_852;
wire   [0:0] icmp_ln102_fu_604_p2;
reg   [0:0] icmp_ln102_reg_857;
wire    ap_CS_fsm_state16;
wire   [2:0] select_ln102_fu_626_p3;
reg   [2:0] select_ln102_reg_861;
wire    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out;
wire    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out;
wire    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out;
wire    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din1;
wire   [1:0] grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_opcode;
wire    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din1;
wire   [4:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_opcode;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_ready;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_ready;
reg   [31:0] ap_phi_mux_this_1_4_phi_fu_171_p4;
reg   [31:0] this_1_4_reg_168;
reg   [31:0] this_112_4_reg_178;
reg   [31:0] this_12_4_reg_188;
reg   [1:0] ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4;
reg   [1:0] base_0_lcssa_i3235_reg_198;
wire   [1:0] base_fu_597_p2;
reg    ap_block_state16_on_subcall_done;
reg    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg;
reg    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg;
wire    ap_CS_fsm_state17;
reg   [1:0] i_1_fu_104;
wire   [1:0] add_ln318_fu_485_p2;
wire    ap_CS_fsm_state8;
reg   [31:0] tmp_22_fu_108;
reg   [31:0] tmp_23_fu_112;
reg   [31:0] tmp_24_fu_116;
reg   [31:0] grp_fu_268_p0;
reg   [31:0] grp_fu_268_p1;
reg   [31:0] grp_fu_272_p0;
wire   [31:0] bitcast_ln60_fu_285_p1;
wire   [7:0] tmp_fu_288_p4;
wire   [22:0] trunc_ln60_fu_298_p1;
wire   [0:0] icmp_ln60_3_fu_308_p2;
wire   [0:0] icmp_ln60_2_fu_302_p2;
wire   [0:0] or_ln60_fu_314_p2;
wire   [31:0] bitcast_ln60_1_fu_331_p1;
wire   [7:0] tmp_14_fu_334_p4;
wire   [22:0] trunc_ln60_1_fu_344_p1;
wire   [0:0] icmp_ln60_5_fu_354_p2;
wire   [0:0] icmp_ln60_4_fu_348_p2;
wire   [0:0] or_ln60_1_fu_360_p2;
wire   [0:0] and_ln60_1_fu_366_p2;
wire   [0:0] icmp_ln60_1_fu_326_p2;
wire   [31:0] i_4_fu_378_p2;
wire   [0:0] icmp_ln293_fu_386_p2;
wire   [0:0] icmp_ln296_fu_392_p2;
wire   [1:0] tmp_17_fu_452_p4;
wire   [31:0] bitcast_ln75_fu_529_p1;
wire   [7:0] tmp_18_fu_533_p4;
wire   [22:0] trunc_ln75_fu_543_p1;
wire   [0:0] icmp_ln75_2_fu_553_p2;
wire   [0:0] icmp_ln75_fu_547_p2;
wire   [0:0] or_ln75_fu_559_p2;
wire   [1:0] sub_ln90_fu_592_p2;
wire   [2:0] zext_ln102_fu_610_p1;
wire   [0:0] icmp_ln102_2_fu_614_p2;
wire   [2:0] add_ln102_fu_620_p2;
reg    grp_fu_268_ce;
reg    grp_fu_866_ce;
reg    ap_predicate_op145_call_state17;
reg    ap_block_state17_on_subcall_done;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg = 1'b0;
end

main_operator_Pipeline_VITIS_LOOP_304_1 grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_ready),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .num_aux_2_03_out(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out),
    .num_aux_2_03_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out_ap_vld),
    .num_aux_1_02_out(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out),
    .num_aux_1_02_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out_ap_vld),
    .num_aux_0_01_out(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out),
    .num_aux_0_01_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_308_2 grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_ready),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .sub11(sub11_reg_829),
    .p_read4(p_read4),
    .p_read5(p_read5),
    .p_read6(p_read6),
    .trunc_ln4(trunc_ln290_reg_745),
    .num_aux_0_01_reload(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out),
    .num_aux_1_02_reload(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out),
    .num_aux_2_03_reload(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out),
    .this_1_0_out(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out),
    .this_1_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out_ap_vld),
    .this_112_0_out(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out),
    .this_112_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out_ap_vld),
    .this_12_0_out(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out),
    .this_12_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out_ap_vld),
    .grp_fu_268_p_din0(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din0),
    .grp_fu_268_p_din1(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din1),
    .grp_fu_268_p_opcode(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_opcode),
    .grp_fu_268_p_dout0(grp_fu_567_p_dout0),
    .grp_fu_268_p_ce(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_ce)
);

main_operator_Pipeline_VITIS_LOOP_82_1_s grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_ready),
    .this_1_4(this_1_4_reg_168),
    .this_112_4(this_112_4_reg_178),
    .this_12_4(this_12_4_reg_188),
    .idx_tmp_out(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out_ap_vld),
    .grp_fu_866_p_din0(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din0),
    .grp_fu_866_p_din1(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din1),
    .grp_fu_866_p_opcode(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_opcode),
    .grp_fu_866_p_dout0(grp_fu_1390_p_dout0),
    .grp_fu_866_p_ce(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_ce)
);

main_operator_Pipeline_VITIS_LOOP_90_2_s grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_ready),
    .this_112_4(this_112_4_reg_178),
    .this_12_4(this_12_4_reg_188),
    .this_1_4(this_1_4_reg_168),
    .zext_ln90(empty_reg_842),
    .xor_ln90(xor_ln90_reg_852)
);

main_operator_Pipeline_VITIS_LOOP_102_3_s grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_ready),
    .zext_ln102(base_0_lcssa_i3235_reg_198),
    .zext_ln102_4(select_ln102_reg_861)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U200(
    .din0(p_read4),
    .din1(p_read5),
    .din2(p_read6),
    .din3(tmp_17_fu_452_p4),
    .dout(tmp_17_fu_452_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U201(
    .din0(tmp_24_fu_116),
    .din1(tmp_23_fu_112),
    .din2(tmp_22_fu_108),
    .din3(i_1_fu_104),
    .dout(tmp_16_fu_461_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16) & ((icmp_ln102_fu_604_p2 == 1'd0) | (icmp_ln90_reg_848 == 1'd0)))) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_19_fu_404_p3 == 1'd1) & (or_ln296_fu_398_p2 == 1'd0) & (1'd0 == and_ln60_2_fu_372_p2) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln75_fu_565_p2) & (1'b1 == ap_CS_fsm_state13))) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_579_p2 == 1'd1))) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln102_fu_604_p2 == 1'd0) & (icmp_ln90_reg_848 == 1'd1))) begin
        base_0_lcssa_i3235_reg_198 <= base_fu_597_p2;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_579_p2 == 1'd0))) begin
        base_0_lcssa_i3235_reg_198 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_fu_404_p3 == 1'd0) & (or_ln296_fu_398_p2 == 1'd0) & (1'd0 == and_ln60_2_fu_372_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_fu_104 <= trunc_ln290_fu_382_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_1_fu_104 <= add_ln318_fu_485_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln318_fu_441_p2 == 1'd1))) begin
        this_112_4_reg_178 <= tmp_23_fu_112;
    end else if (((tmp_19_reg_756 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        this_112_4_reg_178 <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln318_fu_441_p2 == 1'd1))) begin
        this_12_4_reg_188 <= tmp_22_fu_108;
    end else if (((tmp_19_reg_756 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        this_12_4_reg_188 <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln318_fu_441_p2 == 1'd1))) begin
        this_1_4_reg_168 <= tmp_24_fu_116;
    end else if (((tmp_19_reg_756 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        this_1_4_reg_168 <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_fu_404_p3 == 1'd0) & (or_ln296_fu_398_p2 == 1'd0) & (1'd0 == and_ln60_2_fu_372_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_22_fu_108 <= p_read2;
    end else if ((~(i_reg_788 == 2'd1) & ~(i_reg_788 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_22_fu_108 <= grp_fu_567_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_fu_404_p3 == 1'd0) & (or_ln296_fu_398_p2 == 1'd0) & (1'd0 == and_ln60_2_fu_372_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_23_fu_112 <= p_read1;
    end else if (((i_reg_788 == 2'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_23_fu_112 <= grp_fu_567_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_fu_404_p3 == 1'd0) & (or_ln296_fu_398_p2 == 1'd0) & (1'd0 == and_ln60_2_fu_372_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_24_fu_116 <= p_read;
    end else if (((i_reg_788 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_24_fu_116 <= grp_fu_567_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        and_ln60_2_reg_741 <= and_ln60_2_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln60_reg_733 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln60_reg_737 <= and_ln60_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        and_ln75_reg_838 <= and_ln75_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_reg_842 <= empty_fu_574_p1;
        icmp_ln90_reg_848 <= icmp_ln90_fu_579_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_788 <= i_1_fu_104;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln90_reg_848 == 1'd1))) begin
        icmp_ln102_reg_857 <= icmp_ln102_fu_604_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln325_reg_834 <= icmp_ln325_fu_525_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln60_reg_733 <= icmp_ln60_fu_279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln60_2_fu_372_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        or_ln296_reg_752 <= or_ln296_fu_398_p2;
        trunc_ln290_reg_745 <= trunc_ln290_fu_382_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & ((icmp_ln102_fu_604_p2 == 1'd0) | (icmp_ln90_reg_848 == 1'd0)))) begin
        select_ln102_reg_861 <= select_ln102_fu_626_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sub11_reg_829 <= sub11_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln318_fu_441_p2 == 1'd0))) begin
        tmp_17_reg_810 <= tmp_17_fu_452_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln296_fu_398_p2 == 1'd0) & (1'd0 == and_ln60_2_fu_372_p2) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_19_reg_756 <= i_4_fu_378_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_fu_579_p2 == 1'd1))) begin
        xor_ln90_reg_852 <= xor_ln90_fu_585_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state17_on_subcall_done)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln102_fu_604_p2 == 1'd0) & (icmp_ln90_reg_848 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4 = base_fu_597_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4 = base_0_lcssa_i3235_reg_198;
    end
end

always @ (*) begin
    if (((tmp_19_reg_756 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_phi_mux_this_1_4_phi_fu_171_p4 = grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out;
    end else begin
        ap_phi_mux_this_1_4_phi_fu_171_p4 = this_1_4_reg_168;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_268_ce = grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_ce;
    end else begin
        grp_fu_268_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_268_p0 = grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_268_p0 = tmp_16_fu_461_p5;
    end else begin
        grp_fu_268_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_268_p1 = grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_268_p1 = tmp_17_reg_810;
    end else begin
        grp_fu_268_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_272_p0 = ap_phi_mux_this_1_4_phi_fu_171_p4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_272_p0 = p_read4;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_272_p0 = p_read;
    end else begin
        grp_fu_272_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_866_ce = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_ce;
    end else begin
        grp_fu_866_ce = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'd1 == and_ln60_fu_320_p2) & (icmp_ln60_reg_733 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_19_fu_404_p3 == 1'd0) & (or_ln296_fu_398_p2 == 1'd0) & (1'd0 == and_ln60_2_fu_372_p2) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((tmp_19_fu_404_p3 == 1'd1) & (or_ln296_fu_398_p2 == 1'd0) & (1'd0 == and_ln60_2_fu_372_p2) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln318_fu_441_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln325_fu_525_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'd0 == and_ln75_fu_565_p2) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_620_p2 = (zext_ln102_fu_610_p1 + 3'd1);

assign add_ln318_fu_485_p2 = (i_1_fu_104 + 2'd1);

assign and_ln60_1_fu_366_p2 = (or_ln60_1_fu_360_p2 & grp_fu_582_p_dout0);

assign and_ln60_2_fu_372_p2 = (icmp_ln60_1_fu_326_p2 & and_ln60_1_fu_366_p2);

assign and_ln60_fu_320_p2 = (or_ln60_fu_314_p2 & grp_fu_582_p_dout0);

assign and_ln75_fu_565_p2 = (or_ln75_fu_559_p2 & grp_fu_582_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state16_on_subcall_done = ((grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_done == 1'b0) & (icmp_ln90_reg_848 == 1'd1));
end

always @ (*) begin
    ap_block_state17_on_subcall_done = ((ap_predicate_op145_call_state17 == 1'b1) & (grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op145_call_state17 = (((((or_ln296_reg_752 == 1'd0) & (1'd0 == and_ln60_2_reg_741) & (1'd0 == and_ln60_reg_737) & (1'd1 == and_ln75_reg_838) & (icmp_ln102_reg_857 == 1'd0) & (icmp_ln325_reg_834 == 1'd1)) | ((or_ln296_reg_752 == 1'd0) & (1'd0 == and_ln60_2_reg_741) & (1'd0 == and_ln60_reg_737) & (1'd1 == and_ln75_reg_838) & (icmp_ln90_reg_848 == 1'd0) & (icmp_ln325_reg_834 == 1'd1))) | ((or_ln296_reg_752 == 1'd0) & (1'd0 == and_ln60_2_reg_741) & (1'd1 == and_ln75_reg_838) & (icmp_ln60_reg_733 == 1'd0) & (icmp_ln102_reg_857 == 1'd0) & (icmp_ln325_reg_834 == 1'd1))) | ((or_ln296_reg_752 == 1'd0) & (1'd0 == and_ln60_2_reg_741) & (1'd1 == and_ln75_reg_838) & (icmp_ln60_reg_733 == 1'd0) & (icmp_ln90_reg_848 == 1'd0) & (icmp_ln325_reg_834 == 1'd1)));
end

assign base_fu_597_p2 = (sub_ln90_fu_592_p2 + 2'd1);

assign bitcast_ln60_1_fu_331_p1 = p_read4;

assign bitcast_ln60_fu_285_p1 = p_read;

assign bitcast_ln75_fu_529_p1 = this_1_4_reg_168;

assign empty_fu_574_p1 = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out[1:0];

assign grp_fu_1390_p_ce = grp_fu_866_ce;

assign grp_fu_1390_p_din0 = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din0;

assign grp_fu_1390_p_din1 = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din1;

assign grp_fu_1390_p_opcode = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_opcode;

assign grp_fu_567_p_ce = grp_fu_268_ce;

assign grp_fu_567_p_din0 = grp_fu_268_p0;

assign grp_fu_567_p_din1 = grp_fu_268_p1;

assign grp_fu_567_p_opcode = 2'd0;

assign grp_fu_582_p_ce = 1'b1;

assign grp_fu_582_p_din0 = grp_fu_272_p0;

assign grp_fu_582_p_din1 = 32'd0;

assign grp_fu_582_p_opcode = 5'd1;

assign grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start = grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start = grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start = grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start = grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg;

assign i_4_fu_378_p2 = (this_01_read - p_read13);

assign icmp_ln102_2_fu_614_p2 = ((ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_604_p2 = ((base_fu_597_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln293_fu_386_p2 = (($signed(i_4_fu_378_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln296_fu_392_p2 = (($signed(i_4_fu_378_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign icmp_ln318_fu_441_p2 = ((i_1_fu_104 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln325_fu_525_p2 = ((this_01_read == p_read13) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_326_p2 = ((p_read13 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_302_p2 = ((tmp_fu_288_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_3_fu_308_p2 = ((trunc_ln60_fu_298_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_4_fu_348_p2 = ((tmp_14_fu_334_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_354_p2 = ((trunc_ln60_1_fu_344_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_279_p2 = ((this_01_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_2_fu_553_p2 = ((trunc_ln75_fu_543_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_547_p2 = ((tmp_18_fu_533_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_579_p2 = ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln296_fu_398_p2 = (icmp_ln296_fu_392_p2 | icmp_ln293_fu_386_p2);

assign or_ln60_1_fu_360_p2 = (icmp_ln60_5_fu_354_p2 | icmp_ln60_4_fu_348_p2);

assign or_ln60_fu_314_p2 = (icmp_ln60_3_fu_308_p2 | icmp_ln60_2_fu_302_p2);

assign or_ln75_fu_559_p2 = (icmp_ln75_fu_547_p2 | icmp_ln75_2_fu_553_p2);

assign select_ln102_fu_626_p3 = ((icmp_ln102_2_fu_614_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_620_p2);

assign sub11_fu_507_p2 = (2'd0 - trunc_ln290_reg_745);

assign sub_ln90_fu_592_p2 = ($signed(2'd2) - $signed(empty_reg_842));

assign tmp_14_fu_334_p4 = {{bitcast_ln60_1_fu_331_p1[30:23]}};

assign tmp_17_fu_452_p4 = (i_1_fu_104 - trunc_ln290_reg_745);

assign tmp_18_fu_533_p4 = {{bitcast_ln75_fu_529_p1[30:23]}};

assign tmp_19_fu_404_p3 = i_4_fu_378_p2[32'd31];

assign tmp_fu_288_p4 = {{bitcast_ln60_fu_285_p1[30:23]}};

assign trunc_ln290_fu_382_p1 = i_4_fu_378_p2[1:0];

assign trunc_ln60_1_fu_344_p1 = bitcast_ln60_1_fu_331_p1[22:0];

assign trunc_ln60_fu_298_p1 = bitcast_ln60_fu_285_p1[22:0];

assign trunc_ln75_fu_543_p1 = bitcast_ln75_fu_529_p1[22:0];

assign xor_ln90_fu_585_p2 = (empty_fu_574_p1 ^ 2'd3);

assign zext_ln102_fu_610_p1 = ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4;

endmodule //main_operator_add_assign
