Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id D36AF130928
	for <lists+qemu-devel@lfdr.de>; Sun,  5 Jan 2020 17:40:15 +0100 (CET)
Received: from localhost ([::1]:43452 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1io8wn-0003IU-VF
	for lists+qemu-devel@lfdr.de; Sun, 05 Jan 2020 11:40:14 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:59186)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <aurelien@aurel32.net>) id 1io8tc-0002OR-Dg
 for qemu-devel@nongnu.org; Sun, 05 Jan 2020 11:36:57 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <aurelien@aurel32.net>) id 1io8ta-0004fp-RM
 for qemu-devel@nongnu.org; Sun, 05 Jan 2020 11:36:56 -0500
Received: from hall.aurel32.net ([2001:bc8:30d7:100::1]:37642)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32)
 (Exim 4.71) (envelope-from <aurelien@aurel32.net>)
 id 1io8ta-0004bH-Lg; Sun, 05 Jan 2020 11:36:54 -0500
Received: from [2a01:e35:2fdd:a4e1:fe91:fc89:bc43:b814] (helo=ohm.rr44.fr)
 by hall.aurel32.net with esmtpsa (TLS1.3:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.92) (envelope-from <aurelien@aurel32.net>)
 id 1io8tN-0004xb-48; Sun, 05 Jan 2020 17:36:41 +0100
Received: from aurel32 by ohm.rr44.fr with local (Exim 4.92.3)
 (envelope-from <aurelien@aurel32.net>)
 id 1io8tM-007eoK-8H; Sun, 05 Jan 2020 17:36:40 +0100
Date: Sun, 5 Jan 2020 17:36:40 +0100
From: Aurelien Jarno <aurelien@aurel32.net>
To: Alistair Francis <alistair.francis@wdc.com>
Subject: Re: [Qemu-devel] [PATCH v4 3/7] target/riscv: Create function to
 test if FP is enabled
Message-ID: <20200105163640.GA1752551@aurel32.net>
References: <cover.1566573576.git.alistair.francis@wdc.com>
 <5cc26abb98a9534720f09674b4b9caafb8f2cf0a.1566573576.git.alistair.francis@wdc.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-15
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <5cc26abb98a9534720f09674b4b9caafb8f2cf0a.1566573576.git.alistair.francis@wdc.com>
User-Agent: Mutt/1.13.2 (2019-12-18)
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2001:bc8:30d7:100::1
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: alistair23@gmail.com, palmer@dabbelt.com, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org, bmeng.cn@gmail.com
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Hi,

On 2019-08-23 08:21, Alistair Francis wrote:
> Let's create a function that tests if floating point support is
> enabled. We can then protect all floating point operations based on if
> they are enabled.
>=20
> This patch so far doesn't change anything, it's just preparing for the
> Hypervisor support for floating point operations.
>=20
> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> Reviewed-by: Philippe Mathieu-Daud=E9 <philmd@redhat.com>
> Reviewed-by: Christophe de Dinechin <dinechin@redhat.com>
> Reviewed-by: Chih-Min Chao <chihmin.chao@sifive.com>
> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
> ---
>  target/riscv/cpu.h        |  6 +++++-
>  target/riscv/cpu_helper.c | 10 ++++++++++
>  target/riscv/csr.c        | 20 +++++++++++---------
>  3 files changed, 26 insertions(+), 10 deletions(-)
>=20

[ snip=A0]

> diff --git a/target/riscv/csr.c b/target/riscv/csr.c
> index e0d4586760..2789215b5e 100644
> --- a/target/riscv/csr.c
> +++ b/target/riscv/csr.c

[ snip=A0]

> @@ -307,6 +307,7 @@ static int write_mstatus(CPURISCVState *env, int csrn=
o, target_ulong val)
>  {
>      target_ulong mstatus =3D env->mstatus;
>      target_ulong mask =3D 0;
> +    int dirty;
> =20
>      /* flush tlb on mstatus fields that affect VM */
>      if (env->priv_ver <=3D PRIV_VERSION_1_09_1) {
> @@ -340,8 +341,9 @@ static int write_mstatus(CPURISCVState *env, int csrn=
o, target_ulong val)
> =20
>      mstatus =3D (mstatus & ~mask) | (val & mask);
> =20
> -    int dirty =3D ((mstatus & MSTATUS_FS) =3D=3D MSTATUS_FS) |
> -                ((mstatus & MSTATUS_XS) =3D=3D MSTATUS_XS);
> +    dirty =3D (riscv_cpu_fp_enabled(env) &&
> +             ((mstatus & MSTATUS_FS) =3D=3D MSTATUS_FS)) |
> +            ((mstatus & MSTATUS_XS) =3D=3D MSTATUS_XS);
>      mstatus =3D set_field(mstatus, MSTATUS_SD, dirty);
>      env->mstatus =3D mstatus;

This patch, and more precisely the above two hunks broke
qemu-system-riscv64. More precisely, when running a Debian sid system
inside QEMU, sshd hangs during key exchange.

Reverting this commit "fixes" the issue up to the following commit which
breaks things again:

| commit bdce1a5c6d512257f83b6b6831bee2c975643bbd
| Author: Alistair Francis <alistair.francis@wdc.com>
| Date:   Fri Aug 23 08:21:25 2019 -0700
|=20
|     target/riscv: Use TB_FLAGS_MSTATUS_FS for floating point
|=20
|     Use the TB_FLAGS_MSTATUS_FS macro when enabling floating point in the=
 tb
|     flags.
|=20
|     Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
|     Reviewed-by: Palmer Dabbelt <palmer@sifive.com>
|     Signed-off-by: Palmer Dabbelt <palmer@sifive.com>

I wonder if the issue is related to the fact that MSTATUS_FS and thus
TB_FLAGS_MSTATUS_FS actually consist in 2 bits and are not a simple
flag.

Overall I am able to get QEMU v4.2 working again by applying the
following patch:

diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
index e59343e13c..f0ff57e27a 100644
--- a/target/riscv/cpu.h
+++ b/target/riscv/cpu.h
@@ -295,7 +295,7 @@ static inline void cpu_get_tb_cpu_state(CPURISCVState *=
env, target_ulong *pc,
 #else
     *flags =3D cpu_mmu_index(env, 0);
     if (riscv_cpu_fp_enabled(env)) {
-        *flags |=3D TB_FLAGS_MSTATUS_FS;
+        *flags |=3D env->mstatus & MSTATUS_FS;
     }
 #endif
 }
diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index da02f9f0b1..1754c6c575 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -307,7 +307,6 @@ static int write_mstatus(CPURISCVState *env, int csrno,=
 target_ulong val)
 {
     target_ulong mstatus =3D env->mstatus;
     target_ulong mask =3D 0;
-    int dirty;
=20
     /* flush tlb on mstatus fields that affect VM */
     if (env->priv_ver <=3D PRIV_VERSION_1_09_1) {
@@ -341,9 +340,8 @@ static int write_mstatus(CPURISCVState *env, int csrno,=
 target_ulong val)
=20
     mstatus =3D (mstatus & ~mask) | (val & mask);
=20
-    dirty =3D (riscv_cpu_fp_enabled(env) &&
-             ((mstatus & MSTATUS_FS) =3D=3D MSTATUS_FS)) |
-            ((mstatus & MSTATUS_XS) =3D=3D MSTATUS_XS);
+    int dirty =3D ((mstatus & MSTATUS_FS) =3D=3D MSTATUS_FS) |
+                ((mstatus & MSTATUS_XS) =3D=3D MSTATUS_XS);
     mstatus =3D set_field(mstatus, MSTATUS_SD, dirty);
     env->mstatus =3D mstatus;
=20

--=20
Aurelien Jarno                          GPG: 4096R/1DDD8C9B
aurelien@aurel32.net                 http://www.aurel32.net

