#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-debug_access+all' '-sverilog' '-kdb' '-lca' '-l' 'func_sim.log' '+incdir+../../RTL' '+incdir+../TESTBENCH' '+incdir+/data1/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/verilog' '../TESTBENCH/tb_fp_mac.v' './fp_mac.mapped.v' '/data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v' 2>&1
