#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  9 16:29:54 2020
# Process ID: 7860
# Current directory: C:/CR/ECBEncoder/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4188 C:\CR\ECBEncoder\project_1\project_1.xpr
# Log file: C:/CR/ECBEncoder/project_1/vivado.log
# Journal file: C:/CR/ECBEncoder/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CR/ECBEncoder/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Files/ECBEncoder/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.oopen_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 879.980 ; gain = 262.270update_compile_order -fileset sources_1
oexit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 18:53:42 2020...
design/mb_design.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_display
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Successfully read diagram <mb_design> from BD file <C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1026.617 ; gain = 93.566
set_property location {8 2311 679} [get_bd_cells microblaze_0_axi_periph]
undo
INFO: [Common 17-17] undo 'set_property location {8 2311 679} [get_bd_cells microblaze_0_axi_periph]'
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {125000}] [get_bd_cells fit_timer_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_emc:3.0 axi_emc_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {cellular_ram ( Block RAM ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_emc_0/EMC_INTF]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_emc_0]
INFO: [board_rule 100-100] set_property CONFIG.EMC_BOARD_INTERFACE cellular_ram [get_bd_cells /axi_emc_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:emc_rtl:1.0 cellular_ram
INFO: [board_rule 100-100] connect_bd_intf_net /cellular_ram /axi_emc_0/EMC_INTF
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_emc_0/S_AXI_MEM} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_emc_0/S_AXI_MEM]
Slave segment </axi_emc_0/S_AXI_MEM/Mem0> is being mapped into address space </microblaze_0/Data> at <0x6000_0000 [ 32M ]>
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_emc_0/rdclk]
regenerate_bd_layout
set_property range 16M [get_bd_addr_segs {microblaze_0/Data/SEG_axi_emc_0_Mem0}]
delete_bd_objs [get_bd_intf_nets microblaze_0_dlmb_1] [get_bd_intf_nets microblaze_0_ilmb_1] [get_bd_nets rst_clk_wiz_1_100M_bus_struct_reset] [get_bd_cells microblaze_0_local_memory]
delete_bd_objs [get_bd_intf_nets microblaze_0_interrupt] [get_bd_intf_nets microblaze_0_axi_dp] [get_bd_intf_nets microblaze_0_debug] [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {8KB} clk {/clk_wiz_1/clk_out1 (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {Real-time}}  [get_bd_cells microblaze_0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DC} Slave {/axi_emc_0/S_AXI_MEM} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/axi_emc_0/S_AXI_MEM} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
Slave segment </axi_emc_0/S_AXI_MEM/Mem0> is being mapped into address space </microblaze_0/Instruction> at <0x6000_0000 [ 32M ]>
Slave segment </axi_gpio_buttons/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x4000_0000 [ 64K ]>
Slave segment </axi_gpio_display/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x4001_0000 [ 64K ]>
Slave segment </axi_gpio_leds/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x4002_0000 [ 64K ]>
Slave segment </axi_gpio_switches/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x4003_0000 [ 64K ]>
Slave segment </axi_timer_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x41C0_0000 [ 64K ]>
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x4060_0000 [ 64K ]>
Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x4120_0000 [ 64K ]>
endgroup
regenerate_bd_layout
regenerate_bd_layout
set_property range 16M [get_bd_addr_segs {microblaze_0/Data/SEG_axi_emc_0_Mem0}]
set_property range 16M [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_emc_0_Mem0}]
generate_target all [get_files  C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x60FFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x60000000 and high address C_ICACHE_HIGHADDR to 0x60FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:\CR\ECBEncoder\project_1\project_1.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arid'(2) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awid'(2) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0/M_AXI_DC_BID'(1) to net 'microblaze_0_M_AXI_DC_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0/M_AXI_DC_RID'(1) to net 'microblaze_0_M_AXI_DC_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0/M_AXI_IC_BID'(1) to net 'microblaze_0_M_AXI_IC_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0/M_AXI_IC_RID'(1) to net 'microblaze_0_M_AXI_IC_RID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_arid'(2) to net 's02_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0_axi_periph/xbar/s_axi_awid'(2) to net 's02_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0/M_AXI_DC_BID'(1) to net 'microblaze_0_M_AXI_DC_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0/M_AXI_DC_RID'(1) to net 'microblaze_0_M_AXI_DC_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0/M_AXI_IC_BID'(1) to net 'microblaze_0_M_AXI_IC_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/microblaze_0/M_AXI_IC_RID'(1) to net 'microblaze_0_M_AXI_IC_RID'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/sim/mb_design.v
VHDL Output written to : C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_display .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_uartlite_0_0/mb_design_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_axi_timer_0_0/mb_design_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_7/mb_design_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_0/mb_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_1/mb_design_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_2/mb_design_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_3/mb_design_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_4/mb_design_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_5/mb_design_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/ip/mb_design_auto_pc_6/mb_design_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/synth/mb_design.hwdef
generate_target: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1499.758 ; gain = 189.746
catch { config_ip_cache -export [get_ips -all mb_design_xbar_0] }
catch { config_ip_cache -export [get_ips -all mb_design_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all mb_design_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all mb_design_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all mb_design_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_2_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_gpio_3_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_fit_timer_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_7] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all mb_design_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all mb_design_axi_emc_0_0] }
catch { config_ip_cache -export [get_ips -all mb_design_microblaze_0_1] }
catch { config_ip_cache -export [get_ips -all mb_design_dlmb_v10_1] }
catch { config_ip_cache -export [get_ips -all mb_design_ilmb_v10_1] }
catch { config_ip_cache -export [get_ips -all mb_design_dlmb_bram_if_cntlr_1] }
catch { config_ip_cache -export [get_ips -all mb_design_ilmb_bram_if_cntlr_1] }
catch { config_ip_cache -export [get_ips -all mb_design_lmb_bram_1] }
export_ip_user_files -of_objects [get_files C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd]
create_ip_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.160 ; gain = 31.402
launch_runs -jobs 6 {mb_design_xbar_0_synth_1 mb_design_microblaze_0_axi_intc_0_synth_1 mb_design_mdm_1_0_synth_1 mb_design_clk_wiz_1_0_synth_1 mb_design_rst_clk_wiz_1_100M_0_synth_1 mb_design_axi_gpio_0_0_synth_1 mb_design_axi_gpio_1_0_synth_1 mb_design_axi_gpio_2_0_synth_1 mb_design_axi_gpio_3_0_synth_1 mb_design_axi_uartlite_0_0_synth_1 mb_design_axi_timer_0_0_synth_1 mb_design_fit_timer_0_0_synth_1 mb_design_auto_pc_7_synth_1 mb_design_auto_pc_0_synth_1 mb_design_auto_pc_1_synth_1 mb_design_auto_pc_2_synth_1 mb_design_auto_pc_3_synth_1 mb_design_auto_pc_4_synth_1 mb_design_auto_pc_5_synth_1 mb_design_auto_pc_6_synth_1 mb_design_axi_emc_0_0_synth_1 mb_design_microblaze_0_1_synth_1 mb_design_dlmb_v10_1_synth_1 mb_design_ilmb_v10_1_synth_1 mb_design_dlmb_bram_if_cntlr_1_synth_1 mb_design_ilmb_bram_if_cntlr_1_synth_1 mb_design_lmb_bram_1_synth_1}
[Tue Jun  9 17:32:39 2020] Launched mb_design_xbar_0_synth_1, mb_design_microblaze_0_axi_intc_0_synth_1, mb_design_mdm_1_0_synth_1, mb_design_clk_wiz_1_0_synth_1, mb_design_rst_clk_wiz_1_100M_0_synth_1, mb_design_axi_gpio_0_0_synth_1, mb_design_axi_gpio_1_0_synth_1, mb_design_axi_gpio_2_0_synth_1, mb_design_axi_gpio_3_0_synth_1, mb_design_axi_uartlite_0_0_synth_1, mb_design_axi_timer_0_0_synth_1, mb_design_fit_timer_0_0_synth_1, mb_design_auto_pc_7_synth_1, mb_design_auto_pc_0_synth_1, mb_design_auto_pc_1_synth_1, mb_design_auto_pc_2_synth_1, mb_design_auto_pc_3_synth_1, mb_design_auto_pc_4_synth_1, mb_design_auto_pc_5_synth_1, mb_design_auto_pc_6_synth_1, mb_design_axi_emc_0_0_synth_1, mb_design_microblaze_0_1_synth_1, mb_design_dlmb_v10_1_synth_1, mb_design_ilmb_v10_1_synth_1, mb_design_dlmb_bram_if_cntlr_1_synth_1, mb_design_ilmb_bram_if_cntlr_1_synth_1, mb_design_lmb_bram_1_synth_1...
Run output will be captured here:
mb_design_xbar_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_xbar_0_synth_1/runme.log
mb_design_microblaze_0_axi_intc_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_microblaze_0_axi_intc_0_synth_1/runme.log
mb_design_mdm_1_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_mdm_1_0_synth_1/runme.log
mb_design_clk_wiz_1_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_clk_wiz_1_0_synth_1/runme.log
mb_design_rst_clk_wiz_1_100M_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_rst_clk_wiz_1_100M_0_synth_1/runme.log
mb_design_axi_gpio_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_gpio_0_0_synth_1/runme.log
mb_design_axi_gpio_1_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_gpio_1_0_synth_1/runme.log
mb_design_axi_gpio_2_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_gpio_2_0_synth_1/runme.log
mb_design_axi_gpio_3_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_gpio_3_0_synth_1/runme.log
mb_design_axi_uartlite_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_uartlite_0_0_synth_1/runme.log
mb_design_axi_timer_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_timer_0_0_synth_1/runme.log
mb_design_fit_timer_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_fit_timer_0_0_synth_1/runme.log
mb_design_auto_pc_7_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_7_synth_1/runme.log
mb_design_auto_pc_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_0_synth_1/runme.log
mb_design_auto_pc_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_1_synth_1/runme.log
mb_design_auto_pc_2_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_2_synth_1/runme.log
mb_design_auto_pc_3_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_3_synth_1/runme.log
mb_design_auto_pc_4_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_4_synth_1/runme.log
mb_design_auto_pc_5_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_5_synth_1/runme.log
mb_design_auto_pc_6_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_6_synth_1/runme.log
mb_design_axi_emc_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_emc_0_0_synth_1/runme.log
mb_design_microblaze_0_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_microblaze_0_1_synth_1/runme.log
mb_design_dlmb_v10_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_dlmb_v10_1_synth_1/runme.log
mb_design_ilmb_v10_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_ilmb_v10_1_synth_1/runme.log
mb_design_dlmb_bram_if_cntlr_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_dlmb_bram_if_cntlr_1_synth_1/runme.log
mb_design_ilmb_bram_if_cntlr_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_ilmb_bram_if_cntlr_1_synth_1/runme.log
mb_design_lmb_bram_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_lmb_bram_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1540.680 ; gain = 9.520
export_simulation -of_objects [get_files C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/CR/ECBEncoder/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CR/ECBEncoder/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CR/ECBEncoder/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CR/ECBEncoder/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CR/ECBEncoder/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CR/ECBEncoder/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CR/ECBEncoder/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd] -top
add_files -norecurse C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/hdl/mb_design_wrapper.v
open_hw_manager
ERROR: [Project 1-126] XML parser encountered a problem in C:/CR/ECBEncoder/project_1/project_1.xpr at line 887 : Not well formed
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1637.086 ; gain = 32.168
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Jun  9 17:35:32 2020] Launched mb_design_axi_gpio_1_0_synth_1, mb_design_axi_gpio_2_0_synth_1, mb_design_axi_gpio_3_0_synth_1, mb_design_axi_uartlite_0_0_synth_1, mb_design_axi_timer_0_0_synth_1, mb_design_fit_timer_0_0_synth_1, mb_design_auto_pc_7_synth_1, mb_design_auto_pc_0_synth_1, mb_design_auto_pc_1_synth_1, mb_design_auto_pc_2_synth_1, mb_design_auto_pc_3_synth_1, mb_design_auto_pc_4_synth_1, mb_design_auto_pc_5_synth_1, mb_design_auto_pc_6_synth_1, mb_design_axi_emc_0_0_synth_1, mb_design_microblaze_0_1_synth_1, mb_design_dlmb_v10_1_synth_1, mb_design_ilmb_v10_1_synth_1, mb_design_dlmb_bram_if_cntlr_1_synth_1, mb_design_ilmb_bram_if_cntlr_1_synth_1, mb_design_lmb_bram_1_synth_1, synth_1...
Run output will be captured here:
mb_design_axi_gpio_1_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_gpio_1_0_synth_1/runme.log
mb_design_axi_gpio_2_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_gpio_2_0_synth_1/runme.log
mb_design_axi_gpio_3_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_gpio_3_0_synth_1/runme.log
mb_design_axi_uartlite_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_uartlite_0_0_synth_1/runme.log
mb_design_axi_timer_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_timer_0_0_synth_1/runme.log
mb_design_fit_timer_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_fit_timer_0_0_synth_1/runme.log
mb_design_auto_pc_7_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_7_synth_1/runme.log
mb_design_auto_pc_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_0_synth_1/runme.log
mb_design_auto_pc_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_1_synth_1/runme.log
mb_design_auto_pc_2_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_2_synth_1/runme.log
mb_design_auto_pc_3_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_3_synth_1/runme.log
mb_design_auto_pc_4_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_4_synth_1/runme.log
mb_design_auto_pc_5_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_5_synth_1/runme.log
mb_design_auto_pc_6_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_auto_pc_6_synth_1/runme.log
mb_design_axi_emc_0_0_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_axi_emc_0_0_synth_1/runme.log
mb_design_microblaze_0_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_microblaze_0_1_synth_1/runme.log
mb_design_dlmb_v10_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_dlmb_v10_1_synth_1/runme.log
mb_design_ilmb_v10_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_ilmb_v10_1_synth_1/runme.log
mb_design_dlmb_bram_if_cntlr_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_dlmb_bram_if_cntlr_1_synth_1/runme.log
mb_design_ilmb_bram_if_cntlr_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_ilmb_bram_if_cntlr_1_synth_1/runme.log
mb_design_lmb_bram_1_synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/mb_design_lmb_bram_1_synth_1/runme.log
synth_1: C:/CR/ECBEncoder/project_1/project_1.runs/synth_1/runme.log
[Tue Jun  9 17:35:36 2020] Launched impl_1...
Run output will be captured here: C:/CR/ECBEncoder/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1641.402 ; gain = 4.316
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -force  -include_bit -file C:/CR/ECBEncoder/project_1/mb_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/CR/ECBEncoder/project_1/mb_design_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/CR/ECBEncoder/project_1/mb_design_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 18:22:54 2020...
