

================================================================
== Synthesis Summary Report of 'Pool'
================================================================
+ General Information: 
    * Date:           Thu Jan 25 13:08:43 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        pool
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+---------+-----------+-----------+-----+
    |                       Modules                      | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |      |         |           |           |     |
    |                       & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+---------+-----------+-----------+-----+
    |+ Pool                                              |     -|  0.00|        -|          -|         -|        -|      -|        no|     -|  19 (8%)|  4026 (3%)|  4668 (8%)|    -|
    | o VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3  |     -|  7.30|        -|          -|    325177|        -|      -|        no|     -|        -|          -|          -|    -|
    |  + Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5   |     -|  0.00|   325143|  3.251e+06|         -|   325143|      -|        no|     -|   6 (2%)|  1207 (1%)|  1404 (2%)|    -|
    |   o VITIS_LOOP_36_4_VITIS_LOOP_37_5                |    II|  7.30|   325141|  3.251e+06|        22|        5|  65025|       yes|     -|        -|          -|          -|    -|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | CHin          | 0x10   | 32    | W      | Data signal of CHin              |                                                                      |
| s_axi_control | Hin           | 0x18   | 32    | W      | Data signal of Hin               |                                                                      |
| s_axi_control | Win           | 0x20   | 32    | W      | Data signal of Win               |                                                                      |
| s_axi_control | Kx            | 0x28   | 32    | W      | Data signal of Kx                |                                                                      |
| s_axi_control | Ky            | 0x30   | 32    | W      | Data signal of Ky                |                                                                      |
| s_axi_control | mode          | 0x38   | 32    | W      | Data signal of mode              |                                                                      |
| s_axi_control | feature_in_1  | 0x40   | 32    | W      | Data signal of feature_in        |                                                                      |
| s_axi_control | feature_in_2  | 0x44   | 32    | W      | Data signal of feature_in        |                                                                      |
| s_axi_control | feature_out_1 | 0x4c   | 32    | W      | Data signal of feature_out       |                                                                      |
| s_axi_control | feature_out_2 | 0x50   | 32    | W      | Data signal of feature_out       |                                                                      |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-------------+
| Argument    | Direction | Datatype    |
+-------------+-----------+-------------+
| CHin        | in        | ap_uint<16> |
| Hin         | in        | ap_uint<16> |
| Win         | in        | ap_uint<16> |
| Kx          | in        | ap_uint<8>  |
| Ky          | in        | ap_uint<8>  |
| mode        | in        | ap_uint<2>  |
| feature_in  | inout     | float*      |
| feature_out | inout     | float*      |
+-------------+-----------+-------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+----------+-----------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Usage | HW Info                                 |
+-------------+---------------+-----------+----------+-----------------------------------------+
| CHin        | s_axi_control | register  |          | name=CHin offset=0x10 range=32          |
| Hin         | s_axi_control | register  |          | name=Hin offset=0x18 range=32           |
| Win         | s_axi_control | register  |          | name=Win offset=0x20 range=32           |
| Kx          | s_axi_control | register  |          | name=Kx offset=0x28 range=32            |
| Ky          | s_axi_control | register  |          | name=Ky offset=0x30 range=32            |
| mode        | s_axi_control | register  |          | name=mode offset=0x38 range=32          |
| feature_in  | m_axi_gmem    | interface |          |                                         |
| feature_in  | s_axi_control | register  | offset   | name=feature_in_1 offset=0x40 range=32  |
| feature_in  | s_axi_control | register  | offset   | name=feature_in_2 offset=0x44 range=32  |
| feature_out | m_axi_gmem    | interface |          |                                         |
| feature_out | s_axi_control | register  | offset   | name=feature_out_1 offset=0x4c range=32 |
| feature_out | s_axi_control | register  | offset   | name=feature_out_2 offset=0x50 range=32 |
+-------------+---------------+-----------+----------+-----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+-------------+-----------------+------------------------------------------+------------+---------------------+
| HW Interface | Variable    | Loop            | Problem                                  | Resolution | Location            |
+--------------+-------------+-----------------+------------------------------------------+------------+---------------------+
| m_axi_gmem   | feature_in  | VITIS_LOOP_37_5 | Access load is in the conditional branch | 214-232    | pool_core.cpp:37:23 |
| m_axi_gmem   | feature_in  | VITIS_LOOP_37_5 | Access load is in the conditional branch | 214-232    | pool_core.cpp:37:23 |
| m_axi_gmem   | feature_in  | VITIS_LOOP_37_5 | Access load is in the conditional branch | 214-232    | pool_core.cpp:37:23 |
| m_axi_gmem   | feature_out | VITIS_LOOP_26_3 | Stride is incompatible                   | 214-230    | pool_core.cpp:26:21 |
+--------------+-------------+-----------------+------------------------------------------+------------+---------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+-----------------+------+---------+---------+
| Name                                             | DSP | Pragma | Variable        | Op   | Impl    | Latency |
+--------------------------------------------------+-----+--------+-----------------+------+---------+---------+
| + Pool                                           | 19  |        |                 |      |         |         |
|   mul_8ns_8ns_16_1_1_U28                         | -   |        | mul_i92         | mul  | auto    | 0       |
|   mul_mul_16ns_16ns_32_4_1_U32                   | 1   |        | mul_ln6         | mul  | dsp48   | 3       |
|   mul_16ns_32ns_48_2_1_U29                       | 2   |        | mul_ln6_1       | mul  | auto    | 1       |
|   mul_mul_16ns_16ns_32_4_1_U33                   | 1   |        | ret_V           | mul  | dsp48   | 3       |
|   mul_32s_16ns_48_2_1_U30                        | 2   |        | mul_ln541       | mul  | auto    | 1       |
|   add_ln1027_1_fu_374_p2                         | -   |        | add_ln1027_1    | add  | fabric  | 0       |
|   add_ln24_fu_484_p2                             | -   |        | add_ln24        | add  | fabric  | 0       |
|   mul_mul_16ns_8ns_16_4_1_U34                    | 1   |        | mul_i_i76545    | mul  | dsp48   | 3       |
|   i_4_fu_433_p2                                  | -   |        | i_4             | add  | fabric  | 0       |
|   mul_mul_16ns_8ns_16_4_1_U35                    | 1   |        | mul_i_i765_mid1 | mul  | dsp48   | 3       |
|   mul_mul_16ns_16ns_32_4_1_U36                   | 1   |        | ret_V_mid1      | mul  | dsp48   | 3       |
|   mul_32ns_16ns_48_2_1_U31                       | 2   |        | mul_ln541_1     | mul  | auto    | 1       |
|   mul_mul_16ns_8ns_16_4_1_U37                    | 1   |        | mul_ln40        | mul  | dsp48   | 3       |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U24              | -   |        | sum_1           | fdiv | fabric  | 15      |
|   mac_muladd_16ns_16ns_16ns_32_4_1_U38           | 1   |        | ret_V_11        | mul  | dsp48   | 3       |
|   mac_muladd_16ns_16ns_16ns_32_4_1_U38           | 1   |        | add_ln51_2      | add  | dsp48   | 3       |
|   add_ln51_1_fu_545_p2                           | -   |        | add_ln51_1      | add  | fabric  | 0       |
|   add_ln51_fu_563_p2                             | -   |        | add_ln51        | add  | fabric  | 0       |
|   j_fu_465_p2                                    | -   |        | j               | add  | fabric  | 0       |
|   add_ln1027_fu_403_p2                           | -   |        | add_ln1027      | add  | fabric  | 0       |
|  + Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 | 6   |        |                 |      |         |         |
|    add_ln1027_fu_289_p2                          | -   |        | add_ln1027      | add  | fabric  | 0       |
|    add_ln36_1_fu_315_p2                          | -   |        | add_ln36_1      | add  | fabric  | 0       |
|    add_ln36_fu_352_p2                            | -   |        | add_ln36        | add  | fabric  | 0       |
|    mul_mul_16s_16ns_32_4_1_U7                    | 1   |        | mul_ln36        | mul  | dsp48   | 3       |
|    lhs_V_fu_325_p2                               | -   |        | lhs_V           | add  | fabric  | 0       |
|    mac_muladd_16s_16ns_16ns_48_4_1_U4            | 1   |        | rhs_V_4         | mul  | dsp48   | 3       |
|    mac_muladd_16s_16ns_16ns_48_4_1_U4            | 1   |        | lhs_V_5         | add  | dsp48   | 3       |
|    ret_V_6_fu_388_p2                             | -   |        | ret_V_6         | add  | fabric  | 0       |
|    add_ln45_fu_404_p2                            | -   |        | add_ln45        | add  | fabric  | 0       |
|    mac_muladd_16s_16ns_16ns_48_4_1_U5            | 1   |        | rhs_V           | mul  | dsp48   | 3       |
|    mac_muladd_16s_16ns_16ns_48_4_1_U5            | 1   |        | lhs_V_4         | add  | dsp48   | 3       |
|    ret_V_3_fu_429_p2                             | -   |        | ret_V_3         | add  | fabric  | 0       |
|    add_ln44_fu_445_p2                            | -   |        | add_ln44        | add  | fabric  | 0       |
|    mac_muladd_16s_16ns_16ns_48_4_1_U6            | 1   |        | ret_V_7         | mul  | dsp48   | 3       |
|    mac_muladd_16s_16ns_16ns_48_4_1_U6            | 1   |        | ret_V_8         | add  | dsp48   | 3       |
|    ret_V_fu_470_p2                               | -   |        | ret_V           | add  | fabric  | 0       |
|    add_ln43_fu_486_p2                            | -   |        | add_ln43        | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1             | 2   |        | sum_2           | fadd | fulldsp | 4       |
|    jj_1_fu_370_p2                                | -   |        | jj_1            | add  | fabric  | 0       |
+--------------------------------------------------+-----+--------+-----------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+---------------------------------------+
| Type      | Options                                              | Location                              |
+-----------+------------------------------------------------------+---------------------------------------+
| interface | m_axi depth=2147483647 port=feature_out offset=slave | pool_core.cpp:11 in pool, feature_out |
| interface | m_axi depth=2147483647 port=feature_in offset=slave  | pool_core.cpp:12 in pool, feature_in  |
| interface | s_axilite port=Win                                   | pool_core.cpp:13 in pool, Win         |
| interface | s_axilite port=Kx                                    | pool_core.cpp:14 in pool, Kx          |
| interface | s_axilite port=Hin                                   | pool_core.cpp:15 in pool, Hin         |
| interface | s_axilite port=mode                                  | pool_core.cpp:16 in pool, mode        |
| interface | s_axilite port=Ky                                    | pool_core.cpp:17 in pool, Ky          |
| interface | s_axilite port=CHin                                  | pool_core.cpp:18 in pool, CHin        |
| interface | s_axilite port=return                                | pool_core.cpp:19 in pool, return      |
+-----------+------------------------------------------------------+---------------------------------------+


