
*** Running vivado
    with args -log image_rotation_design_axi_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source image_rotation_design_axi_ip_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source image_rotation_design_axi_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SingleDGH/ComputerEngineering/VivadoProject/ip_repo/axi_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.cache/ip 
Command: synth_design -top image_rotation_design_axi_ip_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16680 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_ip_v1_0_M00_AXIS with formal parameter declaration list [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:73]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 437.324 ; gain = 110.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'image_rotation_design_axi_ip_0_0' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ip/image_rotation_design_axi_ip_0_0/synth/image_rotation_design_axi_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ip_v1_0' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ip_v1_0_S00_AXI' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:238]
INFO: [Synth 8-226] default block is never used [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:382]
INFO: [Synth 8-6155] done synthesizing module 'axi_ip_v1_0_S00_AXI' (1#1) [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:3]
WARNING: [Synth 8-350] instance 'axi_ip_v1_0_S00_AXI_inst' of module 'axi_ip_v1_0_S00_AXI' requires 24 connections, but only 21 given [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_ip_v1_0_M00_AXIS' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:3]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
	Parameter FRAME_WORDS bound to: 256 - type: integer 
	Parameter IMG_WIDTH bound to: 16 - type: integer 
	Parameter IMG_HEIGHT bound to: 16 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 256 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 9 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter INIT_COUNTER bound to: 3'b001 
	Parameter READ_BRAM bound to: 3'b010 
	Parameter WAIT_BRAM bound to: 3'b011 
	Parameter SEND_STREAM bound to: 3'b100 
	Parameter DONE_STATE bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:115]
INFO: [Synth 8-226] default block is never used [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:329]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:57]
WARNING: [Synth 8-6014] Unused sequential element debug_counter_reg was removed.  [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:159]
INFO: [Synth 8-6155] done synthesizing module 'axi_ip_v1_0_M00_AXIS' (2#1) [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:3]
WARNING: [Synth 8-350] instance 'axi_ip_v1_0_M00_AXIS_inst' of module 'axi_ip_v1_0_M00_AXIS' requires 13 connections, but only 7 given [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
INFO: [Synth 8-6155] done synthesizing module 'axi_ip_v1_0' (3#1) [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'image_rotation_design_axi_ip_0_0' (4#1) [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ip/image_rotation_design_axi_ip_0_0/synth/image_rotation_design_axi_ip_0_0.v:57]
WARNING: [Synth 8-3331] design axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 473.031 ; gain = 146.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_S00_AXI_inst:user_done to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:63]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:user_start to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:user_mode[1] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:user_mode[0] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[31] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[30] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[29] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[28] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[27] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[26] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[25] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[24] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[23] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[22] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[21] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[20] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[19] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[18] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[17] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[16] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[15] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[14] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[13] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[12] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[11] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[10] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[9] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[8] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[7] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[6] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[5] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[4] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[3] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[2] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[1] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
WARNING: [Synth 8-3295] tying undriven pin axi_ip_v1_0_M00_AXIS_inst:bram_dout[0] to constant 0 [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0.v:91]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 473.031 ; gain = 146.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 473.031 ; gain = 146.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 825.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 828.656 ; gain = 3.051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 828.656 ; gain = 501.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 828.656 ; gain = 501.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 828.656 ; gain = 501.965
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_pointer" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "user_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 828.656 ; gain = 501.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module axi_ip_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/axi_ip_v1_0_M00_AXIS_inst/mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design image_rotation_design_axi_ip_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design image_rotation_design_axi_ip_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design image_rotation_design_axi_ip_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design image_rotation_design_axi_ip_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design image_rotation_design_axi_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design image_rotation_design_axi_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design image_rotation_design_axi_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design image_rotation_design_axi_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design image_rotation_design_axi_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design image_rotation_design_axi_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_ip_v1_0_S00_AXI_inst/user_done_d_reg )
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[5]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[6]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[11]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[13]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[14]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[15]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[17]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[18]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[19]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[20]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[21]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[27]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[8]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[9]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[10]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[11]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[12]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[13]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[14]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[15]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[16]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[17]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[18]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[19]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[20]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[21]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[22]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[23]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[24]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[25]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[26]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[27]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[28]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[29]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[30]' (FDRE) to 'inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_ip_v1_0_M00_AXIS_inst/stream_data_out_reg[31] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:447]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:447]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:447]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:436]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:436]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_S00_AXI.v:436]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_M00_AXIS_inst/read_pointer_reg[8]/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:281]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:281]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:281]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_M00_AXIS_inst/read_pointer_reg[7]__0/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_M00_AXIS_inst/read_pointer_reg[6]__0/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_M00_AXIS_inst/read_pointer_reg[5]__0/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_M00_AXIS_inst/read_pointer_reg[4]__0/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_M00_AXIS_inst/read_pointer_reg[3]__0/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_M00_AXIS_inst/read_pointer_reg[2]__0/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_M00_AXIS_inst/read_pointer_reg[1]__0/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/axi_ip_v1_0_M00_AXIS_inst/read_pointer_reg[0]__0/Q' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [d:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.srcs/sources_1/bd/image_rotation_design/ipshared/88b4/hdl/axi_ip_v1_0_M00_AXIS.v:154]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 828.656 ; gain = 501.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 831.047 ; gain = 504.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 831.195 ; gain = 504.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 841.191 ; gain = 514.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 841.191 ; gain = 514.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 841.191 ; gain = 514.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 841.191 ; gain = 514.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 841.191 ; gain = 514.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 841.191 ; gain = 514.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 841.191 ; gain = 514.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    18|
|5     |LUT5 |    32|
|6     |LUT6 |     4|
|7     |FDRE |   137|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   195|
|2     |  inst                       |axi_ip_v1_0         |   195|
|3     |    axi_ip_v1_0_S00_AXI_inst |axi_ip_v1_0_S00_AXI |   195|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 841.191 ; gain = 514.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 841.191 ; gain = 158.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 841.191 ; gain = 514.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 82 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 856.730 ; gain = 541.520
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.runs/image_rotation_design_axi_ip_0_0_synth_1/image_rotation_design_axi_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP image_rotation_design_axi_ip_0_0, cache-ID = c2d4854be29de5ed
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 856.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/SingleDGH/ComputerEngineering/VivadoProject/image_rotation_project/image_rotation_project.runs/image_rotation_design_axi_ip_0_0_synth_1/image_rotation_design_axi_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file image_rotation_design_axi_ip_0_0_utilization_synth.rpt -pb image_rotation_design_axi_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 16:07:41 2025...
