Analysis & Synthesis report for division
Wed Apr 11 13:33:55 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Multiplexer Restructuring Statistics (Restructuring Performed)
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Successful - Wed Apr 11 13:33:55 2007   ;
; Quartus II Version            ; 6.1 Build 201 11/27/2006 SJ Web Edition ;
; Revision Name                 ; division                                ;
; Top-level Entity Name         ; division                                ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A                                     ;
;     Combinational ALUTs       ; 77                                      ;
;     Dedicated logic registers ; 104                                     ;
; Total registers               ; N/A until Partition Merge               ;
; Total pins                    ; N/A until Partition Merge               ;
; Total virtual pins            ; N/A until Partition Merge               ;
; Total block memory bits       ; N/A until Partition Merge               ;
; DSP block 9-bit elements      ; N/A until Partition Merge               ;
; Total PLLs                    ; N/A until Partition Merge               ;
; Total DLLs                    ; N/A until Partition Merge               ;
+-------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                      ;
+----------------------------------------------------------+--------------------+--------------------+
; Option                                                   ; Setting            ; Default Value      ;
+----------------------------------------------------------+--------------------+--------------------+
; Device                                                   ; EP2S15F672I4       ;                    ;
; Top-level entity name                                    ; division           ; division           ;
; Family name                                              ; Stratix II         ; Stratix            ;
; Restructure Multiplexers                                 ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                      ; Off                ; Off                ;
; Preserve fewer node names                                ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                ; Off                ; Off                ;
; Verilog Version                                          ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                             ; VHDL93             ; VHDL93             ;
; State Machine Processing                                 ; Auto               ; Auto               ;
; Safe State Machine                                       ; Off                ; Off                ;
; Extract Verilog State Machines                           ; On                 ; On                 ;
; Extract VHDL State Machines                              ; On                 ; On                 ;
; Ignore Verilog initial constructs                        ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                  ; On                 ; On                 ;
; DSP Block Balancing                                      ; Auto               ; Auto               ;
; NOT Gate Push-Back                                       ; On                 ; On                 ;
; Power-Up Don't Care                                      ; On                 ; On                 ;
; Remove Redundant Logic Cells                             ; Off                ; Off                ;
; Remove Duplicate Registers                               ; On                 ; On                 ;
; Ignore CARRY Buffers                                     ; Off                ; Off                ;
; Ignore CASCADE Buffers                                   ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                ; Off                ; Off                ;
; Ignore LCELL Buffers                                     ; Off                ; Off                ;
; Ignore SOFT Buffers                                      ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                           ; Off                ; Off                ;
; Optimization Technique -- Stratix II/Stratix III         ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix II/Stratix III             ; 70                 ; 70                 ;
; Auto Carry Chains                                        ; On                 ; On                 ;
; Auto Open-Drain Pins                                     ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                    ; Off                ; Off                ;
; Perform gate-level register retiming                     ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax   ; On                 ; On                 ;
; Auto ROM Replacement                                     ; On                 ; On                 ;
; Auto RAM Replacement                                     ; On                 ; On                 ;
; Auto DSP Block Replacement                               ; On                 ; On                 ;
; Auto Shift Register Replacement                          ; On                 ; On                 ;
; Auto Clock Enable Replacement                            ; On                 ; On                 ;
; Allow Synchronous Control Signals                        ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                   ; Off                ; Off                ;
; Auto RAM Block Balancing                                 ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                        ; Off                ; Off                ;
; Auto Resource Sharing                                    ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                       ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                       ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition            ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                       ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length         ; 2                  ; 2                  ;
; PowerPlay Power Optimization                             ; Normal compilation ; Normal compilation ;
; HDL message level                                        ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages          ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report ; 100                ; 100                ;
; Use smart compilation                                    ; Off                ; Off                ;
+----------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                  ;
+----------------------------------+-----------------+------------------------+-------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path              ;
+----------------------------------+-----------------+------------------------+-------------------------------------------+
; division.v                       ; yes             ; User Verilog HDL File  ; C:/HPSDR/trunk/VK6APH/division/division.v ;
+----------------------------------+-----------------+------------------------+-------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+-----------------------------------------------+----------+
; Resource                                      ; Usage    ;
+-----------------------------------------------+----------+
; Estimated ALUTs Used                          ; 77       ;
; Dedicated logic registers                     ; 104      ;
;                                               ;          ;
; Estimated ALUTs Unavailable                   ; 1        ;
;                                               ;          ;
; Total combinational functions                 ; 77       ;
; Combinational ALUT usage by number of inputs  ;          ;
;     -- 7 input functions                      ; 0        ;
;     -- 6 input functions                      ; 0        ;
;     -- 5 input functions                      ; 1        ;
;     -- 4 input functions                      ; 1        ;
;     -- <=3 input functions                    ; 75       ;
;                                               ;          ;
; Combinational ALUTs by mode                   ;          ;
;     -- normal mode                            ; 36       ;
;     -- extended LUT mode                      ; 0        ;
;     -- arithmetic mode                        ; 8        ;
;     -- shared arithmetic mode                 ; 33       ;
;                                               ;          ;
; Estimated ALUT/register pairs used            ; 104      ;
;                                               ;          ;
; Total registers                               ; 104      ;
;     -- Dedicated logic registers              ; 104      ;
;     -- I/O registers                          ; 0        ;
;                                               ;          ;
; Estimated ALMs:  partially or completely used ; 52       ;
;                                               ;          ;
; I/O pins                                      ; 0        ;
; Maximum fan-out node                          ; WideNor0 ;
; Maximum fan-out                               ; 104      ;
; Total fan-out                                 ; 583      ;
; Average fan-out                               ; 2.18     ;
+-----------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                            ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+
; |division                  ; 77 (77)           ; 104 (104)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |division           ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 104   ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 32 bits   ; 64 ALUTs      ; 32 ALUTs             ; 32 ALUTs               ; Yes        ; |division|qr[94]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Wed Apr 11 13:33:53 2007
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off division -c division
Info: Found 6 design units, including 6 entities, in source file mydiv.v
    Info: Found entity 1: mydiv_adder_block_5aa
    Info: Found entity 2: mydiv_adder_last_block_oqa
    Info: Found entity 3: mydiv_rom_block_rck
    Info: Found entity 4: mydiv_altsrt_div_v8h
    Info: Found entity 5: mydiv_altfp_div_91j
    Info: Found entity 6: mydiv
Warning (10227): Verilog HDL Port Declaration warning at division.v(10): data type declaration for "quotient" declares packed dimensions but the port declaration declaration does not
Info (10151): Verilog HDL Declaration information at division.v(20): "quotient" is declared here
Info: Found 1 design units, including 1 entities, in source file division.v
    Info: Found entity 1: division
Info: Elaborating entity "division" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at division.v(43): truncated value with size 97 to match size of target (96)
Info: Implemented 226 device resources after synthesis - the final resource count might be different
    Info: Implemented 65 input pins
    Info: Implemented 21 output pins
    Info: Implemented 140 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Allocated 119 megabytes of memory during processing
    Info: Processing ended: Wed Apr 11 13:33:55 2007
    Info: Elapsed time: 00:00:02


