==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediadvb-frontendsmb86a16.c_smrt_info_get_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22009 ; free virtual = 44698
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22009 ; free virtual = 44698
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22008 ; free virtual = 44696
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22008 ; free virtual = 44696
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21990 ; free virtual = 44678
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21989 ; free virtual = 44677
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.68 seconds; current allocated memory: 105.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 105.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 105.956 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21982 ; free virtual = 44670
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.FFmpeglibavcodecwavpackenc.c_reverse_decorr_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecwavpackenc.c_reverse_decorr_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.FFmpeglibavcodecwavpackenc.c_reverse_decorr_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediadvb-frontendsmb86a16.c_smrt_info_get_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:54 ; elapsed = 00:22:11 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 27000 ; free virtual = 37427
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:54 ; elapsed = 00:22:11 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 27000 ; free virtual = 37427
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'smrt_info_get' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediadvb-frontendsmb86a16.c_smrt_info_get_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:09 ; elapsed = 00:22:46 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26999 ; free virtual = 37427
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:09 ; elapsed = 00:22:46 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26999 ; free virtual = 37427
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:10 ; elapsed = 00:22:48 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 27000 ; free virtual = 37428
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-79] Cannot find the top function '' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediadvb-frontendsmb86a16.c_smrt_info_get_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:23 ; elapsed = 00:23:56 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26994 ; free virtual = 37423
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:23 ; elapsed = 00:23:56 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26994 ; free virtual = 37423
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:25 ; elapsed = 00:23:58 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26995 ; free virtual = 37423
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:25 ; elapsed = 00:23:58 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26995 ; free virtual = 37423
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:25 ; elapsed = 00:23:58 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26995 ; free virtual = 37423
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:25 ; elapsed = 00:23:59 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26995 ; free virtual = 37423
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'smrt_info_get' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'smrt_info_get' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 295.79 seconds; current allocated memory: 121.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 121.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'smrt_info_get' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'smrt_info_get/state_deci' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'smrt_info_get/state_csel' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'smrt_info_get/state_rsel' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'smrt_info_get/state_master_clk' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'smrt_info_get/rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'smrt_info_get' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'smrt_info_get'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 122.316 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:26 ; elapsed = 00:24:00 . Memory (MB): peak = 908.328 ; gain = 208.008 ; free physical = 26989 ; free virtual = 37420
INFO: [VHDL 208-304] Generating VHDL RTL for smrt_info_get.
INFO: [VLOG 209-307] Generating Verilog RTL for smrt_info_get.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c/solution1'.
