<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0x4" width="32" name="RDP" description="RAM Depth Register">
    <bit_field offset="0" width="32" name="RDP" access="RO" reset_value="0" description="RAM Depth Register. Defines the depth, in words, of the trace RAM. This value is configurable in the RTL, but fixed at synthesis. Supported depth in powers of 2 only. Reset value = Ram Depth that is given by a Verilog tick define."/>
  </register>
  <register offset="0xC" width="32" name="STS" description="Status Register">
    <bit_field offset="0" width="1" name="Full" access="RO" reset_value="0" description="RAM Full. The flag indicates when the RAM write pointer has wrapped around."/>
    <bit_field offset="1" width="1" name="Triggered" access="RO" reset_value="0" description="The Triggered bit is set when a trigger has been observed. This does not indicate that a trigger has been embedded in the trace data by the formatter, but is determined by the programming of the Formatter and Flush Control Register."/>
    <bit_field offset="2" width="1" name="AcqComp" access="RO" reset_value="0" description="Acquisition complete."/>
    <bit_field offset="3" width="1" name="FtEmpty" access="RO" reset_value="0" description="Formatter pipeline empty. All data stored to RAM."/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0x1"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x10" width="32" name="RRD" description="RAM Read Data Register">
    <bit_field offset="0" width="32" name="RRD" access="RO" reset_value="0" description="RAM Read Data. Data read from the ETB Trace RAM."/>
  </register>
  <register offset="0x14" width="32" name="RRP" description="RAM Read Pointer Register">
    <bit_field offset="0" width="32" name="RRP" access="RW" reset_value="0" description="RAM Read Pointer. Sets the read pointer used to read entries from the Trace RAM over the APB interface."/>
  </register>
  <register offset="0x18" width="32" name="RWP" description="RAM Write Pointer Register">
    <bit_field offset="0" width="32" name="RWP" access="RW" reset_value="0" description="RAM Write Pointer. Sets the write pointer used to write entries from the CoreSight bus into the Trace RAM."/>
  </register>
  <register offset="0x1C" width="32" name="TRG" description="Trigger Counter Register">
    <bit_field offset="0" width="32" name="TRG" access="RW" reset_value="0" description="Trigger Counter Register."/>
  </register>
  <register offset="0x20" width="32" name="CTL" description="Control Register">
    <bit_field offset="0" width="1" name="TraceCaptEn" access="RW" reset_value="0" description="ETB Trace Capture Enable.">
      <bit_field_value name="CTL_TraceCaptEn_0b0" value="0b0" description="disable trace capture"/>
      <bit_field_value name="CTL_TraceCaptEn_0b1" value="0b1" description="enable trace capture"/>
    </bit_field>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x24" width="32" name="RWD" description="RAM Write Data Register">
    <bit_field offset="0" width="32" name="RWD" access="RW" reset_value="0" description="Data written to the ETB Trace RAM."/>
  </register>
  <register offset="0x300" width="32" name="FFSR" description="Formatter and Flush Status Register">
    <bit_field offset="0" width="1" name="FlInProg" access="RO" reset_value="0" description="Flush In Progress. This is an indication of the current state of AFVALIDS."/>
    <bit_field offset="1" width="1" name="FtStopped" access="RO" reset_value="0" description="Formatter stopped. The formatter has received a stop request signal and all trace data and post-amble has been output. Any more trace data on the ATB interface is ignored and ATREADYS goes HIGH."/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x304" width="32" name="FFCR" description="Formatter and Flush Control Register">
    <bit_field offset="0" width="1" name="EnFTC" access="RW" reset_value="0" description="Enable Formatting. Do not embed Triggers into the formatted stream. Trace disable cycles and triggers are indicated by TRACECTL, where fitted. Can only be changed when FtStopped is HIGH. This bit is clear on reset."/>
    <bit_field offset="1" width="1" name="EnFCont" access="RW" reset_value="0" description="Continuous Formatting. Continuous mode in the ETB corresponds to normal mode with the embedding of triggers. Can only be changed when FtStopped is HIGH. This bit is clear on reset."/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <bit_field offset="4" width="1" name="FOnFlIn" access="RW" reset_value="0" description="Generate flush using the FLUSHIN interface. Set this bit to enable use of the FLUSHIN connection. This bit is clear on reset."/>
    <bit_field offset="5" width="1" name="FOnTrig" access="RW" reset_value="0" description="Generate flush using Trigger event. Set this bit to cause a flush of data in the system when a Trigger Event occurs. This bit is clear on reset."/>
    <bit_field offset="6" width="1" name="FOnMan" access="RW" reset_value="0" description="Manually generate a flush of the system. Setting this bit causes a flush to be generated. This is cleared when this flush has been serviced. This bit is clear on reset."/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="1" name="TrigIn" access="RW" reset_value="0" description="Indicate a trigger on TRIGIN being asserted"/>
    <bit_field offset="9" width="1" name="TrigEvt" access="RW" reset_value="0" description="Indicate a trigger on a Trigger Event."/>
    <bit_field offset="10" width="1" name="TrigFl" access="RW" reset_value="0" description="Indicate a trigger on Flush completion (AFREADYS being returned)."/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="1" name="StopFl" access="RW" reset_value="0" description="Stop the formatter when a flush has completed (return of AFREADYS). This forces the FIFO to drain off any part-completed packets. Setting this bit enables this function but this is clear on reset (disabled)."/>
    <bit_field offset="13" width="1" name="StopTrig" access="RW" reset_value="0" description="Stop the formatter when a Trigger Event has been observed. Reset to disabled (zero)."/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0x1"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xEE0" width="32" name="ITMISCOP0" description="Integration Register, ITMISCOP0">
    <bit_field offset="0" width="1" name="ACQCOMP" access="WO" reset_value="0" description="Set the value of ACQCOMP"/>
    <bit_field offset="1" width="1" name="FULL" access="WO" reset_value="0" description="Set the value of FULL"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xEE4" width="32" name="ITTRFLINACK" description="Integration Register, ITTRFLINACK">
    <bit_field offset="0" width="1" name="TRIGINACK" access="WO" reset_value="0" description="Set the value of TRIGINACK"/>
    <bit_field offset="1" width="1" name="FLUSHINACK" access="WO" reset_value="0" description="Set the value of FLUSHINACK"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xEE8" width="32" name="ITTRFLIN" description="Integration Register, ITTRFLIN">
    <bit_field offset="0" width="1" name="TRIGIN" access="RO" reset_value="0" reset_mask="0" description="Read the value of TRIGIN"/>
    <bit_field offset="1" width="1" name="FLUSHIN" access="RO" reset_value="0" reset_mask="0" description="Read the value of FLUSHIN"/>
    <reserved_bit_field offset="2" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0" reset_mask="0"/>
  </register>
  <register offset="0xEEC" width="32" name="ITATBDATA0" description="Integration Register, ITATBDATA0">
    <bit_field offset="0" width="1" name="ATDATA0" access="RO" reset_value="0" reset_mask="0" description="Read the value of ATDATAS[0]"/>
    <bit_field offset="1" width="1" name="ATDATA7" access="RO" reset_value="0" reset_mask="0" description="Read the value of ATDATAS[7]"/>
    <bit_field offset="2" width="1" name="ATDATA15" access="RO" reset_value="0" reset_mask="0" description="Read the value of ATDATAS[15]"/>
    <bit_field offset="3" width="1" name="ATDATA23" access="RO" reset_value="0" reset_mask="0" description="Read the value of ATDATAS[23]"/>
    <bit_field offset="4" width="1" name="ATDATA31" access="RO" reset_value="0" reset_mask="0" description="Read the value of ATDATAS[31]"/>
    <reserved_bit_field offset="5" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0" reset_mask="0"/>
  </register>
  <register offset="0xEF0" width="32" name="ITATBCTR2" description="Integration Register, ITATBCTR2">
    <bit_field offset="0" width="1" name="ATREADYS" access="WO" reset_value="0" reset_mask="0" description="Set the value of ATREADYS"/>
    <bit_field offset="1" width="1" name="AFVALIDS" access="WO" reset_value="0" reset_mask="0" description="Set the value of AFVALIDS"/>
    <reserved_bit_field offset="2" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0" reset_mask="0"/>
  </register>
  <register offset="0xEF4" width="32" name="ITATBCTR1" description="Integration Register, ITATBCTR1">
    <bit_field offset="0" width="7" name="ATID" access="RO" reset_value="0" reset_mask="0" description="Read the value of ATIDS"/>
    <reserved_bit_field offset="7" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0" reset_mask="0"/>
  </register>
  <register offset="0xEF8" width="32" name="ITATBCTR0" description="Integration Register, ITATBCTR0">
    <bit_field offset="0" width="1" name="ATVALID" access="RO" reset_value="0" reset_mask="0" description="Read the value of ATVALIDS"/>
    <bit_field offset="1" width="1" name="AFREADY" access="RO" reset_value="0" reset_mask="0" description="Read the value of AFREADYS"/>
    <reserved_bit_field offset="2" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0" reset_mask="0"/>
    <bit_field offset="8" width="2" name="ATBYTES" access="RO" reset_value="0" reset_mask="0" description="Read the value of ATBYTESS"/>
    <reserved_bit_field offset="10" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0" reset_mask="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0" reset_mask="0"/>
  </register>
  <register offset="0xF00" width="32" name="ITCTRL" description="Integration Mode Control Register">
    <bit_field offset="0" width="1" name="IntegrationMode" access="RW" reset_value="0" description="Integration mode. When set, the component enters integration mode, enabling topology detection or integration testing to be performed. At reset the component must enter functional mode. If no integration functionality is implemented, this bit must read as zero."/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFA0" width="32" name="CLAIMSET" description="Claim Tag Set Register">
    <bit_field offset="0" width="4" name="CLAIMSET" access="RW" reset_value="0xF" description="A bit programmable register bank which sets the Claim Tag Value."/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFA4" width="32" name="CLAIMCLR" description="Claim Tag Clear Register">
    <bit_field offset="0" width="4" name="CLAIMCLR" access="RW" reset_value="0" description="A bit programmable register bank that is zero at reset."/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFB0" width="32" name="LAR" description="Lock Access Register">
    <bit_field offset="0" width="32" name="WriteAccessCode" access="WO" reset_value="0" reset_mask="0" description="Write Access Code. A write of 0xC5ACCE55 enables further write access to this device. An invalid write will have the affect of removing write access."/>
  </register>
  <register offset="0xFB4" width="32" name="LSR" description="Lock Status Register">
    <bit_field offset="0" width="1" name="IMP" access="RO" reset_value="0" reset_mask="0" description="Lock mechanism is implemented. When PADDRDBG31 is HIGH, the Lock Status Register reads as 0x0 indicating that no lock exists. When PADDRDBG31 is LOW, the Lock Status Register reads as 0x3 from reset. This indicates a 32-bit lock access mechanism is present and is locked"/>
    <bit_field offset="1" width="1" name="STATUS" access="RO" reset_value="0" reset_mask="0" description="Lock Status. This bit is HIGH when the device is locked, and LOW when unlocked.">
      <bit_field_value name="LSR_STATUS_0b0" value="0b0" description="Access permitted."/>
      <bit_field_value name="LSR_STATUS_0b1" value="0b1" description="Write access to the component is blocked. All writes to control registers are ignored. Reads are permitted."/>
    </bit_field>
    <bit_field offset="2" width="1" name="s8BIT" access="RO" reset_value="0" description="Access Lock Register size. This bit reads 0 to indicate 32-bit register is present."/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFB8" width="32" name="AUTHSTATUS" description="Authentication Status Register">
    <bit_field offset="0" width="8" name="AuthenticationStatus" access="RO" reset_value="0" description="Authentication Status. Reports the required security level. This is set to 0x00 for functionality not implemented."/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFC8" width="32" name="DEVID" description="Device ID Register">
    <bit_field offset="0" width="5" name="HLIM" access="RO" reset_value="0" description="Hidden Level of Input Multiplexing. When non-zero this value indicates the type/number of ATB multiplexing present on the input to the ATB. Currently only 0x00 is supported (no multiplexing present). This value is used to assist topology detection of the ATB structure."/>
    <bit_field offset="5" width="1" name="Sync" access="RO" reset_value="0" description="Indicates that the ETB RAM operates synchronously to ATCLK."/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFCC" width="32" name="DEVTYPE" description="Device Type Identifier Register">
    <bit_field offset="0" width="8" name="DevTypeID" access="RO" reset_value="0x21" description="Device Type Identifier 0x21 indicates this device is a trace sink and specifically an ETB."/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFD0" width="32" name="PIDR4" description="Peripheral Identification Register 4">
    <bit_field offset="0" width="4" name="JEP106" access="RO" reset_value="0x4" description="JEP106 continuation code."/>
    <bit_field offset="4" width="4" name="c4KB" access="RO" reset_value="0" description="4KB Count"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFD4" width="32" name="PIDR5" description="Peripheral Identification Register 5">
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFD8" width="32" name="PIDR6" description="Peripheral Identification Register 6">
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFDC" width="32" name="PIDR7" description="Peripheral Identification Register 7">
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFE0" width="32" name="PIDR0" description="Peripheral Identification Register 0">
    <bit_field offset="0" width="8" name="PartNumber" access="RO" reset_value="0x7" description="Part Number [7:0]"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFE4" width="32" name="PIDR1" description="Peripheral Identification Register 1">
    <bit_field offset="0" width="4" name="PartNumber" access="RO" reset_value="0x9" description="Part Number [11:8]"/>
    <bit_field offset="4" width="4" name="JEP106_identity_code" access="RO" reset_value="0xB" description="JEP106 identity code [3:0]"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFE8" width="32" name="PIDR2" description="Peripheral Identification Register 2">
    <bit_field offset="0" width="3" name="JEP106_identity_code" access="RO" reset_value="0x3" description="JEP106 identity code [6:4]"/>
    <reserved_bit_field offset="3" width="1" reset_value="0x1"/>
    <bit_field offset="4" width="4" name="Revision" access="RO" reset_value="0x3" description="Revision"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFEC" width="32" name="PIDR3" description="Peripheral Identification Register 3">
    <bit_field offset="0" width="4" name="CustomerModified" access="RO" reset_value="0" description="Customer Modified."/>
    <bit_field offset="4" width="4" name="RevAnd" access="RO" reset_value="0" description="RevAnd"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFF0" width="32" name="CIDR0" description="Component Identification Register 0">
    <bit_field offset="0" width="8" name="Preamble" access="RO" reset_value="0xD" description="Preamble"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFF4" width="32" name="CIDR1" description="Component Identification Register 1">
    <bit_field offset="0" width="4" name="Preamble" access="RO" reset_value="0" description="Preamble"/>
    <bit_field offset="4" width="4" name="ComponentClass" access="RO" reset_value="0x9" description="Component class">
      <bit_field_value name="CIDR1_ComponentClass_0b0001" value="0b0001" description="ROM table."/>
      <bit_field_value name="CIDR1_ComponentClass_0b1001" value="0b1001" description="CoreSight component."/>
      <bit_field_value name="CIDR1_ComponentClass_0b1111" value="0b1111" description="PrimeCell of system component with no standardized register layout, for backward compatibility."/>
    </bit_field>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFF8" width="32" name="CIDR2" description="Component Identification Register 2">
    <bit_field offset="0" width="8" name="Preamble" access="RO" reset_value="0x5" description="Preamble"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFFC" width="32" name="CIDR3" description="Component Identification Register 3">
    <bit_field offset="0" width="8" name="Preamble" access="RO" reset_value="0xB1" description="Preamble"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
</regs:peripheral>