// Seed: 1722954801
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_3 = 1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  assign id_4 = 1 ^ id_1;
  wire id_9 = id_2;
  module_0(
      id_8, id_2, id_2
  );
endmodule
