<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>Collaborative Research: Design, Modeling, Automation and Experimentation of</AwardTitle>
    <AwardEffectiveDate>08/01/2007</AwardEffectiveDate>
    <AwardExpirationDate>07/31/2011</AwardExpirationDate>
    <AwardAmount>318088</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computing and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Sankar Basu</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>Collaborative Proposal ID: 0702343, 0702204&lt;br/&gt;PI name(s): Subhasish Mitra, Chongwu Zhou&lt;br/&gt;Institution(s): Stanford University, University of Southerm California&lt;br/&gt;Title: Design, Modeling, Automation and Experimentation of Imperfection Immune Carbon Nanotube Field Effect Transitor Circuits&lt;br/&gt;&lt;br/&gt;ABSTRACT:&lt;br/&gt;One-dimensional nanodevices such as Carbon Nanotube Field-Effect Transistors (CNFETs) are promising candidates as extensions to traditional Silicon transistors due to excellent device performance. Device scaling of silicon transistors has been the fundamental basis for the phenomenal success of the semiconductor and electronics industry. While there have been significant accomplishments in scientific discovery in recent years at the single-device level at the nanoscale, a major gap exists between such single-device-level results and the research required to harness the science into practical design technologies competitive with silicon technologies at the end of device scaling. This project uses an interdisciplinary approach to overcome fundamental challenges by combining novel CNFET-based robust imperfection-immune design and automation techniques together with new CNFET modeling and processing techniques. The ideas developed in this project will be experimentally validated through working CNFET-based circuits. This research program also integrates research and education required to explore novel, nanoscale electronic designs through graduate and undergraduate training, and public education on nanotechnology.</AbstractNarration>
    <MinAmdLetterDate>08/06/2007</MinAmdLetterDate>
    <MaxAmdLetterDate>08/06/2007</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0702204</AwardID>
    <Investigator>
      <FirstName>Chongwu</FirstName>
      <LastName>Zhou</LastName>
      <EmailAddress>chongwuz@usc.edu</EmailAddress>
      <StartDate>08/06/2007</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>University of Southern California</Name>
      <CityName>Los Angeles</CityName>
      <ZipCode>900890001</ZipCode>
      <PhoneNumber>2137407762</PhoneNumber>
      <StreetAddress>University Park</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>California</StateName>
      <StateCode>CA</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0000912</Code>
      <Name>Computer Science</Name>
    </FoaInformation>
    <ProgramElement>
      <Code>2878</Code>
      <Text>SPECIAL PROJECTS - CCF</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>1674</Code>
      <Text>NANOSCALE: INTRDISCPL RESRCH T</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>9218</Code>
      <Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>HPCC</Code>
      <Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
    </ProgramReference>
  </Award>
</rootTag>
