0.6
2019.2
Dec  5 2019
04:51:02
/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.sim/sim_1/impl/func/xsim/SimMain_func_impl.v,1579944973,verilog,,/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sim_1/new/SimMain.v,,XADCdemo;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;xadc_wiz_0,,,../../../../../Arty-A7-35-XADC.srcs/sources_1/ip/clk_wiz_0,,,,,
/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sim_1/new/SimMain.v,1579944896,verilog,,,,SimMain,,,../../../../../Arty-A7-35-XADC.srcs/sources_1/ip/clk_wiz_0,,,,,
