Command: /home/users7/rk366163/526L/Lab8/./simv -l Lab8.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP1_Full64; Runtime version U-2023.03-SP1_Full64;  Apr  5 11:11 2024
VCD+ Writer U-2023.03-SP1_Full64 Copyright (c) 1991-2023 by Synopsys Inc.
write
                   0 cs=0, ws=1; oe=0, addr=00000, uut.mem=00000000
                  10 cs=0, ws=1; oe=0, addr=00001, uut.mem=00000001
                  20 cs=0, ws=1; oe=0, addr=00010, uut.mem=00000010
                  30 cs=0, ws=1; oe=0, addr=00011, uut.mem=00000011
                  40 cs=0, ws=1; oe=0, addr=00100, uut.mem=00000100
                  50 cs=0, ws=1; oe=0, addr=00101, uut.mem=00000101
                  60 cs=0, ws=1; oe=0, addr=00110, uut.mem=00000110
                  70 cs=0, ws=1; oe=0, addr=00111, uut.mem=00000111
                  80 cs=0, ws=1; oe=0, addr=01000, uut.mem=00001000
                  90 cs=0, ws=1; oe=0, addr=01001, uut.mem=00001001
                 100 cs=0, ws=1; oe=0, addr=01010, uut.mem=00001010
                 110 cs=0, ws=1; oe=0, addr=01011, uut.mem=00001011
                 120 cs=0, ws=1; oe=0, addr=01100, uut.mem=00001100
                 130 cs=0, ws=1; oe=0, addr=01101, uut.mem=00001101
                 140 cs=0, ws=1; oe=0, addr=01110, uut.mem=00001110
                 150 cs=0, ws=1; oe=0, addr=01111, uut.mem=00001111
                 160 cs=0, ws=1; oe=0, addr=10000, uut.mem=00010000
                 170 cs=0, ws=1; oe=0, addr=10001, uut.mem=00010001
                 180 cs=0, ws=1; oe=0, addr=10010, uut.mem=00010010
                 190 cs=0, ws=1; oe=0, addr=10011, uut.mem=00010011
                 200 cs=0, ws=1; oe=0, addr=10100, uut.mem=00010100
                 210 cs=0, ws=1; oe=0, addr=10101, uut.mem=00010101
                 220 cs=0, ws=1; oe=0, addr=10110, uut.mem=00010110
                 230 cs=0, ws=1; oe=0, addr=10111, uut.mem=00010111
                 240 cs=0, ws=1; oe=0, addr=11000, uut.mem=00011000
                 250 cs=0, ws=1; oe=0, addr=11001, uut.mem=00011001
                 260 cs=0, ws=1; oe=0, addr=11010, uut.mem=00011010
                 270 cs=0, ws=1; oe=0, addr=11011, uut.mem=00011011
                 280 cs=0, ws=1; oe=0, addr=11100, uut.mem=00011100
                 290 cs=0, ws=1; oe=0, addr=11101, uut.mem=00011101
                 300 cs=0, ws=1; oe=0, addr=11110, uut.mem=00011110
                 310 cs=0, ws=1; oe=0, addr=11111, uut.mem=00011111
read
                 320 cs=0, ws=0; oe=1, addr=00000, uut.mem=00000000
                 330 cs=0, ws=0; oe=1, addr=00001, uut.mem=00000001
                 340 cs=0, ws=0; oe=1, addr=00010, uut.mem=00000010
                 350 cs=0, ws=0; oe=1, addr=00011, uut.mem=00000011
                 360 cs=0, ws=0; oe=1, addr=00100, uut.mem=00000100
                 370 cs=0, ws=0; oe=1, addr=00101, uut.mem=00000101
                 380 cs=0, ws=0; oe=1, addr=00110, uut.mem=00000110
                 390 cs=0, ws=0; oe=1, addr=00111, uut.mem=00000111
                 400 cs=0, ws=0; oe=1, addr=01000, uut.mem=00001000
                 410 cs=0, ws=0; oe=1, addr=01001, uut.mem=00001001
                 420 cs=0, ws=0; oe=1, addr=01010, uut.mem=00001010
                 430 cs=0, ws=0; oe=1, addr=01011, uut.mem=00001011
                 440 cs=0, ws=0; oe=1, addr=01100, uut.mem=00001100
                 450 cs=0, ws=0; oe=1, addr=01101, uut.mem=00001101
                 460 cs=0, ws=0; oe=1, addr=01110, uut.mem=00001110
                 470 cs=0, ws=0; oe=1, addr=01111, uut.mem=00001111
                 480 cs=0, ws=0; oe=1, addr=10000, uut.mem=00010000
                 490 cs=0, ws=0; oe=1, addr=10001, uut.mem=00010001
                 500 cs=0, ws=0; oe=1, addr=10010, uut.mem=00010010
                 510 cs=0, ws=0; oe=1, addr=10011, uut.mem=00010011
                 520 cs=0, ws=0; oe=1, addr=10100, uut.mem=00010100
                 530 cs=0, ws=0; oe=1, addr=10101, uut.mem=00010101
                 540 cs=0, ws=0; oe=1, addr=10110, uut.mem=00010110
                 550 cs=0, ws=0; oe=1, addr=10111, uut.mem=00010111
                 560 cs=0, ws=0; oe=1, addr=11000, uut.mem=00011000
                 570 cs=0, ws=0; oe=1, addr=11001, uut.mem=00011001
                 580 cs=0, ws=0; oe=1, addr=11010, uut.mem=00011010
                 590 cs=0, ws=0; oe=1, addr=11011, uut.mem=00011011
                 600 cs=0, ws=0; oe=1, addr=11100, uut.mem=00011100
                 610 cs=0, ws=0; oe=1, addr=11101, uut.mem=00011101
                 620 cs=0, ws=0; oe=1, addr=11110, uut.mem=00011110
                 630 cs=0, ws=0; oe=1, addr=11111, uut.mem=00011111
                 640 cs=0, ws=0; oe=1, addr=11111, uut.mem=xxxxxxxx
$finish called from file "ram_tb.v", line 32.
$finish at simulation time                  720
           V C S   S i m u l a t i o n   R e p o r t 
Time: 720 ns
CPU Time:      0.200 seconds;       Data structure size:   0.0Mb
Fri Apr  5 11:11:35 2024
