<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Clock\impl\gwsynthesis\Clock.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\Clock\src\Clock.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun 14 01:19:52 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>180</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>86</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc_500hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>400.000</td>
<td>2.500
<td>0.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/osc_source/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2000.000</td>
<td>0.500
<td>0.000</td>
<td>1000.000</td>
<td>osc_500hz_inst/osc_source/osc_inst/OSCOUT</td>
<td>osc_500hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>osc_500hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10000.000</td>
<td>0.100
<td>0.000</td>
<td>5000.000</td>
<td>osc_500hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT</td>
<td>osc_500hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_500hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50000.000</td>
<td>0.020
<td>0.000</td>
<td>25000.000</td>
<td>osc_500hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT</td>
<td>osc_500hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_500hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>250000.000</td>
<td>0.004
<td>0.000</td>
<td>125000.000</td>
<td>osc_500hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT</td>
<td>osc_500hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_500hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2000000.000</td>
<td>0.001
<td>0.000</td>
<td>1000000.000</td>
<td>osc_500hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT</td>
<td>osc_500hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>0.001(MHz)</td>
<td>47.904(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc_500hz_inst/osc_source/osc_inst/OSCOUT.default_clk!</h4>
<h4>No timing paths to get frequency of osc_500hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_500hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_500hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_500hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc_500hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1999979.250</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/minute_reg_3_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>20.458</td>
</tr>
<tr>
<td>2</td>
<td>1999979.250</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/minute_reg_4_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>20.428</td>
</tr>
<tr>
<td>3</td>
<td>1999979.250</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/second_reg_4_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>20.278</td>
</tr>
<tr>
<td>4</td>
<td>1999979.625</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/minute_reg_1_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.953</td>
</tr>
<tr>
<td>5</td>
<td>1999979.875</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/second_reg_3_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.743</td>
</tr>
<tr>
<td>6</td>
<td>1999979.875</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/minute_reg_0_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.706</td>
</tr>
<tr>
<td>7</td>
<td>1999980.125</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/second_reg_0_s1/CE</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.853</td>
</tr>
<tr>
<td>8</td>
<td>1999980.125</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/second_reg_2_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.463</td>
</tr>
<tr>
<td>9</td>
<td>1999980.375</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/minute_reg_5_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.317</td>
</tr>
<tr>
<td>10</td>
<td>1999980.375</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/second_reg_1_s1/CE</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.578</td>
</tr>
<tr>
<td>11</td>
<td>1999980.500</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/second_reg_1_s1/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.151</td>
</tr>
<tr>
<td>12</td>
<td>1999980.375</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/minute_reg_2_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.221</td>
</tr>
<tr>
<td>13</td>
<td>1999980.500</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/second_reg_0_s1/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>19.031</td>
</tr>
<tr>
<td>14</td>
<td>1999980.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/hour_reg_0_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>18.846</td>
</tr>
<tr>
<td>15</td>
<td>1999980.875</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/hour_reg_1_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>18.686</td>
</tr>
<tr>
<td>16</td>
<td>1999980.875</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/hour_reg_2_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>18.686</td>
</tr>
<tr>
<td>17</td>
<td>1999981.000</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/hour_reg_6_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>18.586</td>
</tr>
<tr>
<td>18</td>
<td>1999981.125</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/minute_reg_6_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>18.527</td>
</tr>
<tr>
<td>19</td>
<td>1999981.250</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/second_reg_5_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>18.346</td>
</tr>
<tr>
<td>20</td>
<td>1999981.250</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/hour_reg_3_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>18.330</td>
</tr>
<tr>
<td>21</td>
<td>1999981.250</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>clock_inst/hour_reg_4_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>18.330</td>
</tr>
<tr>
<td>22</td>
<td>1999995.000</td>
<td>control_mode_reg_1_s1/Q</td>
<td>control_mode_reg_2_s1/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>4.522</td>
</tr>
<tr>
<td>23</td>
<td>1999995.750</td>
<td>control_mode_reg_2_s1/Q</td>
<td>control_mode_reg_2_s1/CE</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>4.253</td>
</tr>
<tr>
<td>24</td>
<td>1999996.125</td>
<td>control_mode_reg_2_s1/Q</td>
<td>control_mode_reg_1_s1/CE</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.886</td>
</tr>
<tr>
<td>25</td>
<td>1999996.375</td>
<td>control_mode_reg_2_s1/Q</td>
<td>control_mode_reg_0_s3/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>3.323</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>debouncer_inst/timer_reg_1_s0/Q</td>
<td>debouncer_inst/timer_reg_1_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>debouncer_inst/state_reg_0_s0/Q</td>
<td>debouncer_inst/state_reg_0_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.711</td>
<td>clock_inst/hour_reg_0_s0/Q</td>
<td>clock_inst/hour_reg_0_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>4</td>
<td>0.712</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>5</td>
<td>0.712</td>
<td>clock_inst/second_reg_0_s1/Q</td>
<td>clock_inst/second_reg_0_s1/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>6</td>
<td>0.714</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>7</td>
<td>0.715</td>
<td>clock_inst/minute_reg_1_s0/Q</td>
<td>clock_inst/minute_reg_1_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>8</td>
<td>0.716</td>
<td>control_mode_reg_0_s3/Q</td>
<td>control_mode_reg_0_s3/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>9</td>
<td>0.899</td>
<td>control_mode_reg_2_s1/Q</td>
<td>control_mode_reg_2_s1/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.899</td>
</tr>
<tr>
<td>10</td>
<td>0.962</td>
<td>control_mode_reg_0_s3/Q</td>
<td>control_mode_reg_1_s1/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>11</td>
<td>1.060</td>
<td>debouncer_inst/timer_reg_0_s0/Q</td>
<td>debouncer_inst/timer_reg_0_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>12</td>
<td>1.061</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>debouncer_inst/state_reg_1_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>13</td>
<td>1.064</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>14</td>
<td>1.192</td>
<td>pulsenarrower_inst_mode/state_narrow_s0/Q</td>
<td>control_mode_reg_1_s1/CE</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>15</td>
<td>1.274</td>
<td>debouncer_inst/state_reg_1_s0/Q</td>
<td>pulsenarrower_inst_mode/state_narrow_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.274</td>
</tr>
<tr>
<td>16</td>
<td>1.455</td>
<td>pulsenarrower_inst_mode/state_narrow_s0/Q</td>
<td>control_mode_reg_2_s1/CE</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.470</td>
</tr>
<tr>
<td>17</td>
<td>1.677</td>
<td>clock_inst/second_reg_2_s0/Q</td>
<td>clock_inst/second_reg_2_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.677</td>
</tr>
<tr>
<td>18</td>
<td>1.688</td>
<td>clock_inst/second_reg_3_s0/Q</td>
<td>clock_inst/second_reg_3_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.688</td>
</tr>
<tr>
<td>19</td>
<td>1.875</td>
<td>clock_inst/second_reg_4_s0/Q</td>
<td>clock_inst/second_reg_4_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.875</td>
</tr>
<tr>
<td>20</td>
<td>1.939</td>
<td>clock_inst/minute_reg_6_s0/Q</td>
<td>clock_inst/minute_reg_6_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.939</td>
</tr>
<tr>
<td>21</td>
<td>2.027</td>
<td>clock_inst/second_reg_1_s1/Q</td>
<td>clock_inst/second_reg_1_s1/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.027</td>
</tr>
<tr>
<td>22</td>
<td>2.028</td>
<td>clock_inst/second_reg_5_s0/Q</td>
<td>clock_inst/second_reg_5_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.028</td>
</tr>
<tr>
<td>23</td>
<td>2.068</td>
<td>clock_inst/hour_reg_3_s0/Q</td>
<td>clock_inst/hour_reg_6_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.068</td>
</tr>
<tr>
<td>24</td>
<td>2.085</td>
<td>clock_inst/hour_reg_6_s0/Q</td>
<td>clock_inst/hour_reg_3_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.085</td>
</tr>
<tr>
<td>25</td>
<td>2.120</td>
<td>clock_inst/minute_reg_3_s0/Q</td>
<td>clock_inst/minute_reg_3_s0/D</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.120</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>control_mode_reg_1_s1</td>
</tr>
<tr>
<td>2</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>control_mode_reg_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>pulsenarrower_inst_mode/state_narrow_s0</td>
</tr>
<tr>
<td>5</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clock_inst/minute_reg_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999979.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.256</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s6/I3</td>
</tr>
<tr>
<td>18.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s6/F</td>
</tr>
<tr>
<td>20.188</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>clock_inst/PROC.minute_next_var_3_s2/I3</td>
</tr>
<tr>
<td>21.249</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_3_s2/F</td>
</tr>
<tr>
<td>21.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>clock_inst/minute_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>clock_inst/minute_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.714, 32.818%; route: 13.286, 64.942%; tC2Q: 0.458, 2.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999979.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.256</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s6/I3</td>
</tr>
<tr>
<td>18.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s6/F</td>
</tr>
<tr>
<td>20.192</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>clock_inst/PROC.minute_next_var_4_s2/I3</td>
</tr>
<tr>
<td>21.218</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_4_s2/F</td>
</tr>
<tr>
<td>21.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>clock_inst/minute_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>clock_inst/minute_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.679, 32.696%; route: 13.291, 65.061%; tC2Q: 0.458, 2.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999979.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.090</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>clock_inst/second_reg_1_s7/I1</td>
</tr>
<tr>
<td>18.716</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_1_s7/F</td>
</tr>
<tr>
<td>20.042</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>clock_inst/PROC.second_next_var_4_s2/I3</td>
</tr>
<tr>
<td>21.068</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_4_s2/F</td>
</tr>
<tr>
<td>21.068</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>clock_inst/second_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>clock_inst/second_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.679, 32.937%; route: 13.141, 64.802%; tC2Q: 0.458, 2.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999979.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.256</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s6/I3</td>
</tr>
<tr>
<td>18.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s6/F</td>
</tr>
<tr>
<td>19.717</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clock_inst/PROC.minute_next_var_1_s2/I3</td>
</tr>
<tr>
<td>20.743</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s2/F</td>
</tr>
<tr>
<td>20.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clock_inst/minute_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clock_inst/minute_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.679, 33.474%; route: 12.816, 64.229%; tC2Q: 0.458, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999979.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.090</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>clock_inst/second_reg_1_s7/I1</td>
</tr>
<tr>
<td>18.715</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_1_s7/F</td>
</tr>
<tr>
<td>19.507</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>clock_inst/PROC.second_next_var_3_s2/I3</td>
</tr>
<tr>
<td>20.533</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_3_s2/F</td>
</tr>
<tr>
<td>20.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>clock_inst/second_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>clock_inst/second_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.678, 33.825%; route: 12.606, 63.853%; tC2Q: 0.458, 2.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999979.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.256</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s6/I3</td>
</tr>
<tr>
<td>18.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s6/F</td>
</tr>
<tr>
<td>19.871</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>clock_inst/PROC.minute_next_var_0_s2/I3</td>
</tr>
<tr>
<td>20.496</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s2/F</td>
</tr>
<tr>
<td>20.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>clock_inst/minute_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>clock_inst/minute_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.278, 31.859%; route: 12.969, 65.815%; tC2Q: 0.458, 2.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.093</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>17.886</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>clock_inst/second_reg_0_s7/I3</td>
</tr>
<tr>
<td>18.912</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s7/F</td>
</tr>
<tr>
<td>18.913</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td>clock_inst/second_reg_0_s3/I3</td>
</tr>
<tr>
<td>19.939</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C18[3][A]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s3/F</td>
</tr>
<tr>
<td>20.643</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>clock_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>clock_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.078, 35.652%; route: 12.317, 62.039%; tC2Q: 0.458, 2.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.090</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>clock_inst/second_reg_1_s7/I1</td>
</tr>
<tr>
<td>18.716</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_1_s7/F</td>
</tr>
<tr>
<td>19.227</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>clock_inst/PROC.second_next_var_2_s2/I3</td>
</tr>
<tr>
<td>20.253</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_2_s2/F</td>
</tr>
<tr>
<td>20.253</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>clock_inst/second_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>clock_inst/second_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.679, 34.317%; route: 12.325, 63.328%; tC2Q: 0.458, 2.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.256</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s6/I3</td>
</tr>
<tr>
<td>18.881</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s6/F</td>
</tr>
<tr>
<td>19.306</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>clock_inst/PROC.minute_next_var_5_s2/I2</td>
</tr>
<tr>
<td>20.108</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_5_s2/F</td>
</tr>
<tr>
<td>20.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>clock_inst/minute_reg_5_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[0][B]</td>
<td>clock_inst/minute_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.454, 33.410%; route: 12.405, 64.217%; tC2Q: 0.458, 2.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.531</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>clock_inst/PROC.minute_next_var_4_s6/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_4_s6/F</td>
</tr>
<tr>
<td>13.578</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>clock_inst/second_reg_0_s14/I3</td>
</tr>
<tr>
<td>14.380</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s14/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>clock_inst/second_reg_0_s8/I3</td>
</tr>
<tr>
<td>15.349</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>15.772</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>clock_inst/second_reg_0_s4/I1</td>
</tr>
<tr>
<td>16.871</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s4/F</td>
</tr>
<tr>
<td>18.862</td>
<td>1.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>clock_inst/second_reg_1_s8/I0</td>
</tr>
<tr>
<td>19.664</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_1_s8/F</td>
</tr>
<tr>
<td>20.368</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>clock_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>clock_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.906, 35.275%; route: 12.213, 62.384%; tC2Q: 0.458, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.090</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>clock_inst/second_reg_1_s7/I1</td>
</tr>
<tr>
<td>18.715</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_1_s7/F</td>
</tr>
<tr>
<td>19.140</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>clock_inst/PROC.second_next_var_1_s6/I3</td>
</tr>
<tr>
<td>19.942</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_1_s6/F</td>
</tr>
<tr>
<td>19.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>clock_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>clock_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.454, 33.700%; route: 12.239, 63.906%; tC2Q: 0.458, 2.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.256</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s6/I3</td>
</tr>
<tr>
<td>18.882</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s6/F</td>
</tr>
<tr>
<td>19.387</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>clock_inst/PROC.minute_next_var_2_s2/I2</td>
</tr>
<tr>
<td>20.012</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_2_s2/F</td>
</tr>
<tr>
<td>20.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>clock_inst/minute_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>clock_inst/minute_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.278, 32.662%; route: 12.485, 64.954%; tC2Q: 0.458, 2.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.090</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>clock_inst/second_reg_1_s7/I1</td>
</tr>
<tr>
<td>18.715</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C17[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_1_s7/F</td>
</tr>
<tr>
<td>18.723</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>clock_inst/PROC.second_next_var_0_s4/I3</td>
</tr>
<tr>
<td>19.822</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_0_s4/F</td>
</tr>
<tr>
<td>19.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>clock_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>clock_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.751, 35.473%; route: 11.822, 62.118%; tC2Q: 0.458, 2.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/hour_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.575</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>clock_inst/PROC.hour_next_var_0_s6/I3</td>
</tr>
<tr>
<td>19.636</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_0_s6/F</td>
</tr>
<tr>
<td>19.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>clock_inst/hour_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>clock_inst/hour_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.088, 32.304%; route: 12.300, 65.264%; tC2Q: 0.458, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/hour_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.415</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>clock_inst/PROC.hour_next_var_1_s2/I2</td>
</tr>
<tr>
<td>19.476</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_1_s2/F</td>
</tr>
<tr>
<td>19.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>clock_inst/hour_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>clock_inst/hour_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.088, 32.580%; route: 12.140, 64.967%; tC2Q: 0.458, 2.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999980.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/hour_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.415</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>clock_inst/PROC.hour_next_var_2_s2/I3</td>
</tr>
<tr>
<td>19.476</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_2_s2/F</td>
</tr>
<tr>
<td>19.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>clock_inst/hour_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>clock_inst/hour_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.088, 32.580%; route: 12.140, 64.967%; tC2Q: 0.458, 2.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999981.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/hour_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.531</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>clock_inst/PROC.minute_next_var_4_s6/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_4_s6/F</td>
</tr>
<tr>
<td>13.578</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>clock_inst/second_reg_0_s14/I3</td>
</tr>
<tr>
<td>14.380</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s14/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>clock_inst/PROC.minute_next_var_0_s12/I3</td>
</tr>
<tr>
<td>15.350</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s12/F</td>
</tr>
<tr>
<td>16.181</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td>clock_inst/PROC.hour_next_var_3_s4/I1</td>
</tr>
<tr>
<td>17.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C24[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_3_s4/F</td>
</tr>
<tr>
<td>18.574</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s2/I3</td>
</tr>
<tr>
<td>19.376</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s2/F</td>
</tr>
<tr>
<td>19.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>clock_inst/hour_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>clock_inst/hour_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.907, 37.163%; route: 11.220, 60.371%; tC2Q: 0.458, 2.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999981.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.377</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>clock_inst/PROC.minute_next_var_1_s3/I0</td>
</tr>
<tr>
<td>13.003</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s3/F</td>
</tr>
<tr>
<td>14.343</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s5/I3</td>
</tr>
<tr>
<td>15.165</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C24[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s5/F</td>
</tr>
<tr>
<td>16.468</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s3/I3</td>
</tr>
<tr>
<td>17.094</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s3/F</td>
</tr>
<tr>
<td>18.256</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s2/I2</td>
</tr>
<tr>
<td>19.317</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s2/F</td>
</tr>
<tr>
<td>19.317</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>clock_inst/minute_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>clock_inst/minute_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.088, 32.861%; route: 11.980, 64.665%; tC2Q: 0.458, 2.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999981.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.531</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>clock_inst/PROC.minute_next_var_4_s6/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_4_s6/F</td>
</tr>
<tr>
<td>13.578</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>clock_inst/second_reg_0_s14/I3</td>
</tr>
<tr>
<td>14.380</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s14/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>clock_inst/second_reg_0_s8/I3</td>
</tr>
<tr>
<td>15.349</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>15.772</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td>clock_inst/second_reg_0_s4/I1</td>
</tr>
<tr>
<td>16.871</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s4/F</td>
</tr>
<tr>
<td>18.511</td>
<td>1.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>clock_inst/PROC.second_next_var_5_s7/I0</td>
</tr>
<tr>
<td>19.136</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_5_s7/F</td>
</tr>
<tr>
<td>19.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>clock_inst/second_reg_5_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>clock_inst/second_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.729, 36.679%; route: 11.158, 60.823%; tC2Q: 0.458, 2.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999981.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/hour_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.531</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>clock_inst/PROC.minute_next_var_4_s6/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_4_s6/F</td>
</tr>
<tr>
<td>13.578</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>clock_inst/second_reg_0_s14/I3</td>
</tr>
<tr>
<td>14.380</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s14/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>clock_inst/PROC.minute_next_var_0_s12/I3</td>
</tr>
<tr>
<td>15.350</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s12/F</td>
</tr>
<tr>
<td>16.181</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td>clock_inst/PROC.hour_next_var_3_s4/I1</td>
</tr>
<tr>
<td>17.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C24[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_3_s4/F</td>
</tr>
<tr>
<td>18.094</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>clock_inst/PROC.hour_next_var_3_s2/I1</td>
</tr>
<tr>
<td>19.120</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_3_s2/F</td>
</tr>
<tr>
<td>19.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>clock_inst/hour_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>clock_inst/hour_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.131, 38.904%; route: 10.740, 58.595%; tC2Q: 0.458, 2.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999981.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/hour_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.351</td>
<td>3.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s15/I1</td>
</tr>
<tr>
<td>5.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s15/F</td>
</tr>
<tr>
<td>7.257</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>clock_inst/second_reg_0_s16/I1</td>
</tr>
<tr>
<td>8.289</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s16/F</td>
</tr>
<tr>
<td>9.748</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>clock_inst/second_reg_0_s9/I2</td>
</tr>
<tr>
<td>10.570</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C20[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s9/F</td>
</tr>
<tr>
<td>12.531</td>
<td>1.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>clock_inst/PROC.minute_next_var_4_s6/I1</td>
</tr>
<tr>
<td>13.156</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_4_s6/F</td>
</tr>
<tr>
<td>13.578</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>clock_inst/second_reg_0_s14/I3</td>
</tr>
<tr>
<td>14.380</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/second_reg_0_s14/F</td>
</tr>
<tr>
<td>14.724</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>clock_inst/PROC.minute_next_var_0_s12/I3</td>
</tr>
<tr>
<td>15.350</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s12/F</td>
</tr>
<tr>
<td>16.181</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td>clock_inst/PROC.hour_next_var_3_s4/I1</td>
</tr>
<tr>
<td>17.280</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C24[3][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_3_s4/F</td>
</tr>
<tr>
<td>18.094</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>clock_inst/PROC.hour_next_var_4_s2/I2</td>
</tr>
<tr>
<td>19.120</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_4_s2/F</td>
</tr>
<tr>
<td>19.120</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>clock_inst/hour_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>clock_inst/hour_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.131, 38.904%; route: 10.740, 58.595%; tC2Q: 0.458, 2.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999995.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>control_mode_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>control_mode_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>control_mode_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">control_mode_reg_1_s1/Q</td>
</tr>
<tr>
<td>2.272</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>n182_s2/I1</td>
</tr>
<tr>
<td>3.371</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">n182_s2/F</td>
</tr>
<tr>
<td>4.688</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>n182_s1/I2</td>
</tr>
<tr>
<td>5.313</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">n182_s1/F</td>
</tr>
<tr>
<td>5.313</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">control_mode_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.724, 38.121%; route: 2.340, 51.745%; tC2Q: 0.458, 10.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999995.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>control_mode_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>control_mode_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">control_mode_reg_2_s1/Q</td>
</tr>
<tr>
<td>2.085</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>control_mode_reg_1_s5/I0</td>
</tr>
<tr>
<td>2.887</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">control_mode_reg_1_s5/F</td>
</tr>
<tr>
<td>3.312</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>control_mode_reg_1_s6/I2</td>
</tr>
<tr>
<td>4.338</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">control_mode_reg_1_s6/F</td>
</tr>
<tr>
<td>5.043</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">control_mode_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.828, 42.980%; route: 1.967, 46.243%; tC2Q: 0.458, 10.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>control_mode_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>control_mode_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">control_mode_reg_2_s1/Q</td>
</tr>
<tr>
<td>2.085</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>control_mode_reg_1_s5/I0</td>
</tr>
<tr>
<td>2.887</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">control_mode_reg_1_s5/F</td>
</tr>
<tr>
<td>3.312</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>control_mode_reg_1_s6/I2</td>
</tr>
<tr>
<td>4.338</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">control_mode_reg_1_s6/F</td>
</tr>
<tr>
<td>4.676</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">control_mode_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>control_mode_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>control_mode_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.828, 47.046%; route: 1.599, 41.158%; tC2Q: 0.458, 11.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999996.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>control_mode_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>control_mode_reg_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">control_mode_reg_2_s1/Q</td>
</tr>
<tr>
<td>2.085</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>control_mode_reg_1_s5/I0</td>
</tr>
<tr>
<td>2.887</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">control_mode_reg_1_s5/F</td>
</tr>
<tr>
<td>3.312</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>n184_s4/I3</td>
</tr>
<tr>
<td>4.114</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">n184_s4/F</td>
</tr>
<tr>
<td>4.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">control_mode_reg_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>control_mode_reg_0_s3/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>control_mode_reg_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 48.265%; route: 1.261, 37.944%; tC2Q: 0.458, 13.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>debouncer_inst/timer_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>debouncer_inst/timer_next_1_s1/I1</td>
</tr>
<tr>
<td>1.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">debouncer_inst/timer_next_1_s1/F</td>
</tr>
<tr>
<td>1.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>debouncer_inst/timer_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>debouncer_inst/timer_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>debouncer_inst/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>debouncer_inst/state_next_0_s4/I0</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">debouncer_inst/state_next_0_s4/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>debouncer_inst/state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>debouncer_inst/state_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/hour_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/hour_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>clock_inst/hour_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>clock_inst/PROC.hour_next_var_0_s6/I2</td>
</tr>
<tr>
<td>1.443</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_0_s6/F</td>
</tr>
<tr>
<td>1.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>clock_inst/hour_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>clock_inst/hour_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>controlsevensegmentled_inst/n25_s0/I2</td>
</tr>
<tr>
<td>1.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n25_s0/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>clock_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>clock_inst/PROC.second_next_var_0_s4/I1</td>
</tr>
<tr>
<td>1.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_0_s4/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>clock_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>clock_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>controlsevensegmentled_inst/n26_s0/I1</td>
</tr>
<tr>
<td>1.445</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n26_s0/F</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/minute_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clock_inst/minute_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.074</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clock_inst/PROC.minute_next_var_1_s2/I2</td>
</tr>
<tr>
<td>1.446</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_1_s2/F</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clock_inst/minute_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>clock_inst/minute_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>control_mode_reg_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>control_mode_reg_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>control_mode_reg_0_s3/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">control_mode_reg_0_s3/Q</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>n184_s4/I0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">n184_s4/F</td>
</tr>
<tr>
<td>1.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">control_mode_reg_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>control_mode_reg_0_s3/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>control_mode_reg_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.958%; route: 0.011, 1.484%; tC2Q: 0.333, 46.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>control_mode_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>control_mode_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">control_mode_reg_2_s1/Q</td>
</tr>
<tr>
<td>1.074</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>n182_s1/I1</td>
</tr>
<tr>
<td>1.630</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" background: #97FFFF;">n182_s1/F</td>
</tr>
<tr>
<td>1.630</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">control_mode_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 61.862%; route: 0.009, 1.051%; tC2Q: 0.333, 37.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>control_mode_reg_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>control_mode_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>control_mode_reg_0_s3/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">control_mode_reg_0_s3/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>n183_s1/I1</td>
</tr>
<tr>
<td>1.694</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">n183_s1/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">control_mode_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>control_mode_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>control_mode_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.653%; route: 0.257, 26.712%; tC2Q: 0.333, 34.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>debouncer_inst/timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>debouncer_inst/timer_next_0_s2/I0</td>
</tr>
<tr>
<td>1.791</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" background: #97FFFF;">debouncer_inst/timer_next_0_s2/F</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">debouncer_inst/timer_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>debouncer_inst/timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C14[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>debouncer_inst/state_next_1_s6/I1</td>
</tr>
<tr>
<td>1.792</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" background: #97FFFF;">debouncer_inst/state_next_1_s6/F</td>
</tr>
<tr>
<td>1.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C29[0][B]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>controlsevensegmentled_inst/n27_s2/I0</td>
</tr>
<tr>
<td>1.796</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n27_s2/F</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.018%; route: 0.007, 0.665%; tC2Q: 0.333, 31.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_mode/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>control_mode_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>pulsenarrower_inst_mode/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_mode/state_narrow_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>control_mode_reg_1_s6/I0</td>
</tr>
<tr>
<td>1.700</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">control_mode_reg_1_s6/F</td>
</tr>
<tr>
<td>1.938</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td style=" font-weight:bold;">control_mode_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>control_mode_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>control_mode_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.905%; route: 0.488, 40.472%; tC2Q: 0.333, 27.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>debouncer_inst/state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pulsenarrower_inst_mode/state_narrow_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][B]</td>
<td>debouncer_inst/state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C14[1][B]</td>
<td style=" font-weight:bold;">debouncer_inst/state_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.005</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_mode/state_narrow_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>pulsenarrower_inst_mode/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>pulsenarrower_inst_mode/state_narrow_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.941, 73.837%; tC2Q: 0.333, 26.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_mode/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>control_mode_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>pulsenarrower_inst_mode/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_mode/state_narrow_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][A]</td>
<td>control_mode_reg_1_s6/I0</td>
</tr>
<tr>
<td>1.700</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C21[2][A]</td>
<td style=" background: #97FFFF;">control_mode_reg_1_s6/F</td>
</tr>
<tr>
<td>2.202</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">control_mode_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>control_mode_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 26.182%; route: 0.752, 51.149%; tC2Q: 0.333, 22.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/second_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>clock_inst/second_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R16C17[2][B]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>clock_inst/PROC.second_next_var_2_s3/I0</td>
</tr>
<tr>
<td>2.035</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_2_s3/F</td>
</tr>
<tr>
<td>2.036</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>clock_inst/PROC.second_next_var_2_s2/I2</td>
</tr>
<tr>
<td>2.408</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_2_s2/F</td>
</tr>
<tr>
<td>2.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>clock_inst/second_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>clock_inst/second_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 65.471%; route: 0.246, 14.654%; tC2Q: 0.333, 19.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/second_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>clock_inst/second_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.305</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>clock_inst/PROC.second_next_var_3_s3/I3</td>
</tr>
<tr>
<td>1.861</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_3_s3/F</td>
</tr>
<tr>
<td>1.864</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>clock_inst/PROC.second_next_var_3_s2/I0</td>
</tr>
<tr>
<td>2.420</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_3_s2/F</td>
</tr>
<tr>
<td>2.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>clock_inst/second_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>clock_inst/second_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 65.860%; route: 0.243, 14.398%; tC2Q: 0.333, 19.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/second_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>clock_inst/second_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_4_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>clock_inst/PROC.second_next_var_4_s3/I3</td>
</tr>
<tr>
<td>2.047</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C19[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_4_s3/F</td>
</tr>
<tr>
<td>2.050</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>clock_inst/PROC.second_next_var_4_s2/I0</td>
</tr>
<tr>
<td>2.606</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_4_s2/F</td>
</tr>
<tr>
<td>2.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>clock_inst/second_reg_4_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>clock_inst/second_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.280, 68.264%; route: 0.262, 13.959%; tC2Q: 0.333, 17.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/minute_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>clock_inst/minute_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_6_s0/Q</td>
</tr>
<tr>
<td>1.296</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][A]</td>
<td>clock_inst/PROC.minute_next_var_0_s3/I3</td>
</tr>
<tr>
<td>2.027</td>
<td>0.731</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C25[3][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_0_s3/F</td>
</tr>
<tr>
<td>2.298</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>clock_inst/PROC.minute_next_var_6_s2/I0</td>
</tr>
<tr>
<td>2.670</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s2/F</td>
</tr>
<tr>
<td>2.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>clock_inst/minute_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>clock_inst/minute_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 56.897%; route: 0.502, 25.908%; tC2Q: 0.333, 17.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>clock_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>clock_inst/PROC.second_next_var_1_s7/I0</td>
</tr>
<tr>
<td>2.033</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_1_s7/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>clock_inst/PROC.second_next_var_1_s6/I1</td>
</tr>
<tr>
<td>2.758</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_1_s6/F</td>
</tr>
<tr>
<td>2.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>clock_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>clock_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 71.432%; route: 0.246, 12.124%; tC2Q: 0.333, 16.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/second_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/second_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>clock_inst/second_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_5_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>clock_inst/PROC.second_next_var_5_s8/I1</td>
</tr>
<tr>
<td>2.032</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_5_s8/F</td>
</tr>
<tr>
<td>2.034</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>clock_inst/PROC.second_next_var_5_s7/I1</td>
</tr>
<tr>
<td>2.760</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.second_next_var_5_s7/F</td>
</tr>
<tr>
<td>2.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">clock_inst/second_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>clock_inst/second_reg_5_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>clock_inst/second_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.450, 71.485%; route: 0.245, 12.082%; tC2Q: 0.333, 16.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/hour_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/hour_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>clock_inst/hour_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>clock_inst/PROC.minute_next_var_6_s4/I3</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_6_s4/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s3/I1</td>
</tr>
<tr>
<td>2.426</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s3/F</td>
</tr>
<tr>
<td>2.428</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>clock_inst/PROC.hour_next_var_6_s2/I0</td>
</tr>
<tr>
<td>2.800</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_6_s2/F</td>
</tr>
<tr>
<td>2.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>clock_inst/hour_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>clock_inst/hour_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.468, 70.972%; route: 0.267, 12.912%; tC2Q: 0.333, 16.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/hour_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/hour_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>clock_inst/hour_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_6_s0/Q</td>
</tr>
<tr>
<td>1.303</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>clock_inst/PROC.hour_next_var_3_s10/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_3_s10/F</td>
</tr>
<tr>
<td>2.260</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>clock_inst/PROC.hour_next_var_3_s2/I3</td>
</tr>
<tr>
<td>2.816</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.hour_next_var_3_s2/F</td>
</tr>
<tr>
<td>2.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">clock_inst/hour_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>clock_inst/hour_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>clock_inst/hour_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 45.132%; route: 0.811, 38.881%; tC2Q: 0.333, 15.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>clock_inst/minute_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clock_inst/minute_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>clock_inst/minute_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_3_s0/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td>clock_inst/PROC.minute_next_var_3_s4/I3</td>
</tr>
<tr>
<td>2.041</td>
<td>0.732</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_3_s4/F</td>
</tr>
<tr>
<td>2.295</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>clock_inst/PROC.minute_next_var_3_s2/I2</td>
</tr>
<tr>
<td>2.851</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">clock_inst/PROC.minute_next_var_3_s2/F</td>
</tr>
<tr>
<td>2.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">clock_inst/minute_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>clock_inst/minute_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>clock_inst/minute_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.288, 60.760%; route: 0.498, 23.515%; tC2Q: 0.333, 15.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>control_mode_reg_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>control_mode_reg_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>control_mode_reg_1_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>control_mode_reg_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>control_mode_reg_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debouncer_inst/timer_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>debouncer_inst/timer_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>debouncer_inst/timer_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pulsenarrower_inst_mode/state_narrow_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>pulsenarrower_inst_mode/state_narrow_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>pulsenarrower_inst_mode/state_narrow_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>clock_inst/minute_reg_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>clock_inst/minute_reg_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>clock_inst/minute_reg_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_500hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>32</td>
<td>clk</td>
<td>1999979.125</td>
<td>0.257</td>
</tr>
<tr>
<td>26</td>
<td>control_mode_reg[1]</td>
<td>1999983.500</td>
<td>1.676</td>
</tr>
<tr>
<td>20</td>
<td>control_mode_reg[0]</td>
<td>1999983.625</td>
<td>1.495</td>
</tr>
<tr>
<td>20</td>
<td>control_mode_reg[2]</td>
<td>1999983.500</td>
<td>1.834</td>
</tr>
<tr>
<td>20</td>
<td>sseg_counter_reg[1]</td>
<td>1999997.625</td>
<td>1.488</td>
</tr>
<tr>
<td>19</td>
<td>PROC.minute_next_var_0_19</td>
<td>1999979.125</td>
<td>1.826</td>
</tr>
<tr>
<td>17</td>
<td>second[1]</td>
<td>1999983.250</td>
<td>1.970</td>
</tr>
<tr>
<td>17</td>
<td>PROC.minute_next_var_0_20</td>
<td>1999981.500</td>
<td>1.993</td>
</tr>
<tr>
<td>17</td>
<td>sseg_counter_reg[0]</td>
<td>1999997.625</td>
<td>1.487</td>
</tr>
<tr>
<td>17</td>
<td>sseg_counter_reg[2]</td>
<td>1999998.500</td>
<td>1.501</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C21</td>
<td>69.44%</td>
</tr>
<tr>
<td>R16C21</td>
<td>66.67%</td>
</tr>
<tr>
<td>R15C23</td>
<td>62.50%</td>
</tr>
<tr>
<td>R16C20</td>
<td>56.94%</td>
</tr>
<tr>
<td>R16C25</td>
<td>55.56%</td>
</tr>
<tr>
<td>R16C19</td>
<td>55.56%</td>
</tr>
<tr>
<td>R14C29</td>
<td>54.17%</td>
</tr>
<tr>
<td>R15C24</td>
<td>54.17%</td>
</tr>
<tr>
<td>R16C26</td>
<td>51.39%</td>
</tr>
<tr>
<td>R16C14</td>
<td>50.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
