// Seed: 405147934
module module_0 ();
  wire id_1;
  assign module_3.id_0 = 0;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_2 (
    output tri1 id_0,
    input  tri1 id_1
);
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_6 = 32'd60
) (
    input  wand  id_0,
    output logic id_1
);
  assign id_1 = -1;
  reg id_3;
  always id_3 = new[id_3];
  wand [1 'b0 : 1] id_4 = 1;
  logic [-1 : -1] id_5;
  wire _id_6;
  ;
  always #1 begin : LABEL_0
    id_3 = id_6;
    if (1) begin : LABEL_1
      id_1 <= 1;
    end else begin : LABEL_2
      id_5[!id_6] <= id_5;
    end
    id_3 <= 1;
  end
  module_0 modCall_1 ();
endmodule
