{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620481015681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620481015681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 21:36:55 2021 " "Processing started: Sat May 08 21:36:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620481015681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620481015681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620481015681 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620481016051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620481016095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620481016095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_stopwatch " "Found entity 1: main_stopwatch" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620481016098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620481016098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620481016100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620481016100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620481016102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620481016102 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1620481016103 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620481016103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620481016131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_stopwatch main_stopwatch:inst " "Elaborating entity \"main_stopwatch\" for hierarchy \"main_stopwatch:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 312 552 768 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620481016133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minute_display_high stopwatch.v(11) " "Verilog HDL or VHDL warning at stopwatch.v(11): object \"minute_display_high\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620481016134 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "minute_display_low stopwatch.v(12) " "Verilog HDL or VHDL warning at stopwatch.v(12): object \"minute_display_low\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620481016134 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "second_display_high stopwatch.v(13) " "Verilog HDL or VHDL warning at stopwatch.v(13): object \"second_display_high\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620481016134 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "second_display_low stopwatch.v(14) " "Verilog HDL or VHDL warning at stopwatch.v(14): object \"second_display_low\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620481016134 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msecond_display_high stopwatch.v(15) " "Verilog HDL or VHDL warning at stopwatch.v(15): object \"msecond_display_high\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620481016134 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msecond_display_low stopwatch.v(16) " "Verilog HDL or VHDL warning at stopwatch.v(16): object \"msecond_display_low\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620481016135 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 stopwatch.v(8) " "Output port \"hex0\" at stopwatch.v(8) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016138 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 stopwatch.v(8) " "Output port \"hex1\" at stopwatch.v(8) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016138 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 stopwatch.v(8) " "Output port \"hex2\" at stopwatch.v(8) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016138 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 stopwatch.v(8) " "Output port \"hex3\" at stopwatch.v(8) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016138 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 stopwatch.v(8) " "Output port \"hex4\" at stopwatch.v(8) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016138 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 stopwatch.v(8) " "Output port \"hex5\" at stopwatch.v(8) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016138 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0 stopwatch.v(9) " "Output port \"led0\" at stopwatch.v(9) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016139 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1 stopwatch.v(9) " "Output port \"led1\" at stopwatch.v(9) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016139 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2 stopwatch.v(9) " "Output port \"led2\" at stopwatch.v(9) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016139 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 stopwatch.v(9) " "Output port \"led3\" at stopwatch.v(9) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481016139 "|stopwatch|main_stopwatch:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce main_stopwatch:inst\|debounce:debounce_counter " "Elaborating entity \"debounce\" for hierarchy \"main_stopwatch:inst\|debounce:debounce_counter\"" {  } { { "stopwatch.v" "debounce_counter" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620481016147 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_stopwatch:inst\|CLOCK_40HZ " "Net \"main_stopwatch:inst\|CLOCK_40HZ\" is missing source, defaulting to GND" {  } { { "stopwatch.v" "CLOCK_40HZ" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1620481016158 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1620481016158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "l0 GND " "Pin \"l0\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 432 992 1168 448 "l0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|l0"} { "Warning" "WMLS_MLS_STUCK_PIN" "l1 GND " "Pin \"l1\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 448 992 1168 464 "l1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|l1"} { "Warning" "WMLS_MLS_STUCK_PIN" "l2 GND " "Pin \"l2\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 464 992 1168 480 "l2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|l2"} { "Warning" "WMLS_MLS_STUCK_PIN" "l3 GND " "Pin \"l3\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 480 992 1168 496 "l3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|l3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] GND " "Pin \"hex0\[6\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 336 992 1168 352 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 336 992 1168 352 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 336 992 1168 352 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 336 992 1168 352 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 336 992 1168 352 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 336 992 1168 352 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 336 992 1168 352 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] GND " "Pin \"hex1\[6\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 352 992 1168 368 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 352 992 1168 368 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 352 992 1168 368 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] GND " "Pin \"hex1\[3\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 352 992 1168 368 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 352 992 1168 368 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 352 992 1168 368 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] GND " "Pin \"hex1\[0\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 352 992 1168 368 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] GND " "Pin \"hex2\[6\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 368 992 1168 384 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 368 992 1168 384 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 368 992 1168 384 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 368 992 1168 384 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 368 992 1168 384 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 368 992 1168 384 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 368 992 1168 384 "hex2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 384 992 1168 400 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 384 992 1168 400 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 384 992 1168 400 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 384 992 1168 400 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 384 992 1168 400 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 384 992 1168 400 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 384 992 1168 400 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 400 992 1168 416 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 400 992 1168 416 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 400 992 1168 416 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 400 992 1168 416 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 400 992 1168 416 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 400 992 1168 416 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] GND " "Pin \"hex4\[0\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 400 992 1168 416 "hex4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] GND " "Pin \"hex5\[6\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 416 992 1168 432 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 416 992 1168 432 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] GND " "Pin \"hex5\[4\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 416 992 1168 432 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] GND " "Pin \"hex5\[3\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 416 992 1168 432 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] GND " "Pin \"hex5\[2\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 416 992 1168 432 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 416 992 1168 432 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] GND " "Pin \"hex5\[0\]\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 416 992 1168 432 "hex5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481016514 "|stopwatch|hex5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1620481016514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620481016632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620481016632 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 336 224 392 352 "CLOCK_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620481016664 "|stopwatch|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_reset " "No output dependent on input pin \"key_reset\"" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 352 224 392 368 "key_reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620481016664 "|stopwatch|key_reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_start_pause " "No output dependent on input pin \"key_start_pause\"" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 368 216 392 384 "key_start_pause" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620481016664 "|stopwatch|key_start_pause"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_display_stop " "No output dependent on input pin \"key_display_stop\"" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 384 208 392 400 "key_display_stop" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620481016664 "|stopwatch|key_display_stop"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1620481016664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620481016664 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620481016664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620481016664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620481016681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 21:36:56 2021 " "Processing ended: Sat May 08 21:36:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620481016681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620481016681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620481016681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620481016681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620481018169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620481018169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 21:36:57 2021 " "Processing started: Sat May 08 21:36:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620481018169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620481018169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620481018170 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620481018249 ""}
{ "Info" "0" "" "Project  = stopwatch" {  } {  } 0 0 "Project  = stopwatch" 0 0 "Fitter" 0 0 1620481018250 ""}
{ "Info" "0" "" "Revision = stopwatch" {  } {  } 0 0 "Revision = stopwatch" 0 0 "Fitter" 0 0 1620481018250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1620481018362 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620481018367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620481018411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620481018411 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620481018568 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620481018592 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620481019166 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 50 " "No exact pin location assignment(s) for 4 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l0 " "Pin l0 not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { l0 } } } { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 432 992 1168 448 "l0" "" } } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620481019682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l1 " "Pin l1 not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { l1 } } } { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 448 992 1168 464 "l1" "" } } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620481019682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l2 " "Pin l2 not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { l2 } } } { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 464 992 1168 480 "l2" "" } } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620481019682 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "l3 " "Pin l3 not assigned to an exact location on the device" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { l3 } } } { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 480 992 1168 496 "l3" "" } } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { l3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620481019682 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1620481019682 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1620481027049 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1620481027066 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1620481027170 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1620481027304 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620481027316 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620481028134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620481028135 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1620481028135 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1620481028136 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620481028136 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1620481028138 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620481028138 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620481028142 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620481028142 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620481028142 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620481028144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620481028144 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620481028144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620481028144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1620481028144 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620481028144 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620481028241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620481041878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620481042199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620481042211 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620481043029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620481043029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620481044284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1620481053904 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620481053904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620481054883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1620481054884 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1620481054884 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620481054884 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1620481056665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620481056804 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1620481056805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620481057615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620481057700 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1620481057700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620481058467 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620481062148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/output_files/stopwatch.fit.smsg " "Generated suppressed messages file D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/output_files/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620481062811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5611 " "Peak virtual memory: 5611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620481063233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 21:37:43 2021 " "Processing ended: Sat May 08 21:37:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620481063233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620481063233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620481063233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620481063233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620481064623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620481064624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 21:37:44 2021 " "Processing started: Sat May 08 21:37:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620481064624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620481064624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620481064624 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620481072409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620481075288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 21:37:55 2021 " "Processing ended: Sat May 08 21:37:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620481075288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620481075288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620481075288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620481075288 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620481075907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620481076801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620481076802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 21:37:56 2021 " "Processing started: Sat May 08 21:37:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620481076802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620481076802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stopwatch -c stopwatch " "Command: quartus_sta stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620481076802 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1620481076884 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620481077569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1620481077623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1620481077623 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1620481078997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1620481078998 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1620481078998 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1620481078998 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1620481078998 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1620481078999 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1620481078999 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1620481079006 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1620481079008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481079009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481079020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481079025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481079030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481079042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481079044 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1620481079054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1620481079099 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1620481079099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1620481080089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1620481080132 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1620481080132 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1620481080132 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1620481080132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481080132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481080143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481080144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481080150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481080151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481080156 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1620481080166 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1620481080291 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1620481080291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1620481081172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1620481081216 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1620481081216 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1620481081216 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1620481081217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081236 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1620481081248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1620481081763 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1620481081763 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1620481081764 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1620481081764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620481081784 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1620481083568 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1620481083569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620481083632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 21:38:03 2021 " "Processing ended: Sat May 08 21:38:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620481083632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620481083632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620481083632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620481083632 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus II Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620481084339 ""}
