#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $dff~137^Q~13.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo297.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~137^Q~13.clk[0] (.latch)                                    0.042     0.042
$dff~137^Q~13.Q[0] (.latch) [clock-to-output]                    0.124     0.166
n2710.in[2] (.names)                                             0.499     0.665
n2710.out[0] (.names)                                            0.235     0.900
n2714.in[3] (.names)                                             0.486     1.386
n2714.out[0] (.names)                                            0.261     1.647
li297.in[4] (.names)                                             0.628     2.275
li297.out[0] (.names)                                            0.261     2.536
lo297.D[0] (.latch)                                              0.000     2.536
data arrival time                                                          2.536

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo297.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.536
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.560


#Path 2
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~54.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~54.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~54.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~54.outpad[0] (.output)                       0.670     2.527
data arrival time                                                            2.527

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.527
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.527


#Path 3
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~37.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~37.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~37.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~37.outpad[0] (.output)                       0.669     2.526
data arrival time                                                            2.526

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.526
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.526


#Path 4
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~52.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~52.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~52.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~52.outpad[0] (.output)                       0.598     2.455
data arrival time                                                            2.455

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.455
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.455


#Path 5
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~13.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~13.in[0] (.names)                                0.629     1.485
tm3_sram_data_out~13.out[0] (.names)                               0.235     1.720
out:tm3_sram_data_out~13.outpad[0] (.output)                       0.700     2.420
data arrival time                                                            2.420

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.420
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.420


#Path 6
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~47.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~47.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~47.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~47.outpad[0] (.output)                       0.554     2.411
data arrival time                                                            2.411

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.411
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.411


#Path 7
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~55.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~55.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~55.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~55.outpad[0] (.output)                       0.553     2.410
data arrival time                                                            2.410

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.410
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.410


#Path 8
Startpoint: lo345.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo360.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo345.clk[0] (.latch)                                            0.042     0.042
lo345.Q[0] (.latch) [clock-to-output]                            0.124     0.166
$add~727^ADD~9-2[0].a[0] (adder)                                 0.695     0.862
$add~727^ADD~9-2[0].cout[0] (adder)                              0.300     1.162
$add~727^ADD~9-3[0].cin[0] (adder)                               0.000     1.162
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     1.172
$add~727^ADD~9-4[0].cin[0] (adder)                               0.000     1.172
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     1.182
$add~727^ADD~9-5[0].cin[0] (adder)                               0.000     1.182
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     1.192
$add~727^ADD~9-6[0].cin[0] (adder)                               0.000     1.192
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     1.202
$add~727^ADD~9-7[0].cin[0] (adder)                               0.000     1.202
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010     1.212
$add~727^ADD~9-8[0].cin[0] (adder)                               0.000     1.212
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010     1.222
$add~727^ADD~9-9[0].cin[0] (adder)                               0.000     1.222
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010     1.232
$add~727^ADD~9-10[0].cin[0] (adder)                              0.000     1.232
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010     1.242
$add~727^ADD~9-11[0].cin[0] (adder)                              0.000     1.242
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010     1.252
$add~727^ADD~9-12[0].cin[0] (adder)                              0.000     1.252
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010     1.262
$add~727^ADD~9-13[0].cin[0] (adder)                              0.000     1.262
$add~727^ADD~9-13[0].cout[0] (adder)                             0.010     1.272
$add~727^ADD~9-14[0].cin[0] (adder)                              0.000     1.272
$add~727^ADD~9-14[0].cout[0] (adder)                             0.010     1.282
$add~727^ADD~9-15[0].cin[0] (adder)                              0.000     1.282
$add~727^ADD~9-15[0].cout[0] (adder)                             0.010     1.292
$add~727^ADD~9-16[0].cin[0] (adder)                              0.000     1.292
$add~727^ADD~9-16[0].cout[0] (adder)                             0.010     1.302
$add~727^ADD~9-17[0].cin[0] (adder)                              0.000     1.302
$add~727^ADD~9-17[0].sumout[0] (adder)                           0.300     1.602
li360.in[1] (.names)                                             0.483     2.085
li360.out[0] (.names)                                            0.235     2.320
lo360.D[0] (.latch)                                              0.000     2.320
data arrival time                                                          2.320

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo360.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.320
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.344


#Path 9
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~24.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~24.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~24.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~24.outpad[0] (.output)                       0.477     2.334
data arrival time                                                            2.334

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.334
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.334


#Path 10
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~49.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~49.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~49.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~49.outpad[0] (.output)                       0.476     2.333
data arrival time                                                            2.333

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.333
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.333


#Path 11
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~53.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~53.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~53.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~53.outpad[0] (.output)                       0.476     2.333
data arrival time                                                            2.333

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.333
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.333


#Path 12
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~2.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     0.166
tm3_sram_adsp.in[0] (.names)                                      0.120     0.286
tm3_sram_adsp.out[0] (.names)                                     0.235     0.521
tm3_sram_we~0.in[0] (.names)                                      0.100     0.621
tm3_sram_we~0.out[0] (.names)                                     0.235     0.856
tm3_sram_data_out~2.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~2.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~2.outpad[0] (.output)                       0.475     2.332
data arrival time                                                           2.332

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.332
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.332


#Path 13
Startpoint: lo345.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo358.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo345.clk[0] (.latch)                                            0.042     0.042
lo345.Q[0] (.latch) [clock-to-output]                            0.124     0.166
$add~727^ADD~9-2[0].a[0] (adder)                                 0.695     0.862
$add~727^ADD~9-2[0].cout[0] (adder)                              0.300     1.162
$add~727^ADD~9-3[0].cin[0] (adder)                               0.000     1.162
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     1.172
$add~727^ADD~9-4[0].cin[0] (adder)                               0.000     1.172
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     1.182
$add~727^ADD~9-5[0].cin[0] (adder)                               0.000     1.182
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     1.192
$add~727^ADD~9-6[0].cin[0] (adder)                               0.000     1.192
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     1.202
$add~727^ADD~9-7[0].cin[0] (adder)                               0.000     1.202
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010     1.212
$add~727^ADD~9-8[0].cin[0] (adder)                               0.000     1.212
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010     1.222
$add~727^ADD~9-9[0].cin[0] (adder)                               0.000     1.222
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010     1.232
$add~727^ADD~9-10[0].cin[0] (adder)                              0.000     1.232
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010     1.242
$add~727^ADD~9-11[0].cin[0] (adder)                              0.000     1.242
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010     1.252
$add~727^ADD~9-12[0].cin[0] (adder)                              0.000     1.252
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010     1.262
$add~727^ADD~9-13[0].cin[0] (adder)                              0.000     1.262
$add~727^ADD~9-13[0].cout[0] (adder)                             0.010     1.272
$add~727^ADD~9-14[0].cin[0] (adder)                              0.000     1.272
$add~727^ADD~9-14[0].cout[0] (adder)                             0.010     1.282
$add~727^ADD~9-15[0].cin[0] (adder)                              0.000     1.282
$add~727^ADD~9-15[0].sumout[0] (adder)                           0.300     1.582
li358.in[1] (.names)                                             0.486     2.067
li358.out[0] (.names)                                            0.235     2.302
lo358.D[0] (.latch)                                              0.000     2.302
data arrival time                                                          2.302

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo358.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.302
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.326


#Path 14
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-6^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-6^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-6^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 15
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-17^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-17^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                        1.845

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-17^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.845
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.312


#Path 16
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-16^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-16^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                        1.845

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-16^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.845
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.312


#Path 17
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-15^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-15^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                        1.845

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-15^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.845
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.312


#Path 18
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-14^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-14^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                        1.845

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-14^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.845
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.312


#Path 19
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-13^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-13^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                        1.845

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-13^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.845
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.312


#Path 20
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-12^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-12^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                        1.845

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-12^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.845
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.312


#Path 21
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-11^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-11^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                        1.845

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-11^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.845
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.312


#Path 22
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-10^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-10^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                        1.845

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-10^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.845
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.312


#Path 23
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-9^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-9^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-9^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 24
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-8^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-8^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-8^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 25
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-7^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-7^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-7^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 26
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-5^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-5^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-5^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 27
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-4^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-4^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-4^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 28
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-3^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-3^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-3^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 29
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-2^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-2^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-2^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 30
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-1^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-1^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-1^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 31
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-0^out~0.addr[9] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~9.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~9.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-0^out~0.addr[9] (single_port_ram)                       0.803     1.845
data arrival time                                                                       1.845

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-0^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.845
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.312


#Path 32
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~58.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~58.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~58.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~58.outpad[0] (.output)                       0.453     2.310
data arrival time                                                            2.310

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.310
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.310


#Path 33
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo213.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            0.042     0.042
lo203.Q[0] (.latch) [clock-to-output]                            0.124     0.166
$add~219^ADD~10-1[0].a[0] (adder)                                0.693     0.859
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     1.159
$add~219^ADD~10-2[0].cin[0] (adder)                              0.000     1.159
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     1.169
$add~219^ADD~10-3[0].cin[0] (adder)                              0.000     1.169
$add~219^ADD~10-3[0].cout[0] (adder)                             0.010     1.179
$add~219^ADD~10-4[0].cin[0] (adder)                              0.000     1.179
$add~219^ADD~10-4[0].cout[0] (adder)                             0.010     1.189
$add~219^ADD~10-5[0].cin[0] (adder)                              0.000     1.189
$add~219^ADD~10-5[0].cout[0] (adder)                             0.010     1.199
$add~219^ADD~10-6[0].cin[0] (adder)                              0.000     1.199
$add~219^ADD~10-6[0].cout[0] (adder)                             0.010     1.209
$add~219^ADD~10-7[0].cin[0] (adder)                              0.000     1.209
$add~219^ADD~10-7[0].cout[0] (adder)                             0.010     1.219
$add~219^ADD~10-8[0].cin[0] (adder)                              0.000     1.219
$add~219^ADD~10-8[0].cout[0] (adder)                             0.010     1.229
$add~219^ADD~10-9[0].cin[0] (adder)                              0.000     1.229
$add~219^ADD~10-9[0].cout[0] (adder)                             0.010     1.239
$add~219^ADD~10-10[0].cin[0] (adder)                             0.000     1.239
$add~219^ADD~10-10[0].cout[0] (adder)                            0.010     1.249
$add~219^ADD~10-11[0].cin[0] (adder)                             0.000     1.249
$add~219^ADD~10-11[0].sumout[0] (adder)                          0.300     1.549
li213.in[1] (.names)                                             0.477     2.026
li213.out[0] (.names)                                            0.235     2.261
lo213.D[0] (.latch)                                              0.000     2.261
data arrival time                                                          2.261

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo213.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.261
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.285


#Path 34
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~61.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~61.in[0] (.names)                                0.629     1.485
tm3_sram_data_out~61.out[0] (.names)                               0.235     1.720
out:tm3_sram_data_out~61.outpad[0] (.output)                       0.554     2.275
data arrival time                                                            2.275

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.275
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.275


#Path 35
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-0^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-0^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-0^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 36
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-1^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-1^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-1^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 37
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-2^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-2^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-2^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 38
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-3^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-3^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-3^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 39
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-4^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-4^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-4^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 40
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-5^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-5^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-5^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 41
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-6^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-6^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-6^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 42
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-7^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-7^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-7^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 43
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-8^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-8^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-8^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 44
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-17^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-17^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                        1.799

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-17^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.799
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.265


#Path 45
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-9^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-9^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                       1.799

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-9^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.799
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.265


#Path 46
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-16^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-16^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                        1.799

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-16^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.799
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.265


#Path 47
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-15^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-15^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                        1.799

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-15^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.799
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.265


#Path 48
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-10^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-10^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                        1.799

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-10^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.799
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.265


#Path 49
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-11^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-11^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                        1.799

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-11^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.799
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.265


#Path 50
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-12^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-12^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                        1.799

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-12^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.799
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.265


#Path 51
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-13^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-13^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                        1.799

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-13^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.799
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.265


#Path 52
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-14^out~0.addr[5] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~5.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~5.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-14^out~0.addr[5] (single_port_ram)                       0.756     1.799
data arrival time                                                                        1.799

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-14^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.799
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.265


#Path 53
Startpoint: $dff~556^Q~2.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo054.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$dff~556^Q~2.clk[0] (.latch)                                     0.042     0.042
$dff~556^Q~2.Q[0] (.latch) [clock-to-output]                     0.124     0.166
n2396.in[1] (.names)                                             0.360     0.527
n2396.out[0] (.names)                                            0.261     0.788
li054.in[0] (.names)                                             0.480     1.268
li054.out[0] (.names)                                            0.235     1.503
lo054.D[0] (.latch)                                              0.722     2.225
data arrival time                                                          2.225

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo054.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.225
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.248


#Path 54
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~32.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~32.in[0] (.names)                                0.629     1.485
tm3_sram_data_out~32.out[0] (.names)                               0.235     1.720
out:tm3_sram_data_out~32.outpad[0] (.output)                       0.511     2.232
data arrival time                                                            2.232

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.232
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.232


#Path 55
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~46.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~46.in[0] (.names)                                0.629     1.485
tm3_sram_data_out~46.out[0] (.names)                               0.235     1.720
out:tm3_sram_data_out~46.outpad[0] (.output)                       0.509     2.229
data arrival time                                                            2.229

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.229
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.229


#Path 56
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~8.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     0.166
tm3_sram_adsp.in[0] (.names)                                      0.120     0.286
tm3_sram_adsp.out[0] (.names)                                     0.235     0.521
tm3_sram_we~0.in[0] (.names)                                      0.100     0.621
tm3_sram_we~0.out[0] (.names)                                     0.235     0.856
tm3_sram_data_out~8.in[0] (.names)                                0.629     1.485
tm3_sram_data_out~8.out[0] (.names)                               0.235     1.720
out:tm3_sram_data_out~8.outpad[0] (.output)                       0.504     2.224
data arrival time                                                           2.224

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.224
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.224


#Path 57
Startpoint: lo345.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo347.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo345.clk[0] (.latch)                                            0.042     0.042
lo345.Q[0] (.latch) [clock-to-output]                            0.124     0.166
$add~727^ADD~9-2[0].a[0] (adder)                                 0.695     0.862
$add~727^ADD~9-2[0].cout[0] (adder)                              0.300     1.162
$add~727^ADD~9-3[0].cin[0] (adder)                               0.000     1.162
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     1.172
$add~727^ADD~9-4[0].cin[0] (adder)                               0.000     1.172
$add~727^ADD~9-4[0].sumout[0] (adder)                            0.300     1.472
li347.in[1] (.names)                                             0.487     1.958
li347.out[0] (.names)                                            0.235     2.193
lo347.D[0] (.latch)                                              0.000     2.193
data arrival time                                                          2.193

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo347.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.217


#Path 58
Startpoint: $sdff~241^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo074.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
$sdff~241^Q~0.clk[0] (.latch)                                    0.042     0.042
$sdff~241^Q~0.Q[0] (.latch) [clock-to-output]                    0.124     0.166
n2485.in[2] (.names)                                             0.646     0.812
n2485.out[0] (.names)                                            0.235     1.047
n2483.in[3] (.names)                                             0.338     1.385
n2483.out[0] (.names)                                            0.235     1.620
li074.in[3] (.names)                                             0.338     1.958
li074.out[0] (.names)                                            0.235     2.193
lo074.D[0] (.latch)                                              0.000     2.193
data arrival time                                                          2.193

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo074.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.217


#Path 59
Startpoint: lo203.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo205.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo203.clk[0] (.latch)                                            0.042     0.042
lo203.Q[0] (.latch) [clock-to-output]                            0.124     0.166
$add~219^ADD~10-1[0].a[0] (adder)                                0.693     0.859
$add~219^ADD~10-1[0].cout[0] (adder)                             0.300     1.159
$add~219^ADD~10-2[0].cin[0] (adder)                              0.000     1.159
$add~219^ADD~10-2[0].cout[0] (adder)                             0.010     1.169
$add~219^ADD~10-3[0].cin[0] (adder)                              0.000     1.169
$add~219^ADD~10-3[0].sumout[0] (adder)                           0.300     1.469
li205.in[1] (.names)                                             0.487     1.956
li205.out[0] (.names)                                            0.235     2.191
lo205.D[0] (.latch)                                              0.000     2.191
data arrival time                                                          2.191

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo205.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.191
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.215


#Path 60
Startpoint: lo237.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo238.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo237.clk[0] (.latch)                                            0.042     0.042
lo237.Q[0] (.latch) [clock-to-output]                            0.124     0.166
$add~34^ADD~15-10[0].a[0] (adder)                                0.695     0.862
$add~34^ADD~15-10[0].cout[0] (adder)                             0.300     1.162
$add~34^ADD~15-11[0].cin[0] (adder)                              0.000     1.162
$add~34^ADD~15-11[0].sumout[0] (adder)                           0.300     1.462
li238.in[1] (.names)                                             0.487     1.948
li238.out[0] (.names)                                            0.235     2.183
lo238.D[0] (.latch)                                              0.000     2.183
data arrival time                                                          2.183

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo238.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.207


#Path 61
Startpoint: lo345.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo361.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo345.clk[0] (.latch)                                            0.042     0.042
lo345.Q[0] (.latch) [clock-to-output]                            0.124     0.166
$add~727^ADD~9-2[0].a[0] (adder)                                 0.695     0.862
$add~727^ADD~9-2[0].cout[0] (adder)                              0.300     1.162
$add~727^ADD~9-3[0].cin[0] (adder)                               0.000     1.162
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     1.172
$add~727^ADD~9-4[0].cin[0] (adder)                               0.000     1.172
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     1.182
$add~727^ADD~9-5[0].cin[0] (adder)                               0.000     1.182
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     1.192
$add~727^ADD~9-6[0].cin[0] (adder)                               0.000     1.192
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     1.202
$add~727^ADD~9-7[0].cin[0] (adder)                               0.000     1.202
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010     1.212
$add~727^ADD~9-8[0].cin[0] (adder)                               0.000     1.212
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010     1.222
$add~727^ADD~9-9[0].cin[0] (adder)                               0.000     1.222
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010     1.232
$add~727^ADD~9-10[0].cin[0] (adder)                              0.000     1.232
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010     1.242
$add~727^ADD~9-11[0].cin[0] (adder)                              0.000     1.242
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010     1.252
$add~727^ADD~9-12[0].cin[0] (adder)                              0.000     1.252
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010     1.262
$add~727^ADD~9-13[0].cin[0] (adder)                              0.000     1.262
$add~727^ADD~9-13[0].cout[0] (adder)                             0.010     1.272
$add~727^ADD~9-14[0].cin[0] (adder)                              0.000     1.272
$add~727^ADD~9-14[0].cout[0] (adder)                             0.010     1.282
$add~727^ADD~9-15[0].cin[0] (adder)                              0.000     1.282
$add~727^ADD~9-15[0].cout[0] (adder)                             0.010     1.292
$add~727^ADD~9-16[0].cin[0] (adder)                              0.000     1.292
$add~727^ADD~9-16[0].cout[0] (adder)                             0.010     1.302
$add~727^ADD~9-17[0].cin[0] (adder)                              0.000     1.302
$add~727^ADD~9-17[0].cout[0] (adder)                             0.010     1.312
$add~727^ADD~9-18[0].cin[0] (adder)                              0.000     1.312
$add~727^ADD~9-18[0].sumout[0] (adder)                           0.300     1.612
li361.in[1] (.names)                                             0.336     1.947
li361.out[0] (.names)                                            0.235     2.182
lo361.D[0] (.latch)                                              0.000     2.182
data arrival time                                                          2.182

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo361.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.206


#Path 62
Startpoint: lo345.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo346.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo345.clk[0] (.latch)                                            0.042     0.042
lo345.Q[0] (.latch) [clock-to-output]                            0.124     0.166
$add~727^ADD~9-2[0].a[0] (adder)                                 0.695     0.862
$add~727^ADD~9-2[0].cout[0] (adder)                              0.300     1.162
$add~727^ADD~9-3[0].cin[0] (adder)                               0.000     1.162
$add~727^ADD~9-3[0].sumout[0] (adder)                            0.300     1.462
li346.in[1] (.names)                                             0.479     1.941
li346.out[0] (.names)                                            0.235     2.176
lo346.D[0] (.latch)                                              0.000     2.176
data arrival time                                                          2.176

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo346.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.199


#Path 63
Startpoint: lo345.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : lo359.D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo345.clk[0] (.latch)                                            0.042     0.042
lo345.Q[0] (.latch) [clock-to-output]                            0.124     0.166
$add~727^ADD~9-2[0].a[0] (adder)                                 0.695     0.862
$add~727^ADD~9-2[0].cout[0] (adder)                              0.300     1.162
$add~727^ADD~9-3[0].cin[0] (adder)                               0.000     1.162
$add~727^ADD~9-3[0].cout[0] (adder)                              0.010     1.172
$add~727^ADD~9-4[0].cin[0] (adder)                               0.000     1.172
$add~727^ADD~9-4[0].cout[0] (adder)                              0.010     1.182
$add~727^ADD~9-5[0].cin[0] (adder)                               0.000     1.182
$add~727^ADD~9-5[0].cout[0] (adder)                              0.010     1.192
$add~727^ADD~9-6[0].cin[0] (adder)                               0.000     1.192
$add~727^ADD~9-6[0].cout[0] (adder)                              0.010     1.202
$add~727^ADD~9-7[0].cin[0] (adder)                               0.000     1.202
$add~727^ADD~9-7[0].cout[0] (adder)                              0.010     1.212
$add~727^ADD~9-8[0].cin[0] (adder)                               0.000     1.212
$add~727^ADD~9-8[0].cout[0] (adder)                              0.010     1.222
$add~727^ADD~9-9[0].cin[0] (adder)                               0.000     1.222
$add~727^ADD~9-9[0].cout[0] (adder)                              0.010     1.232
$add~727^ADD~9-10[0].cin[0] (adder)                              0.000     1.232
$add~727^ADD~9-10[0].cout[0] (adder)                             0.010     1.242
$add~727^ADD~9-11[0].cin[0] (adder)                              0.000     1.242
$add~727^ADD~9-11[0].cout[0] (adder)                             0.010     1.252
$add~727^ADD~9-12[0].cin[0] (adder)                              0.000     1.252
$add~727^ADD~9-12[0].cout[0] (adder)                             0.010     1.262
$add~727^ADD~9-13[0].cin[0] (adder)                              0.000     1.262
$add~727^ADD~9-13[0].cout[0] (adder)                             0.010     1.272
$add~727^ADD~9-14[0].cin[0] (adder)                              0.000     1.272
$add~727^ADD~9-14[0].cout[0] (adder)                             0.010     1.282
$add~727^ADD~9-15[0].cin[0] (adder)                              0.000     1.282
$add~727^ADD~9-15[0].cout[0] (adder)                             0.010     1.292
$add~727^ADD~9-16[0].cin[0] (adder)                              0.000     1.292
$add~727^ADD~9-16[0].sumout[0] (adder)                           0.300     1.592
li359.in[1] (.names)                                             0.341     1.933
li359.out[0] (.names)                                            0.235     2.168
lo359.D[0] (.latch)                                              0.000     2.168
data arrival time                                                          2.168

clock tm3_clk_v0 (rise edge)                                     0.000     0.000
clock source latency                                             0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                     0.000     0.000
lo359.clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.168
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.191


#Path 64
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~33.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~33.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~33.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~33.outpad[0] (.output)                       0.333     2.190
data arrival time                                                            2.190

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.190
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.190


#Path 65
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~4.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     0.166
tm3_sram_adsp.in[0] (.names)                                      0.120     0.286
tm3_sram_adsp.out[0] (.names)                                     0.235     0.521
tm3_sram_we~0.in[0] (.names)                                      0.100     0.621
tm3_sram_we~0.out[0] (.names)                                     0.235     0.856
tm3_sram_data_out~4.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~4.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~4.outpad[0] (.output)                       0.333     2.190
data arrival time                                                           2.190

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.190
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.190


#Path 66
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~5.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     0.166
tm3_sram_adsp.in[0] (.names)                                      0.120     0.286
tm3_sram_adsp.out[0] (.names)                                     0.235     0.521
tm3_sram_we~0.in[0] (.names)                                      0.100     0.621
tm3_sram_we~0.out[0] (.names)                                     0.235     0.856
tm3_sram_data_out~5.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~5.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~5.outpad[0] (.output)                       0.333     2.190
data arrival time                                                           2.190

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.190
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.190


#Path 67
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~51.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~51.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~51.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~51.outpad[0] (.output)                       0.333     2.190
data arrival time                                                            2.190

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.190
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.190


#Path 68
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~56.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~56.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~56.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~56.outpad[0] (.output)                       0.333     2.190
data arrival time                                                            2.190

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.190
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.190


#Path 69
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~1.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                      0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                      0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                      0.124     0.166
tm3_sram_adsp.in[0] (.names)                                      0.120     0.286
tm3_sram_adsp.out[0] (.names)                                     0.235     0.521
tm3_sram_we~0.in[0] (.names)                                      0.100     0.621
tm3_sram_we~0.out[0] (.names)                                     0.235     0.856
tm3_sram_data_out~1.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~1.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~1.outpad[0] (.output)                       0.331     2.188
data arrival time                                                           2.188

clock tm3_clk_v0 (rise edge)                                      0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                          -2.188
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -2.188


#Path 70
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~48.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~48.in[0] (.names)                                0.766     1.622
tm3_sram_data_out~48.out[0] (.names)                               0.235     1.857
out:tm3_sram_data_out~48.outpad[0] (.output)                       0.331     2.188
data arrival time                                                            2.188

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.188
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.188


#Path 71
Startpoint: $dff~747^Q~1.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : out:tm3_sram_data_out~10.outpad[0] (.output clocked by tm3_clk_v0)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                       0.000     0.000
$dff~747^Q~1.clk[0] (.latch)                                       0.042     0.042
$dff~747^Q~1.Q[0] (.latch) [clock-to-output]                       0.124     0.166
tm3_sram_adsp.in[0] (.names)                                       0.120     0.286
tm3_sram_adsp.out[0] (.names)                                      0.235     0.521
tm3_sram_we~0.in[0] (.names)                                       0.100     0.621
tm3_sram_we~0.out[0] (.names)                                      0.235     0.856
tm3_sram_data_out~10.in[0] (.names)                                0.629     1.485
tm3_sram_data_out~10.out[0] (.names)                               0.235     1.720
out:tm3_sram_data_out~10.outpad[0] (.output)                       0.455     2.175
data arrival time                                                            2.175

clock tm3_clk_v0 (rise edge)                                       0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.175
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.175


#Path 72
Startpoint: single_port_ram^MEM~6-16^out~0.out[0] (single_port_ram clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7582.A[16].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
single_port_ram^MEM~6-16^out~0.clk[0] (single_port_ram)                                  0.042     0.042
single_port_ram^MEM~6-16^out~0.out[0] (single_port_ram) [clock-to-output]                1.234     1.276
n4052.in[1] (.names)                                                                     0.640     1.916
n4052.out[0] (.names)                                                                    0.235     2.151
$auto$hard_block.cc:122:cell_hard_block$7582.A[16].D[0] (.latch)                         0.000     2.151
data arrival time                                                                                  2.151

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.151
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.175


#Path 73
Startpoint: single_port_ram^MEM~6-0^out~0.out[0] (single_port_ram clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7582.A[0].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
single_port_ram^MEM~6-0^out~0.clk[0] (single_port_ram)                                  0.042     0.042
single_port_ram^MEM~6-0^out~0.out[0] (single_port_ram) [clock-to-output]                1.234     1.276
n3972.in[1] (.names)                                                                    0.640     1.916
n3972.out[0] (.names)                                                                   0.235     2.151
$auto$hard_block.cc:122:cell_hard_block$7582.A[0].D[0] (.latch)                         0.000     2.151
data arrival time                                                                                 2.151

clock tm3_clk_v0 (rise edge)                                                            0.000     0.000
clock source latency                                                                    0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                            0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[0].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -2.151
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.175


#Path 74
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-16^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-16^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                        1.707

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-16^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.707
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.174


#Path 75
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-15^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-15^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                        1.707

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-15^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.707
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.174


#Path 76
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-17^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-17^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                        1.707

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-17^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.707
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.174


#Path 77
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-14^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-14^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                        1.707

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-14^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.707
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.174


#Path 78
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-13^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-13^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                        1.707

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-13^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.707
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.174


#Path 79
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-0^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-0^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-0^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 80
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-12^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-12^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                        1.707

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-12^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.707
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.174


#Path 81
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-1^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-1^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-1^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 82
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-2^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-2^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-2^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 83
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-3^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-3^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-3^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 84
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-11^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-11^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                        1.707

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-11^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.707
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.174


#Path 85
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-4^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-4^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-4^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 86
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-10^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-10^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                        1.707

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-10^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.707
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.174


#Path 87
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-9^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-9^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-9^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 88
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-5^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-5^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-5^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 89
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-6^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-6^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-6^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 90
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-7^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-7^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-7^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 91
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-8^out~0.addr[7] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~7.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~7.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-8^out~0.addr[7] (single_port_ram)                       0.665     1.707
data arrival time                                                                       1.707

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-8^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.707
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.174


#Path 92
Startpoint: single_port_ram^MEM~6-17^out~0.out[0] (single_port_ram clocked by tm3_clk_v0)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$7582.A[17].D[0] (.latch clocked by tm3_clk_v0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
single_port_ram^MEM~6-17^out~0.clk[0] (single_port_ram)                                  0.042     0.042
single_port_ram^MEM~6-17^out~0.out[0] (single_port_ram) [clock-to-output]                1.234     1.276
n4057.in[1] (.names)                                                                     0.638     1.915
n4057.out[0] (.names)                                                                    0.235     2.150
$auto$hard_block.cc:122:cell_hard_block$7582.A[17].D[0] (.latch)                         0.000     2.150
data arrival time                                                                                  2.150

clock tm3_clk_v0 (rise edge)                                                             0.000     0.000
clock source latency                                                                     0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                             0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$7582.A[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -2.150
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.173


#Path 93
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-6^out~0.addr[3] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~3.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~3.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-6^out~0.addr[3] (single_port_ram)                       0.664     1.706
data arrival time                                                                       1.706

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-6^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.706
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.173


#Path 94
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-17^out~0.addr[3] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~3.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~3.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-17^out~0.addr[3] (single_port_ram)                       0.664     1.706
data arrival time                                                                        1.706

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-17^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.706
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.173


#Path 95
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-16^out~0.addr[3] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~3.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~3.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-16^out~0.addr[3] (single_port_ram)                       0.664     1.706
data arrival time                                                                        1.706

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-16^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.706
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.173


#Path 96
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-15^out~0.addr[3] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~3.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~3.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-15^out~0.addr[3] (single_port_ram)                       0.664     1.706
data arrival time                                                                        1.706

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-15^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.706
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.173


#Path 97
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-14^out~0.addr[3] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~3.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~3.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-14^out~0.addr[3] (single_port_ram)                       0.664     1.706
data arrival time                                                                        1.706

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-14^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.706
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.173


#Path 98
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-13^out~0.addr[3] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~3.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~3.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-13^out~0.addr[3] (single_port_ram)                       0.664     1.706
data arrival time                                                                        1.706

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-13^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.706
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.173


#Path 99
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-12^out~0.addr[3] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                   0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                   0.124     0.166
$mux~507^Y~3.in[0] (.names)                                                    0.641     0.808
$mux~507^Y~3.out[0] (.names)                                                   0.235     1.043
single_port_ram^MEM~6-12^out~0.addr[3] (single_port_ram)                       0.664     1.706
data arrival time                                                                        1.706

clock tm3_clk_v0 (rise edge)                                                   0.000     0.000
clock source latency                                                           0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                   0.000     0.000
single_port_ram^MEM~6-12^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                              0.000     0.042
cell setup time                                                               -0.509    -0.467
data required time                                                                      -0.467
----------------------------------------------------------------------------------------------
data required time                                                                      -0.467
data arrival time                                                                       -1.706
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -2.173


#Path 100
Startpoint: $sdff~61^Q~0.Q[0] (.latch clocked by tm3_clk_v0)
Endpoint  : single_port_ram^MEM~6-0^out~0.addr[3] (single_port_ram clocked by tm3_clk_v0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
$sdff~61^Q~0.clk[0] (.latch)                                                  0.042     0.042
$sdff~61^Q~0.Q[0] (.latch) [clock-to-output]                                  0.124     0.166
$mux~507^Y~3.in[0] (.names)                                                   0.641     0.808
$mux~507^Y~3.out[0] (.names)                                                  0.235     1.043
single_port_ram^MEM~6-0^out~0.addr[3] (single_port_ram)                       0.664     1.706
data arrival time                                                                       1.706

clock tm3_clk_v0 (rise edge)                                                  0.000     0.000
clock source latency                                                          0.000     0.000
tm3_clk_v0.inpad[0] (.input)                                                  0.000     0.000
single_port_ram^MEM~6-0^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.509    -0.467
data required time                                                                     -0.467
---------------------------------------------------------------------------------------------
data required time                                                                     -0.467
data arrival time                                                                      -1.706
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.173


#End of timing report
