URL: ftp://dirleton.csres.utexas.edu/pub/reports/076.ps
Refering-URL: http://www.cli.com/reports/
Root-URL: http://www.aic.nrl.navy.mil/~aha/people.html
Title: An Overview of Hardware Verification using the State Delta Verification System (SDVS), in Final Program:
Author: [] Beth H. Levy. Guy L. Steele Jr. MA, . [] D.E. Thomas and P. Moorby. John Van Tassel and David Hemmendinger. Diederik Verkest, Luc Claesen, Hugo De Man. Miriam Leeser and Geoffrey Brown, [] Michael Yoeli, 
Affiliation: Computer Science  
Date: January, 1991.  1988.  
Address: New York, 1978.  408: New York, 1989.  Los Alamitos, CA, 1990.  
Note: [34] David J. Kuck. The Structure of Computers and Computations, John Wiley Sons:  Design,  [37] Larry Saunders and Ronald Waxman, editors. IEEE Standard VHDL Language Reference Manual, IEEE,  [39] Mandayam Srivas and Mark Bickford. Formal Verification of a Pipelined Microprocessor, IEEE Software, 7:5, September, 1990, pp. 52-64. [40]  guage, Kluwer Academic Publishers: Boston, 1991. [42]  Design, Volume 1, November, 1989, pp. 261-270. [43]  editors, Springer-Verlag Lecture Notes in  Computer Society Press Tutorial:  
Abstract: An Introduction to a Formally Defined Hardware Description Language Technical Report #76 37 [36] J S. Moore. Verified Hardware Implementing an 8-Bit Parallel InO Byzantine Agreement Processor. Technical Report 69, Computational Logic, Inc., Austin, Texas, August, 1991. [38] Mary Sheeran. FP|An Algebraic VLSI Design Language, Technical Report PRG-39, Oxford Programming Research Group, September, 1984. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> R. S. Boyer and J S. Moore. </author> <title> A Computational Logic, </title> <publisher> Academic Press: </publisher> <address> New York, </address> <year> 1979. </year>
Reference: [2] <author> R. S. Boyer and J S. Moore. </author> <title> A Computational Logic Handbook, </title> <publisher> Academic Press: </publisher> <address> New York, </address> <year> 1988. </year>
Reference: [3] <author> William R. Bevier, Warren A. Hunt, Jr., J Strother Moore, William D. Young. </author> <title> An Approach to Systems Verification, </title> <journal> Journal of Automated Reasoning, </journal> <volume> 5:4, </volume> <pages> pp. 411-428, </pages> <year> 1989. </year>
Reference: [4] <author> Graham Birtwistle, Brian Graham, Todd Simpson, Konrad Slind, Mark Williams, and Simon Williams. </author> <title> Verifying an SECD chip in HOL, </title> <booktitle> in Proceedings of the IFIP TC10/WG10.2/WG10.5 Workshop on Applied Formal Methods for Correct VLSI Design, </booktitle> <publisher> Elsevier Science Publishers: </publisher> <address> Am-sterdam, </address> <year> 1990. </year>
Reference: [5] <author> Dominique Borrione, Laurence Pierre, and Ashraf Salem. PREVAIL: </author> <title> A Proof Environment for VHDL Descriptions, </title> <booktitle> in Advanced Research Workshop on Correct Hardware Design Methodologies, </booktitle> <institution> assembled by Politec-nico di Torino, Turin, Italy, </institution> <month> June, </month> <year> 1991. </year>
Reference: [6] <author> Richard Boulton, Mike Bordon, John Herbert, John van Tassel. </author> <title> The HOL Verification of ELLA Designs, in Final Program: </title> <booktitle> 1991 International Workshop on Formal Methods in VLSI Design, </booktitle> <month> January, </month> <year> 1991. </year>
Reference: [7] <author> Bishop C. Brock and Warren A. Hunt, Jr.. </author> <title> The Formalization of a Simple HDL, </title> <booktitle> in Proceedings of the IFIP TC10/WG10.2/WG10.5 Workshop on Applied Formal Methods for Correct VLSI Design, </booktitle> <publisher> Elsevier Science Publishers: </publisher> <address> Amsterdam, </address> <year> 1990. </year>
Reference: [8] <author> Geoffrey M. Brown and Miriam E. Leeser. </author> <title> From Programs to Transistors: Verifying Hardware Synthesis Tools, in Workshop on Hardware Specification, Verification and Synthesis: Mathematical Aspects, </title> <editor> Miriam Leeser and Geoffrey Brown, editors, </editor> <booktitle> Springer-Verlag Lecture Notes in Computer Science 408: </booktitle> <address> New York, </address> <pages> pp. 128-150, </pages> <year> 1989. </year>
Reference: [9] <author> M. Browne, E.M. Clarke, D.L. Dill, B. Mishra. </author> <title> Automatic Verification of Sequential Circuits Using Temporal Logic, </title> <journal> IEEE Transactions on Computers, </journal> <volume> 35:12, </volume> <month> December, </month> <year> 1986, </year> <pages> pp. 1035-1044. </pages>

References-found: 9

