/**
 * 1-bit register:
 * If load[t] == 1 then out[t+1] = in[t]
 *                 else out does not change (out[t+1] = out[t])
 */

CHIP Reg1 {
    IN in, load;
    OUT out;

    PARTS:
    Mux(a=d, b=in, sel=load, out=con1);
    myDFF(in=con1, out=out, out=d);
}
