*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/student/kferdek/UEC2/uec2_lab6_kferdek
INFO: Auto-config - VLOG: /home/student/kferdek/UEC2/uec2_lab6_kferdek
INFO: Auto-config - VHDL: /home/student/kferdek/UEC2/uec2_lab6_kferdek
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/kferdek/UEC2/uec2_lab6_kferdek/.dvt/default.build
    -f /home/student/kferdek/UEC2/uec2_lab6_kferdek/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/kferdek/UEC2/uec2_lab6_kferdek/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [505 ms] ***
*** Start VHDL build ***
Total number of lines [0]
Performing post full build step 1 (VHDL - RU) [6 ms] ...
*** Done VHDL build [437 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_divider.sv ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_divider.sv [201 ms, 10 lines, SystemVerilog_2012] ...
Loading (2) /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [28 ms, 235 lines, Verilog_2001] ...
Loading (3) /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [4 ms, 151 lines, SystemVerilog_2012] ...
Loading (4) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_11_mod_m_counter.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_11_mod_m_counter.v [5 ms, 32 lines, Verilog_2001] ...
Loading (5) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_15_disp_hex_mux.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_15_disp_hex_mux.v [13 ms, 86 lines, Verilog_2001] ...
Loading (6) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_16_hex_mux_test.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_16_hex_mux_test.v [2 ms, 26 lines, Verilog_2001] ...
Loading (7) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_20_fifo.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_20_fifo.v [7 ms, 93 lines, Verilog_2001] ...
Loading (8) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_21_fifo_test.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch04_21_fifo_test.v [3 ms, 31 lines, Verilog_2001] ...
Loading (9) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch06_02_debounce.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch06_02_debounce.v [8 ms, 95 lines, Verilog_2001] ...
Loading (10) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_01_uart_rx.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_01_uart_rx.v [8 ms, 98 lines, Verilog_2001] ...
Loading (11) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_02_flag_buf.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_02_flag_buf.v [4 ms, 49 lines, Verilog_2001] ...
Loading (12) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_03_uart_tx.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_03_uart_tx.v [8 ms, 116 lines, Verilog_2001] ...
Loading (13) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_04_uart.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_04_uart.v [6 ms, 53 lines, Verilog_2001] ...
Loading (14) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_05_uart_test.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_05_uart_test.v [4 ms, 35 lines, Verilog_2001] ...
Loading (15) /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/top_uart.sv ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/top_uart.sv [0 ms, 2 lines, SystemVerilog_2012] ...
Loading (16) /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/tiff_writer.sv ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/tiff_writer.sv [43 ms, 405 lines, SystemVerilog_2012] ...
Loading (17) /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/draw_rct_ctl/draw_rct_ctl_tb.sv ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/draw_rct_ctl/draw_rct_ctl_tb.sv [3 ms, 83 lines, SystemVerilog_2012] ...
Loading (18) /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/top_fpga/top_fpga_tb.sv ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/top_fpga/top_fpga_tb.sv [7 ms, 108 lines, SystemVerilog_2012] ...
Loading (19) /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v ...
Done /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [4 ms, 85 lines, Verilog_2001] ...
*** Done invocation #1 [175 ms] ***
*** Total number of lines [1 793] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Error: SYSTEM_VERILOG_2012: Unexpected token '('
    at line 6 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_divider.sv [compile index 1][invocation 1]
*** Warning: NON_STANDARD_BEGIN_END_OUTSIDE_GENERATE: 'begin/end' generate block not allowed
    at line 6 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_divider.sv [compile index 1][invocation 1]
*** Warning: NON_STANDARD_IMPLICIT_INSTANCE_NAME: Implicit name not allowed for instance of 'clk_divider'
    at line 127 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3][invocation 1]
*** Done SystemVerilog build [403 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [7 ms] ...
Performing mixed post full build step (VHDL - RT) [100 ms] ...
Performing mixed post full build step (VHDL - RD) [5 ms] ...
Performing mixed post full build step (VHDL - FSC) [107 ms] ...
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top_uart_basys3, work.hex_mux_test, work.fifo_test, work.uart_test, work.draw_rct_ctl_tb, work.top_fpga_tb
Performing mixed post full build step (MIXED - ELAB) [318 ms] ...
Performing mixed post full build step (MIXED - UNEL) [51 ms] ...
*** Warning: UNDECLARED_MODULE: Module 'IBUF' is not declared
    at line 83 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'MMCME2_ADV' is not declared
    at line 130 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFG' is not declared
    at line 196 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 206 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 211 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 218 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 223 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'top_uart' is not declared
    at line 137 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: MISSING_PORT_CONNECTION: Instance 'inst' of module 'clk_wiz_0_clk_wiz' is missing port connection to output 'clk50MHz'
    at line 117 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: UNDECLARED_MODULE: Module 'draw_rct_ctl' is not declared
    at line 21 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/draw_rct_ctl/draw_rct_ctl_tb.sv [compile index 17]
*** Warning: UNDECLARED_MODULE: Module 'top_vga_basys3' is not declared
    at line 59 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/top_fpga/top_fpga_tb.sv [compile index 18]
*** Warning: UNELABORATED_MODULE: Module 'work.flag_buf' is not elaborated
    at line 2 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/rtl/list_ch08_02_flag_buf.v [compile index 11]
*** Warning: UNELABORATED_MODULE: Module 'work.glbl' is not elaborated
    at line 6 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
Performing mixed post full build step (VHDL - ELPC) [0 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [50 ms] ...
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [50 ms] ...
Performing mixed post full build step (VLOG - EV) [51 ms] ...
Performing mixed post full build step (VLOG - ELPC) [1 ms] ...
Performing mixed post full build step (VLOG - US) [50 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 2 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_divider.sv [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk50MHz' is never used
    at line 3 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_divider.sv [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_in2_clk_wiz_0' is never used
    at line 82 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out3_clk_wiz_0' is never used
    at line 99 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out4_clk_wiz_0' is never used
    at line 100 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out5_clk_wiz_0' is never used
    at line 101 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out6_clk_wiz_0' is never used
    at line 102 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out7_clk_wiz_0' is never used
    at line 103 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk40MHz_clk_wiz_0' using `default_nettype set to wire
    at line 155 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk100MHz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 212 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk100MHz_clk_wiz_0_en_clk' is not an input port
    at line 214 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk50MHz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 224 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk50MHz_clk_wiz_0_en_clk' is not an input port
    at line 227 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'locked' is never read (connected to sub-instance output port)
    at line 36 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'rx_monitor' is never written
    at line 37 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'tx_monitor' is never written
    at line 38 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'tx' is never written
    at line 39 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'rx' is never used
    at line 40 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'loopback_enable' is never read
    at line 41 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'rs' using `default_nettype set to wire
    at line 57 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: SIGNAL_NEVER_READ: Signal 'rs' is never read
    at line 57 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'btnC' using `default_nettype set to wire
    at line 140 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'vgaRed' using `default_nettype set to wire
    at line 141 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'vgaGreen' using `default_nettype set to wire
    at line 142 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'vgaBlue' using `default_nettype set to wire
    at line 143 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'Hsync' using `default_nettype set to wire
    at line 144 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'Vsync' using `default_nettype set to wire
    at line 145 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'PS2Clk' using `default_nettype set to wire
    at line 146 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'PS2Data' using `default_nettype set to wire
    at line 147 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/fpga/rtl/top_uart_basys3.sv [compile index 3]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'file_open' is not an input port
    at line 388 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/tiff_writer.sv [compile index 16]
*** Warning: MULTIPLE_CLOCKS_BLOCK: Procedural block driven by multiple clocks (go_delayed, go)
    at line 395 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/tiff_writer.sv [compile index 16]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'PS2Clk' using `default_nettype set to wire
    at line 61 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/top_fpga/top_fpga_tb.sv [compile index 18]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'PS2Data' using `default_nettype set to wire
    at line 62 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/top_fpga/top_fpga_tb.sv [compile index 18]
*** Warning: SIGNAL_NEVER_READ: Signal 'GSR' is never read
    at line 14 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'GTS' is never read
    at line 15 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'GWE' is never used
    at line 16 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'PRLD' is never read
    at line 17 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'GRESTORE' is never read
    at line 18 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'p_up_tmp' is never written
    at line 19 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'PLL_LOCKG' is never read
    at line 20 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'PROGB_GLBL' is never used
    at line 22 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'CCLKO_GLBL' is never used
    at line 23 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'FCSBO_GLBL' is never used
    at line 24 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'DO_GLBL' is never used
    at line 25 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'DI_GLBL' is never used
    at line 26 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDO_GLBL' is never used
    at line 34 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TCK_GLBL' is never used
    at line 35 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDI_GLBL' is never used
    at line 36 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TMS_GLBL' is never used
    at line 37 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TRST_GLBL' is never used
    at line 38 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_CAPTURE_GLBL' is never used
    at line 40 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RESET_GLBL' is never used
    at line 41 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_SHIFT_GLBL' is never used
    at line 42 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_UPDATE_GLBL' is never used
    at line 43 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RUNTEST_GLBL' is never used
    at line 44 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL1_GLBL' is never read
    at line 46 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL2_GLBL' is never read
    at line 47 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL3_GLBL' is never read
    at line 48 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL4_GLBL' is never read
    at line 49 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO1_GLBL' is never read
    at line 51 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO2_GLBL' is never read
    at line 52 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO3_GLBL' is never read
    at line 53 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO4_GLBL' is never read
    at line 54 in /home/student/kferdek/UEC2/uec2_lab6_kferdek/sim/common/glbl.v [compile index 19]
*** Done mixed mode extension build [807 ms] ***
*** Total build time [2s.159ms] ***
