{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554174749111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554174749119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 23:12:29 2019 " "Processing started: Mon Apr 01 23:12:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554174749119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554174749119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelinedMips -c MultiCycleProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelinedMips -c MultiCycleProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554174749119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554174749546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_1_to_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_1_to_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ONE_BIT_1_TO_32-stru " "Found design unit 1: ONE_BIT_1_TO_32-stru" {  } { { "ONE_BIT_1_TO_32.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/ONE_BIT_1_TO_32.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758783 ""} { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_1_TO_32 " "Found entity 1: ONE_BIT_1_TO_32" {  } { { "ONE_BIT_1_TO_32.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/ONE_BIT_1_TO_32.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_32_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_32_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EIGHT_BIT_32_TO_1-stru " "Found design unit 1: EIGHT_BIT_32_TO_1-stru" {  } { { "EIGHT_BIT_32_TO_1.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758785 ""} { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_BIT_32_TO_1 " "Found entity 1: EIGHT_BIT_32_TO_1" {  } { { "EIGHT_BIT_32_TO_1.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockInverter-RTL " "Found design unit 1: clockInverter-RTL" {  } { { "clockInverter.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/clockInverter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758787 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockInverter " "Found entity 1: clockInverter" {  } { { "clockInverter.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/clockInverter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycleproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycleproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycleProc-RTL " "Found design unit 1: MultiCycleProc-RTL" {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758789 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycleProc " "Found entity 1: MultiCycleProc" {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-RTL " "Found design unit 1: REG_FILE-RTL" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/REG_FILE.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758792 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/REG_FILE.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "OneBitAdder.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/OneBitAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758794 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "OneBitAdder.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/OneBitAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ONE_BIT_SELECT-BEHAV " "Found design unit 1: ONE_BIT_SELECT-BEHAV" {  } { { "ONE_BIT_SELECT.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/ONE_BIT_SELECT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758795 ""} { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_SELECT " "Found entity 1: ONE_BIT_SELECT" {  } { { "ONE_BIT_SELECT.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/ONE_BIT_SELECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758797 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_two_to_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_two_to_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EIGHT_BIT_TWO_TO_ONE-stru " "Found design unit 1: EIGHT_BIT_TWO_TO_ONE-stru" {  } { { "EIGHT_BIT_TWO_TO_ONE.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_TWO_TO_ONE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758799 ""} { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_BIT_TWO_TO_ONE " "Found entity 1: EIGHT_BIT_TWO_TO_ONE" {  } { { "EIGHT_BIT_TWO_TO_ONE.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_TWO_TO_ONE.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Adder-AdderArch " "Found design unit 1: PC_Adder-AdderArch" {  } { { "PC_Adder.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/PC_Adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758801 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/PC_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EIGHT_BIT_REG-rtl " "Found design unit 1: EIGHT_BIT_REG-rtl" {  } { { "EIGHT_BIT_REG.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_REG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758803 ""} { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_BIT_REG " "Found entity 1: EIGHT_BIT_REG" {  } { { "EIGHT_BIT_REG.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_REG.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_mem-SYN " "Found design unit 1: instruction_mem-SYN" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758806 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_Reg-rtl " "Found design unit 1: IF_ID_Reg-rtl" {  } { { "IF_ID_Reg.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/IF_ID_Reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758808 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "IF_ID_Reg.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/IF_ID_Reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equaltest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equaltest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalTest-RTL " "Found design unit 1: equalTest-RTL" {  } { { "equalTest.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/equalTest.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758810 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalTest " "Found entity 1: equalTest" {  } { { "equalTest.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/equalTest.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycleProc " "Elaborating entity \"MultiCycleProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554174758906 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MuxOut MultiCycleProc.vhd(26) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(26): used implicit default value for signal \"MuxOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InstructionOut MultiCycleProc.vhd(27) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(27): used implicit default value for signal \"InstructionOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BranchOut MultiCycleProc.vhd(28) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(28): used implicit default value for signal \"BranchOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZeroOut MultiCycleProc.vhd(28) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(28): used implicit default value for signal \"ZeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWriteOut MultiCycleProc.vhd(28) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(28): used implicit default value for signal \"MemWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWriteOut MultiCycleProc.vhd(28) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(28): used implicit default value for signal \"RegWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_BRANCH_ADR_EX_MEM MultiCycleProc.vhd(37) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(37): used implicit default value for signal \"PC_BRANCH_ADR_EX_MEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_ID_PC MultiCycleProc.vhd(38) " "Verilog HDL or VHDL warning at MultiCycleProc.vhd(38): object \"IF_ID_PC\" assigned a value but never read" {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_WRITE_DATA_IN MultiCycleProc.vhd(37) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(37): used implicit default value for signal \"MEM_WB_WRITE_DATA_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_WRITE_REG_IN MultiCycleProc.vhd(41) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(41): used implicit default value for signal \"MEM_WB_WRITE_REG_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCSrc MultiCycleProc.vhd(43) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(43): used implicit default value for signal \"PCSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IFFlush MultiCycleProc.vhd(43) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(43): used implicit default value for signal \"IFFlush\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IFStall MultiCycleProc.vhd(43) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(43): used implicit default value for signal \"IFStall\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_REG_WRITE_SIG MultiCycleProc.vhd(43) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(43): used implicit default value for signal \"MEM_WB_REG_WRITE_SIG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758908 "|MultiCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BR_EQUAL_SIG MultiCycleProc.vhd(44) " "Verilog HDL or VHDL warning at MultiCycleProc.vhd(44): object \"BR_EQUAL_SIG\" assigned a value but never read" {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554174758908 "|MultiCycleProc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_BIT_REG EIGHT_BIT_REG:PC_REG " "Elaborating entity \"EIGHT_BIT_REG\" for hierarchy \"EIGHT_BIT_REG:PC_REG\"" {  } { { "MultiCycleProc.vhd" "PC_REG" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_qBar EIGHT_BIT_REG.vhd(30) " "Verilog HDL or VHDL warning at EIGHT_BIT_REG.vhd(30): object \"d_qBar\" assigned a value but never read" {  } { { "EIGHT_BIT_REG.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_REG.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554174758909 "|MultiCycleProc|EIGHT_BIT_REG:PC_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 EIGHT_BIT_REG:PC_REG\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"EIGHT_BIT_REG:PC_REG\|enARdFF_2:bit7\"" {  } { { "EIGHT_BIT_REG.vhd" "bit7" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_REG.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder PC_Adder:PC_INC " "Elaborating entity \"PC_Adder\" for hierarchy \"PC_Adder:PC_INC\"" {  } { { "MultiCycleProc.vhd" "PC_INC" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder PC_Adder:PC_INC\|oneBitAdder:SingleBitAdd " "Elaborating entity \"oneBitAdder\" for hierarchy \"PC_Adder:PC_INC\|oneBitAdder:SingleBitAdd\"" {  } { { "PC_Adder.vhd" "SingleBitAdd" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/PC_Adder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:MEM_ROM " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:MEM_ROM\"" {  } { { "MultiCycleProc.vhd" "MEM_ROM" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_mem:MEM_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\"" {  } { { "instruction_mem.vhd" "altsyncram_component" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_mem:MEM_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\"" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554174758970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_mem:MEM_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction_mem.hex " "Parameter \"init_file\" = \"instruction_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""}  } { { "instruction_mem.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554174758974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uts3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uts3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uts3 " "Found entity 1: altsyncram_uts3" {  } { { "db/altsyncram_uts3.tdf" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/db/altsyncram_uts3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174759020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174759020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uts3 instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\|altsyncram_uts3:auto_generated " "Elaborating entity \"altsyncram_uts3\" for hierarchy \"instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\|altsyncram_uts3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_BIT_TWO_TO_ONE EIGHT_BIT_TWO_TO_ONE:BR_MUX " "Elaborating entity \"EIGHT_BIT_TWO_TO_ONE\" for hierarchy \"EIGHT_BIT_TWO_TO_ONE:BR_MUX\"" {  } { { "MultiCycleProc.vhd" "BR_MUX" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_SELECT EIGHT_BIT_TWO_TO_ONE:BR_MUX\|ONE_BIT_SELECT:\\GEN_ONE_BIT_SELECT:0:SELX " "Elaborating entity \"ONE_BIT_SELECT\" for hierarchy \"EIGHT_BIT_TWO_TO_ONE:BR_MUX\|ONE_BIT_SELECT:\\GEN_ONE_BIT_SELECT:0:SELX\"" {  } { { "EIGHT_BIT_TWO_TO_ONE.vhd" "\\GEN_ONE_BIT_SELECT:0:SELX" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_TWO_TO_ONE.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Reg IF_ID_Reg:IF_ID " "Elaborating entity \"IF_ID_Reg\" for hierarchy \"IF_ID_Reg:IF_ID\"" {  } { { "MultiCycleProc.vhd" "IF_ID" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759027 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_qBar IF_ID_Reg.vhd(31) " "Verilog HDL or VHDL warning at IF_ID_Reg.vhd(31): object \"d_qBar\" assigned a value but never read" {  } { { "IF_ID_Reg.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/IF_ID_Reg.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554174759029 "|MultiCycleProc|IF_ID_Reg:IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE REG_FILE:REGISTER_FILE " "Elaborating entity \"REG_FILE\" for hierarchy \"REG_FILE:REGISTER_FILE\"" {  } { { "MultiCycleProc.vhd" "REGISTER_FILE" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_BIT_32_TO_1 REG_FILE:REGISTER_FILE\|EIGHT_BIT_32_TO_1:SEL_R1 " "Elaborating entity \"EIGHT_BIT_32_TO_1\" for hierarchy \"REG_FILE:REGISTER_FILE\|EIGHT_BIT_32_TO_1:SEL_R1\"" {  } { { "REG_FILE.vhd" "SEL_R1" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/REG_FILE.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_1_TO_32 REG_FILE:REGISTER_FILE\|ONE_BIT_1_TO_32:SEL_WRITE " "Elaborating entity \"ONE_BIT_1_TO_32\" for hierarchy \"REG_FILE:REGISTER_FILE\|ONE_BIT_1_TO_32:SEL_WRITE\"" {  } { { "REG_FILE.vhd" "SEL_WRITE" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/REG_FILE.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalTest equalTest:EQTEST " "Elaborating entity \"equalTest\" for hierarchy \"equalTest:EQTEST\"" {  } { { "MultiCycleProc.vhd" "EQTEST" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockInverter clockInverter:CLK_INV " "Elaborating entity \"clockInverter\" for hierarchy \"clockInverter:CLK_INV\"" {  } { { "MultiCycleProc.vhd" "CLK_INV" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759179 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SEL_1TO4 EIGHT_BIT_SIXTEEN_TO_ONE " "Node instance \"SEL_1TO4\" instantiates undefined entity \"EIGHT_BIT_SIXTEEN_TO_ONE\"" {  } { { "EIGHT_BIT_32_TO_1.vhd" "SEL_1TO4" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SEL_5TO8 EIGHT_BIT_SIXTEEN_TO_ONE " "Node instance \"SEL_5TO8\" instantiates undefined entity \"EIGHT_BIT_SIXTEEN_TO_ONE\"" {  } { { "EIGHT_BIT_32_TO_1.vhd" "SEL_5TO8" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 50 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SEL_1TO4 EIGHT_BIT_SIXTEEN_TO_ONE " "Node instance \"SEL_1TO4\" instantiates undefined entity \"EIGHT_BIT_SIXTEEN_TO_ONE\"" {  } { { "EIGHT_BIT_32_TO_1.vhd" "SEL_1TO4" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SEL_5TO8 EIGHT_BIT_SIXTEEN_TO_ONE " "Node instance \"SEL_5TO8\" instantiates undefined entity \"EIGHT_BIT_SIXTEEN_TO_ONE\"" {  } { { "EIGHT_BIT_32_TO_1.vhd" "SEL_5TO8" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 50 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554174759329 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 01 23:12:39 2019 " "Processing ended: Mon Apr 01 23:12:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554174759329 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554174759329 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554174759329 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554174759329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554174749111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554174749119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 23:12:29 2019 " "Processing started: Mon Apr 01 23:12:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554174749119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554174749119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelinedMips -c MultiCycleProc " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelinedMips -c MultiCycleProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554174749119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554174749546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_1_to_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_1_to_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ONE_BIT_1_TO_32-stru " "Found design unit 1: ONE_BIT_1_TO_32-stru" {  } { { "ONE_BIT_1_TO_32.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/ONE_BIT_1_TO_32.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758783 ""} { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_1_TO_32 " "Found entity 1: ONE_BIT_1_TO_32" {  } { { "ONE_BIT_1_TO_32.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/ONE_BIT_1_TO_32.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_32_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_32_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EIGHT_BIT_32_TO_1-stru " "Found design unit 1: EIGHT_BIT_32_TO_1-stru" {  } { { "EIGHT_BIT_32_TO_1.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758785 ""} { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_BIT_32_TO_1 " "Found entity 1: EIGHT_BIT_32_TO_1" {  } { { "EIGHT_BIT_32_TO_1.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockinverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockinverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockInverter-RTL " "Found design unit 1: clockInverter-RTL" {  } { { "clockInverter.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/clockInverter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758787 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockInverter " "Found entity 1: clockInverter" {  } { { "clockInverter.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/clockInverter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycleproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multicycleproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiCycleProc-RTL " "Found design unit 1: MultiCycleProc-RTL" {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758789 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiCycleProc " "Found entity 1: MultiCycleProc" {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-RTL " "Found design unit 1: REG_FILE-RTL" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/REG_FILE.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758792 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/REG_FILE.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "OneBitAdder.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/OneBitAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758794 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "OneBitAdder.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/OneBitAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ONE_BIT_SELECT-BEHAV " "Found design unit 1: ONE_BIT_SELECT-BEHAV" {  } { { "ONE_BIT_SELECT.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/ONE_BIT_SELECT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758795 ""} { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_SELECT " "Found entity 1: ONE_BIT_SELECT" {  } { { "ONE_BIT_SELECT.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/ONE_BIT_SELECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758797 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_two_to_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_two_to_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EIGHT_BIT_TWO_TO_ONE-stru " "Found design unit 1: EIGHT_BIT_TWO_TO_ONE-stru" {  } { { "EIGHT_BIT_TWO_TO_ONE.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_TWO_TO_ONE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758799 ""} { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_BIT_TWO_TO_ONE " "Found entity 1: EIGHT_BIT_TWO_TO_ONE" {  } { { "EIGHT_BIT_TWO_TO_ONE.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_TWO_TO_ONE.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Adder-AdderArch " "Found design unit 1: PC_Adder-AdderArch" {  } { { "PC_Adder.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/PC_Adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758801 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/PC_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EIGHT_BIT_REG-rtl " "Found design unit 1: EIGHT_BIT_REG-rtl" {  } { { "EIGHT_BIT_REG.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_REG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758803 ""} { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_BIT_REG " "Found entity 1: EIGHT_BIT_REG" {  } { { "EIGHT_BIT_REG.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_REG.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_mem-SYN " "Found design unit 1: instruction_mem-SYN" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758806 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_Reg-rtl " "Found design unit 1: IF_ID_Reg-rtl" {  } { { "IF_ID_Reg.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/IF_ID_Reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758808 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "IF_ID_Reg.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/IF_ID_Reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equaltest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equaltest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equalTest-RTL " "Found design unit 1: equalTest-RTL" {  } { { "equalTest.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/equalTest.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758810 ""} { "Info" "ISGN_ENTITY_NAME" "1 equalTest " "Found entity 1: equalTest" {  } { { "equalTest.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/equalTest.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174758810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174758810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycleProc " "Elaborating entity \"MultiCycleProc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554174758906 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MuxOut MultiCycleProc.vhd(26) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(26): used implicit default value for signal \"MuxOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InstructionOut MultiCycleProc.vhd(27) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(27): used implicit default value for signal \"InstructionOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BranchOut MultiCycleProc.vhd(28) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(28): used implicit default value for signal \"BranchOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZeroOut MultiCycleProc.vhd(28) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(28): used implicit default value for signal \"ZeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWriteOut MultiCycleProc.vhd(28) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(28): used implicit default value for signal \"MemWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWriteOut MultiCycleProc.vhd(28) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(28): used implicit default value for signal \"RegWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_BRANCH_ADR_EX_MEM MultiCycleProc.vhd(37) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(37): used implicit default value for signal \"PC_BRANCH_ADR_EX_MEM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_ID_PC MultiCycleProc.vhd(38) " "Verilog HDL or VHDL warning at MultiCycleProc.vhd(38): object \"IF_ID_PC\" assigned a value but never read" {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_WRITE_DATA_IN MultiCycleProc.vhd(37) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(37): used implicit default value for signal \"MEM_WB_WRITE_DATA_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_WRITE_REG_IN MultiCycleProc.vhd(41) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(41): used implicit default value for signal \"MEM_WB_WRITE_REG_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCSrc MultiCycleProc.vhd(43) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(43): used implicit default value for signal \"PCSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IFFlush MultiCycleProc.vhd(43) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(43): used implicit default value for signal \"IFFlush\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IFStall MultiCycleProc.vhd(43) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(43): used implicit default value for signal \"IFStall\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758907 "|MultiCycleProc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_REG_WRITE_SIG MultiCycleProc.vhd(43) " "VHDL Signal Declaration warning at MultiCycleProc.vhd(43): used implicit default value for signal \"MEM_WB_REG_WRITE_SIG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1554174758908 "|MultiCycleProc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BR_EQUAL_SIG MultiCycleProc.vhd(44) " "Verilog HDL or VHDL warning at MultiCycleProc.vhd(44): object \"BR_EQUAL_SIG\" assigned a value but never read" {  } { { "MultiCycleProc.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554174758908 "|MultiCycleProc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_BIT_REG EIGHT_BIT_REG:PC_REG " "Elaborating entity \"EIGHT_BIT_REG\" for hierarchy \"EIGHT_BIT_REG:PC_REG\"" {  } { { "MultiCycleProc.vhd" "PC_REG" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_qBar EIGHT_BIT_REG.vhd(30) " "Verilog HDL or VHDL warning at EIGHT_BIT_REG.vhd(30): object \"d_qBar\" assigned a value but never read" {  } { { "EIGHT_BIT_REG.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_REG.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554174758909 "|MultiCycleProc|EIGHT_BIT_REG:PC_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 EIGHT_BIT_REG:PC_REG\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"EIGHT_BIT_REG:PC_REG\|enARdFF_2:bit7\"" {  } { { "EIGHT_BIT_REG.vhd" "bit7" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_REG.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder PC_Adder:PC_INC " "Elaborating entity \"PC_Adder\" for hierarchy \"PC_Adder:PC_INC\"" {  } { { "MultiCycleProc.vhd" "PC_INC" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder PC_Adder:PC_INC\|oneBitAdder:SingleBitAdd " "Elaborating entity \"oneBitAdder\" for hierarchy \"PC_Adder:PC_INC\|oneBitAdder:SingleBitAdd\"" {  } { { "PC_Adder.vhd" "SingleBitAdd" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/PC_Adder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:MEM_ROM " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:MEM_ROM\"" {  } { { "MultiCycleProc.vhd" "MEM_ROM" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_mem:MEM_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\"" {  } { { "instruction_mem.vhd" "altsyncram_component" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_mem:MEM_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\"" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554174758970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_mem:MEM_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction_mem.hex " "Parameter \"init_file\" = \"instruction_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174758974 ""}  } { { "instruction_mem.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/instruction_mem.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554174758974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uts3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uts3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uts3 " "Found entity 1: altsyncram_uts3" {  } { { "db/altsyncram_uts3.tdf" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/db/altsyncram_uts3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554174759020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554174759020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uts3 instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\|altsyncram_uts3:auto_generated " "Elaborating entity \"altsyncram_uts3\" for hierarchy \"instruction_mem:MEM_ROM\|altsyncram:altsyncram_component\|altsyncram_uts3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_BIT_TWO_TO_ONE EIGHT_BIT_TWO_TO_ONE:BR_MUX " "Elaborating entity \"EIGHT_BIT_TWO_TO_ONE\" for hierarchy \"EIGHT_BIT_TWO_TO_ONE:BR_MUX\"" {  } { { "MultiCycleProc.vhd" "BR_MUX" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_SELECT EIGHT_BIT_TWO_TO_ONE:BR_MUX\|ONE_BIT_SELECT:\\GEN_ONE_BIT_SELECT:0:SELX " "Elaborating entity \"ONE_BIT_SELECT\" for hierarchy \"EIGHT_BIT_TWO_TO_ONE:BR_MUX\|ONE_BIT_SELECT:\\GEN_ONE_BIT_SELECT:0:SELX\"" {  } { { "EIGHT_BIT_TWO_TO_ONE.vhd" "\\GEN_ONE_BIT_SELECT:0:SELX" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_TWO_TO_ONE.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Reg IF_ID_Reg:IF_ID " "Elaborating entity \"IF_ID_Reg\" for hierarchy \"IF_ID_Reg:IF_ID\"" {  } { { "MultiCycleProc.vhd" "IF_ID" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759027 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_qBar IF_ID_Reg.vhd(31) " "Verilog HDL or VHDL warning at IF_ID_Reg.vhd(31): object \"d_qBar\" assigned a value but never read" {  } { { "IF_ID_Reg.vhd" "" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/IF_ID_Reg.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1554174759029 "|MultiCycleProc|IF_ID_Reg:IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE REG_FILE:REGISTER_FILE " "Elaborating entity \"REG_FILE\" for hierarchy \"REG_FILE:REGISTER_FILE\"" {  } { { "MultiCycleProc.vhd" "REGISTER_FILE" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EIGHT_BIT_32_TO_1 REG_FILE:REGISTER_FILE\|EIGHT_BIT_32_TO_1:SEL_R1 " "Elaborating entity \"EIGHT_BIT_32_TO_1\" for hierarchy \"REG_FILE:REGISTER_FILE\|EIGHT_BIT_32_TO_1:SEL_R1\"" {  } { { "REG_FILE.vhd" "SEL_R1" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/REG_FILE.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONE_BIT_1_TO_32 REG_FILE:REGISTER_FILE\|ONE_BIT_1_TO_32:SEL_WRITE " "Elaborating entity \"ONE_BIT_1_TO_32\" for hierarchy \"REG_FILE:REGISTER_FILE\|ONE_BIT_1_TO_32:SEL_WRITE\"" {  } { { "REG_FILE.vhd" "SEL_WRITE" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/REG_FILE.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equalTest equalTest:EQTEST " "Elaborating entity \"equalTest\" for hierarchy \"equalTest:EQTEST\"" {  } { { "MultiCycleProc.vhd" "EQTEST" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockInverter clockInverter:CLK_INV " "Elaborating entity \"clockInverter\" for hierarchy \"clockInverter:CLK_INV\"" {  } { { "MultiCycleProc.vhd" "CLK_INV" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/MultiCycleProc.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759179 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SEL_1TO4 EIGHT_BIT_SIXTEEN_TO_ONE " "Node instance \"SEL_1TO4\" instantiates undefined entity \"EIGHT_BIT_SIXTEEN_TO_ONE\"" {  } { { "EIGHT_BIT_32_TO_1.vhd" "SEL_1TO4" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SEL_5TO8 EIGHT_BIT_SIXTEEN_TO_ONE " "Node instance \"SEL_5TO8\" instantiates undefined entity \"EIGHT_BIT_SIXTEEN_TO_ONE\"" {  } { { "EIGHT_BIT_32_TO_1.vhd" "SEL_5TO8" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 50 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SEL_1TO4 EIGHT_BIT_SIXTEEN_TO_ONE " "Node instance \"SEL_1TO4\" instantiates undefined entity \"EIGHT_BIT_SIXTEEN_TO_ONE\"" {  } { { "EIGHT_BIT_32_TO_1.vhd" "SEL_1TO4" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 49 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SEL_5TO8 EIGHT_BIT_SIXTEEN_TO_ONE " "Node instance \"SEL_5TO8\" instantiates undefined entity \"EIGHT_BIT_SIXTEEN_TO_ONE\"" {  } { { "EIGHT_BIT_32_TO_1.vhd" "SEL_5TO8" { Text "C:/Users/spenc/Uni Third Year/CEG3156/Labs/Lab3/EIGHT_BIT_32_TO_1.vhd" 50 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554174759180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554174759329 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 01 23:12:39 2019 " "Processing ended: Mon Apr 01 23:12:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554174759329 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554174759329 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554174759329 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554174759329 ""}
