cocci_test_suite() {
	struct clk_rate_request *cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 67 */;
	bool cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 35 */;
	bool *cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 31 */;
	u8 *cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 30 */;
	u8 cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 29 */;
	unsigned long cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 27 */;
	struct sun4i_tmds cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 23 */;
	struct sun4i_tmds *cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 21 */;
	struct clk_hw *cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 21 */;
	const char *cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 207 */[2];
	struct clk_init_data cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 205 */;
	struct sun4i_hdmi *cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 203 */;
	int cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 203 */;
	const struct clk_ops cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 194 */;
	u32 cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 171 */;
	struct sun4i_tmds {
		struct clk_hw hw;
		struct sun4i_hdmi *hdmi;
		u8 div_offset;
	} cocci_id/* drivers/gpu/drm/sun4i/sun4i_hdmi_tmds_clk.c 14 */;
}
