// Seed: 994258877
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10,
    output tri1 id_11,
    inout uwire id_12,
    output wor id_13,
    output wor id_14,
    input tri1 id_15,
    input tri1 id_16,
    output supply0 id_17,
    output wor id_18,
    input wor id_19,
    output wire id_20,
    output supply0 id_21,
    output tri0 id_22,
    input wire id_23,
    input tri id_24,
    output wire id_25,
    input tri id_26,
    output tri0 id_27,
    input tri id_28,
    output wor id_29,
    input tri1 id_30,
    input tri0 id_31,
    output tri id_32,
    input wand id_33,
    input tri id_34,
    input tri0 id_35,
    input tri id_36,
    input wor id_37,
    output wand id_38,
    output tri0 id_39,
    output supply1 id_40,
    output wire id_41,
    output wire id_42
    , id_44
);
  wire id_45;
  module_0();
  assign id_0 = 1;
  id_46(
      1'b0, (1 - 1), 1
  );
  xnor (
      id_0,
      id_10,
      id_12,
      id_15,
      id_16,
      id_19,
      id_2,
      id_23,
      id_24,
      id_26,
      id_28,
      id_3,
      id_30,
      id_31,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_4,
      id_44,
      id_45,
      id_5,
      id_7,
      id_8,
      id_9
  );
  wire id_47;
endmodule
