$date
	Sat Oct 26 23:42:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module INSTR_MEM_TB $end
$var wire 32 ! Inst [31:0] $end
$var reg 32 " PC [31:0] $end
$var reg 1 # clk $end
$scope module UUT $end
$var wire 1 # CLK $end
$var wire 32 $ PC [31:0] $end
$var reg 32 % Instr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111111111111111111 %
bx $
0#
bx "
b1111111111111111111111111111111 !
$end
#1
b1 "
b1 $
#2
b100000010010111000100011 !
b100000010010111000100011 %
1#
#3
0#
#4
b10 "
b10 $
#5
b10000000010000010000010011 !
b10000000010000010000010011 %
1#
#6
0#
#7
b11 "
b11 $
#8
b1100011110110111 !
b1100011110110111 %
1#
#9
0#
#10
