ARM GAS  /tmp/ccfcAPtL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdio_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdio_tx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccfcAPtL.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** /**
  69:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  70:Core/Src/stm32f4xx_hal_msp.c ****   */
  71:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  72:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 72 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 78 3 view .LVU1
ARM GAS  /tmp/ccfcAPtL.s 			page 3


  38              	.LBB2:
  39              		.loc 1 78 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 78 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 78 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 78 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 78 3 view .LVU6
  79:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 79 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 79 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 79 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 79 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 79 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 79 3 view .LVU12
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  86:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 86 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_I2C_MspInit
  87              		.syntax unified
ARM GAS  /tmp/ccfcAPtL.s 			page 4


  88              		.thumb
  89              		.thumb_func
  91              	HAL_I2C_MspInit:
  92              	.LVL0:
  93              	.LFB135:
  87:Core/Src/stm32f4xx_hal_msp.c **** 
  88:Core/Src/stm32f4xx_hal_msp.c **** /**
  89:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  90:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  91:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  92:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  93:Core/Src/stm32f4xx_hal_msp.c **** */
  94:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  95:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 95 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 95 1 is_stmt 0 view .LVU15
  99 0000 30B5     		push	{r4, r5, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 12
 102              		.cfi_offset 4, -12
 103              		.cfi_offset 5, -8
 104              		.cfi_offset 14, -4
 105 0002 89B0     		sub	sp, sp, #36
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 48
  96:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 96 3 is_stmt 1 view .LVU16
 109              		.loc 1 96 20 is_stmt 0 view .LVU17
 110 0004 0023     		movs	r3, #0
 111 0006 0393     		str	r3, [sp, #12]
 112 0008 0493     		str	r3, [sp, #16]
 113 000a 0593     		str	r3, [sp, #20]
 114 000c 0693     		str	r3, [sp, #24]
 115 000e 0793     		str	r3, [sp, #28]
  97:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 116              		.loc 1 97 3 is_stmt 1 view .LVU18
 117              		.loc 1 97 10 is_stmt 0 view .LVU19
 118 0010 0268     		ldr	r2, [r0]
 119              		.loc 1 97 5 view .LVU20
 120 0012 144B     		ldr	r3, .L9
 121 0014 9A42     		cmp	r2, r3
 122 0016 01D0     		beq	.L8
 123              	.LVL1:
 124              	.L5:
  98:Core/Src/stm32f4xx_hal_msp.c ****   {
  99:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 101:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 105:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 106:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 107:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/ccfcAPtL.s 			page 5


 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 116:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   }
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c **** }
 125              		.loc 1 123 1 view .LVU21
 126 0018 09B0     		add	sp, sp, #36
 127              	.LCFI4:
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 12
 130              		@ sp needed
 131 001a 30BD     		pop	{r4, r5, pc}
 132              	.LVL2:
 133              	.L8:
 134              	.LCFI5:
 135              		.cfi_restore_state
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 136              		.loc 1 103 5 is_stmt 1 view .LVU22
 137              	.LBB4:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 138              		.loc 1 103 5 view .LVU23
 139 001c 0025     		movs	r5, #0
 140 001e 0195     		str	r5, [sp, #4]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 141              		.loc 1 103 5 view .LVU24
 142 0020 114C     		ldr	r4, .L9+4
 143 0022 236B     		ldr	r3, [r4, #48]
 144 0024 43F00203 		orr	r3, r3, #2
 145 0028 2363     		str	r3, [r4, #48]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 146              		.loc 1 103 5 view .LVU25
 147 002a 236B     		ldr	r3, [r4, #48]
 148 002c 03F00203 		and	r3, r3, #2
 149 0030 0193     		str	r3, [sp, #4]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 150              		.loc 1 103 5 view .LVU26
 151 0032 019B     		ldr	r3, [sp, #4]
 152              	.LBE4:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 153              		.loc 1 103 5 view .LVU27
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 154              		.loc 1 108 5 view .LVU28
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 155              		.loc 1 108 25 is_stmt 0 view .LVU29
 156 0034 4FF44063 		mov	r3, #3072
 157 0038 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccfcAPtL.s 			page 6


 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 109 5 is_stmt 1 view .LVU30
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 109 26 is_stmt 0 view .LVU31
 160 003a 1223     		movs	r3, #18
 161 003c 0493     		str	r3, [sp, #16]
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 110 5 is_stmt 1 view .LVU32
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 163              		.loc 1 111 5 view .LVU33
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 164              		.loc 1 111 27 is_stmt 0 view .LVU34
 165 003e 0323     		movs	r3, #3
 166 0040 0693     		str	r3, [sp, #24]
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 167              		.loc 1 112 5 is_stmt 1 view .LVU35
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 168              		.loc 1 112 31 is_stmt 0 view .LVU36
 169 0042 0423     		movs	r3, #4
 170 0044 0793     		str	r3, [sp, #28]
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 171              		.loc 1 113 5 is_stmt 1 view .LVU37
 172 0046 03A9     		add	r1, sp, #12
 173 0048 0848     		ldr	r0, .L9+8
 174              	.LVL3:
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 113 5 is_stmt 0 view .LVU38
 176 004a FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL4:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 178              		.loc 1 116 5 is_stmt 1 view .LVU39
 179              	.LBB5:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 180              		.loc 1 116 5 view .LVU40
 181 004e 0295     		str	r5, [sp, #8]
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 182              		.loc 1 116 5 view .LVU41
 183 0050 236C     		ldr	r3, [r4, #64]
 184 0052 43F48003 		orr	r3, r3, #4194304
 185 0056 2364     		str	r3, [r4, #64]
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 186              		.loc 1 116 5 view .LVU42
 187 0058 236C     		ldr	r3, [r4, #64]
 188 005a 03F48003 		and	r3, r3, #4194304
 189 005e 0293     		str	r3, [sp, #8]
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 190              		.loc 1 116 5 view .LVU43
 191 0060 029B     		ldr	r3, [sp, #8]
 192              	.LBE5:
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 193              		.loc 1 116 5 view .LVU44
 194              		.loc 1 123 1 is_stmt 0 view .LVU45
 195 0062 D9E7     		b	.L5
 196              	.L10:
 197              		.align	2
 198              	.L9:
 199 0064 00580040 		.word	1073764352
ARM GAS  /tmp/ccfcAPtL.s 			page 7


 200 0068 00380240 		.word	1073887232
 201 006c 00040240 		.word	1073873920
 202              		.cfi_endproc
 203              	.LFE135:
 205              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_I2C_MspDeInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_I2C_MspDeInit:
 213              	.LVL5:
 214              	.LFB136:
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c **** /**
 126:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 127:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 128:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 129:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 130:Core/Src/stm32f4xx_hal_msp.c **** */
 131:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 132:Core/Src/stm32f4xx_hal_msp.c **** {
 215              		.loc 1 132 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 219              		.loc 1 133 3 view .LVU47
 220              		.loc 1 133 10 is_stmt 0 view .LVU48
 221 0000 0268     		ldr	r2, [r0]
 222              		.loc 1 133 5 view .LVU49
 223 0002 0B4B     		ldr	r3, .L18
 224 0004 9A42     		cmp	r2, r3
 225 0006 00D0     		beq	.L17
 226 0008 7047     		bx	lr
 227              	.L17:
 132:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 228              		.loc 1 132 1 view .LVU50
 229 000a 10B5     		push	{r4, lr}
 230              	.LCFI6:
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 4, -8
 233              		.cfi_offset 14, -4
 134:Core/Src/stm32f4xx_hal_msp.c ****   {
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 138:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 139:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 234              		.loc 1 139 5 is_stmt 1 view .LVU51
 235 000c 094A     		ldr	r2, .L18+4
 236 000e 136C     		ldr	r3, [r2, #64]
 237 0010 23F48003 		bic	r3, r3, #4194304
 238 0014 1364     		str	r3, [r2, #64]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 142:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
ARM GAS  /tmp/ccfcAPtL.s 			page 8


 143:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 144:Core/Src/stm32f4xx_hal_msp.c ****     */
 145:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 239              		.loc 1 145 5 view .LVU52
 240 0016 084C     		ldr	r4, .L18+8
 241 0018 4FF48061 		mov	r1, #1024
 242 001c 2046     		mov	r0, r4
 243              	.LVL6:
 244              		.loc 1 145 5 is_stmt 0 view .LVU53
 245 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 246              	.LVL7:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 247              		.loc 1 147 5 is_stmt 1 view .LVU54
 248 0022 4FF40061 		mov	r1, #2048
 249 0026 2046     		mov	r0, r4
 250 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 251              	.LVL8:
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 152:Core/Src/stm32f4xx_hal_msp.c ****   }
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c **** }
 252              		.loc 1 154 1 is_stmt 0 view .LVU55
 253 002c 10BD     		pop	{r4, pc}
 254              	.L19:
 255 002e 00BF     		.align	2
 256              	.L18:
 257 0030 00580040 		.word	1073764352
 258 0034 00380240 		.word	1073887232
 259 0038 00040240 		.word	1073873920
 260              		.cfi_endproc
 261              	.LFE136:
 263              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 264              		.align	1
 265              		.global	HAL_SD_MspInit
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	HAL_SD_MspInit:
 271              	.LVL9:
 272              	.LFB137:
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c **** /**
 157:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP Initialization
 158:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 160:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32f4xx_hal_msp.c **** */
 162:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 163:Core/Src/stm32f4xx_hal_msp.c **** {
 273              		.loc 1 163 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 32
 276              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccfcAPtL.s 			page 9


 277              		.loc 1 163 1 is_stmt 0 view .LVU57
 278 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 279              	.LCFI7:
 280              		.cfi_def_cfa_offset 36
 281              		.cfi_offset 4, -36
 282              		.cfi_offset 5, -32
 283              		.cfi_offset 6, -28
 284              		.cfi_offset 7, -24
 285              		.cfi_offset 8, -20
 286              		.cfi_offset 9, -16
 287              		.cfi_offset 10, -12
 288              		.cfi_offset 11, -8
 289              		.cfi_offset 14, -4
 290 0004 89B0     		sub	sp, sp, #36
 291              	.LCFI8:
 292              		.cfi_def_cfa_offset 72
 164:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 293              		.loc 1 164 3 is_stmt 1 view .LVU58
 294              		.loc 1 164 20 is_stmt 0 view .LVU59
 295 0006 0023     		movs	r3, #0
 296 0008 0393     		str	r3, [sp, #12]
 297 000a 0493     		str	r3, [sp, #16]
 298 000c 0593     		str	r3, [sp, #20]
 299 000e 0693     		str	r3, [sp, #24]
 300 0010 0793     		str	r3, [sp, #28]
 165:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 301              		.loc 1 165 3 is_stmt 1 view .LVU60
 302              		.loc 1 165 9 is_stmt 0 view .LVU61
 303 0012 0268     		ldr	r2, [r0]
 304              		.loc 1 165 5 view .LVU62
 305 0014 594B     		ldr	r3, .L28
 306 0016 9A42     		cmp	r2, r3
 307 0018 02D0     		beq	.L25
 308              	.LVL10:
 309              	.L20:
 166:Core/Src/stm32f4xx_hal_msp.c ****   {
 167:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 0 */
 170:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 174:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 176:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 177:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 178:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 179:Core/Src/stm32f4xx_hal_msp.c ****     */
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
ARM GAS  /tmp/ccfcAPtL.s 			page 10


 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 191:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 199:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO DMA Init */
 202:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO_RX Init */
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Instance = DMA2_Stream3;
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 206:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 209:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 210:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 211:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 212:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 213:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 214:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 215:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 216:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 217:Core/Src/stm32f4xx_hal_msp.c ****     {
 218:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 219:Core/Src/stm32f4xx_hal_msp.c ****     }
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO_TX Init */
 224:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Instance = DMA2_Stream6;
 225:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 226:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 227:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 228:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 229:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 230:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 231:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 232:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 233:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 234:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 235:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 236:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 237:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 238:Core/Src/stm32f4xx_hal_msp.c ****     {
 239:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 240:Core/Src/stm32f4xx_hal_msp.c ****     }
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO interrupt Init */
ARM GAS  /tmp/ccfcAPtL.s 			page 11


 245:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 247:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 1 */
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c ****   }
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c **** }
 310              		.loc 1 253 1 view .LVU63
 311 001a 09B0     		add	sp, sp, #36
 312              	.LCFI9:
 313              		.cfi_remember_state
 314              		.cfi_def_cfa_offset 36
 315              		@ sp needed
 316 001c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 317              	.LVL11:
 318              	.L25:
 319              	.LCFI10:
 320              		.cfi_restore_state
 321              		.loc 1 253 1 view .LVU64
 322 0020 0446     		mov	r4, r0
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 323              		.loc 1 171 5 is_stmt 1 view .LVU65
 324              	.LBB6:
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 325              		.loc 1 171 5 view .LVU66
 326 0022 0025     		movs	r5, #0
 327 0024 0095     		str	r5, [sp]
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 328              		.loc 1 171 5 view .LVU67
 329 0026 03F58633 		add	r3, r3, #68608
 330 002a 5A6C     		ldr	r2, [r3, #68]
 331 002c 42F40062 		orr	r2, r2, #2048
 332 0030 5A64     		str	r2, [r3, #68]
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 333              		.loc 1 171 5 view .LVU68
 334 0032 5A6C     		ldr	r2, [r3, #68]
 335 0034 02F40062 		and	r2, r2, #2048
 336 0038 0092     		str	r2, [sp]
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 171 5 view .LVU69
 338 003a 009A     		ldr	r2, [sp]
 339              	.LBE6:
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 340              		.loc 1 171 5 view .LVU70
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 341              		.loc 1 173 5 view .LVU71
 342              	.LBB7:
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 343              		.loc 1 173 5 view .LVU72
 344 003c 0195     		str	r5, [sp, #4]
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 345              		.loc 1 173 5 view .LVU73
 346 003e 1A6B     		ldr	r2, [r3, #48]
 347 0040 42F00402 		orr	r2, r2, #4
 348 0044 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccfcAPtL.s 			page 12


 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 349              		.loc 1 173 5 view .LVU74
 350 0046 1A6B     		ldr	r2, [r3, #48]
 351 0048 02F00402 		and	r2, r2, #4
 352 004c 0192     		str	r2, [sp, #4]
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 353              		.loc 1 173 5 view .LVU75
 354 004e 019A     		ldr	r2, [sp, #4]
 355              	.LBE7:
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 356              		.loc 1 173 5 view .LVU76
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 357              		.loc 1 174 5 view .LVU77
 358              	.LBB8:
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 359              		.loc 1 174 5 view .LVU78
 360 0050 0295     		str	r5, [sp, #8]
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 361              		.loc 1 174 5 view .LVU79
 362 0052 1A6B     		ldr	r2, [r3, #48]
 363 0054 42F00802 		orr	r2, r2, #8
 364 0058 1A63     		str	r2, [r3, #48]
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 365              		.loc 1 174 5 view .LVU80
 366 005a 1B6B     		ldr	r3, [r3, #48]
 367 005c 03F00803 		and	r3, r3, #8
 368 0060 0293     		str	r3, [sp, #8]
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 369              		.loc 1 174 5 view .LVU81
 370 0062 029B     		ldr	r3, [sp, #8]
 371              	.LBE8:
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 372              		.loc 1 174 5 view .LVU82
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 373              		.loc 1 180 5 view .LVU83
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 374              		.loc 1 180 25 is_stmt 0 view .LVU84
 375 0064 4FF48073 		mov	r3, #256
 376 0068 0393     		str	r3, [sp, #12]
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 377              		.loc 1 181 5 is_stmt 1 view .LVU85
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 378              		.loc 1 181 26 is_stmt 0 view .LVU86
 379 006a 4FF00208 		mov	r8, #2
 380 006e CDF81080 		str	r8, [sp, #16]
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 381              		.loc 1 182 5 is_stmt 1 view .LVU87
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 382              		.loc 1 182 26 is_stmt 0 view .LVU88
 383 0072 4FF0010B 		mov	fp, #1
 384 0076 CDF814B0 		str	fp, [sp, #20]
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 385              		.loc 1 183 5 is_stmt 1 view .LVU89
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 386              		.loc 1 183 27 is_stmt 0 view .LVU90
 387 007a 0326     		movs	r6, #3
 388 007c 0696     		str	r6, [sp, #24]
ARM GAS  /tmp/ccfcAPtL.s 			page 13


 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 389              		.loc 1 184 5 is_stmt 1 view .LVU91
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 390              		.loc 1 184 31 is_stmt 0 view .LVU92
 391 007e 0C27     		movs	r7, #12
 392 0080 0797     		str	r7, [sp, #28]
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 393              		.loc 1 185 5 is_stmt 1 view .LVU93
 394 0082 DFF81091 		ldr	r9, .L28+24
 395 0086 0DEB0701 		add	r1, sp, r7
 396 008a 4846     		mov	r0, r9
 397              	.LVL12:
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 398              		.loc 1 185 5 is_stmt 0 view .LVU94
 399 008c FFF7FEFF 		bl	HAL_GPIO_Init
 400              	.LVL13:
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 401              		.loc 1 187 5 is_stmt 1 view .LVU95
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 402              		.loc 1 187 25 is_stmt 0 view .LVU96
 403 0090 4FF4805A 		mov	r10, #4096
 404 0094 CDF80CA0 		str	r10, [sp, #12]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 405              		.loc 1 188 5 is_stmt 1 view .LVU97
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 406              		.loc 1 188 26 is_stmt 0 view .LVU98
 407 0098 CDF81080 		str	r8, [sp, #16]
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 408              		.loc 1 189 5 is_stmt 1 view .LVU99
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 409              		.loc 1 189 26 is_stmt 0 view .LVU100
 410 009c 0595     		str	r5, [sp, #20]
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 411              		.loc 1 190 5 is_stmt 1 view .LVU101
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 412              		.loc 1 190 27 is_stmt 0 view .LVU102
 413 009e 0696     		str	r6, [sp, #24]
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 414              		.loc 1 191 5 is_stmt 1 view .LVU103
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 415              		.loc 1 191 31 is_stmt 0 view .LVU104
 416 00a0 0797     		str	r7, [sp, #28]
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 417              		.loc 1 192 5 is_stmt 1 view .LVU105
 418 00a2 0DEB0701 		add	r1, sp, r7
 419 00a6 4846     		mov	r0, r9
 420 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 421              	.LVL14:
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422              		.loc 1 194 5 view .LVU106
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 423              		.loc 1 194 25 is_stmt 0 view .LVU107
 424 00ac 4FF00409 		mov	r9, #4
 425 00b0 CDF80C90 		str	r9, [sp, #12]
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 426              		.loc 1 195 5 is_stmt 1 view .LVU108
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  /tmp/ccfcAPtL.s 			page 14


 427              		.loc 1 195 26 is_stmt 0 view .LVU109
 428 00b4 CDF81080 		str	r8, [sp, #16]
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 429              		.loc 1 196 5 is_stmt 1 view .LVU110
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 430              		.loc 1 196 26 is_stmt 0 view .LVU111
 431 00b8 CDF814B0 		str	fp, [sp, #20]
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 432              		.loc 1 197 5 is_stmt 1 view .LVU112
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 433              		.loc 1 197 27 is_stmt 0 view .LVU113
 434 00bc 0696     		str	r6, [sp, #24]
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 435              		.loc 1 198 5 is_stmt 1 view .LVU114
 198:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 436              		.loc 1 198 31 is_stmt 0 view .LVU115
 437 00be 0797     		str	r7, [sp, #28]
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 438              		.loc 1 199 5 is_stmt 1 view .LVU116
 439 00c0 0DEB0701 		add	r1, sp, r7
 440 00c4 2E48     		ldr	r0, .L28+4
 441 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 442              	.LVL15:
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 443              		.loc 1 203 5 view .LVU117
 203:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 444              		.loc 1 203 27 is_stmt 0 view .LVU118
 445 00ca 2E48     		ldr	r0, .L28+8
 446 00cc 2E4B     		ldr	r3, .L28+12
 447 00ce 0360     		str	r3, [r0]
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 448              		.loc 1 204 5 is_stmt 1 view .LVU119
 204:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 449              		.loc 1 204 31 is_stmt 0 view .LVU120
 450 00d0 4FF00063 		mov	r3, #134217728
 451 00d4 4360     		str	r3, [r0, #4]
 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 452              		.loc 1 205 5 is_stmt 1 view .LVU121
 205:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 453              		.loc 1 205 33 is_stmt 0 view .LVU122
 454 00d6 8560     		str	r5, [r0, #8]
 206:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 455              		.loc 1 206 5 is_stmt 1 view .LVU123
 206:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 456              		.loc 1 206 33 is_stmt 0 view .LVU124
 457 00d8 C560     		str	r5, [r0, #12]
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 458              		.loc 1 207 5 is_stmt 1 view .LVU125
 207:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 459              		.loc 1 207 30 is_stmt 0 view .LVU126
 460 00da 4FF48063 		mov	r3, #1024
 461 00de 0361     		str	r3, [r0, #16]
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 462              		.loc 1 208 5 is_stmt 1 view .LVU127
 208:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 463              		.loc 1 208 43 is_stmt 0 view .LVU128
 464 00e0 C0F814A0 		str	r10, [r0, #20]
ARM GAS  /tmp/ccfcAPtL.s 			page 15


 209:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 465              		.loc 1 209 5 is_stmt 1 view .LVU129
 209:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 466              		.loc 1 209 40 is_stmt 0 view .LVU130
 467 00e4 4FF48043 		mov	r3, #16384
 468 00e8 8361     		str	r3, [r0, #24]
 210:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 469              		.loc 1 210 5 is_stmt 1 view .LVU131
 210:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 470              		.loc 1 210 28 is_stmt 0 view .LVU132
 471 00ea 2023     		movs	r3, #32
 472 00ec C361     		str	r3, [r0, #28]
 211:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 473              		.loc 1 211 5 is_stmt 1 view .LVU133
 211:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 474              		.loc 1 211 32 is_stmt 0 view .LVU134
 475 00ee 0562     		str	r5, [r0, #32]
 212:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 476              		.loc 1 212 5 is_stmt 1 view .LVU135
 212:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 477              		.loc 1 212 32 is_stmt 0 view .LVU136
 478 00f0 C0F82490 		str	r9, [r0, #36]
 213:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 479              		.loc 1 213 5 is_stmt 1 view .LVU137
 213:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 480              		.loc 1 213 37 is_stmt 0 view .LVU138
 481 00f4 8662     		str	r6, [r0, #40]
 214:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 482              		.loc 1 214 5 is_stmt 1 view .LVU139
 214:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 483              		.loc 1 214 32 is_stmt 0 view .LVU140
 484 00f6 4FF40003 		mov	r3, #8388608
 485 00fa C362     		str	r3, [r0, #44]
 215:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 486              		.loc 1 215 5 is_stmt 1 view .LVU141
 215:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 487              		.loc 1 215 35 is_stmt 0 view .LVU142
 488 00fc 4FF40013 		mov	r3, #2097152
 489 0100 0363     		str	r3, [r0, #48]
 216:Core/Src/stm32f4xx_hal_msp.c ****     {
 490              		.loc 1 216 5 is_stmt 1 view .LVU143
 216:Core/Src/stm32f4xx_hal_msp.c ****     {
 491              		.loc 1 216 9 is_stmt 0 view .LVU144
 492 0102 FFF7FEFF 		bl	HAL_DMA_Init
 493              	.LVL16:
 216:Core/Src/stm32f4xx_hal_msp.c ****     {
 494              		.loc 1 216 8 view .LVU145
 495 0106 0028     		cmp	r0, #0
 496 0108 31D1     		bne	.L26
 497              	.L22:
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 498              		.loc 1 221 5 is_stmt 1 view .LVU146
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 499              		.loc 1 221 5 view .LVU147
 500 010a 1E4B     		ldr	r3, .L28+8
 501 010c 2364     		str	r3, [r4, #64]
 221:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccfcAPtL.s 			page 16


 502              		.loc 1 221 5 view .LVU148
 503 010e 9C63     		str	r4, [r3, #56]
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 504              		.loc 1 221 5 view .LVU149
 224:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 505              		.loc 1 224 5 view .LVU150
 224:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 506              		.loc 1 224 27 is_stmt 0 view .LVU151
 507 0110 1E48     		ldr	r0, .L28+16
 508 0112 1F4B     		ldr	r3, .L28+20
 509 0114 0360     		str	r3, [r0]
 225:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 510              		.loc 1 225 5 is_stmt 1 view .LVU152
 225:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 511              		.loc 1 225 31 is_stmt 0 view .LVU153
 512 0116 4FF00063 		mov	r3, #134217728
 513 011a 4360     		str	r3, [r0, #4]
 226:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 514              		.loc 1 226 5 is_stmt 1 view .LVU154
 226:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 515              		.loc 1 226 33 is_stmt 0 view .LVU155
 516 011c 4023     		movs	r3, #64
 517 011e 8360     		str	r3, [r0, #8]
 227:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 518              		.loc 1 227 5 is_stmt 1 view .LVU156
 227:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 519              		.loc 1 227 33 is_stmt 0 view .LVU157
 520 0120 0023     		movs	r3, #0
 521 0122 C360     		str	r3, [r0, #12]
 228:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 522              		.loc 1 228 5 is_stmt 1 view .LVU158
 228:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 523              		.loc 1 228 30 is_stmt 0 view .LVU159
 524 0124 4FF48062 		mov	r2, #1024
 525 0128 0261     		str	r2, [r0, #16]
 229:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 526              		.loc 1 229 5 is_stmt 1 view .LVU160
 229:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 527              		.loc 1 229 43 is_stmt 0 view .LVU161
 528 012a 4FF48052 		mov	r2, #4096
 529 012e 4261     		str	r2, [r0, #20]
 230:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 530              		.loc 1 230 5 is_stmt 1 view .LVU162
 230:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 531              		.loc 1 230 40 is_stmt 0 view .LVU163
 532 0130 4FF48042 		mov	r2, #16384
 533 0134 8261     		str	r2, [r0, #24]
 231:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 534              		.loc 1 231 5 is_stmt 1 view .LVU164
 231:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 535              		.loc 1 231 28 is_stmt 0 view .LVU165
 536 0136 2022     		movs	r2, #32
 537 0138 C261     		str	r2, [r0, #28]
 232:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 538              		.loc 1 232 5 is_stmt 1 view .LVU166
 232:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 539              		.loc 1 232 32 is_stmt 0 view .LVU167
ARM GAS  /tmp/ccfcAPtL.s 			page 17


 540 013a 0362     		str	r3, [r0, #32]
 233:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 541              		.loc 1 233 5 is_stmt 1 view .LVU168
 233:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 542              		.loc 1 233 32 is_stmt 0 view .LVU169
 543 013c 0423     		movs	r3, #4
 544 013e 4362     		str	r3, [r0, #36]
 234:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 545              		.loc 1 234 5 is_stmt 1 view .LVU170
 234:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 546              		.loc 1 234 37 is_stmt 0 view .LVU171
 547 0140 0323     		movs	r3, #3
 548 0142 8362     		str	r3, [r0, #40]
 235:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 549              		.loc 1 235 5 is_stmt 1 view .LVU172
 235:Core/Src/stm32f4xx_hal_msp.c ****     hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 550              		.loc 1 235 32 is_stmt 0 view .LVU173
 551 0144 4FF40003 		mov	r3, #8388608
 552 0148 C362     		str	r3, [r0, #44]
 236:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 553              		.loc 1 236 5 is_stmt 1 view .LVU174
 236:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 554              		.loc 1 236 35 is_stmt 0 view .LVU175
 555 014a 4FF40013 		mov	r3, #2097152
 556 014e 0363     		str	r3, [r0, #48]
 237:Core/Src/stm32f4xx_hal_msp.c ****     {
 557              		.loc 1 237 5 is_stmt 1 view .LVU176
 237:Core/Src/stm32f4xx_hal_msp.c ****     {
 558              		.loc 1 237 9 is_stmt 0 view .LVU177
 559 0150 FFF7FEFF 		bl	HAL_DMA_Init
 560              	.LVL17:
 237:Core/Src/stm32f4xx_hal_msp.c ****     {
 561              		.loc 1 237 8 view .LVU178
 562 0154 70B9     		cbnz	r0, .L27
 563              	.L23:
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 564              		.loc 1 242 5 is_stmt 1 view .LVU179
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 565              		.loc 1 242 5 view .LVU180
 566 0156 0D4B     		ldr	r3, .L28+16
 567 0158 E363     		str	r3, [r4, #60]
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 568              		.loc 1 242 5 view .LVU181
 569 015a 9C63     		str	r4, [r3, #56]
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 570              		.loc 1 242 5 view .LVU182
 245:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 571              		.loc 1 245 5 view .LVU183
 572 015c 0022     		movs	r2, #0
 573 015e 1146     		mov	r1, r2
 574 0160 3120     		movs	r0, #49
 575 0162 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 576              	.LVL18:
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 577              		.loc 1 246 5 view .LVU184
 578 0166 3120     		movs	r0, #49
 579 0168 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccfcAPtL.s 			page 18


 580              	.LVL19:
 581              		.loc 1 253 1 is_stmt 0 view .LVU185
 582 016c 55E7     		b	.L20
 583              	.L26:
 218:Core/Src/stm32f4xx_hal_msp.c ****     }
 584              		.loc 1 218 7 is_stmt 1 view .LVU186
 585 016e FFF7FEFF 		bl	Error_Handler
 586              	.LVL20:
 587 0172 CAE7     		b	.L22
 588              	.L27:
 239:Core/Src/stm32f4xx_hal_msp.c ****     }
 589              		.loc 1 239 7 view .LVU187
 590 0174 FFF7FEFF 		bl	Error_Handler
 591              	.LVL21:
 592 0178 EDE7     		b	.L23
 593              	.L29:
 594 017a 00BF     		.align	2
 595              	.L28:
 596 017c 002C0140 		.word	1073818624
 597 0180 000C0240 		.word	1073875968
 598 0184 00000000 		.word	hdma_sdio_rx
 599 0188 58640240 		.word	1073898584
 600 018c 00000000 		.word	hdma_sdio_tx
 601 0190 A0640240 		.word	1073898656
 602 0194 00080240 		.word	1073874944
 603              		.cfi_endproc
 604              	.LFE137:
 606              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 607              		.align	1
 608              		.global	HAL_SD_MspDeInit
 609              		.syntax unified
 610              		.thumb
 611              		.thumb_func
 613              	HAL_SD_MspDeInit:
 614              	.LVL22:
 615              	.LFB138:
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c **** /**
 256:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP De-Initialization
 257:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 258:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 259:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 260:Core/Src/stm32f4xx_hal_msp.c **** */
 261:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 262:Core/Src/stm32f4xx_hal_msp.c **** {
 616              		.loc 1 262 1 view -0
 617              		.cfi_startproc
 618              		@ args = 0, pretend = 0, frame = 0
 619              		@ frame_needed = 0, uses_anonymous_args = 0
 263:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 620              		.loc 1 263 3 view .LVU189
 621              		.loc 1 263 9 is_stmt 0 view .LVU190
 622 0000 0268     		ldr	r2, [r0]
 623              		.loc 1 263 5 view .LVU191
 624 0002 0F4B     		ldr	r3, .L37
 625 0004 9A42     		cmp	r2, r3
 626 0006 00D0     		beq	.L36
ARM GAS  /tmp/ccfcAPtL.s 			page 19


 627 0008 7047     		bx	lr
 628              	.L36:
 262:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 629              		.loc 1 262 1 view .LVU192
 630 000a 10B5     		push	{r4, lr}
 631              	.LCFI11:
 632              		.cfi_def_cfa_offset 8
 633              		.cfi_offset 4, -8
 634              		.cfi_offset 14, -4
 635 000c 0446     		mov	r4, r0
 264:Core/Src/stm32f4xx_hal_msp.c ****   {
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 0 */
 268:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 269:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
 636              		.loc 1 269 5 is_stmt 1 view .LVU193
 637 000e 0D4A     		ldr	r2, .L37+4
 638 0010 536C     		ldr	r3, [r2, #68]
 639 0012 23F40063 		bic	r3, r3, #2048
 640 0016 5364     		str	r3, [r2, #68]
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 272:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 273:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 274:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 275:Core/Src/stm32f4xx_hal_msp.c ****     */
 276:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_12);
 641              		.loc 1 276 5 view .LVU194
 642 0018 4FF48851 		mov	r1, #4352
 643 001c 0A48     		ldr	r0, .L37+8
 644              	.LVL23:
 645              		.loc 1 276 5 is_stmt 0 view .LVU195
 646 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 647              	.LVL24:
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 648              		.loc 1 278 5 is_stmt 1 view .LVU196
 649 0022 0421     		movs	r1, #4
 650 0024 0948     		ldr	r0, .L37+12
 651 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 652              	.LVL25:
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO DMA DeInit */
 281:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmarx);
 653              		.loc 1 281 5 view .LVU197
 654 002a 206C     		ldr	r0, [r4, #64]
 655 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 656              	.LVL26:
 282:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmatx);
 657              		.loc 1 282 5 view .LVU198
 658 0030 E06B     		ldr	r0, [r4, #60]
 659 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 660              	.LVL27:
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO interrupt DeInit */
 285:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SDIO_IRQn);
ARM GAS  /tmp/ccfcAPtL.s 			page 20


 661              		.loc 1 285 5 view .LVU199
 662 0036 3120     		movs	r0, #49
 663 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 664              	.LVL28:
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 289:Core/Src/stm32f4xx_hal_msp.c ****   }
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c **** }
 665              		.loc 1 291 1 is_stmt 0 view .LVU200
 666 003c 10BD     		pop	{r4, pc}
 667              	.LVL29:
 668              	.L38:
 669              		.loc 1 291 1 view .LVU201
 670 003e 00BF     		.align	2
 671              	.L37:
 672 0040 002C0140 		.word	1073818624
 673 0044 00380240 		.word	1073887232
 674 0048 00080240 		.word	1073874944
 675 004c 000C0240 		.word	1073875968
 676              		.cfi_endproc
 677              	.LFE138:
 679              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 680              		.align	1
 681              		.global	HAL_SPI_MspInit
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 686              	HAL_SPI_MspInit:
 687              	.LVL30:
 688              	.LFB139:
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c **** /**
 294:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 295:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 296:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 297:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 298:Core/Src/stm32f4xx_hal_msp.c **** */
 299:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 300:Core/Src/stm32f4xx_hal_msp.c **** {
 689              		.loc 1 300 1 is_stmt 1 view -0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 40
 692              		@ frame_needed = 0, uses_anonymous_args = 0
 693              		.loc 1 300 1 is_stmt 0 view .LVU203
 694 0000 00B5     		push	{lr}
 695              	.LCFI12:
 696              		.cfi_def_cfa_offset 4
 697              		.cfi_offset 14, -4
 698 0002 8BB0     		sub	sp, sp, #44
 699              	.LCFI13:
 700              		.cfi_def_cfa_offset 48
 301:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 701              		.loc 1 301 3 is_stmt 1 view .LVU204
 702              		.loc 1 301 20 is_stmt 0 view .LVU205
 703 0004 0023     		movs	r3, #0
ARM GAS  /tmp/ccfcAPtL.s 			page 21


 704 0006 0593     		str	r3, [sp, #20]
 705 0008 0693     		str	r3, [sp, #24]
 706 000a 0793     		str	r3, [sp, #28]
 707 000c 0893     		str	r3, [sp, #32]
 708 000e 0993     		str	r3, [sp, #36]
 302:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 709              		.loc 1 302 3 is_stmt 1 view .LVU206
 710              		.loc 1 302 10 is_stmt 0 view .LVU207
 711 0010 0368     		ldr	r3, [r0]
 712              		.loc 1 302 5 view .LVU208
 713 0012 274A     		ldr	r2, .L45
 714 0014 9342     		cmp	r3, r2
 715 0016 05D0     		beq	.L43
 303:Core/Src/stm32f4xx_hal_msp.c ****   {
 304:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 307:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 308:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 310:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 311:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 312:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 313:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 314:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 315:Core/Src/stm32f4xx_hal_msp.c ****     */
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 320:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 321:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 323:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 325:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 326:Core/Src/stm32f4xx_hal_msp.c ****   }
 327:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 716              		.loc 1 327 8 is_stmt 1 view .LVU209
 717              		.loc 1 327 10 is_stmt 0 view .LVU210
 718 0018 264A     		ldr	r2, .L45+4
 719 001a 9342     		cmp	r3, r2
 720 001c 25D0     		beq	.L44
 721              	.LVL31:
 722              	.L39:
 328:Core/Src/stm32f4xx_hal_msp.c ****   {
 329:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 330:Core/Src/stm32f4xx_hal_msp.c **** 
 331:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 332:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 333:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 336:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 337:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI3_SCK
 338:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI3_MISO
 339:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI3_MOSI
ARM GAS  /tmp/ccfcAPtL.s 			page 22


 340:Core/Src/stm32f4xx_hal_msp.c ****     */
 341:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 342:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 343:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 345:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 346:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 347:Core/Src/stm32f4xx_hal_msp.c **** 
 348:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 350:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 351:Core/Src/stm32f4xx_hal_msp.c ****   }
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 353:Core/Src/stm32f4xx_hal_msp.c **** }
 723              		.loc 1 353 1 view .LVU211
 724 001e 0BB0     		add	sp, sp, #44
 725              	.LCFI14:
 726              		.cfi_remember_state
 727              		.cfi_def_cfa_offset 4
 728              		@ sp needed
 729 0020 5DF804FB 		ldr	pc, [sp], #4
 730              	.LVL32:
 731              	.L43:
 732              	.LCFI15:
 733              		.cfi_restore_state
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 734              		.loc 1 308 5 is_stmt 1 view .LVU212
 735              	.LBB9:
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 736              		.loc 1 308 5 view .LVU213
 737 0024 0021     		movs	r1, #0
 738 0026 0191     		str	r1, [sp, #4]
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 739              		.loc 1 308 5 view .LVU214
 740 0028 234B     		ldr	r3, .L45+8
 741 002a 5A6C     		ldr	r2, [r3, #68]
 742 002c 42F48052 		orr	r2, r2, #4096
 743 0030 5A64     		str	r2, [r3, #68]
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 744              		.loc 1 308 5 view .LVU215
 745 0032 5A6C     		ldr	r2, [r3, #68]
 746 0034 02F48052 		and	r2, r2, #4096
 747 0038 0192     		str	r2, [sp, #4]
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 748              		.loc 1 308 5 view .LVU216
 749 003a 019A     		ldr	r2, [sp, #4]
 750              	.LBE9:
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 751              		.loc 1 308 5 view .LVU217
 310:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 752              		.loc 1 310 5 view .LVU218
 753              	.LBB10:
 310:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 754              		.loc 1 310 5 view .LVU219
 755 003c 0291     		str	r1, [sp, #8]
 310:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 756              		.loc 1 310 5 view .LVU220
ARM GAS  /tmp/ccfcAPtL.s 			page 23


 757 003e 1A6B     		ldr	r2, [r3, #48]
 758 0040 42F00102 		orr	r2, r2, #1
 759 0044 1A63     		str	r2, [r3, #48]
 310:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 760              		.loc 1 310 5 view .LVU221
 761 0046 1B6B     		ldr	r3, [r3, #48]
 762 0048 03F00103 		and	r3, r3, #1
 763 004c 0293     		str	r3, [sp, #8]
 310:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 764              		.loc 1 310 5 view .LVU222
 765 004e 029B     		ldr	r3, [sp, #8]
 766              	.LBE10:
 310:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 767              		.loc 1 310 5 view .LVU223
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 768              		.loc 1 316 5 view .LVU224
 316:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 769              		.loc 1 316 25 is_stmt 0 view .LVU225
 770 0050 E023     		movs	r3, #224
 771 0052 0593     		str	r3, [sp, #20]
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 772              		.loc 1 317 5 is_stmt 1 view .LVU226
 317:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 773              		.loc 1 317 26 is_stmt 0 view .LVU227
 774 0054 0223     		movs	r3, #2
 775 0056 0693     		str	r3, [sp, #24]
 318:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 776              		.loc 1 318 5 is_stmt 1 view .LVU228
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 777              		.loc 1 319 5 view .LVU229
 319:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 778              		.loc 1 319 27 is_stmt 0 view .LVU230
 779 0058 0323     		movs	r3, #3
 780 005a 0893     		str	r3, [sp, #32]
 320:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 781              		.loc 1 320 5 is_stmt 1 view .LVU231
 320:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 782              		.loc 1 320 31 is_stmt 0 view .LVU232
 783 005c 0523     		movs	r3, #5
 784 005e 0993     		str	r3, [sp, #36]
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 785              		.loc 1 321 5 is_stmt 1 view .LVU233
 786 0060 05A9     		add	r1, sp, #20
 787 0062 1648     		ldr	r0, .L45+12
 788              	.LVL33:
 321:Core/Src/stm32f4xx_hal_msp.c **** 
 789              		.loc 1 321 5 is_stmt 0 view .LVU234
 790 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 791              	.LVL34:
 792 0068 D9E7     		b	.L39
 793              	.LVL35:
 794              	.L44:
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 795              		.loc 1 333 5 is_stmt 1 view .LVU235
 796              	.LBB11:
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 797              		.loc 1 333 5 view .LVU236
ARM GAS  /tmp/ccfcAPtL.s 			page 24


 798 006a 0021     		movs	r1, #0
 799 006c 0391     		str	r1, [sp, #12]
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 800              		.loc 1 333 5 view .LVU237
 801 006e 124B     		ldr	r3, .L45+8
 802 0070 1A6C     		ldr	r2, [r3, #64]
 803 0072 42F40042 		orr	r2, r2, #32768
 804 0076 1A64     		str	r2, [r3, #64]
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 805              		.loc 1 333 5 view .LVU238
 806 0078 1A6C     		ldr	r2, [r3, #64]
 807 007a 02F40042 		and	r2, r2, #32768
 808 007e 0392     		str	r2, [sp, #12]
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 809              		.loc 1 333 5 view .LVU239
 810 0080 039A     		ldr	r2, [sp, #12]
 811              	.LBE11:
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 812              		.loc 1 333 5 view .LVU240
 335:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 813              		.loc 1 335 5 view .LVU241
 814              	.LBB12:
 335:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 815              		.loc 1 335 5 view .LVU242
 816 0082 0491     		str	r1, [sp, #16]
 335:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 817              		.loc 1 335 5 view .LVU243
 818 0084 1A6B     		ldr	r2, [r3, #48]
 819 0086 42F00202 		orr	r2, r2, #2
 820 008a 1A63     		str	r2, [r3, #48]
 335:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 821              		.loc 1 335 5 view .LVU244
 822 008c 1B6B     		ldr	r3, [r3, #48]
 823 008e 03F00203 		and	r3, r3, #2
 824 0092 0493     		str	r3, [sp, #16]
 335:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 825              		.loc 1 335 5 view .LVU245
 826 0094 049B     		ldr	r3, [sp, #16]
 827              	.LBE12:
 335:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 828              		.loc 1 335 5 view .LVU246
 341:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 829              		.loc 1 341 5 view .LVU247
 341:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 830              		.loc 1 341 25 is_stmt 0 view .LVU248
 831 0096 3823     		movs	r3, #56
 832 0098 0593     		str	r3, [sp, #20]
 342:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 833              		.loc 1 342 5 is_stmt 1 view .LVU249
 342:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 834              		.loc 1 342 26 is_stmt 0 view .LVU250
 835 009a 0223     		movs	r3, #2
 836 009c 0693     		str	r3, [sp, #24]
 343:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 837              		.loc 1 343 5 is_stmt 1 view .LVU251
 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 838              		.loc 1 344 5 view .LVU252
ARM GAS  /tmp/ccfcAPtL.s 			page 25


 344:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 839              		.loc 1 344 27 is_stmt 0 view .LVU253
 840 009e 0323     		movs	r3, #3
 841 00a0 0893     		str	r3, [sp, #32]
 345:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 842              		.loc 1 345 5 is_stmt 1 view .LVU254
 345:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 843              		.loc 1 345 31 is_stmt 0 view .LVU255
 844 00a2 0623     		movs	r3, #6
 845 00a4 0993     		str	r3, [sp, #36]
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 846              		.loc 1 346 5 is_stmt 1 view .LVU256
 847 00a6 05A9     		add	r1, sp, #20
 848 00a8 0548     		ldr	r0, .L45+16
 849              	.LVL36:
 346:Core/Src/stm32f4xx_hal_msp.c **** 
 850              		.loc 1 346 5 is_stmt 0 view .LVU257
 851 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 852              	.LVL37:
 853              		.loc 1 353 1 view .LVU258
 854 00ae B6E7     		b	.L39
 855              	.L46:
 856              		.align	2
 857              	.L45:
 858 00b0 00300140 		.word	1073819648
 859 00b4 003C0040 		.word	1073757184
 860 00b8 00380240 		.word	1073887232
 861 00bc 00000240 		.word	1073872896
 862 00c0 00040240 		.word	1073873920
 863              		.cfi_endproc
 864              	.LFE139:
 866              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 867              		.align	1
 868              		.global	HAL_SPI_MspDeInit
 869              		.syntax unified
 870              		.thumb
 871              		.thumb_func
 873              	HAL_SPI_MspDeInit:
 874              	.LVL38:
 875              	.LFB140:
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 355:Core/Src/stm32f4xx_hal_msp.c **** /**
 356:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 357:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 358:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 359:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 360:Core/Src/stm32f4xx_hal_msp.c **** */
 361:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 362:Core/Src/stm32f4xx_hal_msp.c **** {
 876              		.loc 1 362 1 is_stmt 1 view -0
 877              		.cfi_startproc
 878              		@ args = 0, pretend = 0, frame = 0
 879              		@ frame_needed = 0, uses_anonymous_args = 0
 880              		.loc 1 362 1 is_stmt 0 view .LVU260
 881 0000 08B5     		push	{r3, lr}
 882              	.LCFI16:
 883              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccfcAPtL.s 			page 26


 884              		.cfi_offset 3, -8
 885              		.cfi_offset 14, -4
 363:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 886              		.loc 1 363 3 is_stmt 1 view .LVU261
 887              		.loc 1 363 10 is_stmt 0 view .LVU262
 888 0002 0368     		ldr	r3, [r0]
 889              		.loc 1 363 5 view .LVU263
 890 0004 0E4A     		ldr	r2, .L53
 891 0006 9342     		cmp	r3, r2
 892 0008 03D0     		beq	.L51
 364:Core/Src/stm32f4xx_hal_msp.c ****   {
 365:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 367:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 368:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 369:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 371:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 372:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 373:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 374:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 375:Core/Src/stm32f4xx_hal_msp.c ****     */
 376:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 377:Core/Src/stm32f4xx_hal_msp.c **** 
 378:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 380:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 381:Core/Src/stm32f4xx_hal_msp.c ****   }
 382:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 893              		.loc 1 382 8 is_stmt 1 view .LVU264
 894              		.loc 1 382 10 is_stmt 0 view .LVU265
 895 000a 0E4A     		ldr	r2, .L53+4
 896 000c 9342     		cmp	r3, r2
 897 000e 0BD0     		beq	.L52
 898              	.LVL39:
 899              	.L47:
 383:Core/Src/stm32f4xx_hal_msp.c ****   {
 384:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 385:Core/Src/stm32f4xx_hal_msp.c **** 
 386:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 387:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 388:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 389:Core/Src/stm32f4xx_hal_msp.c **** 
 390:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 391:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> SPI3_SCK
 392:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> SPI3_MISO
 393:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> SPI3_MOSI
 394:Core/Src/stm32f4xx_hal_msp.c ****     */
 395:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 396:Core/Src/stm32f4xx_hal_msp.c **** 
 397:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 399:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 400:Core/Src/stm32f4xx_hal_msp.c ****   }
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 402:Core/Src/stm32f4xx_hal_msp.c **** }
 900              		.loc 1 402 1 view .LVU266
ARM GAS  /tmp/ccfcAPtL.s 			page 27


 901 0010 08BD     		pop	{r3, pc}
 902              	.LVL40:
 903              	.L51:
 369:Core/Src/stm32f4xx_hal_msp.c **** 
 904              		.loc 1 369 5 is_stmt 1 view .LVU267
 905 0012 02F58432 		add	r2, r2, #67584
 906 0016 536C     		ldr	r3, [r2, #68]
 907 0018 23F48053 		bic	r3, r3, #4096
 908 001c 5364     		str	r3, [r2, #68]
 376:Core/Src/stm32f4xx_hal_msp.c **** 
 909              		.loc 1 376 5 view .LVU268
 910 001e E021     		movs	r1, #224
 911 0020 0948     		ldr	r0, .L53+8
 912              	.LVL41:
 376:Core/Src/stm32f4xx_hal_msp.c **** 
 913              		.loc 1 376 5 is_stmt 0 view .LVU269
 914 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 915              	.LVL42:
 916 0026 F3E7     		b	.L47
 917              	.LVL43:
 918              	.L52:
 388:Core/Src/stm32f4xx_hal_msp.c **** 
 919              		.loc 1 388 5 is_stmt 1 view .LVU270
 920 0028 02F5FE32 		add	r2, r2, #130048
 921 002c 136C     		ldr	r3, [r2, #64]
 922 002e 23F40043 		bic	r3, r3, #32768
 923 0032 1364     		str	r3, [r2, #64]
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 924              		.loc 1 395 5 view .LVU271
 925 0034 3821     		movs	r1, #56
 926 0036 0548     		ldr	r0, .L53+12
 927              	.LVL44:
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 928              		.loc 1 395 5 is_stmt 0 view .LVU272
 929 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 930              	.LVL45:
 931              		.loc 1 402 1 view .LVU273
 932 003c E8E7     		b	.L47
 933              	.L54:
 934 003e 00BF     		.align	2
 935              	.L53:
 936 0040 00300140 		.word	1073819648
 937 0044 003C0040 		.word	1073757184
 938 0048 00000240 		.word	1073872896
 939 004c 00040240 		.word	1073873920
 940              		.cfi_endproc
 941              	.LFE140:
 943              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 944              		.align	1
 945              		.global	HAL_UART_MspInit
 946              		.syntax unified
 947              		.thumb
 948              		.thumb_func
 950              	HAL_UART_MspInit:
 951              	.LVL46:
 952              	.LFB141:
 403:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccfcAPtL.s 			page 28


 404:Core/Src/stm32f4xx_hal_msp.c **** /**
 405:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 406:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 407:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 408:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 409:Core/Src/stm32f4xx_hal_msp.c **** */
 410:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 411:Core/Src/stm32f4xx_hal_msp.c **** {
 953              		.loc 1 411 1 is_stmt 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 32
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957              		.loc 1 411 1 is_stmt 0 view .LVU275
 958 0000 30B5     		push	{r4, r5, lr}
 959              	.LCFI17:
 960              		.cfi_def_cfa_offset 12
 961              		.cfi_offset 4, -12
 962              		.cfi_offset 5, -8
 963              		.cfi_offset 14, -4
 964 0002 89B0     		sub	sp, sp, #36
 965              	.LCFI18:
 966              		.cfi_def_cfa_offset 48
 412:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 967              		.loc 1 412 3 is_stmt 1 view .LVU276
 968              		.loc 1 412 20 is_stmt 0 view .LVU277
 969 0004 0023     		movs	r3, #0
 970 0006 0393     		str	r3, [sp, #12]
 971 0008 0493     		str	r3, [sp, #16]
 972 000a 0593     		str	r3, [sp, #20]
 973 000c 0693     		str	r3, [sp, #24]
 974 000e 0793     		str	r3, [sp, #28]
 413:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 975              		.loc 1 413 3 is_stmt 1 view .LVU278
 976              		.loc 1 413 11 is_stmt 0 view .LVU279
 977 0010 0268     		ldr	r2, [r0]
 978              		.loc 1 413 5 view .LVU280
 979 0012 2F4B     		ldr	r3, .L63
 980 0014 9A42     		cmp	r2, r3
 981 0016 01D0     		beq	.L60
 982              	.LVL47:
 983              	.L55:
 414:Core/Src/stm32f4xx_hal_msp.c ****   {
 415:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 416:Core/Src/stm32f4xx_hal_msp.c **** 
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 418:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 419:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 421:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 422:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 423:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 424:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 425:Core/Src/stm32f4xx_hal_msp.c ****     */
 426:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 427:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 428:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 429:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccfcAPtL.s 			page 29


 430:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 431:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 433:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 434:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_RX Init */
 435:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 436:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 437:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 438:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 439:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 440:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 441:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 442:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 443:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 444:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 445:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 446:Core/Src/stm32f4xx_hal_msp.c ****     {
 447:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 448:Core/Src/stm32f4xx_hal_msp.c ****     }
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 450:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 451:Core/Src/stm32f4xx_hal_msp.c **** 
 452:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_TX Init */
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 455:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 456:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 457:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 458:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 459:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 460:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 461:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 462:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 463:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 464:Core/Src/stm32f4xx_hal_msp.c ****     {
 465:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 466:Core/Src/stm32f4xx_hal_msp.c ****     }
 467:Core/Src/stm32f4xx_hal_msp.c **** 
 468:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 469:Core/Src/stm32f4xx_hal_msp.c **** 
 470:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 471:Core/Src/stm32f4xx_hal_msp.c **** 
 472:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 473:Core/Src/stm32f4xx_hal_msp.c **** 
 474:Core/Src/stm32f4xx_hal_msp.c ****   }
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 476:Core/Src/stm32f4xx_hal_msp.c **** }
 984              		.loc 1 476 1 view .LVU281
 985 0018 09B0     		add	sp, sp, #36
 986              	.LCFI19:
 987              		.cfi_remember_state
 988              		.cfi_def_cfa_offset 12
 989              		@ sp needed
 990 001a 30BD     		pop	{r4, r5, pc}
 991              	.LVL48:
 992              	.L60:
 993              	.LCFI20:
ARM GAS  /tmp/ccfcAPtL.s 			page 30


 994              		.cfi_restore_state
 995              		.loc 1 476 1 view .LVU282
 996 001c 0446     		mov	r4, r0
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 997              		.loc 1 419 5 is_stmt 1 view .LVU283
 998              	.LBB13:
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 999              		.loc 1 419 5 view .LVU284
 1000 001e 0025     		movs	r5, #0
 1001 0020 0195     		str	r5, [sp, #4]
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 1002              		.loc 1 419 5 view .LVU285
 1003 0022 03F5FA33 		add	r3, r3, #128000
 1004 0026 1A6C     		ldr	r2, [r3, #64]
 1005 0028 42F40032 		orr	r2, r2, #131072
 1006 002c 1A64     		str	r2, [r3, #64]
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 1007              		.loc 1 419 5 view .LVU286
 1008 002e 1A6C     		ldr	r2, [r3, #64]
 1009 0030 02F40032 		and	r2, r2, #131072
 1010 0034 0192     		str	r2, [sp, #4]
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 1011              		.loc 1 419 5 view .LVU287
 1012 0036 019A     		ldr	r2, [sp, #4]
 1013              	.LBE13:
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 1014              		.loc 1 419 5 view .LVU288
 421:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1015              		.loc 1 421 5 view .LVU289
 1016              	.LBB14:
 421:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1017              		.loc 1 421 5 view .LVU290
 1018 0038 0295     		str	r5, [sp, #8]
 421:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1019              		.loc 1 421 5 view .LVU291
 1020 003a 1A6B     		ldr	r2, [r3, #48]
 1021 003c 42F00102 		orr	r2, r2, #1
 1022 0040 1A63     		str	r2, [r3, #48]
 421:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1023              		.loc 1 421 5 view .LVU292
 1024 0042 1B6B     		ldr	r3, [r3, #48]
 1025 0044 03F00103 		and	r3, r3, #1
 1026 0048 0293     		str	r3, [sp, #8]
 421:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1027              		.loc 1 421 5 view .LVU293
 1028 004a 029B     		ldr	r3, [sp, #8]
 1029              	.LBE14:
 421:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1030              		.loc 1 421 5 view .LVU294
 426:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1031              		.loc 1 426 5 view .LVU295
 426:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1032              		.loc 1 426 25 is_stmt 0 view .LVU296
 1033 004c 0C23     		movs	r3, #12
 1034 004e 0393     		str	r3, [sp, #12]
 427:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1035              		.loc 1 427 5 is_stmt 1 view .LVU297
ARM GAS  /tmp/ccfcAPtL.s 			page 31


 427:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1036              		.loc 1 427 26 is_stmt 0 view .LVU298
 1037 0050 0223     		movs	r3, #2
 1038 0052 0493     		str	r3, [sp, #16]
 428:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1039              		.loc 1 428 5 is_stmt 1 view .LVU299
 429:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1040              		.loc 1 429 5 view .LVU300
 429:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1041              		.loc 1 429 27 is_stmt 0 view .LVU301
 1042 0054 0323     		movs	r3, #3
 1043 0056 0693     		str	r3, [sp, #24]
 430:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1044              		.loc 1 430 5 is_stmt 1 view .LVU302
 430:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1045              		.loc 1 430 31 is_stmt 0 view .LVU303
 1046 0058 0723     		movs	r3, #7
 1047 005a 0793     		str	r3, [sp, #28]
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 1048              		.loc 1 431 5 is_stmt 1 view .LVU304
 1049 005c 03A9     		add	r1, sp, #12
 1050 005e 1D48     		ldr	r0, .L63+4
 1051              	.LVL49:
 431:Core/Src/stm32f4xx_hal_msp.c **** 
 1052              		.loc 1 431 5 is_stmt 0 view .LVU305
 1053 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 1054              	.LVL50:
 435:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1055              		.loc 1 435 5 is_stmt 1 view .LVU306
 435:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1056              		.loc 1 435 29 is_stmt 0 view .LVU307
 1057 0064 1C48     		ldr	r0, .L63+8
 1058 0066 1D4B     		ldr	r3, .L63+12
 1059 0068 0360     		str	r3, [r0]
 436:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1060              		.loc 1 436 5 is_stmt 1 view .LVU308
 436:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1061              		.loc 1 436 33 is_stmt 0 view .LVU309
 1062 006a 4FF00063 		mov	r3, #134217728
 1063 006e 4360     		str	r3, [r0, #4]
 437:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1064              		.loc 1 437 5 is_stmt 1 view .LVU310
 437:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1065              		.loc 1 437 35 is_stmt 0 view .LVU311
 1066 0070 8560     		str	r5, [r0, #8]
 438:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1067              		.loc 1 438 5 is_stmt 1 view .LVU312
 438:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1068              		.loc 1 438 35 is_stmt 0 view .LVU313
 1069 0072 C560     		str	r5, [r0, #12]
 439:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1070              		.loc 1 439 5 is_stmt 1 view .LVU314
 439:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1071              		.loc 1 439 32 is_stmt 0 view .LVU315
 1072 0074 4FF48063 		mov	r3, #1024
 1073 0078 0361     		str	r3, [r0, #16]
 440:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
ARM GAS  /tmp/ccfcAPtL.s 			page 32


 1074              		.loc 1 440 5 is_stmt 1 view .LVU316
 440:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1075              		.loc 1 440 45 is_stmt 0 view .LVU317
 1076 007a 4561     		str	r5, [r0, #20]
 441:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1077              		.loc 1 441 5 is_stmt 1 view .LVU318
 441:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1078              		.loc 1 441 42 is_stmt 0 view .LVU319
 1079 007c 8561     		str	r5, [r0, #24]
 442:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1080              		.loc 1 442 5 is_stmt 1 view .LVU320
 442:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1081              		.loc 1 442 30 is_stmt 0 view .LVU321
 1082 007e C561     		str	r5, [r0, #28]
 443:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1083              		.loc 1 443 5 is_stmt 1 view .LVU322
 443:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1084              		.loc 1 443 34 is_stmt 0 view .LVU323
 1085 0080 0562     		str	r5, [r0, #32]
 444:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1086              		.loc 1 444 5 is_stmt 1 view .LVU324
 444:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1087              		.loc 1 444 34 is_stmt 0 view .LVU325
 1088 0082 4562     		str	r5, [r0, #36]
 445:Core/Src/stm32f4xx_hal_msp.c ****     {
 1089              		.loc 1 445 5 is_stmt 1 view .LVU326
 445:Core/Src/stm32f4xx_hal_msp.c ****     {
 1090              		.loc 1 445 9 is_stmt 0 view .LVU327
 1091 0084 FFF7FEFF 		bl	HAL_DMA_Init
 1092              	.LVL51:
 445:Core/Src/stm32f4xx_hal_msp.c ****     {
 1093              		.loc 1 445 8 view .LVU328
 1094 0088 D8B9     		cbnz	r0, .L61
 1095              	.L57:
 450:Core/Src/stm32f4xx_hal_msp.c **** 
 1096              		.loc 1 450 5 is_stmt 1 view .LVU329
 450:Core/Src/stm32f4xx_hal_msp.c **** 
 1097              		.loc 1 450 5 view .LVU330
 1098 008a 134B     		ldr	r3, .L63+8
 1099 008c E363     		str	r3, [r4, #60]
 450:Core/Src/stm32f4xx_hal_msp.c **** 
 1100              		.loc 1 450 5 view .LVU331
 1101 008e 9C63     		str	r4, [r3, #56]
 450:Core/Src/stm32f4xx_hal_msp.c **** 
 1102              		.loc 1 450 5 view .LVU332
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1103              		.loc 1 453 5 view .LVU333
 453:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1104              		.loc 1 453 29 is_stmt 0 view .LVU334
 1105 0090 1348     		ldr	r0, .L63+16
 1106 0092 144B     		ldr	r3, .L63+20
 1107 0094 0360     		str	r3, [r0]
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1108              		.loc 1 454 5 is_stmt 1 view .LVU335
 454:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1109              		.loc 1 454 33 is_stmt 0 view .LVU336
 1110 0096 4FF00063 		mov	r3, #134217728
ARM GAS  /tmp/ccfcAPtL.s 			page 33


 1111 009a 4360     		str	r3, [r0, #4]
 455:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1112              		.loc 1 455 5 is_stmt 1 view .LVU337
 455:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1113              		.loc 1 455 35 is_stmt 0 view .LVU338
 1114 009c 4023     		movs	r3, #64
 1115 009e 8360     		str	r3, [r0, #8]
 456:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1116              		.loc 1 456 5 is_stmt 1 view .LVU339
 456:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1117              		.loc 1 456 35 is_stmt 0 view .LVU340
 1118 00a0 0023     		movs	r3, #0
 1119 00a2 C360     		str	r3, [r0, #12]
 457:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1120              		.loc 1 457 5 is_stmt 1 view .LVU341
 457:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1121              		.loc 1 457 32 is_stmt 0 view .LVU342
 1122 00a4 4FF48062 		mov	r2, #1024
 1123 00a8 0261     		str	r2, [r0, #16]
 458:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1124              		.loc 1 458 5 is_stmt 1 view .LVU343
 458:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1125              		.loc 1 458 45 is_stmt 0 view .LVU344
 1126 00aa 4361     		str	r3, [r0, #20]
 459:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1127              		.loc 1 459 5 is_stmt 1 view .LVU345
 459:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1128              		.loc 1 459 42 is_stmt 0 view .LVU346
 1129 00ac 8361     		str	r3, [r0, #24]
 460:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1130              		.loc 1 460 5 is_stmt 1 view .LVU347
 460:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1131              		.loc 1 460 30 is_stmt 0 view .LVU348
 1132 00ae C361     		str	r3, [r0, #28]
 461:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1133              		.loc 1 461 5 is_stmt 1 view .LVU349
 461:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1134              		.loc 1 461 34 is_stmt 0 view .LVU350
 1135 00b0 0362     		str	r3, [r0, #32]
 462:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1136              		.loc 1 462 5 is_stmt 1 view .LVU351
 462:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1137              		.loc 1 462 34 is_stmt 0 view .LVU352
 1138 00b2 4362     		str	r3, [r0, #36]
 463:Core/Src/stm32f4xx_hal_msp.c ****     {
 1139              		.loc 1 463 5 is_stmt 1 view .LVU353
 463:Core/Src/stm32f4xx_hal_msp.c ****     {
 1140              		.loc 1 463 9 is_stmt 0 view .LVU354
 1141 00b4 FFF7FEFF 		bl	HAL_DMA_Init
 1142              	.LVL52:
 463:Core/Src/stm32f4xx_hal_msp.c ****     {
 1143              		.loc 1 463 8 view .LVU355
 1144 00b8 30B9     		cbnz	r0, .L62
 1145              	.L58:
 468:Core/Src/stm32f4xx_hal_msp.c **** 
 1146              		.loc 1 468 5 is_stmt 1 view .LVU356
 468:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccfcAPtL.s 			page 34


 1147              		.loc 1 468 5 view .LVU357
 1148 00ba 094B     		ldr	r3, .L63+16
 1149 00bc A363     		str	r3, [r4, #56]
 468:Core/Src/stm32f4xx_hal_msp.c **** 
 1150              		.loc 1 468 5 view .LVU358
 1151 00be 9C63     		str	r4, [r3, #56]
 468:Core/Src/stm32f4xx_hal_msp.c **** 
 1152              		.loc 1 468 5 view .LVU359
 1153              		.loc 1 476 1 is_stmt 0 view .LVU360
 1154 00c0 AAE7     		b	.L55
 1155              	.L61:
 447:Core/Src/stm32f4xx_hal_msp.c ****     }
 1156              		.loc 1 447 7 is_stmt 1 view .LVU361
 1157 00c2 FFF7FEFF 		bl	Error_Handler
 1158              	.LVL53:
 1159 00c6 E0E7     		b	.L57
 1160              	.L62:
 465:Core/Src/stm32f4xx_hal_msp.c ****     }
 1161              		.loc 1 465 7 view .LVU362
 1162 00c8 FFF7FEFF 		bl	Error_Handler
 1163              	.LVL54:
 1164 00cc F5E7     		b	.L58
 1165              	.L64:
 1166 00ce 00BF     		.align	2
 1167              	.L63:
 1168 00d0 00440040 		.word	1073759232
 1169 00d4 00000240 		.word	1073872896
 1170 00d8 00000000 		.word	hdma_usart2_rx
 1171 00dc 88600240 		.word	1073897608
 1172 00e0 00000000 		.word	hdma_usart2_tx
 1173 00e4 A0600240 		.word	1073897632
 1174              		.cfi_endproc
 1175              	.LFE141:
 1177              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1178              		.align	1
 1179              		.global	HAL_UART_MspDeInit
 1180              		.syntax unified
 1181              		.thumb
 1182              		.thumb_func
 1184              	HAL_UART_MspDeInit:
 1185              	.LVL55:
 1186              	.LFB142:
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 478:Core/Src/stm32f4xx_hal_msp.c **** /**
 479:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 480:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 481:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 482:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 483:Core/Src/stm32f4xx_hal_msp.c **** */
 484:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 485:Core/Src/stm32f4xx_hal_msp.c **** {
 1187              		.loc 1 485 1 view -0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 486:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 1191              		.loc 1 486 3 view .LVU364
ARM GAS  /tmp/ccfcAPtL.s 			page 35


 1192              		.loc 1 486 11 is_stmt 0 view .LVU365
 1193 0000 0268     		ldr	r2, [r0]
 1194              		.loc 1 486 5 view .LVU366
 1195 0002 0B4B     		ldr	r3, .L72
 1196 0004 9A42     		cmp	r2, r3
 1197 0006 00D0     		beq	.L71
 1198 0008 7047     		bx	lr
 1199              	.L71:
 485:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 1200              		.loc 1 485 1 view .LVU367
 1201 000a 10B5     		push	{r4, lr}
 1202              	.LCFI21:
 1203              		.cfi_def_cfa_offset 8
 1204              		.cfi_offset 4, -8
 1205              		.cfi_offset 14, -4
 1206 000c 0446     		mov	r4, r0
 487:Core/Src/stm32f4xx_hal_msp.c ****   {
 488:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 489:Core/Src/stm32f4xx_hal_msp.c **** 
 490:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 491:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 492:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 1207              		.loc 1 492 5 is_stmt 1 view .LVU368
 1208 000e 094A     		ldr	r2, .L72+4
 1209 0010 136C     		ldr	r3, [r2, #64]
 1210 0012 23F40033 		bic	r3, r3, #131072
 1211 0016 1364     		str	r3, [r2, #64]
 493:Core/Src/stm32f4xx_hal_msp.c **** 
 494:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 495:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 496:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 497:Core/Src/stm32f4xx_hal_msp.c ****     */
 498:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 1212              		.loc 1 498 5 view .LVU369
 1213 0018 0C21     		movs	r1, #12
 1214 001a 0748     		ldr	r0, .L72+8
 1215              	.LVL56:
 1216              		.loc 1 498 5 is_stmt 0 view .LVU370
 1217 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1218              	.LVL57:
 499:Core/Src/stm32f4xx_hal_msp.c **** 
 500:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 501:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 1219              		.loc 1 501 5 is_stmt 1 view .LVU371
 1220 0020 E06B     		ldr	r0, [r4, #60]
 1221 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 1222              	.LVL58:
 502:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1223              		.loc 1 502 5 view .LVU372
 1224 0026 A06B     		ldr	r0, [r4, #56]
 1225 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 1226              	.LVL59:
 503:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 504:Core/Src/stm32f4xx_hal_msp.c **** 
 505:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 506:Core/Src/stm32f4xx_hal_msp.c ****   }
 507:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccfcAPtL.s 			page 36


 508:Core/Src/stm32f4xx_hal_msp.c **** }
 1227              		.loc 1 508 1 is_stmt 0 view .LVU373
 1228 002c 10BD     		pop	{r4, pc}
 1229              	.LVL60:
 1230              	.L73:
 1231              		.loc 1 508 1 view .LVU374
 1232 002e 00BF     		.align	2
 1233              	.L72:
 1234 0030 00440040 		.word	1073759232
 1235 0034 00380240 		.word	1073887232
 1236 0038 00000240 		.word	1073872896
 1237              		.cfi_endproc
 1238              	.LFE142:
 1240              		.text
 1241              	.Letext0:
 1242              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1243              		.file 3 "/opt/st/stm32cubeclt_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 1244              		.file 4 "/opt/st/stm32cubeclt_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1245              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1246              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1247              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1248              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1249              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 1250              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 1251              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1252              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1253              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1254              		.file 14 "Core/Inc/main.h"
ARM GAS  /tmp/ccfcAPtL.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/ccfcAPtL.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccfcAPtL.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccfcAPtL.s:80     .text.HAL_MspInit:00000034 $d
     /tmp/ccfcAPtL.s:85     .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccfcAPtL.s:91     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccfcAPtL.s:199    .text.HAL_I2C_MspInit:00000064 $d
     /tmp/ccfcAPtL.s:206    .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccfcAPtL.s:212    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccfcAPtL.s:257    .text.HAL_I2C_MspDeInit:00000030 $d
     /tmp/ccfcAPtL.s:264    .text.HAL_SD_MspInit:00000000 $t
     /tmp/ccfcAPtL.s:270    .text.HAL_SD_MspInit:00000000 HAL_SD_MspInit
     /tmp/ccfcAPtL.s:596    .text.HAL_SD_MspInit:0000017c $d
     /tmp/ccfcAPtL.s:607    .text.HAL_SD_MspDeInit:00000000 $t
     /tmp/ccfcAPtL.s:613    .text.HAL_SD_MspDeInit:00000000 HAL_SD_MspDeInit
     /tmp/ccfcAPtL.s:672    .text.HAL_SD_MspDeInit:00000040 $d
     /tmp/ccfcAPtL.s:680    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccfcAPtL.s:686    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccfcAPtL.s:858    .text.HAL_SPI_MspInit:000000b0 $d
     /tmp/ccfcAPtL.s:867    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccfcAPtL.s:873    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccfcAPtL.s:936    .text.HAL_SPI_MspDeInit:00000040 $d
     /tmp/ccfcAPtL.s:944    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccfcAPtL.s:950    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccfcAPtL.s:1168   .text.HAL_UART_MspInit:000000d0 $d
     /tmp/ccfcAPtL.s:1178   .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccfcAPtL.s:1184   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccfcAPtL.s:1234   .text.HAL_UART_MspDeInit:00000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_sdio_rx
hdma_sdio_tx
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
hdma_usart2_rx
hdma_usart2_tx
