Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 25 11:29:13 2025
| Host         : ozy running 64-bit major release  (build 9200)
| Command      : report_methodology -file thinpad_top_methodology_drc_routed.rpt -pb thinpad_top_methodology_drc_routed.pb -rpx thinpad_top_methodology_drc_routed.rpx
| Design       : thinpad_top
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 325
+-----------+------------------+--------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                        | Violations |
+-----------+------------------+--------------------------------------------------------------------+------------+
| TIMING-51 | Critical Warning | No common phase between related clocks from parallel MMCMs or PLLs | 2          |
| SYNTH-10  | Warning          | Wide multiplier                                                    | 3          |
| TIMING-18 | Warning          | Missing input or output delay                                      | 110        |
| TIMING-20 | Warning          | Non-clocked latch                                                  | 26         |
| TIMING-30 | Warning          | Sub-optimal master source pin selection for generated clock        | 1          |
| XDCC-1    | Warning          | Scoped Clock constraint overwritten with the same name             | 1          |
| XDCC-7    | Warning          | Scoped Clock constraint overwritten on the same source             | 1          |
| XDCH-2    | Warning          | Same min and max delay values on IO port                           | 181        |
+-----------+------------------+--------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-51#1 Critical Warning
No common phase between related clocks from parallel MMCMs or PLLs  
The clocks clk_out1_pll_example and cpuclk are timed together but have no phase relationship. The design could fail in hardware. The clocks originate from two parallel MMCMs or PLLs and at least one of the block's clock dividers is not set to 1. To be safely timed, all parallel MMCMs or PLLs must have the clock divider set to 1.
Related violations: <none>

TIMING-51#2 Critical Warning
No common phase between related clocks from parallel MMCMs or PLLs  
The clocks cpuclk and clk_out1_pll_example are timed together but have no phase relationship. The design could fail in hardware. The clocks originate from two parallel MMCMs or PLLs and at least one of the block's clock dividers is not set to 1. To be safely timed, all parallel MMCMs or PLLs must have the clock divider set to 1.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at cpu/alu/result0 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at cpu/alu/result0__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at cpu/alu/result0__1 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[10] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[11] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[12] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[13] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[14] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[15] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[16] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[17] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[18] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[19] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[20] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[21] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[22] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[23] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[24] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[25] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[26] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[27] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[28] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[29] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[30] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[31] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[7] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[8] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on base_ram_data[9] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[10] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[11] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[12] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[13] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[14] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[15] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[16] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[17] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[18] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[19] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[20] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[21] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[22] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[23] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[24] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[25] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[26] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[27] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[28] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[29] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[30] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[31] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[7] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[8] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on ext_ram_data[9] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[10] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[11] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[12] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[13] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[14] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[15] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[16] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[17] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[18] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[19] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[7] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[8] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on base_ram_addr[9] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[0] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[10] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[11] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[12] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[13] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[14] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[15] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[16] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[17] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[18] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[19] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[4] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[5] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[6] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[7] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[8] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on ext_ram_addr[9] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on ext_ram_be_n[1] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on ext_ram_be_n[2] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on ext_ram_be_n[3] relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on ext_ram_ce_n relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on ext_ram_oe_n relative to clock(s) clk_50M
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on ext_ram_we_n relative to clock(s) clk_50M
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cpu/alu_control/ALU_ctrl_reg[0] cannot be properly analyzed as its control pin cpu/alu_control/ALU_ctrl_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cpu/alu_control/ALU_ctrl_reg[1] cannot be properly analyzed as its control pin cpu/alu_control/ALU_ctrl_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch cpu/alu_control/ALU_ctrl_reg[2] cannot be properly analyzed as its control pin cpu/alu_control/ALU_ctrl_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch cpu/alu_control/ALU_ctrl_reg[3] cannot be properly analyzed as its control pin cpu/alu_control/ALU_ctrl_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch cpu/alu_control/ALU_ctrl_reg[4] cannot be properly analyzed as its control pin cpu/alu_control/ALU_ctrl_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch cpu/alu_control/ALU_ctrl_reg[5] cannot be properly analyzed as its control pin cpu/alu_control/ALU_ctrl_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch cpu/alu_control/ALU_ctrl_reg[6] cannot be properly analyzed as its control pin cpu/alu_control/ALU_ctrl_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch cpu/alu_control/ALU_ctrl_reg[7] cannot be properly analyzed as its control pin cpu/alu_control/ALU_ctrl_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch cpu/branch_check/branch_taken_reg cannot be properly analyzed as its control pin cpu/branch_check/branch_taken_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch cpu/control/ALUop_reg[0] cannot be properly analyzed as its control pin cpu/control/ALUop_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch cpu/control/ALUop_reg[1] cannot be properly analyzed as its control pin cpu/control/ALUop_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch cpu/control/ALUop_reg[2] cannot be properly analyzed as its control pin cpu/control/ALUop_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch cpu/control/ALUop_reg[3] cannot be properly analyzed as its control pin cpu/control/ALUop_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch cpu/control/ALUsrc_reg[0] cannot be properly analyzed as its control pin cpu/control/ALUsrc_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch cpu/control/Extension_reg[0] cannot be properly analyzed as its control pin cpu/control/Extension_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch cpu/control/Extension_reg[1] cannot be properly analyzed as its control pin cpu/control/Extension_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch cpu/control/MemByte_reg cannot be properly analyzed as its control pin cpu/control/MemByte_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch cpu/control/MemRead_reg cannot be properly analyzed as its control pin cpu/control/MemRead_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch cpu/control/MemWrite_reg cannot be properly analyzed as its control pin cpu/control/MemWrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch cpu/control/PCsrc_reg[0] cannot be properly analyzed as its control pin cpu/control/PCsrc_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch cpu/control/PCsrc_reg[1] cannot be properly analyzed as its control pin cpu/control/PCsrc_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch cpu/control/PCsrc_reg[2] cannot be properly analyzed as its control pin cpu/control/PCsrc_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch cpu/control/RegDst_reg[0] cannot be properly analyzed as its control pin cpu/control/RegDst_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch cpu/control/RegDst_reg[1] cannot be properly analyzed as its control pin cpu/control/RegDst_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch cpu/control/RegWrite_reg cannot be properly analyzed as its control pin cpu/control/RegWrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch cpu/control/SaFrom_reg cannot be properly analyzed as its control pin cpu/control/SaFrom_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock cpuclk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name clk_50M -waveform {0.000 10.000} [get_ports clk_50M] (Source: D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 6))
Previous: create_clock -period 20.000 [get_ports clk_50M] (Source: d:/MIPS/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name clk_50M -waveform {0.000 10.000} [get_ports clk_50M] (Source: D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 6))
Previous: create_clock -period 20.000 [get_ports clk_50M] (Source: d:/MIPS/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc (Line: 56))
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[0]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[10]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[11]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[12]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[13]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[14]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[15]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[16]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[17]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[18]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[19]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[1]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[20]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[21]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[22]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[23]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[24]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[25]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[26]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[27]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[28]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[29]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[2]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[30]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[31]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[3]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[4]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[5]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[6]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[7]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[8]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'base_ram_data[9]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 297)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[0]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[10]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[11]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[12]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[13]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[14]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[15]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[16]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[17]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[18]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[19]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[1]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[20]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[21]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[22]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[23]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[24]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[25]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[26]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[27]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[28]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[29]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[2]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[30]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#57 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[31]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#58 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[3]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#59 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[4]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#60 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[5]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#61 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[6]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#62 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[7]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#63 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[8]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#64 Warning
Same min and max delay values on IO port  
The same input delay of 5.000 ns has been defined on port 'ext_ram_data[9]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 5.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 298)
Related violations: <none>

XDCH-2#65 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[0]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#66 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[10]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#67 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[11]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#68 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[12]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#69 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[13]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#70 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[14]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#71 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[15]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#72 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[16]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#73 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[17]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#74 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[18]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#75 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[19]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#76 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[1]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#77 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[2]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#78 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[3]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#79 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[4]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#80 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[5]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#81 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[6]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#82 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[7]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#83 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[8]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#84 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_addr[9]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 300)
Related violations: <none>

XDCH-2#85 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_be_n[0]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_be_n[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 301)
Related violations: <none>

XDCH-2#86 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_be_n[1]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_be_n[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 301)
Related violations: <none>

XDCH-2#87 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_be_n[2]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_be_n[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 301)
Related violations: <none>

XDCH-2#88 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_be_n[3]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_be_n[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 301)
Related violations: <none>

XDCH-2#89 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[0]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#90 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[10]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#91 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[11]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#92 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[12]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#93 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[13]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#94 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[14]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#95 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[15]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#96 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[16]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#97 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[17]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#98 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[18]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#99 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[19]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#100 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[1]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#101 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[20]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#102 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[21]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#103 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[22]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#104 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[23]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#105 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[24]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#106 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[25]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#107 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[26]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#108 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[27]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#109 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[28]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#110 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[29]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#111 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[2]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#112 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[30]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#113 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[31]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#114 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[3]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#115 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[4]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#116 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[5]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#117 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[6]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#118 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[7]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#119 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[8]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#120 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_data[9]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {base_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 302)
Related violations: <none>

XDCH-2#121 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_oe_n' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports base_ram_oe_n]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 303)
Related violations: <none>

XDCH-2#122 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'base_ram_we_n' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports base_ram_we_n]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 304)
Related violations: <none>

XDCH-2#123 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[0]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#124 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[10]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#125 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[11]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#126 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[12]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#127 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[13]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#128 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[14]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#129 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[15]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#130 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[16]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#131 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[17]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#132 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[18]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#133 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[19]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#134 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[1]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#135 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[2]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#136 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[3]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#137 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[4]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#138 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[5]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#139 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[6]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#140 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[7]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#141 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[8]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#142 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_addr[9]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_addr[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 305)
Related violations: <none>

XDCH-2#143 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_be_n[0]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_be_n[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 306)
Related violations: <none>

XDCH-2#144 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_be_n[1]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_be_n[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 306)
Related violations: <none>

XDCH-2#145 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_be_n[2]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_be_n[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 306)
Related violations: <none>

XDCH-2#146 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_be_n[3]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_be_n[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 306)
Related violations: <none>

XDCH-2#147 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_ce_n' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports ext_ram_ce_n]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 310)
Related violations: <none>

XDCH-2#148 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[0]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#149 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[10]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#150 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[11]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#151 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[12]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#152 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[13]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#153 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[14]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#154 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[15]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#155 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[16]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#156 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[17]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#157 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[18]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#158 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[19]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#159 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[1]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#160 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[20]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#161 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[21]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#162 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[22]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#163 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[23]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#164 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[24]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#165 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[25]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#166 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[26]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#167 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[27]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#168 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[28]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#169 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[29]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#170 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[2]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#171 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[30]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#172 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[31]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#173 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[3]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#174 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[4]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#175 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[5]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#176 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[6]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#177 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[7]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#178 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[8]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#179 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_data[9]' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports {ext_ram_data[*]}]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 307)
Related violations: <none>

XDCH-2#180 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_oe_n' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports ext_ram_oe_n]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 308)
Related violations: <none>

XDCH-2#181 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'ext_ram_we_n' relative to clock clk_out1_pll_example for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks -of_objects [get_pins clock_gen/clk_out1]] 2.000 [get_ports ext_ram_we_n]
D:/MIPS/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc (Line: 309)
Related violations: <none>


