  **** HLS Build v2025.1.1 6214317
INFO: [HLS 200-2005] Using work_dir /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test'.
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/common/params.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/common/params.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Mul_Adder_Tree_128.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Mul_Adder_Tree_128.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/weight_loader.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/weight_loader.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Mul_Adder_Tree_128.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Mul_Adder_Tree_128.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/weight_loader.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/weight_loader.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src/testbench/Mul128Tb/tb_Mul_Adder_Tree_128.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file '/home/percy/data/HDL/HybridModelTest/src/testbench/Mul128Tb/tb_Mul_Adder_Tree_128.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=Mul_Adder_Tree_128' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcv80-lsva4737-2MHP-e-S' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(1)
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1465] Applying config ini 'clock=200MHz' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=27%' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/vitis-comp.json
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Mon Dec 15 23:16:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/hls_data.json outdir=/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip srcdir=/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/misc
INFO: Copied 39 verilog file(s) to /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/hdl/verilog
INFO: Copied 36 vhdl file(s) to /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/hdl/vhdl
Generating 4 subcores in /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/subcore_prj:
impl/misc/Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip.tcl
impl/misc/Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip.tcl
impl/misc/Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip.tcl
impl/misc/Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/hdl/verilog
INFO: Generating Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip via file impl/misc/Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx/2025.1.1/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip'...
INFO: Done generating Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip via file impl/misc/Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip.tcl
INFO: Generating Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip via file impl/misc/Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip'...
INFO: Done generating Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip via file impl/misc/Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip.tcl
INFO: Generating Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip via file impl/misc/Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip'...
INFO: Done generating Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip via file impl/misc/Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip.tcl
INFO: Generating Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip via file impl/misc/Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip'...
INFO: Done generating Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip via file impl/misc/Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip.tcl
INFO: Found 1 unique subcore IP: xilinx.com:ip:floating_point:7.1
INFO: Copied 4 subcore files: /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/hdl/ip/Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip/Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip.xci /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/hdl/ip/Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip/Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip.xci /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/hdl/ip/Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip/Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip.xci /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/hdl/ip/Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip/Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip.xci
INFO: Import ports from HDL: /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/hdl/vhdl/Mul_Adder_Tree_128.vhd (Mul_Adder_Tree_128)
INFO: Add ap_fifo interface data_stream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx/2025.1.1/data/ip'.
INFO: Add ap_fifo interface weight_stream
INFO: Add ap_fifo interface result_stream
INFO: Add data interface Iterations
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/component.xml
INFO: Created IP archive /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip/xilinx_com_hls_Mul_Adder_Tree_128_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 23:16:20 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Mon Dec 15 23:16:32 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module Mul_Adder_Tree_128
## set language verilog
## set family versal
## set device xcv80
## set package -lsva4737
## set speed -2MHP-e-S
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "5.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:Mul_Adder_Tree_128:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 1
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project Hybrid_Model_test
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "Mul_Adder_Tree_128"
# dict set report_options funcmodules {Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul Mul_Adder_Tree_128_Loop_mul_proc Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64 Mul_Adder_Tree_128_Loop_adder_128_64_proc Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32 Mul_Adder_Tree_128_Loop_adder_64_32_proc Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16 Mul_Adder_Tree_128_Loop_adder_32_16_proc Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8 Mul_Adder_Tree_128_Loop_adder_16_8_proc Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4 Mul_Adder_Tree_128_Loop_adder_8_4_proc Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2 Mul_Adder_Tree_128_Loop_adder_4_2_proc Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1 Mul_Adder_Tree_128_Loop_adder_2_1_proc}
# dict set report_options bindmodules {Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1 Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1 Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1 Mul_Adder_Tree_128_flow_control_loop_pipe_sequential_init Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1 Mul_Adder_Tree_128_fifo_w2048_d2_S Mul_Adder_Tree_128_fifo_w32_d2_S Mul_Adder_Tree_128_fifo_w1024_d2_S Mul_Adder_Tree_128_fifo_w512_d2_S Mul_Adder_Tree_128_fifo_w256_d2_S Mul_Adder_Tree_128_fifo_w128_d2_S Mul_Adder_Tree_128_fifo_w64_d2_S Mul_Adder_Tree_128_start_for_Loop_adder_128_64_proc_U0 Mul_Adder_Tree_128_start_for_Loop_adder_64_32_proc_U0 Mul_Adder_Tree_128_start_for_Loop_adder_32_16_proc_U0 Mul_Adder_Tree_128_start_for_Loop_adder_16_8_proc_U0 Mul_Adder_Tree_128_start_for_Loop_adder_8_4_proc_U0 Mul_Adder_Tree_128_start_for_Loop_adder_4_2_proc_U0 Mul_Adder_Tree_128_start_for_Loop_adder_2_1_proc_U0}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx/2025.1.1/data/ip'.
# create_bd_design bd_0
Wrote  : </home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1838.832 ; gain = 46.023 ; free physical = 15868 ; free virtual = 20646
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-12-15 23:16:44 CST
# if { $has_subcore } { report_ip_status }
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Mon Dec 15 23:16:44 2025
| Host         : DESKTOP-KKEFB65 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_ip_status
---------------------------------------------------------------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 5 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+------------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                                        | Status     | Recommendation      | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                                      |            |                     | Log       |                    | Version |                       | License    |                      |
+------------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_0_hls_inst_0                                      | Up-to-date | No changes required | Change    | Mul_adder_tree_128 | 1.0     | 1.0 (Rev. 2114393116) | Included   | xcv80-lsva4737-2MHP- |
|                                                      |            |                     | Log not   |                    | (Rev.   |                       |            |                      |
|                                                      |            |                     | available |                    | 2114393 |                       |            |                      |
+------------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Mul_Adder_Tree_128_hadd_16ns_16ns_16_3_no_dsp_1_ip   | Up-to-date | No changes required |  *(1)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xcv80-lsva4737-2MHP- |
|                                                      |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                      |            |                     |           |                    | 20)     |                       |            |                      |
+------------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Mul_Adder_Tree_128_hmul_16ns_16ns_16_1_full_dsp_1_ip | Up-to-date | No changes required |  *(2)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xcv80-lsva4737-2MHP- |
|                                                      |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                      |            |                     |           |                    | 20)     |                       |            |                      |
+------------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Mul_Adder_Tree_128_sitofp_32s_32_3_no_dsp_1_ip       | Up-to-date | No changes required |  *(3)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xcv80-lsva4737-2MHP- |
|                                                      |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                      |            |                     |           |                    | 20)     |                       |            |                      |
+------------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Mul_Adder_Tree_128_sptohp_32ns_16_1_no_dsp_1_ip      | Up-to-date | No changes required |  *(4)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xcv80-lsva4737-2MHP- |
|                                                      |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                      |            |                     |           |                    | 20)     |                       |            |                      |
+------------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) /software/xilinx/2025.1.1/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(2) /software/xilinx/2025.1.1/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(3) /software/xilinx/2025.1.1/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(4) /software/xilinx/2025.1.1/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt


# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Dec 15 23:16:44 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Dec 15 23:16:44 2025] Launched synth_1...
Run output will be captured here: /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/impl/verilog/project.runs/synth_1/runme.log
[Mon Dec 15 23:16:44 2025] Waiting for synth_1 to finish...
[Mon Dec 15 23:23:52 2025] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'bd_0_hls_inst_0_synth_1'
 'bd_0_hls_inst_0_synth_1' run failed with below errors.
wait_on_runs: Time (s): cpu = 00:14:39 ; elapsed = 00:07:09 . Memory (MB): peak = 1838.832 ; gain = 0.000 ; free physical = 11134 ; free virtual = 11818
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    invoked from within
"if { $has_synth || $has_impl } {
  # synth properties setting
  set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context..."
    (file "run_vivado.tcl" line 143)
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 23:23:53 2025...
ERROR: [HLS 200-478] vivado returned an error 
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 911.62 seconds. Total CPU system time: 61.37 seconds. Total elapsed time: 483.44 seconds; peak allocated memory: 736.441 MB.
