// Seed: 3735976907
module module_0 (
    output wor id_0,
    input  tri id_1
);
  bit id_3;
  ;
  assign id_0 = id_3;
  assign module_1.id_1 = 0;
  initial id_3 = -1 == id_3;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input wand id_2,
    output wor id_3,
    input wor id_4
);
  uwire id_6;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign id_3 = 1'd0;
  assign id_3 = -1;
endmodule
module module_0 #(
    parameter id_11 = 32'd8
) (
    input wor id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wand id_5,
    input supply0 module_2,
    input wor id_7,
    output wand id_8,
    input tri1 id_9,
    input tri id_10,
    input tri _id_11,
    output wor id_12,
    input tri id_13,
    output supply1 id_14,
    output tri1 id_15
);
  integer [(  -1  ) : id_11] id_17;
  ;
  module_0 modCall_1 (
      id_8,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
