{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77379,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7975,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0262112,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0286883,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0029932,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0286883,
	"finish__design__instance__count__class:antenna_cell": 197,
	"finish__design__instance__area__class:antenna_cell": 492.973,
	"finish__design__instance__count__class:clock_buffer": 393,
	"finish__design__instance__area__class:clock_buffer": 8693.34,
	"finish__design__instance__count__class:timing_repair_buffer": 1070,
	"finish__design__instance__area__class:timing_repair_buffer": 10655.2,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2696.34,
	"finish__design__instance__count__class:clock_inverter": 208,
	"finish__design__instance__area__class:clock_inverter": 2379.78,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79297.3,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11782,
	"finish__design__instance__area__class:multi_input_combinational_cell": 158725,
	"finish__design__instance__count": 17095,
	"finish__design__instance__area": 262940,
	"finish__timing__setup__tns": -2.36469,
	"finish__timing__setup__ws": -0.754463,
	"finish__clock__skew__setup": 0.147339,
	"finish__clock__skew__hold": 0.147339,
	"finish__timing__drv__max_slew_limit": -0.193223,
	"finish__timing__drv__max_slew": 125,
	"finish__timing__drv__max_cap_limit": 0.796752,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 11,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.257744,
	"finish__power__switching__total": 0.332319,
	"finish__power__leakage__total": 1.03481e-07,
	"finish__power__total": 0.590064,
	"finish__design__io": 771,
	"finish__design__die__area": 616837,
	"finish__design__core__area": 611179,
	"finish__design__instance__count": 25187,
	"finish__design__instance__area": 273064,
	"finish__design__instance__count__stdcell": 25187,
	"finish__design__instance__area__stdcell": 273064,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.446783,
	"finish__design__instance__utilization__stdcell": 0.446783,
	"finish__design__rows": 287,
	"finish__design__rows:unithd": 287,
	"finish__design__sites": 488474,
	"finish__design__sites:unithd": 488474,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}