# Copyright (c) 2019-2020 Idein Inc.
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice (including the next
# paragraph) shall be included in all copies or substantial portions of the
# Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
# SOFTWARE.
from collections.abc import Callable

import numpy as np
import numpy.typing as npt

from videocore6.assembler import *
from videocore6.driver import Array, Driver


# `cond = 'push*'` sets the conditional flag A
@qpu
def qpu_cond_push_a(asm: Assembly) -> None:
    eidx(r0, sig=ldunif)
    mov(r2, r5)
    shl(r0, r0, 2)
    add(r2, r2, r0)
    shl(r1, 4, 4)

    cond_pairs = [
        ("pushz", "ifa"),
        ("pushn", "ifna"),
        ("pushc", "ifa"),
    ]

    for cond_push, cond_if in cond_pairs:
        eidx(r0)
        sub(r0, r0, 10, cond=cond_push)
        mov(r0, 0)
        mov(r0, 1, cond=cond_if)
        mov(tmud, r0)
        mov(tmua, r2)
        tmuwt().add(r2, r2, r1)
        mov(r0, 0)
        nop().mov(r0, 1, cond=cond_if)
        mov(tmud, r0)
        mov(tmua, r2)
        tmuwt().add(r2, r2, r1)

    nop(sig=thrsw)
    nop(sig=thrsw)
    nop()
    nop()
    nop(sig=thrsw)
    nop()
    nop()
    nop()


def test_cond_push_a() -> None:
    with Driver() as drv:
        code = drv.program(qpu_cond_push_a)
        data: Array[np.uint32] = drv.alloc((6, 16), dtype=np.uint32)
        unif: Array[np.uint32] = drv.alloc(1, dtype=np.uint32)

        data[:] = 0

        unif[0] = data.addresses()[0, 0]

        drv.execute(code, unif.addresses()[0])

        pushz_if_expected = np.zeros((16,), dtype=np.uint32)
        pushz_if_expected[10] = 1

        pushn_ifn_expected = np.zeros((16,), dtype=np.uint32)
        pushn_ifn_expected[10:] = 1

        pushc_if_expected = np.zeros((16,), dtype=np.uint32)
        pushc_if_expected[:10] = 1

        assert (data[0] == pushz_if_expected).all()
        assert (data[1] == pushz_if_expected).all()
        assert (data[2] == pushn_ifn_expected).all()
        assert (data[3] == pushn_ifn_expected).all()
        assert (data[4] == pushc_if_expected).all()
        assert (data[5] == pushc_if_expected).all()


# `cond = 'push*'` moves the old conditional flag A to B
@qpu
def qpu_cond_push_b(asm: Assembly) -> None:
    eidx(r0, sig=ldunif)
    mov(r2, r5)
    shl(r0, r0, 2)
    add(r2, r2, r0)
    shl(r1, 4, 4)

    eidx(r0)
    sub(null, r0, 10, cond="pushz")
    mov(r0, 0, cond="ifa")
    eidx(r0).mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)

    eidx(r0)
    sub(null, r0, 5, cond="pushz")
    mov(r0, 0, cond="ifa")
    eidx(r0).mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)
    mov(r0, 0, cond="ifb")
    eidx(r0).mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)

    eidx(r0)
    sub(null, r0, 1, cond="pushz")
    mov(r0, 0, cond="ifa")
    eidx(r0).mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)
    mov(r0, 0, cond="ifb")
    eidx(r0).mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)

    nop(sig=thrsw)
    nop(sig=thrsw)
    nop()
    nop()
    nop(sig=thrsw)
    nop()
    nop()
    nop()


def test_cond_push_b() -> None:
    with Driver() as drv:
        code = drv.program(qpu_cond_push_b)
        data: Array[np.uint32] = drv.alloc((5, 16), dtype=np.uint32)
        unif: Array[np.uint32] = drv.alloc(1, dtype=np.uint32)

        data[:] = 0

        unif[0] = data.addresses()[0, 0]

        drv.execute(code, unif.addresses()[0])

        push0 = [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 11, 12, 13, 14, 15]
        push1 = [0, 1, 2, 3, 4, 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
        push2 = [0, 0, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]

        expected = np.array(
            #  pushz
            [
                push0,  # ifa
                # pushz
                push1,  # ifa
                push0,  # ifb
                # pushz
                push2,  # ifa
                push1,
            ],  # ifb
            dtype=np.uint32,
        )

        assert (data == expected).all()


# `cond = '{and,nor}*'` updates the conditional flag A and it don't affect to B
@qpu
def qpu_cond_update(asm: Assembly, cond_update_flags: list[str]) -> None:
    eidx(r0, sig=ldunif)
    mov(r2, r5)
    shl(r0, r0, 2)
    add(r2, r2, r0)
    shl(r1, 4, 4)

    for cond_update_flag in cond_update_flags:
        eidx(r0)
        band(r0, r0, 1, cond="pushz")  # fla = [1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0]
        eidx(r0)
        sub(null, r0, 5, cond=cond_update_flag)
        mov(r0, 0)
        mov(r0, 1, cond="ifa")
        mov(tmud, r0)
        mov(tmua, r2)
        tmuwt().add(r2, r2, r1)

    for cond_update_flag in cond_update_flags:
        eidx(r0)
        band(r0, r0, 1, cond="pushz")
        eidx(r0)
        add(r3, r0, r0).sub(r0, r0, 5, cond=cond_update_flag)
        mov(r0, 0)
        mov(r0, 1, cond="ifa")
        mov(tmud, r0)
        mov(tmua, r2)
        tmuwt().add(r2, r2, r1)

    nop(sig=thrsw)
    nop(sig=thrsw)
    nop()
    nop()
    nop(sig=thrsw)
    nop()
    nop()
    nop()


def test_cond_update() -> None:
    cond_update_flags = [
        "andz",
        "andnz",
        "nornz",
        "norz",
        "andn",
        "andnn",
        "nornn",
        "norn",
        "andc",
        "andnc",
        "nornc",
        "norc",
    ]

    def cond_update_op(
        cond_update_flag: str,
    ) -> Callable[[npt.NDArray[np.bool], npt.NDArray[np.int32]], npt.NDArray[np.bool]]:
        bin_op: Callable[[npt.NDArray[np.bool], npt.NDArray[np.bool]], npt.NDArray[np.bool]] = [
            lambda a, b: np.logical_not(np.logical_or(a, b)),
            lambda a, b: np.logical_and(a, b),
        ][cond_update_flag[:3] == "and"]
        b_op: Callable[[npt.NDArray[np.int32]], npt.NDArray[np.bool]] = [
            lambda b: [b < 0, b == 0][cond_update_flag[-1] == "z"]
        ][0]
        not_op: Callable[[npt.NDArray[np.bool]], npt.NDArray[np.bool]] = [
            lambda x: x,
            lambda x: np.logical_not(x),
        ][cond_update_flag[3:-1] == "n"]
        return lambda a, b: bin_op(a, not_op(b_op(b)))

    with Driver() as drv:
        code = drv.program(qpu_cond_update, cond_update_flags)
        data: Array[np.uint32] = drv.alloc((24, 16), dtype=np.uint32)
        unif: Array[np.uint32] = drv.alloc(1, dtype=np.uint32)

        data[:] = 0

        unif[0] = data.addresses()[0, 0]

        drv.execute(code, unif.addresses()[0])

        a = np.array([1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0]) > 0
        b = np.arange(16) - 5

        for ix, cond_update_flag in enumerate(cond_update_flags):
            assert np.all(data[ix] == cond_update_op(cond_update_flag)(a, b))


# dual `cond=''` instruction
@qpu
def qpu_cond_combination(asm: Assembly) -> None:
    eidx(r0, sig=ldunif)
    mov(r2, r5)
    shl(r0, r0, 2)
    add(r2, r2, r0)
    shl(r1, 4, 4)

    # if / push
    eidx(r0)
    sub(r0, r0, 10, cond="pushz")
    eidx(r0)
    mov(r0, 5, cond="ifa").sub(r3, r0, 5, cond="pushn")
    mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)
    eidx(r0)
    mov(r0, 0, cond="ifa")
    mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)

    # push / if
    eidx(r0)
    sub(r0, r0, 10, cond="pushz")
    eidx(r0)
    sub(null, r0, 5, cond="pushn").mov(r0, 5, cond="ifa")
    mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)
    eidx(r0)
    mov(r0, 0, cond="ifa")
    mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)

    # if / if
    eidx(r0)
    sub(null, r0, 10, cond="pushn")
    eidx(r3)
    mov(r0, 0, cond="ifna").mov(r3, 0, cond="ifna")
    mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)
    mov(tmud, r3)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)

    # update / if
    eidx(r0)
    sub(null, r0, 10, cond="pushn")
    eidx(r3)
    sub(null, r0, 5, cond="andn").mov(r3, 5, cond="ifa")
    eidx(r0)
    mov(r0, 0, cond="ifa")
    mov(tmud, r0)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)
    mov(tmud, r3)
    mov(tmua, r2)
    tmuwt().add(r2, r2, r1)

    nop(sig=thrsw)
    nop(sig=thrsw)
    nop()
    nop()
    nop(sig=thrsw)
    nop()
    nop()
    nop()


def test_cond_combination() -> None:
    with Driver() as drv:
        code = drv.program(qpu_cond_combination)
        data: Array[np.uint32] = drv.alloc((8, 16), dtype=np.uint32)
        unif: Array[np.uint32] = drv.alloc(1, dtype=np.uint32)

        data[:] = 0

        unif[0] = data.addresses()[0, 0]

        drv.execute(code, unif.addresses()[0])

        expected = np.array(
            [
                [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 5, 11, 12, 13, 14, 15],
                [0, 0, 0, 0, 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15],
                [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 5, 11, 12, 13, 14, 15],
                [0, 0, 0, 0, 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15],
                [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0],
                [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 0],
                [0, 0, 0, 0, 0, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15],
                [5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 10, 11, 12, 13, 14, 15],
            ],
            dtype=np.uint32,
        )

        assert (data == expected).all()


# vflx instructions read a condition flag as int16
@qpu
def qpu_cond_vflx(asm: Assembly, ops: list[str]) -> None:
    eidx(r0, sig=ldunif)
    mov(r2, r5)
    shl(r0, r0, 2)
    add(r2, r2, r0)
    shl(r1, 4, 4)

    # init fla/flb
    bxor(rf0, rf0, rf0).sub(rf1, rf1, rf1)
    eidx(r0)
    band(null, r0, 1 << 0, cond="pushz")  # a = [1,0,1,0,1,0,1,0,1,0,1,0,1,0,1,0]
    band(
        null, r0, 1 << 1, cond="pushz"
    )  # a = [1,1,0,0,1,1,0,0,1,1,0,0,1,1,0,0], b = [0,1,0,1,0,1,0,1,0,1,0,1,0,1,0,1]

    # flapush
    g = globals()
    for op in ops:
        g[op](r0)
        mov(tmud, r0)
        mov(tmua, r2)
        tmuwt().add(r2, r2, r1)

    nop(sig=thrsw)
    nop(sig=thrsw)
    nop()
    nop()
    nop(sig=thrsw)
    nop()
    nop()
    nop()


def test_cond_vflx() -> None:
    def expected(op: str) -> npt.NDArray[np.int16]:
        result = [
            np.array([1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0], dtype=np.int16),
            np.array([1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0], dtype=np.int16),
        ][op[-1] == "b"].repeat(2)
        if op[3:-1] == "n":
            result = 1 - result
        return result

    ops = [
        "vfla",
        "vflna",
        "vflb",
        "vflnb",
    ]

    with Driver() as drv:
        code = drv.program(qpu_cond_vflx, ops)
        data: Array[np.int16] = drv.alloc((len(ops), 32), dtype=np.int16)
        unif: Array[np.int16] = drv.alloc(1, dtype=np.uint32)

        data[:] = 0

        unif[0] = data.addresses()[0, 0]

        drv.execute(code, unif.addresses()[0])

        for ix, op in enumerate(ops):
            assert (data[ix] == expected(op)).all()


@qpu
def qpu_cond_flx(asm: Assembly, ops: list[str]) -> None:
    eidx(r0, sig=ldunif)
    mov(rf0, r5, sig=ldunif)  # in
    mov(rf1, r5, sig=ldunif)  # out
    shl(r3, 4, 4).mov(rf2, r5)

    shl(r0, r0, 2)
    add(rf0, rf0, r0)
    add(rf1, rf1, r0)
    add(rf2, rf2, r0)

    mov(tmua, rf0, sig=thrsw).add(rf0, rf0, r3)
    nop()
    mov(tmua, rf1, sig=thrsw).add(rf1, rf1, r3)
    nop(sig=ldtmu(r1))
    nop()
    nop(sig=ldtmu(r2))

    # init fla/flb
    mov(null, r2, cond="pushn")
    band(null, r2, 1, cond="pushz")  # fla, flb = ~(r2 & 1), r2 < 0

    g = globals()
    for op in ops:
        g[op](tmud, r1)
        mov(tmua, rf2)
        tmuwt().add(rf2, rf2, r3)

    nop(sig=thrsw)
    nop(sig=thrsw)
    nop()
    nop()
    nop(sig=thrsw)
    nop()
    nop()
    nop()


def test_cond_flx() -> None:
    ops = [
        "flapush",
        "flbpush",
        "flpop",
    ]

    with Driver() as drv:
        code = drv.program(lambda asm: qpu_cond_flx(asm, ops))
        x1: Array[np.uint32] = drv.alloc((16,), dtype=np.uint32)
        x2: Array[np.int32] = drv.alloc((16,), dtype=np.int32)
        y: Array[np.uint32] = drv.alloc((len(ops), 16), dtype=np.uint32)
        unif: Array[np.uint32] = drv.alloc(3, dtype=np.uint32)

        x1[:] = (np.random.randn(*x1.shape) * (2**24)).astype(np.uint32)
        x2[:] = np.random.randn(*x2.shape).astype(np.int32)
        y[:] = 0.0

        unif[0] = x1.addresses()[0]
        unif[1] = x2.addresses()[0]
        unif[2] = y.addresses()[0, 0]

        drv.execute(code, unif.addresses()[0])

        fla: npt.NDArray[np.int32] = 1 - x2 & 1
        flb: npt.NDArray[np.int32] = (x2 < 0).astype(np.int32)

        for ix, op in enumerate(ops):
            assert (y[ix] == [(x1 << 2) | (3 * [fla, flb][op[2] == "b"]), x1 >> 2][op[2:] == "pop"]).all()
