/*
 * Copyright (C) 2020 Unigroup Spreadtrum & RDA Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef __GPU_QOGIRL6_REGS_H
#define __GPU_QOGIRL6_REGS_H

#define REG_GPU_DVFS_APB_RF_GPU_DVFS_HOLD_CTRL                                             0x0000
#define REG_GPU_DVFS_APB_RF_GPU_MIN_VOLTAGE_CFG                                            0x0010
#define REG_GPU_DVFS_APB_RF_GPU_SW_DVFS_CTRL                                               0x0020
#define REG_GPU_DVFS_APB_RF_GPU_FREQ_UPDATE_BYPASS                                         0x0024
#define REG_GPU_DVFS_APB_RF_CGM_GPU_DVFS_CLK_GATE_CTRL                                     0x0028
#define REG_GPU_DVFS_APB_RF_GPU_DVFS_VOLTAGE_DBG                                           0x002c
#define REG_GPU_DVFS_APB_RF_GPU_DVFS_CGM_CFG_DBG                                           0x0034
#define REG_GPU_DVFS_APB_RF_GPU_DVFS_STATE_DBG                                             0x0038
#define REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX0_MAP                                            0x0048
#define REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX1_MAP                                            0x004c
#define REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX2_MAP                                            0x0050
#define REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX3_MAP                                            0x0054
#define REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX4_MAP                                            0x0058
#define REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX5_MAP                                            0x005c
#define REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX6_MAP                                            0x0060
#define REG_GPU_DVFS_APB_RF_GPU_CORE_INDEX7_MAP                                            0x0064
#define REG_GPU_DVFS_APB_RF_GPU_DVFS_INDEX_CFG                                             0x008c
#define REG_GPU_DVFS_APB_RF_GPU_CORE_DVFS_INDEX_IDLE_CFG                                   0x0090
#define REG_GPU_DVFS_APB_RF_GPU_FREQ_UPD_STATE                                             0x0098
#define REG_GPU_DVFS_APB_RF_GPU_GFREE_WAIT_DELAY_CFG                                       0x009c
#define REG_GPU_DVFS_APB_RF_GPU_FREQ_UPD_TYPE_CFG                                          0x00a4
#define REG_GPU_DVFS_APB_RF_GPU_DVFS_RESERVED_REG_CFG0                                     0x00a8
#define REG_GPU_DVFS_APB_RF_GPU_DVFS_RESERVED_REG_CFG1                                     0x00ac
#define REG_GPU_DVFS_APB_RF_GPU_DVFS_RESERVED_REG_CFG2                                     0x00b0
#define REG_GPU_DVFS_APB_RF_GPU_DVFS_RESERVED_REG_CFG3                                     0x00b4
#define REG_GPU_DVFS_APB_RF_GPU_DVFS_WAIT_WINDOW_CFG2                                      0x00c0
#define REG_GPU_DVFS_APB_RF_GPU_DFS_IDLE_DISABLE_CFG                                       0x00d0

#define REG_GPU_APB_RF_GPU_NIC400_QOS                                                      0x0010

#endif /* __GPU_QOGIRL6_REGS_H */
