Assembler report for fpgagen
Thu Feb 23 01:32:54 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Parallel Compilation
  5. Assembler Encrypted IP Cores Summary
  6. Assembler Generated Files
  7. Assembler Device Options: fpgagen.sof
  8. Assembler Device Options: fpgagen.pof
  9. Assembler Device Options: fpgagen.rbf
 10. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Thu Feb 23 01:32:54 2017 ;
; Revision Name         ; fpgagen                               ;
; Top-level Entity Name ; MIST_Toplevel                         ;
; Family                ; Cyclone III                           ;
; Device                ; EP3C25E144C7                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; On       ; Off           ;
; Use configuration device                                                    ; On       ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; On       ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Enable OCT_DONE                                                             ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+---------------------------+
; Assembler Generated Files ;
+---------------------------+
; File Name                 ;
+---------------------------+
; fpgagen.sof               ;
; fpgagen.pof               ;
; fpgagen.rbf               ;
+---------------------------+


+---------------------------------------+
; Assembler Device Options: fpgagen.sof ;
+----------------+----------------------+
; Option         ; Setting              ;
+----------------+----------------------+
; Device         ; EP3C25E144C7         ;
; JTAG usercode  ; 0x00DCE44A           ;
; Checksum       ; 0x00DCE44A           ;
+----------------+----------------------+


+---------------------------------------+
; Assembler Device Options: fpgagen.pof ;
+--------------------+------------------+
; Option             ; Setting          ;
+--------------------+------------------+
; Device             ; EPCS16           ;
; JTAG usercode      ; 0x00000000       ;
; Checksum           ; 0x1BC14029       ;
; Compression Ratio  ; 1                ;
+--------------------+------------------+


+---------------------------------------+
; Assembler Device Options: fpgagen.rbf ;
+---------------------+-----------------+
; Option              ; Setting         ;
+---------------------+-----------------+
; Raw Binary File     ;                 ;
;  Compression Ratio  ; 1               ;
+---------------------+-----------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 23 01:32:48 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fpgagen -c fpgagen
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../../Board/mist/constraints.sdc'
Warning (332174): Ignored filter at constraints.sdc(42): virtualtoplevel|fm|u_clksync|u_clkgen|cnt3[0] could not be matched with a net
Warning (332049): Ignored create_clock at constraints.sdc(42): Argument <targets> is an empty collection
    Info (332050): create_clock -name fm_clk3 -period 388.9 -waveform { 0 129.64 } [get_nets {virtualtoplevel|fm|u_clksync|u_clkgen|cnt3[0]}]
Warning (332174): Ignored filter at constraints.sdc(44): virtualtoplevel|fm|u_clksync|u_clkgen|clk_n6 could not be matched with a net
Warning (332049): Ignored create_clock at constraints.sdc(44): Argument <targets> is an empty collection
    Info (332050): create_clock -name fm_clk6 -period 777.8 [get_nets {virtualtoplevel|fm|u_clksync|u_clkgen|clk_n6}]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {U00|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {U00|altpll_component|auto_generated|pll1|clk[0]} {U00|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {U00|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {U00|altpll_component|auto_generated|pll1|clk[2]} {U00|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {U00|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name {U00|altpll_component|auto_generated|pll1|clk[3]} {U00|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_input_delay is accepted but has some problems at constraints.sdc(74): Positional argument <targets> with value [get_ports {SDRAM_DQ*}]: Port SDRAM_DQMH is not an input port.
    Info (332050): set_input_delay -clock sd1clk_pin -max 5.8 [get_ports SDRAM_DQ*]
Warning (332054): Assignment set_input_delay is accepted but has some problems at constraints.sdc(74): Positional argument <targets> with value [get_ports {SDRAM_DQ*}]: Port SDRAM_DQML is not an input port.
Warning (332054): Assignment set_input_delay is accepted but has some problems at constraints.sdc(75): Positional argument <targets> with value [get_ports {SDRAM_DQ*}]: Port SDRAM_DQMH is not an input port.
    Info (332050): set_input_delay -clock sd1clk_pin -min 3.2 [get_ports SDRAM_DQ*]
Warning (332054): Assignment set_input_delay is accepted but has some problems at constraints.sdc(75): Positional argument <targets> with value [get_ports {SDRAM_DQ*}]: Port SDRAM_DQML is not an input port.
Warning (332054): Assignment set_output_delay is accepted but has some problems at constraints.sdc(98): Set_input_delay/set_output_delay has replaced one or more delays on port "SDRAM_CLK". Please use -add_delay option.
    Info (332050): set_output_delay -clock sd1clk_pin -max 0.5 [get_ports SDRAM_CLK]
Warning (332054): Assignment set_output_delay is accepted but has some problems at constraints.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SDRAM_CLK". Please use -add_delay option.
    Info (332050): set_output_delay -clock sd1clk_pin -min 0.5 [get_ports SDRAM_CLK]
Warning (332174): Ignored filter at constraints.sdc(128): fm_clk6 could not be matched with a clock
Warning (332049): Ignored set_false_path at constraints.sdc(128): Argument <to> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {VCLK}]  -to  [get_clocks {fm_clk6}]
Warning (332049): Ignored set_false_path at constraints.sdc(131): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {fm_clk6}]  -to  [get_clocks {U00|altpll_component|auto_generated|pll1|clk[2]}]
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "user_io_d|spi_sck~0|combout"
    Warning (332126): Node "user_io_d|spi_sck~0|datab"
Warning (332060): Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|CtrlModule:mycontrolmodule|spi_interface:spi|sck was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io_d|sd_ack was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card_d|read_state.000 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: user_io:user_io_d|sd_dout_strobe was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|ZCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|clk_int was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|jt12_clk:u_clkgen|B was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card_d|write_state.110 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sd_card:sd_card_d|read_state.001 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Virtual_Toplevel:virtualtoplevel|romrd_req was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: U00|altpll_component|auto_generated|pll1|clk[0] with master clock period: 37.040 found on PLL node: U00|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: U00|altpll_component|auto_generated|pll1|clk[2] with master clock period: 37.040 found on PLL node: U00|altpll_component|auto_generated|pll1|clk[2] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: U00|altpll_component|auto_generated|pll1|clk[3] with master clock period: 37.040 found on PLL node: U00|altpll_component|auto_generated|pll1|clk[3] does not match the master clock period requirement: 37.037
Warning (332061): Virtual clock memclk is never referenced in any input or output delay assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 9 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   37.040       clk_27
    Info (332111):    9.260       memclk
    Info (332111):    9.260   sd1clk_pin
    Info (332111):   18.520       sysclk
    Info (332111):   18.520 U00|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    9.260 U00|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    9.260 U00|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):  129.600         VCLK
Info (223000): Starting Vectorless Power Activity Estimation
Info (223001): Completed Vectorless Power Activity Estimation
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 765 megabytes
    Info: Processing ended: Thu Feb 23 01:32:54 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


