#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  9 04:09:36 2021
# Process ID: 32828
# Current directory: C:/Xilinx/Lab_5/vivado/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13820 C:\Xilinx\Lab_5\vivado\lab5\lab5.xpr
# Log file: C:/Xilinx/Lab_5/vivado/lab5/vivado.log
# Journal file: C:/Xilinx/Lab_5/vivado/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Lab_5/vivado/lab5/lab5.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_cells ACCEL/AXIS_DATA_FIFO]
undo
delete_bd_objs [get_bd_intf_nets S_AXIS_1] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_intf_nets ACCEL_M_AXIS] [get_bd_cells ACCEL]
undo
delete_bd_objs [get_bd_intf_nets ACCEL/Conn1] [get_bd_intf_nets ACCEL/Conn2] [get_bd_nets ACCEL/s_axis_aresetn_1] [get_bd_nets ACCEL/s_axis_aclk_1] [get_bd_cells ACCEL/AXIS_DATA_FIFO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hw_conv:1.0 hw_conv_0
endgroup
move_bd_cells [get_bd_cells ACCEL] [get_bd_cells hw_conv_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ACCEL/S_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sin]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ACLK] [get_bd_pins ACCEL/hw_conv_0/ap_clk]
connect_bd_net [get_bd_pins ACCEL/S_AXIS_ARESETN] [get_bd_pins ACCEL/hw_conv_0/ap_rst_n]
connect_bd_intf_net [get_bd_intf_pins ACCEL/M_AXIS] [get_bd_intf_pins ACCEL/hw_conv_0/sout]
make_wrapper -files [get_files C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Xilinx/Lab_5/vivado/lab5/lab5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top system_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
