// Seed: 2421449567
module module_0 (
    output wor id_0,
    input wire id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    input uwire id_6,
    output tri id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10,
    input supply1 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri id_15,
    output supply1 id_16,
    input wire id_17,
    output tri1 id_18,
    output tri1 id_19
    , id_23,
    input wor id_20,
    input uwire id_21
);
endmodule
module module_1 #(
    parameter id_3 = 32'd77
) (
    output tri  id_0,
    output tri1 id_1,
    input  wire id_2,
    input  wire _id_3
);
  logic [id_3 : 'b0 ||  -1] id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2
  );
  assign modCall_1.id_11 = 0;
endmodule
