<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <!-- For Mobile Devices -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
        <meta name="generator" content="Doxygen 1.8.11"/>
        <script type="text/javascript" src="https://code.jquery.com/jquery-2.1.1.min.js"></script>
        <title>SJSU One API: /var/www/html/SJSU-DEV-Linux/firmware/default/lib/L0_LowLevel/core_cm3.h Source File</title>
        <!--<link href="../../tabs.css" rel="stylesheet" type="text/css"/>-->
        <script type="text/javascript" src="../../dynsections.js"></script>
        <link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
        <link href="../../doxygen.css" rel="stylesheet" type="text/css" />
        <link href="../../customdoxygen.css" rel="stylesheet" type="text/css"/>
        <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.1/css/bootstrap.min.css">
        <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.1/js/bootstrap.min.js"></script>
        <script type="text/javascript" src="../../doxy-boot.js"></script>
    </head>
    <body>
        <nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">SJSU One API </a>
                </div>
            </div>
        </nav>
        <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
            <div class="content" id="content">
                <div class="container">
                    <div class="row">
                        <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                            <div style="margin-bottom: 15px;">
<!-- end header part --><!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="../../dir_1cd4931aa993753d363e928640341ec9.html">default</a></li><li class="navelem"><a class="el" href="../../dir_98f6e3228cef689a79f0d5c275585dc1.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_09fd67306792c97394a8b13134346963.html">L0_LowLevel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">core_cm3.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../da/db4/core__cm3_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef __CM3_CORE_H__</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define __CM3_CORE_H__</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../da/dc3/LPC17xx_8h.html">LPC17xx.h</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/*lint -save */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/*lint -e10  */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/*lint -e530 */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/*lint -e550 */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*lint -e754 */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/*lint -e750 */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/*lint -e528 */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/*lint -e751 */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../d4/dcf/group__CMSIS__CM3__core__definitions.html#gac1c1120e9fe082fac8225c60143ac79a">   85</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d4/dcf/group__CMSIS__CM3__core__definitions.html#ga9ff7a998d4b8b3c87bfaca6e78607950">   86</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../d4/dcf/group__CMSIS__CM3__core__definitions.html#gaf888c651cd8c93fd25364f9e74306a1c">   87</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN &lt;&lt; 16) | __CM3_CMSIS_VERSION_SUB) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../d4/dcf/group__CMSIS__CM3__core__definitions.html#ga63ea62503c88acab19fcf3d5743009e3">   89</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x03)                                                       </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;                           </span><span class="comment">/* Include standard types */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">  #include &lt;intrinsics.h&gt;</span>                     <span class="comment">/* IAR Intrinsics   */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#ifndef __NVIC_PRIO_BITS</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">  #define __NVIC_PRIO_BITS    4               </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> *                 Register Abstraction</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html">  117</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#af90c80b7c2b48e248780b3781e0df80f">  119</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                      </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a2de17698945ea49abd58a2d45bdc9c80">  120</a></span>&#160;       uint32_t RESERVED0[24];                                   </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a1965a2e68b61d2e2009621f6949211a5">  121</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                      </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a6d1daf7ab6f2ba83f57ff67ae6f571fe">  122</a></span>&#160;       uint32_t RSERVED1[24];                                    </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#acf8e38fc2e97316242ddeb7ea959ab90">  123</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                      </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a0953af43af8ec7fd5869a1d826ce5b72">  124</a></span>&#160;       uint32_t RESERVED2[24];                                   </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a46241be64208436d35c9a4f8552575c5">  125</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                      </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a9dd330835dbf21471e7b5be8692d77ab">  126</a></span>&#160;       uint32_t RESERVED3[24];                                   </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a33e917b381e08dabe4aa5eb2881a7c11">  127</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                      </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a5c0e5d507ac3c1bd5cdaaf9bbd177790">  128</a></span>&#160;       uint32_t RESERVED4[56];                                   </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a6524789fedb94623822c3e0a47f3d06c">  129</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                      </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a4f753b4f824270175af045ac99bc12e8">  130</a></span>&#160;       uint32_t RESERVED5[644];                                  </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="../../d9/deb/structNVIC__Type.html#a0b0d7f3131da89c659a2580249432749">  131</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="../../d9/deb/structNVIC__Type.html#a0b0d7f3131da89c659a2580249432749">STIR</a>;                         </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}  <a class="code" href="../../d9/deb/structNVIC__Type.html">NVIC_Type</a>;                                                <span class="comment">/* end of group CMSIS_CM3_NVIC */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html">  140</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#afa7a9ee34dfa1da0b60b4525da285032">  142</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#afa7a9ee34dfa1da0b60b4525da285032">CPUID</a>;                        </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#a3e66570ab689d28aebefa7e84e85dc4a">  143</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#a3e66570ab689d28aebefa7e84e85dc4a">ICSR</a>;                         </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#a0faf96f964931cadfb71cfa54e051f6f">  144</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#a0faf96f964931cadfb71cfa54e051f6f">VTOR</a>;                         </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#a6ed3c9064013343ea9fd0a73a734f29d">  145</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#a6ed3c9064013343ea9fd0a73a734f29d">AIRCR</a>;                        </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#abfad14e7b4534d73d329819625d77a16">  146</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#abfad14e7b4534d73d329819625d77a16">SCR</a>;                          </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">  147</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">CCR</a>;                          </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#af6336103f8be0cab29de51daed5a65f4">  148</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                      </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#ae9891a59abbe51b0b2067ca507ca212f">  149</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#ae9891a59abbe51b0b2067ca507ca212f">SHCSR</a>;                        </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#a2f94bf549b16fdeb172352e22309e3c4">  150</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#a2f94bf549b16fdeb172352e22309e3c4">CFSR</a>;                         </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#a7bed53391da4f66d8a2a236a839d4c3d">  151</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#a7bed53391da4f66d8a2a236a839d4c3d">HFSR</a>;                         </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#ad7d61d9525fa9162579c3da0b87bff8d">  152</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#ad7d61d9525fa9162579c3da0b87bff8d">DFSR</a>;                         </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#ac49b24b3f222508464f111772f2c44dd">  153</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#ac49b24b3f222508464f111772f2c44dd">MMFAR</a>;                        </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#a31f79afe86c949c9862e7d5fce077c3a">  154</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#a31f79afe86c949c9862e7d5fce077c3a">BFAR</a>;                         </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#aeb77053c84f49c261ab5b8374e8958ef">  155</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#aeb77053c84f49c261ab5b8374e8958ef">AFSR</a>;                         </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#a3f51c43f952f3799951d0c54e76b0cb7">  156</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                       </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#a586a5225467262b378c0f231ccc77f86">  157</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#a586a5225467262b378c0f231ccc77f86">DFR</a>;                          </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#aaedf846e435ed05c68784b40d3db2bf2">  158</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d1/dd1/structSCB__Type.html#aaedf846e435ed05c68784b40d3db2bf2">ADR</a>;                          </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#aec2f8283d2737c6897188568a4214976">  159</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                      </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="../../d1/dd1/structSCB__Type.html#acee8e458f054aac964268f4fe647ea4f">  160</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                      </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;} <a class="code" href="../../d1/dd1/structSCB__Type.html">SCB_Type</a>;                                                </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga58686b88f94f789d4e6f429fe1ff58cf">  164</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga0932b31faafd47656a03ced75a31d99b">  165</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga104462bd0815391b4044a70bd15d3a71">  167</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gad358dfbd04300afc1824329d128b99e8">  168</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFul &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga705f68eaa9afb042ca2407dc4e4629ac">  170</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga98e581423ca016680c238c469aba546d">  171</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFul &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga3c3d9071e574de11fb27ba57034838b1">  173</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  174</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFul &lt;&lt; SCB_CPUID_REVISION_Pos)              </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga750d4b52624a46d71356db4ea769573b">  177</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  178</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1ul &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  180</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga1e40d93efb402763c8c00ddcc56724ff">  181</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1ul &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gae218d9022288f89faf57187c4d542ecd">  183</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  184</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1ul &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga9dbb3358c6167c9c3f85661b90fb2794">  186</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga7325b61ea0ec323ef2d5c893b112e546">  187</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1ul &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gadbe25e4b333ece1341beb1a740168fdc">  189</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gab241827d2a793269d8cd99b9b28c2157">  190</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1ul &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga11cb5b1f9ce167b81f31787a77e575df">  192</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaa966600396290808d596fe96e92ca2b5">  193</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1ul &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga10749d92b9b744094b845c2eb46d4319">  195</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga056d74fd538e5d36d3be1f28d399c877">  196</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1ul &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gada60c92bf88d6fd21a8f49efa4a127b8">  198</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gacb6992e7c7ddc27a370f62878a21ef72">  199</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFul &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga403d154200242629e6d2764bfc12a7ec">  201</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  202</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1ul &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gae4f602c7c5c895d5fb687b71b0979fc3">  204</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga5533791a4ecf1b9301c883047b3e8396">  205</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gad9720a44320c053883d03b883b955751">  208</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29                                             </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga778dd0ba178466b2a8877a6b8aa345ee">  209</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (0x1FFul &lt;&lt; SCB_VTOR_TBLBASE_Pos)              </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gac6a55451ddd38bffcff5a211d29cea78">  211</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga75e395ed74042923e8c93edf50f0996c">  212</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">  215</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  216</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaec404750ff5ca07f499a3c06b62051ef">  218</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gabacedaefeefc73d666bbe59ece904493">  219</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gad31dec98fbc0d33ace63cb1f1a927923">  221</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga2f571f93d3d4a6eac9a3040756d3d951">  222</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1ul &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">  224</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">  225</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7ul &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaffb2737eca1eac0fc1c282a76a40953c">  227</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaae1181119559a5bd36e62afa373fa720">  228</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1ul &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaa30a12e892bb696e61626d71359a9029">  230</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga212c5ab1c1c82c807d30d2307aa8d218">  231</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  233</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga3006e31968bb9725e7b4ee0784d99f7f">  234</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1ul &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga3bddcec40aeaf3d3a998446100fa0e44">  237</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gafb98656644a14342e467505f69a997c9">  238</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1ul &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gab304f6258ec03bd9a6e7a360515c3cfe">  240</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  241</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1ul &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga3680a15114d7fdc1e25043b881308fe9">  243</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga50a243e317b9a70781b02758d45b05ee">  244</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1ul &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gac2d20a250960a432cc74da59d20e2f86">  247</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga33cf22d3d46af158a03aad25ddea1bcb">  248</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1ul &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  250</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  251</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1ul &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gac8d512998bb8cd9333fb7627ddf59bba">  253</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gabb9aeac71b3abd8586d0297070f61dcb">  254</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1ul &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gac4e4928b864ea10fc24dbbc57d976229">  256</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga68c96ad594af70c007923979085c99e0">  257</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1ul &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga789e41f45f59a8cd455fd59fa7652e5e">  259</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga4cf59b6343ca962c80e1885710da90aa">  260</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1ul &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gab4615f7deb07386350365b10240a3c83">  262</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  263</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1ul &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gae71949507636fda388ec11d5c2d30b52">  266</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga056fb6be590857bbc029bed48b21dd79">  267</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1ul &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  269</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  270</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1ul &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga685b4564a8760b4506f14ec4307b7251">  272</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaf084424fa1f69bea36a1c44899d83d17">  273</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1ul &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  275</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga6095a7acfbad66f52822b1392be88652">  276</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1ul &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaa22551e24a72b65f1e817f7ab462203b">  278</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga677c23749c4d348f30fb471d1223e783">  279</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  281</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  282</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  284</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga122b4f732732010895e438803a29d3cc">  285</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaec9ca3b1213c49e2442373445e1697de">  287</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gafef530088dc6d6bfc9f1893d52853684">  288</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1ul &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  290</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gae0e837241a515d4cbadaaae1faa8e039">  291</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1ul &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga8b71cf4c61803752a41c96deb00d26af">  293</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  294</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1ul &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga977f5176be2bc8b123873861b38bc02f">  296</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga634c0f69a233475289023ae5cb158fdf">  297</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1ul &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gae06f54f5081f01ed3f6824e451ad3656">  299</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gab3166103b5a5f7931d0df90949c47dfe">  300</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1ul &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  302</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  303</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1ul &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga7c856f79a75dcc1d1517b19a67691803">  305</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga9147fd4e1b12394ae26eadf900a023a3">  306</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1ul &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gac8e4197b295c8560e68e2d71285c7879">  309</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga565807b1a3f31891f1f967d0fa30d03f">  310</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  312</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  313</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga91f41491cec5b5acca3fbc94efbd799e">  315</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gad46716159a3808c9e7da22067d6bec98">  316</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  319</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gababd60e94756bb33929d5e6f25d8dba3">  320</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1ul &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gab361e54183a378474cb419ae2a55d6f4">  322</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga6560d97ed043bc01152a7247bafa3157">  323</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1ul &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga77993da8de35adea7bda6a4475f036ab">  325</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaac5e289211d0a63fe879a9691cb9e1a9">  326</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1ul &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga13f502fb5ac673df9c287488c40b0c1d">  329</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  330</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1ul &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gad02d3eaf062ac184c18a7889c9b6de57">  332</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gacbb931575c07b324ec793775b7c44d05">  333</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1ul &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaccf82364c6d0ed7206f1084277b7cc61">  335</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga3f7384b8a761704655fd45396a305663">  336</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1ul &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaf28fdce48655f0dcefb383aebf26b050">  338</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga609edf8f50bc49adb51ae28bcecefe1f">  339</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1ul &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaef4ec28427f9f88ac70a13ae4e541378">  341</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga200bcf918d57443b5e29e8ce552e4bdf">  342</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1ul &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_CM3_SCB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="../../d5/d2b/structSysTick__Type.html">  350</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="../../d5/d2b/structSysTick__Type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">  352</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d5/d2b/structSysTick__Type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">CTRL</a>;                         </div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="../../d5/d2b/structSysTick__Type.html#ae7bc9d3eac1147f3bba8d73a8395644f">  353</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d5/d2b/structSysTick__Type.html#ae7bc9d3eac1147f3bba8d73a8395644f">LOAD</a>;                         </div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="../../d5/d2b/structSysTick__Type.html#a0997ff20f11817f8246e8f0edac6f4e4">  354</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d5/d2b/structSysTick__Type.html#a0997ff20f11817f8246e8f0edac6f4e4">VAL</a>;                          </div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="../../d5/d2b/structSysTick__Type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">  355</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d5/d2b/structSysTick__Type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">CALIB</a>;                        </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;} <a class="code" href="../../d5/d2b/structSysTick__Type.html">SysTick_Type</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#gadbb65d4a815759649db41df216ed4d60">  359</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga1bf3033ecccf200f59baefe15dbb367c">  360</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1ul &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga24fbc69a5f0b78d67fda2300257baff1">  362</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#gaa41d06039797423a46596bd313d57373">  363</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1ul &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  365</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga95bb984266ca764024836a870238a027">  366</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1ul &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga0b48cc1e36d92a92e4bf632890314810">  368</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  369</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1ul &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  372</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">  373</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  376</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#gafc77b56d568930b49a2474debc75ab45">  377</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  380</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  381</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1ul &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#gadd0c9cd6641b9f6a0c618e7982954860">  383</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga8a6a85a87334776f33d77fd147587431">  384</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1ul &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#gacae558f6e75a0bed5d826f606d8e695e">  386</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#gaf1e68865c5aece2ad58971225bd3e95e">  387</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_CM3_SysTick */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html">  395</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union  </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  {</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#abea77b06775d325e5f6f46203f582433">  399</a></span>&#160;    <a class="code" href="../../da/dc3/LPC17xx_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    <a class="code" href="../../d8/da9/structITM__Type.html#abea77b06775d325e5f6f46203f582433">u8</a>;                       </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">  400</a></span>&#160;    <a class="code" href="../../da/dc3/LPC17xx_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   <a class="code" href="../../d8/da9/structITM__Type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">u16</a>;                      </div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a6882fa5af67ef5c5dfb433b3b68939df">  401</a></span>&#160;    <a class="code" href="../../da/dc3/LPC17xx_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   <a class="code" href="../../d8/da9/structITM__Type.html#a6882fa5af67ef5c5dfb433b3b68939df">u32</a>;                      </div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  }  PORT [32];                               </div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a2c5ae30385b5f370d023468ea9914c0e">  403</a></span>&#160;       uint32_t RESERVED0[864];                                 </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a91a040e1b162e1128ac1e852b4a0e589">  404</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a91a040e1b162e1128ac1e852b4a0e589">TER</a>;                          </div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#afffce5b93bbfedbaee85357d0b07ebce">  405</a></span>&#160;       uint32_t RESERVED1[15];                                  </div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a93b480aac6da620bbb611212186d47fa">  406</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a93b480aac6da620bbb611212186d47fa">TPR</a>;                          </div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#af56b2f07bc6b42cd3e4d17e1b27cff7b">  407</a></span>&#160;       uint32_t RESERVED2[15];                                  </div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a58f169e1aa40a9b8afb6296677c3bb45">  408</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a58f169e1aa40a9b8afb6296677c3bb45">TCR</a>;                          </div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#ab7708f0bcbbe9987cceadc4748c7e6b7">  409</a></span>&#160;       uint32_t RESERVED3[29];                                  </div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#af53499fc94cda629afb2fec858d2ad1c">  410</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#af53499fc94cda629afb2fec858d2ad1c">IWR</a>;                          </div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#ae43a66174b8ab182ff595e5f5da9f235">  411</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#ae43a66174b8ab182ff595e5f5da9f235">IRR</a>;                          </div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#ab2e87d8bb0e3ce9b8e0e4a6a6695228a">  412</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#ab2e87d8bb0e3ce9b8e0e4a6a6695228a">IMCR</a>;                         </div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a45ad0b376a0a0f2ade55bbb7daf64ff2">  413</a></span>&#160;       uint32_t RESERVED4[43];                                  </div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a33025af19748bd3ca5cf9d6b14150001">  414</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a33025af19748bd3ca5cf9d6b14150001">LAR</a>;                          </div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a56f607260c4175c5f37a28e47ab3d1e5">  415</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a56f607260c4175c5f37a28e47ab3d1e5">LSR</a>;                          </div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a7f70161bc2441d430b5c9d55aa7b7b5e">  416</a></span>&#160;       uint32_t RESERVED5[6];                                   </div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#accfc7de00b0eaba0301e8f4553f70512">  417</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#accfc7de00b0eaba0301e8f4553f70512">PID4</a>;                         </div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a9353055ceb7024e07d59248e54502cb9">  418</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a9353055ceb7024e07d59248e54502cb9">PID5</a>;                         </div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a755c0ec919e7dbb5f7ff05c8b56a3383">  419</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a755c0ec919e7dbb5f7ff05c8b56a3383">PID6</a>;                         </div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#aa31ca6bb4b749201321b23d0dbbe0704">  420</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#aa31ca6bb4b749201321b23d0dbbe0704">PID7</a>;                         </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#ab69ade751350a7758affdfe396517535">  421</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#ab69ade751350a7758affdfe396517535">PID0</a>;                         </div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a30e87ec6f93ecc9fe4f135ca8b068990">  422</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a30e87ec6f93ecc9fe4f135ca8b068990">PID1</a>;                         </div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#ae139d2e588bb382573ffcce3625a88cd">  423</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#ae139d2e588bb382573ffcce3625a88cd">PID2</a>;                         </div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#af006ee26c7e61c9a3712a80ac74a6cf3">  424</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#af006ee26c7e61c9a3712a80ac74a6cf3">PID3</a>;                         </div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a413f3bb0a15222e5f38fca4baeef14f6">  425</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a413f3bb0a15222e5f38fca4baeef14f6">CID0</a>;                         </div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a5f7d524b71f49e444ff0d1d52b3c3565">  426</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a5f7d524b71f49e444ff0d1d52b3c3565">CID1</a>;                         </div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#adee4ccce1429db8b5db3809c4539f876">  427</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#adee4ccce1429db8b5db3809c4539f876">CID2</a>;                         </div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="../../d8/da9/structITM__Type.html#a0e7aa199619cc7ac6baddff9600aa52e">  428</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d8/da9/structITM__Type.html#a0e7aa199619cc7ac6baddff9600aa52e">CID3</a>;                         </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;} <a class="code" href="../../d8/da9/structITM__Type.html">ITM_Type</a>;                                                </div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga7abe5e590d1611599df87a1884a352e8">  432</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga168e089d882df325a387aab3a802a46b">  433</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFul &lt;&lt; ITM_TPR_PRIVMASK_Pos)                </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga9174ad4a36052c377cef4e6aba2ed484">  436</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga43ad7cf33de12f2ef3a412d4f354c60f">  437</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1ul &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#gad5a179af7ad1f2b8958e50907186529b">  439</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ATBID_Pos                  16                                             </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga491d8bddbe6c0523ff10ef6d2846f0f2">  440</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ATBID_Msk                  (0x7Ful &lt;&lt; ITM_TCR_ATBID_Pos)                  </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#gad7bc9ee1732032c6e0de035f0978e473">  442</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">  443</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3ul &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga7a380f0c8078f6560051406583ecd6a5">  445</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga97476cb65bab16a328b35f81fd02010a">  446</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1ul &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga30e83ebb33aa766070fe3d1f27ae820e">  448</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga98ea1c596d43d3633a202f9ee746cf70">  449</a></span>&#160;<span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1ul &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#gaa93a1147a39fc63980d299231252a30e">  451</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#gac89b74a78701c25b442105d7fe2bbefb">  452</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1ul &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga5aa381845f810114ab519b90753922a1">  454</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga436b2e8fa24328f48f2da31c00fc9e65">  455</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1ul &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga3286b86004bce7ffe17ee269f87f8d9d">  457</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">  458</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1ul &lt;&lt; ITM_TCR_ITMENA_Pos)                    </span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga04d3f842ad48f6a9127b4cecc963e1d7">  461</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga67b969f8f04ed15886727788f0e2ffd7">  462</a></span>&#160;<span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1ul &lt;&lt; ITM_IWR_ATVALIDM_Pos)                  </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga259edfd1d2e877a62e06d7a240df97f4">  465</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">  466</a></span>&#160;<span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1ul &lt;&lt; ITM_IRR_ATREADYM_Pos)                  </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga08de02bf32caf48aaa29f7c68ff5d755">  469</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga8838bd3dd04c1a6be97cd946364a3fd2">  470</a></span>&#160;<span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1ul &lt;&lt; ITM_IMCR_INTEGRATION_Pos)              </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#gabfae3e570edc8759597311ed6dfb478e">  473</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga91f492b2891bb8b7eac5b58de7b220f4">  474</a></span>&#160;<span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1ul &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga144a49e12b83ad9809fdd2769094fdc0">  476</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#gac8ae69f11c0311da226c0c8ec40b3d37">  477</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Access_Msk                 (1ul &lt;&lt; ITM_LSR_Access_Pos)                    </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#gaf5740689cf14564d3f3fd91299b6c88d">  479</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="../../d7/db9/group__CMSIS__CM3__ITM.html#gaa5bc2a7f5f1d69ff819531f5508bb017">  480</a></span>&#160;<span class="preprocessor">#define ITM_LSR_Present_Msk                (1ul &lt;&lt; ITM_LSR_Present_Pos)                   </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_CM3_ITM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="../../d9/dee/structInterruptType__Type.html">  488</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;{</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="../../d9/dee/structInterruptType__Type.html#ae0d588643b0488fce4c0a90b85edf362">  490</a></span>&#160;       uint32_t <a class="code" href="../../d9/dee/structInterruptType__Type.html#ae0d588643b0488fce4c0a90b85edf362">RESERVED0</a>;</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="../../d9/dee/structInterruptType__Type.html#a2b10f6d37363a6b798ac97f4c4db1e63">  491</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d9/dee/structInterruptType__Type.html#a2b10f6d37363a6b798ac97f4c4db1e63">ICTR</a>;                         </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#if ((defined __CM3_REV) &amp;&amp; (__CM3_REV &gt;= 0x200))</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR;                        </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="../../d9/dee/structInterruptType__Type.html#a45933eb981309d50f943ec3af67f17be">  495</a></span>&#160;       uint32_t <a class="code" href="../../d9/dee/structInterruptType__Type.html#a45933eb981309d50f943ec3af67f17be">RESERVED1</a>;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;} <a class="code" href="../../d9/dee/structInterruptType__Type.html">InterruptType_Type</a>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="../../d2/d04/group__CMSIS__CM3__InterruptType.html#ga5d164b3cb981bd85afd35892d180a5c3">  500</a></span>&#160;<span class="preprocessor">#define InterruptType_ICTR_INTLINESNUM_Pos  0                                             </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="../../d2/d04/group__CMSIS__CM3__InterruptType.html#ga0a2c325cefdab97bd8ce3336a66a803e">  501</a></span>&#160;<span class="preprocessor">#define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful &lt;&lt; InterruptType_ICTR_INTLINESNUM_Pos) </span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="../../d2/d04/group__CMSIS__CM3__InterruptType.html#gaaa37f212111e6dbc9505d46b8bf8fa3e">  504</a></span>&#160;<span class="preprocessor">#define InterruptType_ACTLR_DISFOLD_Pos     2                                             </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="../../d2/d04/group__CMSIS__CM3__InterruptType.html#gac4d872ecfcf7dcb93f98824ada52a527">  505</a></span>&#160;<span class="preprocessor">#define InterruptType_ACTLR_DISFOLD_Msk    (1ul &lt;&lt; InterruptType_ACTLR_DISFOLD_Pos)       </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="../../d2/d04/group__CMSIS__CM3__InterruptType.html#ga46fed31841c33811db8b3a9cbae6347b">  507</a></span>&#160;<span class="preprocessor">#define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="../../d2/d04/group__CMSIS__CM3__InterruptType.html#ga3cecf9e9d75112aed3ed055343cbe23f">  508</a></span>&#160;<span class="preprocessor">#define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul &lt;&lt; InterruptType_ACTLR_DISDEFWBUF_Pos)    </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="../../d2/d04/group__CMSIS__CM3__InterruptType.html#ga101a93632e4480073299b775bc5cbf12">  510</a></span>&#160;<span class="preprocessor">#define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="../../d2/d04/group__CMSIS__CM3__InterruptType.html#ga0c020eb28544979bfac2e219ed53c999">  511</a></span>&#160;<span class="preprocessor">#define InterruptType_ACTLR_DISMCYCINT_Msk (1ul &lt;&lt; InterruptType_ACTLR_DISMCYCINT_Pos)    </span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_CM3_InterruptType */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html">  520</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;{</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#a6ae8a8c3a4909ae41447168d793608f7">  522</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#a6ae8a8c3a4909ae41447168d793608f7">TYPE</a>;                         </div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#aab33593671948b93b1c0908d78779328">  523</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#aab33593671948b93b1c0908d78779328">CTRL</a>;                         </div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#afd8de96a5d574c3953e2106e782f9833">  524</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#afd8de96a5d574c3953e2106e782f9833">RNR</a>;                          </div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#a3f2e2448a77aadacd9f394f6c4c708d9">  525</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#a3f2e2448a77aadacd9f394f6c4c708d9">RBAR</a>;                         </div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#adc65d266d15ce9ba57b3d127e8267f03">  526</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#adc65d266d15ce9ba57b3d127e8267f03">RASR</a>;                         </div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#a4dbcffa0a71c31e521b645b34b40e639">  527</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#a4dbcffa0a71c31e521b645b34b40e639">RBAR_A1</a>;                      </div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#a94222f9a8637b5329016e18f08af7185">  528</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#a94222f9a8637b5329016e18f08af7185">RASR_A1</a>;                      </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#a8703a00626dba046b841c0db6c78c395">  529</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#a8703a00626dba046b841c0db6c78c395">RBAR_A2</a>;                      </div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#a0aac7727a6225c6aa00627c36d51d014">  530</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#a0aac7727a6225c6aa00627c36d51d014">RASR_A2</a>;                      </div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#a9fda17c37b85ef317c7c8688ff8c5804">  531</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#a9fda17c37b85ef317c7c8688ff8c5804">RBAR_A3</a>;                      </div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="../../d9/dc6/structMPU__Type.html#aced0b908173b9a4bae4f59452f0cdb0d">  532</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d9/dc6/structMPU__Type.html#aced0b908173b9a4bae4f59452f0cdb0d">RASR_A3</a>;                      </div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;} <a class="code" href="../../d9/dc6/structMPU__Type.html">MPU_Type</a>;                                                </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* MPU Type Register */</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gab46a4e0dae7607af6f312cf2328ecfc9">  536</a></span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga84c08304cbf7088481f2f6ccd8013c39">  537</a></span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFul &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga4d090ef632d2ba3a6ae4078c2594d6d3">  539</a></span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga3a5d2e6871b1518dca61e28b18aec6cb">  540</a></span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFul &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gaa3ef8bc16dfa8b27f80b87109b424fe7">  542</a></span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga45427152e9a3493f1477fbe52e771c59">  543</a></span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1ul &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga723678c07d8d65eacb5dd957867b1b0c">  546</a></span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga09e80ffe9a690dc76e416708661ea436">  547</a></span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1ul &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gab41c6f2447fb6dffa9a887ddc7c418c5">  549</a></span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gaa0db6e8e71df9529f3300d7a1e9a7b69">  550</a></span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1ul &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga726096caf670db669c53458f7ea07373">  552</a></span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gae72b283f6e38b641c877182f03d95844">  553</a></span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1ul &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga4ae5ef482542113b2361e7de9e3419af">  556</a></span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga2d48d65bbe6e37caf7534e3c93da30f7">  557</a></span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFul &lt;&lt; MPU_RNR_REGION_Pos)                 </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga8526c8bf02e4d47c852aab797800b1fd">  560</a></span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga33905dca89aa5b5bb9aa9518094b8b80">  561</a></span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga1384f1a3d45f52c7829151ebc45e2c81">  563</a></span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gaf7787465931ee4dbe5f51091f187e790">  564</a></span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1ul &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga0556413825169bdcb19e37f42d92e133">  566</a></span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gac896033cb8ecfe045d9bada07c0311d7">  567</a></span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFul &lt;&lt; MPU_RBAR_REGION_Pos)                 </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gaa02d0a5dd8b96fb9500cb5f31c9ea67b">  570</a></span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga4f8afc5cc7fca2ada211f8b09c76802e">  571</a></span>&#160;<span class="preprocessor">#define MPU_RASR_XN_Msk                    (1ul &lt;&lt; MPU_RASR_XN_Pos)                       </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gac919b25b709081bac1fe1d30e6ca53d7">  573</a></span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga81da5e9383eca09414642d65fcbc14de">  574</a></span>&#160;<span class="preprocessor">#define MPU_RASR_AP_Msk                    (7ul &lt;&lt; MPU_RASR_AP_Pos)                       </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga340f1c91469c5bb4ee91bc29ad21c631">  576</a></span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga94f4b4a368986c1955b92743046a1f4e">  577</a></span>&#160;<span class="preprocessor">#define MPU_RASR_TEX_Msk                   (7ul &lt;&lt; MPU_RASR_TEX_Pos)                      </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga1820e125a5aa584cd49ede44c742985c">  579</a></span>&#160;<span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga872c0922578c2e74304886579e9a2361">  580</a></span>&#160;<span class="preprocessor">#define MPU_RASR_S_Msk                     (1ul &lt;&lt; MPU_RASR_S_Pos)                        </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga3a1631f2c85c66ead1d6d4cea9c16a52">  582</a></span>&#160;<span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gaf841f9bee5046fece4f513ecf707a3c1">  583</a></span>&#160;<span class="preprocessor">#define MPU_RASR_C_Msk                     (1ul &lt;&lt; MPU_RASR_C_Pos)                        </span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gae9ea3c456f66c56040a2e55793c63cf5">  585</a></span>&#160;<span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gaf97de2b86316d5b29931fc6f70b3cba1">  586</a></span>&#160;<span class="preprocessor">#define MPU_RASR_B_Msk                     (1ul &lt;&lt; MPU_RASR_B_Pos)                        </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gadbd68b7db2dd697a1977a7ed2f3e67bf">  588</a></span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga4046ede234a191e3a0efb9a3174bca05">  589</a></span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFul &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#gad90549193db0d2b7e70d3d52cb902710">  591</a></span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga222e237e51f20d0e8a8c249295e77298">  592</a></span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1Ful &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga140d103b3789cbda82a0a4da9ffffadb">  594</a></span>&#160;<span class="preprocessor">#define MPU_RASR_ENA_Pos                     0                                            </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="../../da/d63/group__CMSIS__CM3__MPU.html#ga6c6fc837531a7d6a3b3962e21147b4a9">  595</a></span>&#160;<span class="preprocessor">#define MPU_RASR_ENA_Msk                    (0x1Ful &lt;&lt; MPU_RASR_ENA_Pos)                  </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_CM3_MPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="../../d6/d00/structCoreDebug__Type.html">  605</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;{</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="../../d6/d00/structCoreDebug__Type.html#a25c14c022c73a725a1736e903431095d">  607</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d6/d00/structCoreDebug__Type.html#a25c14c022c73a725a1736e903431095d">DHCSR</a>;                        </div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="../../d6/d00/structCoreDebug__Type.html#afefa84bce7497652353a1b76d405d983">  608</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="../../d6/d00/structCoreDebug__Type.html#afefa84bce7497652353a1b76d405d983">DCRSR</a>;                        </div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="../../d6/d00/structCoreDebug__Type.html#ab8f4bb076402b61f7be6308075a789c9">  609</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d6/d00/structCoreDebug__Type.html#ab8f4bb076402b61f7be6308075a789c9">DCRDR</a>;                        </div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="../../d6/d00/structCoreDebug__Type.html#a5cdd51dbe3ebb7041880714430edd52d">  610</a></span>&#160;  <a class="code" href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../d6/d00/structCoreDebug__Type.html#a5cdd51dbe3ebb7041880714430edd52d">DEMCR</a>;                        </div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;} <a class="code" href="../../d6/d00/structCoreDebug__Type.html">CoreDebug_Type</a>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* Debug Halting Control and Status Register */</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gac91280edd0ce932665cf75a23d11d842">  614</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga1ce997cee15edaafe4aed77751816ffc">  615</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga6f934c5427ea057394268e541fa97753">  617</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gac474394bcceb31a8e09566c90b3f8922">  618</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga2328118f8b3574c871a53605eb17e730">  620</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">  621</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga2900dd56a988a4ed27ad664d5642807e">  623</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga7b67e4506d7f464ef5dafd6219739756">  624</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga349ccea33accc705595624c2d334fbcb">  626</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga98d51538e645c2c1a422279cd85a0a25">  627</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga760a9a0d7f39951dc3f07d01f1f64772">  629</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga9f881ade3151a73bc5b02b73fe6473ca">  630</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1ul &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga20a71871ca8768019c51168c70c3f41d">  632</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gac4cd6f3178de48f473d8903e8c847c07">  633</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga85747214e2656df6b05ec72e4d22bd6d">  635</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga53aa99b2e39a67622f3b9973e079c2b4">  636</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga0d2907400eb948a4ea3886ca083ec8e3">  638</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">  639</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gae1fc39e80de54c0339cbb1b298a9f0f9">  641</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gae6bda72fbd32cc5734ff3542170dc00d">  642</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1ul &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gaddf1d43f8857e4efc3dc4e6b15509692">  644</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">  645</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1ul &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gab557abb5b172b74d2cf44efb9d824e4e">  647</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gab815c741a4fc2a61988cd2fb7594210b">  648</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">  651</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">  652</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1ul &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga52182c8a9f63a52470244c0bc2064f7b">  654</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga17cafbd72b55030219ce5609baa7c01d">  655</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga6ff2102b98f86540224819a1b767ba39">  658</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga5e99652c1df93b441257389f49407834">  659</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1ul &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga341020a3b7450416d72544eaf8e57a64">  661</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gae6384cbe8045051186d13ef9cdeace95">  662</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1ul &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga9ae10710684e14a1a534e785ef390e1b">  664</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga2ded814556de96fc369de7ae9a7ceb98">  665</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1ul &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga1e2f706a59e0d8131279af1c7e152f8d">  667</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga68ec55930269fab78e733dcfa32392f8">  668</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1ul &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga802829678f6871863ae9ecf60a10425c">  670</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gac2b46b9b65bf8d23027f255fc9641977">  671</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1ul &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gaed9f42053031a9a30cd8054623304c0a">  673</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga803fc98c5bb85f10f0347b23794847d1">  674</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga22079a6e436f23b90308be97e19cf07e">  676</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gad6815d8e3df302d2f0ff2c2c734ed29a">  677</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">  679</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">  680</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">  682</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gaa38b947d77672c48bba1280c0a642e19">  683</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga10fc7c53bca904c128bc8e1a03072d50">  685</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga2f98b461d19746ab2febfddebb73da6f">  686</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gac9d13eb2add61f610d5ced1f7ad2adf8">  688</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga03ee58b1b02fdbf21612809034562f1c">  689</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga444454f7c7748e76cd76c3809c887c41">  691</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#gad420a9b60620584faaca6289e83d3a87">  692</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga9fcf09666f7063a7303117aa32a85d5a">  694</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga906476e53c1e1487c30f3a1181df9e30">  695</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_CM3_CoreDebug */</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#ga3c14ed93192c8d9143322bbf77ebf770">  700</a></span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000)                              </span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gadd76251e412a195ec0a8f47227a8359e">  701</a></span>&#160;<span class="preprocessor">#define ITM_BASE            (0xE0000000)                              </span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#ga680604dbcda9e9b31a1639fcffe5230b">  702</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0)                              </span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#ga58effaac0b93006b756d33209e814646">  703</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010)                      </span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaa0288691785a5f868238e0468b39523d">  704</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100)                      </span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">  705</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00)                      </span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#ga164238adbad56f07c7dd4e912af748dd">  707</a></span>&#160;<span class="preprocessor">#define InterruptType       ((InterruptType_Type *) SCS_BASE)         </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">  708</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type *)           SCB_BASE)         </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gacd96c53beeaff8f603fcda425eb295de">  709</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type *)       SysTick_BASE)     </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">  710</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type *)          NVIC_BASE)        </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gabae7cdf882def602cb787bb039ff6a43">  711</a></span>&#160;<span class="preprocessor">#define ITM                 ((ITM_Type *)           ITM_BASE)         </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">  712</a></span>&#160;<span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1)</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaa0805ccd2bc4e42d63adb0618d2af571">  715</a></span>&#160;<span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90)                      </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaad8182e72fe5037a6ba1eb65a1554e0b">  716</a></span>&#160;<span class="preprocessor">  #define MPU               ((MPU_Type*)            MPU_BASE)         </span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; <span class="comment">/* end of group CMSIS_CM3_core_register */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM   )</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">  #define __ASM           __asm                                       </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">  #define __INLINE        inline                                      </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#elif defined   (  __GNUC__  )</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#elif defined   (  __TASKING__  )</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/* ###################  Compiler specific Intrinsics  ########################### */</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM   ) </span><span class="comment">/*------------------RealView Compiler -----------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">/* ARM armcc specific functions */</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define __enable_fault_irq                __enable_fiq</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define __disable_fault_irq               __disable_fiq</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define __NOP                             __nop</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define __WFI                             __wfi</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define __WFE                             __wfe</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define __SEV                             __sev</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define __ISB()                           __isb(0)</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define __DSB()                           __dsb(0)</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define __DMB()                           __dmb(0)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define __REV                             __rev</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define __RBIT                            __rbit</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define __STREXB(value, ptr)              __strex(value, ptr)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define __STREXH(value, ptr)              __strex(value, ptr)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define __STREXW(value, ptr)              __strex(value, ptr)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">/* intrinsic unsigned long long __ldrexd(volatile void *ptr) */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">/* intrinsic void __enable_irq();     */</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/* intrinsic void __disable_irq();    */</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="keyword">extern</span> uint32_t __get_PSP(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_PSP(uint32_t topOfProcStack);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="keyword">extern</span> uint32_t __get_MSP(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_MSP(uint32_t topOfMainStack);</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="keyword">extern</span> uint32_t __REV16(uint16_t value);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="keyword">extern</span> int32_t __REVSH(int16_t value);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#if (__ARMCC_VERSION &lt; 400000)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __CLREX(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="keyword">extern</span> uint32_t __get_BASEPRI(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_BASEPRI(uint32_t basePri);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="keyword">extern</span> uint32_t __get_PRIMASK(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_PRIMASK(uint32_t priMask);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="keyword">extern</span> uint32_t __get_FAULTMASK(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_FAULTMASK(uint32_t faultMask);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="keyword">extern</span> uint32_t __get_CONTROL(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_CONTROL(uint32_t control);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#else  </span><span class="comment">/* (__ARMCC_VERSION &gt;= 400000)  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define __CLREX                           __clrex</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="keyword">static</span> __INLINE uint32_t  __get_BASEPRI(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;{</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keyword">register</span> uint32_t __regBasePri         __ASM(<span class="stringliteral">&quot;basepri&quot;</span>);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordflow">return</span>(__regBasePri);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;}</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __set_BASEPRI(uint32_t basePri)</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;{</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keyword">register</span> uint32_t __regBasePri         __ASM(<span class="stringliteral">&quot;basepri&quot;</span>);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  __regBasePri = (basePri &amp; 0xff);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;}</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="keyword">static</span> __INLINE uint32_t __get_PRIMASK(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;{</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keyword">register</span> uint32_t __regPriMask         __ASM(<span class="stringliteral">&quot;primask&quot;</span>);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keywordflow">return</span>(__regPriMask);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;}</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __set_PRIMASK(uint32_t priMask)</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;{</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keyword">register</span> uint32_t __regPriMask         __ASM(<span class="stringliteral">&quot;primask&quot;</span>);</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  __regPriMask = (priMask);</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;}</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="keyword">static</span> __INLINE uint32_t __get_FAULTMASK(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;{</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keyword">register</span> uint32_t __regFaultMask       __ASM(<span class="stringliteral">&quot;faultmask&quot;</span>);</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">return</span>(__regFaultMask);</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;}</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __set_FAULTMASK(uint32_t faultMask)</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;{</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keyword">register</span> uint32_t __regFaultMask       __ASM(<span class="stringliteral">&quot;faultmask&quot;</span>);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  __regFaultMask = (faultMask &amp; 1);</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;}</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="keyword">static</span> __INLINE uint32_t __get_CONTROL(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;{</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="keyword">register</span> uint32_t __regControl         __ASM(<span class="stringliteral">&quot;control&quot;</span>);</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">return</span>(__regControl);</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;}</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __set_CONTROL(uint32_t control)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;{</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keyword">register</span> uint32_t __regControl         __ASM(<span class="stringliteral">&quot;control&quot;</span>);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  __regControl = control;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;}</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARMCC_VERSION  */</span><span class="preprocessor"> </span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#elif (defined (__ICCARM__)) </span><span class="comment">/*------------------ ICC Compiler -------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">/* IAR iccarm specific functions */</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define __enable_irq                              __enable_interrupt        </span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define __disable_irq                             __disable_interrupt       </span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">static __INLINE void __enable_fault_irq()         { __ASM (&quot;cpsie f&quot;); }</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __disable_fault_irq()        { __ASM (<span class="stringliteral">&quot;cpsid f&quot;</span>); }</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define __NOP                                     __no_operation            </span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">static __INLINE  void __WFI()                     { __ASM (&quot;wfi&quot;); }</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="keyword">static</span> __INLINE  <span class="keywordtype">void</span> __WFE()                     { __ASM (<span class="stringliteral">&quot;wfe&quot;</span>); }</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="keyword">static</span> __INLINE  <span class="keywordtype">void</span> __SEV()                     { __ASM (<span class="stringliteral">&quot;sev&quot;</span>); }</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="keyword">static</span> __INLINE  <span class="keywordtype">void</span> __CLREX()                   { __ASM (<span class="stringliteral">&quot;clrex&quot;</span>); }</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">/* intrinsic void __ISB(void)                                     */</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/* intrinsic void __DSB(void)                                     */</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/* intrinsic void __DMB(void)                                     */</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">/* intrinsic void __set_PRIMASK();                                */</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">/* intrinsic void __get_PRIMASK();                                */</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">/* intrinsic void __set_FAULTMASK();                              */</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">/* intrinsic void __get_FAULTMASK();                              */</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">/* intrinsic uint32_t __REV(uint32_t value);                      */</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">/* intrinsic uint32_t __REVSH(uint32_t value);                    */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">/* intrinsic unsigned long __STREX(unsigned long, unsigned long); */</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/* intrinsic unsigned long __LDREX(unsigned long *);              */</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="keyword">extern</span> uint32_t __get_PSP(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_PSP(uint32_t topOfProcStack);</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="keyword">extern</span> uint32_t __get_MSP(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_MSP(uint32_t topOfMainStack);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="keyword">extern</span> uint32_t __REV16(uint16_t value);</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="keyword">extern</span> uint32_t __RBIT(uint32_t value);</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="keyword">extern</span> uint8_t __LDREXB(uint8_t *addr);</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="keyword">extern</span> uint16_t __LDREXH(uint16_t *addr);</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="keyword">extern</span> uint32_t __LDREXW(uint32_t *addr);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="keyword">extern</span> uint32_t __STREXB(uint8_t value, uint8_t *addr);</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="keyword">extern</span> uint32_t __STREXH(uint16_t value, uint16_t *addr);</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="keyword">extern</span> uint32_t __STREXW(uint32_t value, uint32_t *addr);</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#elif (defined (__GNUC__)) </span><span class="comment">/*------------------ GNU Compiler ---------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* GNU gcc specific functions */</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __enable_irq()               { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsie i&quot;</span>); }</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __disable_irq()              { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsid i&quot;</span>); }</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __enable_fault_irq()         { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsie f&quot;</span>); }</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __disable_fault_irq()        { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;cpsid f&quot;</span>); }</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __NOP()                      { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;nop&quot;</span>); }</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __WFI()                      { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;wfi&quot;</span>); }</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __WFE()                      { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;wfe&quot;</span>); }</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __SEV()                      { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;sev&quot;</span>); }</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __ISB()                      { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;isb&quot;</span>); }</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __DSB()                      { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;dsb&quot;</span>); }</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __DMB()                      { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;dmb&quot;</span>); }</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> __CLREX()                    { __ASM <span class="keyword">volatile</span> (<span class="stringliteral">&quot;clrex&quot;</span>); }</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="keyword">extern</span> uint32_t __get_PSP(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_PSP(uint32_t topOfProcStack);</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="keyword">extern</span> uint32_t __get_MSP(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_MSP(uint32_t topOfMainStack);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="keyword">extern</span> uint32_t __get_BASEPRI(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_BASEPRI(uint32_t basePri);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="keyword">extern</span> uint32_t  __get_PRIMASK(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_PRIMASK(uint32_t priMask);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="keyword">extern</span> uint32_t __get_FAULTMASK(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_FAULTMASK(uint32_t faultMask);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="keyword">extern</span> uint32_t __get_CONTROL(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> __set_CONTROL(uint32_t control);</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="keyword">extern</span> uint32_t __REV(uint32_t value);</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="keyword">extern</span> uint32_t __REV16(uint16_t value);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="keyword">extern</span> int32_t __REVSH(int16_t value);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="keyword">extern</span> uint32_t __RBIT(uint32_t value);</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="keyword">extern</span> uint8_t __LDREXB(uint8_t *addr);</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="keyword">extern</span> uint16_t __LDREXH(uint16_t *addr);</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="keyword">extern</span> uint32_t __LDREXW(uint32_t *addr);</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="keyword">extern</span> uint32_t __STREXB(uint8_t value, uint8_t *addr);</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="keyword">extern</span> uint32_t __STREXH(uint16_t value, uint16_t *addr);</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="keyword">extern</span> uint32_t __STREXW(uint32_t value, uint32_t *addr);</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#elif (defined (__TASKING__)) </span><span class="comment">/*------------------ TASKING Compiler ---------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">/* TASKING carm specific functions */</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment"> * The CMSIS functions have been implemented as intrinsics in the compiler.</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment"> * Please use &quot;carm -?i&quot; to get an up to date list of all instrinsics,</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment"> * Including the CMSIS ones.</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;{</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  uint32_t reg_value;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);                         <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  </div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  reg_value  =  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  reg_value &amp;= ~(<a class="code" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>);             <span class="comment">/* clear bits to change               */</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  reg_value  =  (reg_value                       |</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;                (0x5FA &lt;&lt; <a class="code" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) | </div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;                (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;}</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriorityGrouping(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;{</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>);   <span class="comment">/* read priority grouping field */</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;}</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(<a class="code" href="../../da/dc3/LPC17xx_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="../../da/dc3/LPC17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;{</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="../../da/dc3/LPC17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* enable interrupt */</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;}</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(<a class="code" href="../../da/dc3/LPC17xx_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;{</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="../../da/dc3/LPC17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;}</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPendingIRQ(<a class="code" href="../../da/dc3/LPC17xx_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;{</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;}</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(<a class="code" href="../../da/dc3/LPC17xx_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;{</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="../../da/dc3/LPC17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;}</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(<a class="code" href="../../da/dc3/LPC17xx_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;{</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="../../da/dc3/LPC17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;}</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetActive(<a class="code" href="../../da/dc3/LPC17xx_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;{</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;}</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriority(<a class="code" href="../../da/dc3/LPC17xx_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn, uint32_t priority)</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;{</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">if</span>(IRQn &lt; 0) {</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M3 System Interrupts */</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)] = ((priority &lt;&lt; (8 - <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;}</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriority(<a class="code" href="../../da/dc3/LPC17xx_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;{</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordflow">if</span>(IRQn &lt; 0) {</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M3 system interrupts */</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)]           &gt;&gt; (8 - <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;}</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;{</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160; </div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="keywordflow">return</span> (</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;           ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;           ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;         );</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;}</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;{</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  </div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;}</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="keyword">static</span> __INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;{ </div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keywordflow">if</span> (ticks &gt; <a class="code" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;                                                               </div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (ticks &amp; <a class="code" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) - 1;      <span class="comment">/* set reload register */</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  NVIC_SetPriority (<a class="code" href="../../da/dc3/LPC17xx_8h.html#a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;__NVIC_PRIO_BITS) - 1);  <span class="comment">/* set Priority for Cortex-M0 System Interrupts */</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> | </div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;                   <a class="code" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   | </div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;                   <a class="code" href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;}</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">/* ##################################    Reset function  ############################################ */</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;{</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      | </div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;                 (<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) | </div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;                 <a class="code" href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);                   <span class="comment">/* Keep priority group unchanged */</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>              </div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;}</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160; <span class="comment">/* end of group CMSIS_CM3_Core_FunctionInterface */</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <span class="keywordtype">int</span> <a class="code" href="../../da/dd6/group__CMSIS__CM3__CoreDebugInterface.html#gacf1fe3063cedf11b6e6f7cb0dd7c1a51">ITM_RxBuffer</a>;                    </div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="../../da/dd6/group__CMSIS__CM3__CoreDebugInterface.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 1728</a></span>&#160;<span class="preprocessor">#define             ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">static __INLINE uint32_t ITM_SendChar (uint32_t ch)</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;{</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a>-&gt;DEMCR &amp; <a class="code" href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a>)  &amp;&amp;      <span class="comment">/* Trace enabled */</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;      (<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;      (<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; (1ul &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  {</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0);</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    <a class="code" href="../../d2/d96/group__CMSIS__CM3__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t) ch;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  }  </div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  <span class="keywordflow">return</span> (ch);</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;}</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">int</span> ITM_ReceiveChar (<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  <span class="keywordtype">int</span> ch = -1;                               <span class="comment">/* no character available */</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keywordflow">if</span> (ITM_RxBuffer != <a class="code" href="../../da/dd6/group__CMSIS__CM3__CoreDebugInterface.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    ch = <a class="code" href="../../da/dd6/group__CMSIS__CM3__CoreDebugInterface.html#gacf1fe3063cedf11b6e6f7cb0dd7c1a51">ITM_RxBuffer</a>;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    ITM_RxBuffer = <a class="code" href="../../da/dd6/group__CMSIS__CM3__CoreDebugInterface.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  }</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  </div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  <span class="keywordflow">return</span> (ch); </div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;}</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">int</span> ITM_CheckChar (<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <span class="keywordflow">if</span> (ITM_RxBuffer == <a class="code" href="../../da/dd6/group__CMSIS__CM3__CoreDebugInterface.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  }</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;}</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160; <span class="comment">/* end of group CMSIS_CM3_core_DebugInterface */</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;}</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160; <span class="comment">/* end of group CMSIS_CM3_core_definitions */</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CM3_CORE_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">/*lint -restore */</span></div><div class="ttc" id="structMPU__Type_html_aab33593671948b93b1c0908d78779328"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#aab33593671948b93b1c0908d78779328">MPU_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> core_cm3.h:523</div></div>
<div class="ttc" id="LPC17xx_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="../../da/dc3/LPC17xx_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> LPC17xx.h:39</div></div>
<div class="ttc" id="group__CMSIS__CM3__SCB_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm3.h:215</div></div>
<div class="ttc" id="structNVIC__Type_html_a0b0d7f3131da89c659a2580249432749"><div class="ttname"><a href="../../d9/deb/structNVIC__Type.html#a0b0d7f3131da89c659a2580249432749">NVIC_Type::STIR</a></div><div class="ttdeci">__O uint32_t STIR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:131</div></div>
<div class="ttc" id="structMPU__Type_html_a4dbcffa0a71c31e521b645b34b40e639"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#a4dbcffa0a71c31e521b645b34b40e639">MPU_Type::RBAR_A1</a></div><div class="ttdeci">__IO uint32_t RBAR_A1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:527</div></div>
<div class="ttc" id="group__CMSIS__CM3__core__register_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="../../d2/d96/group__CMSIS__CM3__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_cm3.h:711</div></div>
<div class="ttc" id="structCoreDebug__Type_html_ab8f4bb076402b61f7be6308075a789c9"><div class="ttname"><a href="../../d6/d00/structCoreDebug__Type.html#ab8f4bb076402b61f7be6308075a789c9">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">__IO uint32_t DCRDR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:609</div></div>
<div class="ttc" id="structSCB__Type_html_ac49b24b3f222508464f111772f2c44dd"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#ac49b24b3f222508464f111772f2c44dd">SCB_Type::MMFAR</a></div><div class="ttdeci">__IO uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:153</div></div>
<div class="ttc" id="structCoreDebug__Type_html_a25c14c022c73a725a1736e903431095d"><div class="ttname"><a href="../../d6/d00/structCoreDebug__Type.html#a25c14c022c73a725a1736e903431095d">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">__IO uint32_t DHCSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:607</div></div>
<div class="ttc" id="group__CMSIS__CM3__CoreDebug_html_ga5e99652c1df93b441257389f49407834"><div class="ttname"><a href="../../de/de9/group__CMSIS__CM3__CoreDebug.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a></div><div class="ttdeci">#define CoreDebug_DEMCR_TRCENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:659</div></div>
<div class="ttc" id="structITM__Type_html_a93b480aac6da620bbb611212186d47fa"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a93b480aac6da620bbb611212186d47fa">ITM_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:406</div></div>
<div class="ttc" id="group__CMSIS__CM3__SysTick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="../../d3/db0/group__CMSIS__CM3__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:363</div></div>
<div class="ttc" id="structITM__Type_html_a9353055ceb7024e07d59248e54502cb9"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a9353055ceb7024e07d59248e54502cb9">ITM_Type::PID5</a></div><div class="ttdeci">__I uint32_t PID5</div><div class="ttdef"><b>Definition:</b> core_cm3.h:418</div></div>
<div class="ttc" id="structMPU__Type_html_a0aac7727a6225c6aa00627c36d51d014"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#a0aac7727a6225c6aa00627c36d51d014">MPU_Type::RASR_A2</a></div><div class="ttdeci">__IO uint32_t RASR_A2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:530</div></div>
<div class="ttc" id="structITM__Type_html_ae139d2e588bb382573ffcce3625a88cd"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#ae139d2e588bb382573ffcce3625a88cd">ITM_Type::PID2</a></div><div class="ttdeci">__I uint32_t PID2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:423</div></div>
<div class="ttc" id="structSCB__Type_html_ae9891a59abbe51b0b2067ca507ca212f"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#ae9891a59abbe51b0b2067ca507ca212f">SCB_Type::SHCSR</a></div><div class="ttdeci">__IO uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:149</div></div>
<div class="ttc" id="structCoreDebug__Type_html_afefa84bce7497652353a1b76d405d983"><div class="ttname"><a href="../../d6/d00/structCoreDebug__Type.html#afefa84bce7497652353a1b76d405d983">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">__O uint32_t DCRSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:608</div></div>
<div class="ttc" id="structITM__Type_html_af006ee26c7e61c9a3712a80ac74a6cf3"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#af006ee26c7e61c9a3712a80ac74a6cf3">ITM_Type::PID3</a></div><div class="ttdeci">__I uint32_t PID3</div><div class="ttdef"><b>Definition:</b> core_cm3.h:424</div></div>
<div class="ttc" id="group__CMSIS__CM3__core__register_html_gab6e30a2b802d9021619dbb0be7f5d63d"><div class="ttname"><a href="../../d2/d96/group__CMSIS__CM3__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a></div><div class="ttdeci">#define CoreDebug</div><div class="ttdef"><b>Definition:</b> core_cm3.h:712</div></div>
<div class="ttc" id="structITM__Type_html_a56f607260c4175c5f37a28e47ab3d1e5"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a56f607260c4175c5f37a28e47ab3d1e5">ITM_Type::LSR</a></div><div class="ttdeci">__IO uint32_t LSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:415</div></div>
<div class="ttc" id="LPC17xx_8h_html_a666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="../../da/dc3/LPC17xx_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> LPC17xx.h:53</div></div>
<div class="ttc" id="structNVIC__Type_html"><div class="ttname"><a href="../../d9/deb/structNVIC__Type.html">NVIC_Type</a></div><div class="ttdef"><b>Definition:</b> core_cm3.h:117</div></div>
<div class="ttc" id="structSCB__Type_html_a2f94bf549b16fdeb172352e22309e3c4"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#a2f94bf549b16fdeb172352e22309e3c4">SCB_Type::CFSR</a></div><div class="ttdeci">__IO uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:150</div></div>
<div class="ttc" id="group__CMSIS__CM3__SysTick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:373</div></div>
<div class="ttc" id="structSCB__Type_html"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html">SCB_Type</a></div><div class="ttdef"><b>Definition:</b> core_cm3.h:140</div></div>
<div class="ttc" id="structInterruptType__Type_html_ae0d588643b0488fce4c0a90b85edf362"><div class="ttname"><a href="../../d9/dee/structInterruptType__Type.html#ae0d588643b0488fce4c0a90b85edf362">InterruptType_Type::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:490</div></div>
<div class="ttc" id="structSysTick__Type_html_a0997ff20f11817f8246e8f0edac6f4e4"><div class="ttname"><a href="../../d5/d2b/structSysTick__Type.html#a0997ff20f11817f8246e8f0edac6f4e4">SysTick_Type::VAL</a></div><div class="ttdeci">__IO uint32_t VAL</div><div class="ttdef"><b>Definition:</b> core_cm3.h:354</div></div>
<div class="ttc" id="structITM__Type_html_aa31ca6bb4b749201321b23d0dbbe0704"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#aa31ca6bb4b749201321b23d0dbbe0704">ITM_Type::PID7</a></div><div class="ttdeci">__I uint32_t PID7</div><div class="ttdef"><b>Definition:</b> core_cm3.h:420</div></div>
<div class="ttc" id="group__CMSIS__CM3__SCB_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:216</div></div>
<div class="ttc" id="structMPU__Type_html_aced0b908173b9a4bae4f59452f0cdb0d"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#aced0b908173b9a4bae4f59452f0cdb0d">MPU_Type::RASR_A3</a></div><div class="ttdeci">__IO uint32_t RASR_A3</div><div class="ttdef"><b>Definition:</b> core_cm3.h:532</div></div>
<div class="ttc" id="structSCB__Type_html_a0faf96f964931cadfb71cfa54e051f6f"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#a0faf96f964931cadfb71cfa54e051f6f">SCB_Type::VTOR</a></div><div class="ttdeci">__IO uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:144</div></div>
<div class="ttc" id="structITM__Type_html_a91a040e1b162e1128ac1e852b4a0e589"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a91a040e1b162e1128ac1e852b4a0e589">ITM_Type::TER</a></div><div class="ttdeci">__IO uint32_t TER</div><div class="ttdef"><b>Definition:</b> core_cm3.h:404</div></div>
<div class="ttc" id="structSysTick__Type_html_a9c9eda0ea6f6a7c904d2d75a6963e238"><div class="ttname"><a href="../../d5/d2b/structSysTick__Type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">SysTick_Type::CALIB</a></div><div class="ttdeci">__I uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> core_cm3.h:355</div></div>
<div class="ttc" id="structITM__Type_html_a33025af19748bd3ca5cf9d6b14150001"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a33025af19748bd3ca5cf9d6b14150001">ITM_Type::LAR</a></div><div class="ttdeci">__IO uint32_t LAR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:414</div></div>
<div class="ttc" id="group__CMSIS__CM3__CoreDebugInterface_html_gacf1fe3063cedf11b6e6f7cb0dd7c1a51"><div class="ttname"><a href="../../da/dd6/group__CMSIS__CM3__CoreDebugInterface.html#gacf1fe3063cedf11b6e6f7cb0dd7c1a51">ITM_RxBuffer</a></div><div class="ttdeci">volatile int ITM_RxBuffer</div></div>
<div class="ttc" id="group__CMSIS__CM3__CoreDebugInterface_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="../../da/dd6/group__CMSIS__CM3__CoreDebugInterface.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1728</div></div>
<div class="ttc" id="structMPU__Type_html_a8703a00626dba046b841c0db6c78c395"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#a8703a00626dba046b841c0db6c78c395">MPU_Type::RBAR_A2</a></div><div class="ttdeci">__IO uint32_t RBAR_A2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:529</div></div>
<div class="ttc" id="structITM__Type_html_ae43a66174b8ab182ff595e5f5da9f235"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#ae43a66174b8ab182ff595e5f5da9f235">ITM_Type::IRR</a></div><div class="ttdeci">__IO uint32_t IRR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:411</div></div>
<div class="ttc" id="structSCB__Type_html_a3e66570ab689d28aebefa7e84e85dc4a"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#a3e66570ab689d28aebefa7e84e85dc4a">SCB_Type::ICSR</a></div><div class="ttdeci">__IO uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:143</div></div>
<div class="ttc" id="structSCB__Type_html_a6ed3c9064013343ea9fd0a73a734f29d"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#a6ed3c9064013343ea9fd0a73a734f29d">SCB_Type::AIRCR</a></div><div class="ttdeci">__IO uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:145</div></div>
<div class="ttc" id="structMPU__Type_html_adc65d266d15ce9ba57b3d127e8267f03"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#adc65d266d15ce9ba57b3d127e8267f03">MPU_Type::RASR</a></div><div class="ttdeci">__IO uint32_t RASR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:526</div></div>
<div class="ttc" id="structSCB__Type_html_ad7d61d9525fa9162579c3da0b87bff8d"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#ad7d61d9525fa9162579c3da0b87bff8d">SCB_Type::DFSR</a></div><div class="ttdeci">__IO uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:152</div></div>
<div class="ttc" id="structSCB__Type_html_aeb77053c84f49c261ab5b8374e8958ef"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#aeb77053c84f49c261ab5b8374e8958ef">SCB_Type::AFSR</a></div><div class="ttdeci">__IO uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:155</div></div>
<div class="ttc" id="structSCB__Type_html_a7bed53391da4f66d8a2a236a839d4c3d"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#a7bed53391da4f66d8a2a236a839d4c3d">SCB_Type::HFSR</a></div><div class="ttdeci">__IO uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:151</div></div>
<div class="ttc" id="structITM__Type_html_a755c0ec919e7dbb5f7ff05c8b56a3383"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a755c0ec919e7dbb5f7ff05c8b56a3383">ITM_Type::PID6</a></div><div class="ttdeci">__I uint32_t PID6</div><div class="ttdef"><b>Definition:</b> core_cm3.h:419</div></div>
<div class="ttc" id="structSysTick__Type_html"><div class="ttname"><a href="../../d5/d2b/structSysTick__Type.html">SysTick_Type</a></div><div class="ttdef"><b>Definition:</b> core_cm3.h:350</div></div>
<div class="ttc" id="structCoreDebug__Type_html"><div class="ttname"><a href="../../d6/d00/structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdef"><b>Definition:</b> core_cm3.h:605</div></div>
<div class="ttc" id="group__CMSIS__CM3__SysTick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:366</div></div>
<div class="ttc" id="structITM__Type_html_ab69ade751350a7758affdfe396517535"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#ab69ade751350a7758affdfe396517535">ITM_Type::PID0</a></div><div class="ttdeci">__I uint32_t PID0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:421</div></div>
<div class="ttc" id="structITM__Type_html_abea77b06775d325e5f6f46203f582433"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#abea77b06775d325e5f6f46203f582433">ITM_Type::u8</a></div><div class="ttdeci">__O uint8_t u8</div><div class="ttdef"><b>Definition:</b> core_cm3.h:399</div></div>
<div class="ttc" id="structCoreDebug__Type_html_a5cdd51dbe3ebb7041880714430edd52d"><div class="ttname"><a href="../../d6/d00/structCoreDebug__Type.html#a5cdd51dbe3ebb7041880714430edd52d">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">__IO uint32_t DEMCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:610</div></div>
<div class="ttc" id="structSCB__Type_html_a586a5225467262b378c0f231ccc77f86"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#a586a5225467262b378c0f231ccc77f86">SCB_Type::DFR</a></div><div class="ttdeci">__I uint32_t DFR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:157</div></div>
<div class="ttc" id="structInterruptType__Type_html"><div class="ttname"><a href="../../d9/dee/structInterruptType__Type.html">InterruptType_Type</a></div><div class="ttdef"><b>Definition:</b> core_cm3.h:488</div></div>
<div class="ttc" id="LPC17xx_8h_html_a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="../../da/dc3/LPC17xx_8h.html#a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> LPC17xx.h:63</div></div>
<div class="ttc" id="LPC17xx_8h_html"><div class="ttname"><a href="../../da/dc3/LPC17xx_8h.html">LPC17xx.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Core Peripheral Access Layer Header File for NXP LPC17xx Device Series. </div></div>
<div class="ttc" id="LPC17xx_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="../../da/dc3/LPC17xx_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> LPC17xx.h:42</div></div>
<div class="ttc" id="structSCB__Type_html_afa7a9ee34dfa1da0b60b4525da285032"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#afa7a9ee34dfa1da0b60b4525da285032">SCB_Type::CPUID</a></div><div class="ttdeci">__I uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> core_cm3.h:142</div></div>
<div class="ttc" id="structSysTick__Type_html_af2ad94ac83e5d40fc6e34884bc1bec5f"><div class="ttname"><a href="../../d5/d2b/structSysTick__Type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">SysTick_Type::CTRL</a></div><div class="ttdeci">__IO uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> core_cm3.h:352</div></div>
<div class="ttc" id="group__CMSIS__CM3__SCB_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="../../d7/dbc/group__CMSIS__CM3__SCB.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:225</div></div>
<div class="ttc" id="structSCB__Type_html_abfad14e7b4534d73d329819625d77a16"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#abfad14e7b4534d73d329819625d77a16">SCB_Type::SCR</a></div><div class="ttdeci">__IO uint32_t SCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:146</div></div>
<div class="ttc" id="group__CMSIS__CM3__ITM_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="../../d7/db9/group__CMSIS__CM3__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:458</div></div>
<div class="ttc" id="structITM__Type_html_a58f169e1aa40a9b8afb6296677c3bb45"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a58f169e1aa40a9b8afb6296677c3bb45">ITM_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:408</div></div>
<div class="ttc" id="LPC17xx_8h_html_ae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="../../da/dc3/LPC17xx_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> LPC17xx.h:112</div></div>
<div class="ttc" id="structITM__Type_html_ab2e87d8bb0e3ce9b8e0e4a6a6695228a"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#ab2e87d8bb0e3ce9b8e0e4a6a6695228a">ITM_Type::IMCR</a></div><div class="ttdeci">__IO uint32_t IMCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:412</div></div>
<div class="ttc" id="structITM__Type_html_af53499fc94cda629afb2fec858d2ad1c"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#af53499fc94cda629afb2fec858d2ad1c">ITM_Type::IWR</a></div><div class="ttdeci">__IO uint32_t IWR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:410</div></div>
<div class="ttc" id="group__CMSIS__CM3__core__register_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="../../d2/d96/group__CMSIS__CM3__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_cm3.h:708</div></div>
<div class="ttc" id="structInterruptType__Type_html_a2b10f6d37363a6b798ac97f4c4db1e63"><div class="ttname"><a href="../../d9/dee/structInterruptType__Type.html#a2b10f6d37363a6b798ac97f4c4db1e63">InterruptType_Type::ICTR</a></div><div class="ttdeci">__I uint32_t ICTR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:491</div></div>
<div class="ttc" id="structMPU__Type_html_a9fda17c37b85ef317c7c8688ff8c5804"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#a9fda17c37b85ef317c7c8688ff8c5804">MPU_Type::RBAR_A3</a></div><div class="ttdeci">__IO uint32_t RBAR_A3</div><div class="ttdef"><b>Definition:</b> core_cm3.h:531</div></div>
<div class="ttc" id="group__CMSIS__CM3__core__register_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="../../d2/d96/group__CMSIS__CM3__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_cm3.h:709</div></div>
<div class="ttc" id="structSysTick__Type_html_ae7bc9d3eac1147f3bba8d73a8395644f"><div class="ttname"><a href="../../d5/d2b/structSysTick__Type.html#ae7bc9d3eac1147f3bba8d73a8395644f">SysTick_Type::LOAD</a></div><div class="ttdeci">__IO uint32_t LOAD</div><div class="ttdef"><b>Definition:</b> core_cm3.h:353</div></div>
<div class="ttc" id="structMPU__Type_html_afd8de96a5d574c3953e2106e782f9833"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#afd8de96a5d574c3953e2106e782f9833">MPU_Type::RNR</a></div><div class="ttdeci">__IO uint32_t RNR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:524</div></div>
<div class="ttc" id="structMPU__Type_html_a6ae8a8c3a4909ae41447168d793608f7"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#a6ae8a8c3a4909ae41447168d793608f7">MPU_Type::TYPE</a></div><div class="ttdeci">__I uint32_t TYPE</div><div class="ttdef"><b>Definition:</b> core_cm3.h:522</div></div>
<div class="ttc" id="structSCB__Type_html_a6d273c6b90bad15c91dfbbad0f6e92d8"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">SCB_Type::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:147</div></div>
<div class="ttc" id="LPC17xx_8h_html_ac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="../../da/dc3/LPC17xx_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="structITM__Type_html_a413f3bb0a15222e5f38fca4baeef14f6"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a413f3bb0a15222e5f38fca4baeef14f6">ITM_Type::CID0</a></div><div class="ttdeci">__I uint32_t CID0</div><div class="ttdef"><b>Definition:</b> core_cm3.h:425</div></div>
<div class="ttc" id="structITM__Type_html_a0e7aa199619cc7ac6baddff9600aa52e"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a0e7aa199619cc7ac6baddff9600aa52e">ITM_Type::CID3</a></div><div class="ttdeci">__I uint32_t CID3</div><div class="ttdef"><b>Definition:</b> core_cm3.h:428</div></div>
<div class="ttc" id="structITM__Type_html_adee4ccce1429db8b5db3809c4539f876"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#adee4ccce1429db8b5db3809c4539f876">ITM_Type::CID2</a></div><div class="ttdeci">__I uint32_t CID2</div><div class="ttdef"><b>Definition:</b> core_cm3.h:427</div></div>
<div class="ttc" id="structMPU__Type_html"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html">MPU_Type</a></div><div class="ttdef"><b>Definition:</b> core_cm3.h:520</div></div>
<div class="ttc" id="LPC17xx_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="../../da/dc3/LPC17xx_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> LPC17xx.h:41</div></div>
<div class="ttc" id="structMPU__Type_html_a3f2e2448a77aadacd9f394f6c4c708d9"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#a3f2e2448a77aadacd9f394f6c4c708d9">MPU_Type::RBAR</a></div><div class="ttdeci">__IO uint32_t RBAR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:525</div></div>
<div class="ttc" id="group__CMSIS__CM3__SCB_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_cm3.h:224</div></div>
<div class="ttc" id="structITM__Type_html_a5f7d524b71f49e444ff0d1d52b3c3565"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a5f7d524b71f49e444ff0d1d52b3c3565">ITM_Type::CID1</a></div><div class="ttdeci">__I uint32_t CID1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:426</div></div>
<div class="ttc" id="structInterruptType__Type_html_a45933eb981309d50f943ec3af67f17be"><div class="ttname"><a href="../../d9/dee/structInterruptType__Type.html#a45933eb981309d50f943ec3af67f17be">InterruptType_Type::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:495</div></div>
<div class="ttc" id="structITM__Type_html_a6882fa5af67ef5c5dfb433b3b68939df"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a6882fa5af67ef5c5dfb433b3b68939df">ITM_Type::u32</a></div><div class="ttdeci">__O uint32_t u32</div><div class="ttdef"><b>Definition:</b> core_cm3.h:401</div></div>
<div class="ttc" id="structITM__Type_html_a12aa4eb4d9dcb589a5d953c836f4e8f4"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">ITM_Type::u16</a></div><div class="ttdeci">__O uint16_t u16</div><div class="ttdef"><b>Definition:</b> core_cm3.h:400</div></div>
<div class="ttc" id="structITM__Type_html_a30e87ec6f93ecc9fe4f135ca8b068990"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#a30e87ec6f93ecc9fe4f135ca8b068990">ITM_Type::PID1</a></div><div class="ttdeci">__I uint32_t PID1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:422</div></div>
<div class="ttc" id="structITM__Type_html_accfc7de00b0eaba0301e8f4553f70512"><div class="ttname"><a href="../../d8/da9/structITM__Type.html#accfc7de00b0eaba0301e8f4553f70512">ITM_Type::PID4</a></div><div class="ttdeci">__I uint32_t PID4</div><div class="ttdef"><b>Definition:</b> core_cm3.h:417</div></div>
<div class="ttc" id="group__CMSIS__CM3__SCB_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="../../d7/dbc/group__CMSIS__CM3__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:228</div></div>
<div class="ttc" id="structITM__Type_html"><div class="ttname"><a href="../../d8/da9/structITM__Type.html">ITM_Type</a></div><div class="ttdef"><b>Definition:</b> core_cm3.h:395</div></div>
<div class="ttc" id="structSCB__Type_html_aaedf846e435ed05c68784b40d3db2bf2"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#aaedf846e435ed05c68784b40d3db2bf2">SCB_Type::ADR</a></div><div class="ttdeci">__I uint32_t ADR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:158</div></div>
<div class="ttc" id="structMPU__Type_html_a94222f9a8637b5329016e18f08af7185"><div class="ttname"><a href="../../d9/dc6/structMPU__Type.html#a94222f9a8637b5329016e18f08af7185">MPU_Type::RASR_A1</a></div><div class="ttdeci">__IO uint32_t RASR_A1</div><div class="ttdef"><b>Definition:</b> core_cm3.h:528</div></div>
<div class="ttc" id="structSCB__Type_html_a31f79afe86c949c9862e7d5fce077c3a"><div class="ttname"><a href="../../d1/dd1/structSCB__Type.html#a31f79afe86c949c9862e7d5fce077c3a">SCB_Type::BFAR</a></div><div class="ttdeci">__IO uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:154</div></div>
<div class="ttc" id="group__CMSIS__CM3__SysTick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="../../d3/db0/group__CMSIS__CM3__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:369</div></div>
<div class="ttc" id="group__CMSIS__CM3__core__register_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="../../d2/d96/group__CMSIS__CM3__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_cm3.h:710</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
