{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622567999941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622567999941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 01:19:59 2021 " "Processing started: Wed Jun 02 01:19:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622567999941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622567999941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genFace -c genFace " "Command: quartus_map --read_settings_files=on --write_settings_files=off genFace -c genFace" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622567999941 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622568000328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file genface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 genFace " "Found entity 1: genFace" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622568000387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622568000387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "genFace " "Elaborating entity \"genFace\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622568000418 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "col_s " "Converted elements in bus name \"col_s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[0..7\] col_s0..7 " "Converted element name(s) from \"col_s\[0..7\]\" to \"col_s0..7\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 328 800 960 344 "col_s\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[0\] col_s0 " "Converted element name(s) from \"col_s\[0\]\" to \"col_s0\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 216 960 1128 232 "col_s\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[1\] col_s1 " "Converted element name(s) from \"col_s\[1\]\" to \"col_s1\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 232 976 1128 248 "col_s\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[2\] col_s2 " "Converted element name(s) from \"col_s\[2\]\" to \"col_s2\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 248 992 1128 264 "col_s\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[3\] col_s3 " "Converted element name(s) from \"col_s\[3\]\" to \"col_s3\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 264 1008 1128 280 "col_s\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[4\] col_s4 " "Converted element name(s) from \"col_s\[4\]\" to \"col_s4\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 280 1024 1128 296 "col_s\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[5\] col_s5 " "Converted element name(s) from \"col_s\[5\]\" to \"col_s5\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 296 1040 1128 312 "col_s\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[6\] col_s6 " "Converted element name(s) from \"col_s\[6\]\" to \"col_s6\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 312 1056 1128 328 "col_s\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[7\] col_s7 " "Converted element name(s) from \"col_s\[7\]\" to \"col_s7\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 328 1064 1128 344 "col_s\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""}  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 328 800 960 344 "col_s\[0..7\]" "" } { 216 960 1128 232 "col_s\[0\]" "" } { 232 976 1128 248 "col_s\[1\]" "" } { 248 992 1128 264 "col_s\[2\]" "" } { 264 1008 1128 280 "col_s\[3\]" "" } { 280 1024 1128 296 "col_s\[4\]" "" } { 296 1040 1128 312 "col_s\[5\]" "" } { 312 1056 1128 328 "col_s\[6\]" "" } { 328 1064 1128 344 "col_s\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1622568000425 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "row_s " "Converted elements in bus name \"row_s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[0..7\] row_s0..7 " "Converted element name(s) from \"row_s\[0..7\]\" to \"row_s0..7\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 344 800 960 360 "row_s\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[1\] row_s1 " "Converted element name(s) from \"row_s\[1\]\" to \"row_s1\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 360 1056 1128 376 "row_s\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[2\] row_s2 " "Converted element name(s) from \"row_s\[2\]\" to \"row_s2\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 376 1040 1128 392 "row_s\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[3\] row_s3 " "Converted element name(s) from \"row_s\[3\]\" to \"row_s3\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 392 1024 1128 408 "row_s\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[4\] row_s4 " "Converted element name(s) from \"row_s\[4\]\" to \"row_s4\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 408 1008 1128 424 "row_s\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[5\] row_s5 " "Converted element name(s) from \"row_s\[5\]\" to \"row_s5\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 424 992 1128 440 "row_s\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[6\] row_s6 " "Converted element name(s) from \"row_s\[6\]\" to \"row_s6\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 440 976 1128 456 "row_s\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[7\] row_s7 " "Converted element name(s) from \"row_s\[7\]\" to \"row_s7\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 456 960 1128 472 "row_s\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[0\] row_s0 " "Converted element name(s) from \"row_s\[0\]\" to \"row_s0\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 344 1064 1128 360 "row_s\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000425 ""}  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 344 800 960 360 "row_s\[0..7\]" "" } { 360 1056 1128 376 "row_s\[1\]" "" } { 376 1040 1128 392 "row_s\[2\]" "" } { 392 1024 1128 408 "row_s\[3\]" "" } { 408 1008 1128 424 "row_s\[4\]" "" } { 424 992 1128 440 "row_s\[5\]" "" } { 440 976 1128 456 "row_s\[6\]" "" } { 456 960 1128 472 "row_s\[7\]" "" } { 344 1064 1128 360 "row_s\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1622568000425 ""}
{ "Warning" "WSGN_SEARCH_FILE" "matrixface.vhd 2 1 " "Using design file matrixface.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixFace-a " "Found design unit 1: matrixFace-a" {  } { { "matrixface.vhd" "" { Text "C:/altera/14.0/genFace/matrixface.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622568000783 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixFace " "Found entity 1: matrixFace" {  } { { "matrixface.vhd" "" { Text "C:/altera/14.0/genFace/matrixface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622568000783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1622568000783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixFace matrixFace:inst " "Elaborating entity \"matrixFace\" for hierarchy \"matrixFace:inst\"" {  } { { "genFace.bdf" "inst" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 312 608 800 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scanf_gen.vhd 2 1 " "Using design file scanf_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanf_gen-arch " "Found design unit 1: scanf_gen-arch" {  } { { "scanf_gen.vhd" "" { Text "C:/altera/14.0/genFace/scanf_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622568000811 ""} { "Info" "ISGN_ENTITY_NAME" "1 scanf_gen " "Found entity 1: scanf_gen" {  } { { "scanf_gen.vhd" "" { Text "C:/altera/14.0/genFace/scanf_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622568000811 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1622568000811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanf_gen scanf_gen:inst1 " "Elaborating entity \"scanf_gen\" for hierarchy \"scanf_gen:inst1\"" {  } { { "genFace.bdf" "inst1" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 312 312 472 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622568000811 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PULSE scanf_gen.vhd(38) " "VHDL Process Statement warning at scanf_gen.vhd(38): signal \"PULSE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scanf_gen.vhd" "" { Text "C:/altera/14.0/genFace/scanf_gen.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622568000821 "|genFace|scanf_gen:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "col_s0 GND " "Pin \"col_s0\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 224 1128 1304 240 "col_s0" "" } { 328 800 960 344 "col_s\[0..7\]" "" } { 216 960 1128 232 "col_s\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col_s0"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_s7 GND " "Pin \"col_s7\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 336 1128 1304 352 "col_s7" "" } { 328 800 960 344 "col_s\[0..7\]" "" } { 328 1064 1128 344 "col_s\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col_s7"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_0 GND " "Pin \"col2_0\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 480 1128 1304 496 "col2_0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col2_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_1 GND " "Pin \"col2_1\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 496 1128 1304 512 "col2_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col2_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_2 GND " "Pin \"col2_2\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 512 1128 1304 528 "col2_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col2_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_3 GND " "Pin \"col2_3\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 528 1128 1304 544 "col2_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col2_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_4 GND " "Pin \"col2_4\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 544 1128 1304 560 "col2_4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col2_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_5 GND " "Pin \"col2_5\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 560 1128 1304 576 "col2_5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col2_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_6 GND " "Pin \"col2_6\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 576 1128 1304 592 "col2_6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col2_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "col2_7 GND " "Pin \"col2_7\" is stuck at GND" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 592 1128 1304 608 "col2_7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1622568001290 "|genFace|col2_7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1622568001290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1622568001350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622568001700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622568001700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gameStatus " "No output dependent on input pin \"gameStatus\"" {  } { { "genFace.bdf" "" { Schematic "C:/altera/14.0/genFace/genFace.bdf" { { 424 104 272 440 "gameStatus" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622568001740 "|genFace|gameStatus"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1622568001740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622568001741 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622568001741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1622568001741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622568001741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622568001757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 01:20:01 2021 " "Processing ended: Wed Jun 02 01:20:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622568001757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622568001757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622568001757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622568001757 ""}
