
Source CodE
module buff (a, y);
input a;
output y;
assign y=a;
endmodule

Testbench code
module bu_v;
reg a;wire y;
buff uut
output y;
initial
begin
a = 0;
#10 a=1;
#10 a=0;
#10 a=1;
#10 a=0;
#10 a=1;
#10 a=0;
end
endmodule
