Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jan 20 16:38:25 2022
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 45
+----------+----------+--------------------------------------------+------------+
| Rule     | Severity | Description                                | Violations |
+----------+----------+--------------------------------------------+------------+
| SYNTH-6  | Warning  | Timing of a RAM block might be sub-optimal | 11         |
| SYNTH-16 | Warning  | Address collision                          | 34         |
+----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_12, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_14, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_16, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_19, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_21, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#7 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_24, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#8 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_26, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#9 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_27, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#10 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_28, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#11 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance FIFO34/storage_reg_0_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_10 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_11 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_12 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_13 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_14 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_15 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_16 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_17 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#11 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_18 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#12 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_19 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#13 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#14 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_20 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#15 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_21 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#16 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_22 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#17 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_23 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#18 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_24 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#19 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_25 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#20 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_26 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#21 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_27 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#22 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_28 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#23 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_29 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#24 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#25 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_30 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#26 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_31 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#27 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_32 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#28 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_33 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#29 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#30 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#31 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#32 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_7 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#33 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_8 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#34 Warning
Address collision  
Block RAM FIFO34/storage_reg_0_9 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>


