cbuild-run:
  generated-by: csolution version 2.8.0
  solution: alif.csolution.yml
  target-type: HE
  compiler: GCC
  device: Alif Semiconductor::AE722F80F55D5LS
  device-pack: AlifSemiconductor::Ensemble@1.3.3
  programming:
    - algorithm: ${CMSIS_PACK_ROOT}/AlifSemiconductor/Ensemble/1.3.3/Flash/algorithms/Ensemble.FLM
      start: 0x80000000
      size: 0x00580000
      ram-start: 0x00000000
      ram-size: 0x00020000
      default: true
      pname: M55_HE
    - algorithm: ${CMSIS_PACK_ROOT}/AlifSemiconductor/Ensemble/1.3.3/Flash/algorithms/Ensemble_IS25WX256.FLM
      start: 0xC0000000
      size: 0x02000000
      ram-start: 0x00000000
      ram-size: 0x00040000
      default: true
      pname: M55_HE
  system-descriptions:
    - file: ${CMSIS_PACK_ROOT}/AlifSemiconductor/Ensemble/1.3.3/Debug/SVD/AE722F80F55D5LS_CM55_HE_View.svd
      type: svd
      pname: M55_HE
  output:
    - file: out/dotp_tests/HE/release/dotp_tests.bin
      info: generate by dotp_tests.release+HE
      type: bin
    - file: out/dotp_tests/HE/release/dotp_tests.elf
      info: generate by dotp_tests.release+HE
      type: elf
  system-resources:
    memory:
      - name: MRAM
        access: rx
        start: 0x80000000
        size: 0x00580000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM0
        access: rwx
        start: 0x02000000
        size: 0x00400000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM1
        access: rwx
        start: 0x08000000
        size: 0x00280000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM2
        access: rwx
        start: 0x50000000
        size: 0x00040000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM3
        access: rwx
        start: 0x50800000
        size: 0x00100000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM4
        access: rwx
        start: 0x58000000
        size: 0x00040000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM5
        access: rwx
        start: 0x58800000
        size: 0x00040000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM6_A
        access: rwx
        start: 0x62000000
        size: 0x00100000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM6_B
        access: rwx
        start: 0x62400000
        size: 0x00100000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM7
        access: rwx
        start: 0x63000000
        size: 0x00080000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM8
        access: rwx
        start: 0x63200000
        size: 0x00200000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
      - name: SRAM9
        access: rwx
        start: 0x60000000
        size: 0x000C0000
        default: true
        pname: M55_HE
        from-pack: AlifSemiconductor::Ensemble@1.3.3
  debugger:
    - name: <default>
      port: swd
      clock: 10000000
      dbgconf: ../../../../../../../..
  debug-sequences:
    - name: DisableWarmResetHandshake
      blocks:
        - execute: |
            Write32(0x1A601024, 0);
      pname: M55_HE
    - name: DebugDeviceUnlock
      blocks:
        - execute: |
            DAP_Delay(500000);  // Delay for 500ms
      pname: M55_HE
    - name: ResetSystem
      blocks:
        - execute: |
            Sequence("DisableWarmResetHandshake");
        - execute: |
            // System Control Space (SCS) offset as defined in Armv6-M/Armv7-M.

            __var SCS_Addr   = 0xE000E000;
            __var AIRCR_Addr = SCS_Addr + 0xD0C;
            __var DHCSR_Addr = SCS_Addr + 0xDF0;

            // Execute SYSRESETREQ via AIRCR
            Write32(AIRCR_Addr, 0x05FA0004);
        - while: (Read32(DHCSR_Addr) & 0x02000000)
          timeout: 500000
      pname: M55_HE
