head	1.1;
access;
symbols
	OPENBSD_6_2:1.1.0.16
	OPENBSD_6_2_BASE:1.1
	OPENBSD_6_1:1.1.0.14
	OPENBSD_6_1_BASE:1.1
	OPENBSD_6_0:1.1.0.12
	OPENBSD_6_0_BASE:1.1
	OPENBSD_5_9:1.1.0.10
	OPENBSD_5_9_BASE:1.1
	OPENBSD_5_8:1.1.0.8
	OPENBSD_5_8_BASE:1.1
	OPENBSD_5_7:1.1.0.6
	OPENBSD_5_7_BASE:1.1
	OPENBSD_5_6:1.1.0.4
	OPENBSD_5_6_BASE:1.1
	OPENBSD_5_5:1.1.0.2
	OPENBSD_5_5_BASE:1.1;
locks; strict;
comment	@# @;


1.1
date	2014.02.03.15.54.55;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Update to xf86-video-intel 2.99.909
Tested by jsg@@, kettenis@@ and myself on a wide range of intel cards.
@
text
@/* GRF allocation:
   g1~g30: constant buffer
           g1~g2:intra IQ matrix
           g3~g4:non intra IQ matrix
           g5~g20:IDCT table
   g31:    thread payload 
   g58~g81:reference data
   g82:    thread payload backup
   g83~g106:IDCT data
   g115:   message descriptor for reading reference data   */
mov (1) g115.8<1>UD 0x07000FUD {align1};
send (16) 0 g40.0<1>UW g115<8,8,1>UW read(surface_u, 2, 0, 2) mlen 1 rlen 4 {align1};//U
send (16) 0 g45.0<1>UW g115<8,8,1>UW read(surface_v, 2, 0, 2) mlen 1 rlen 4 {align1};//V
mov (1) g115.8<1>UD 0x01000FUD {align1};
add (1) g115.4<1>UD g115.4<1,1,1>UD 8UD {align1};
send (16) 0 g44.0<1>UW g115<8,8,1>UW read(surface_u, 2, 0, 2) mlen 1 rlen 1 {align1};//U
send (16) 0 g49.0<1>UW g115<8,8,1>UW read(surface_v, 2, 0, 2) mlen 1 rlen 1 {align1};//V
//U
add (16) g32.0<1>UW g40.0<16,8,1>UB g41.0<16,8,1>UB {align1};
add (16) g33.0<1>UW g41.0<16,8,1>UB g42.0<16,8,1>UB {align1};
add (16) g34.0<1>UW g42.0<16,8,1>UB g43.0<16,8,1>UB {align1};
add (16) g35.0<1>UW g43.0<16,8,1>UB g44.0<16,8,1>UB {align1};

add (16) g32.0<1>UW g32.0<16,8,1>UW g40.1<16,8,1>UB {align1};
add (16) g33.0<1>UW g33.0<16,8,1>UW g41.1<16,8,1>UB {align1};
add (16) g34.0<1>UW g34.0<16,8,1>UW g42.1<16,8,1>UB {align1};
add (16) g35.0<1>UW g35.0<16,8,1>UW g43.1<16,8,1>UB {align1};

add (16) g32.0<1>UW g32.0<16,8,1>UW g41.1<16,8,1>UB {align1};
add (16) g33.0<1>UW g33.0<16,8,1>UW g42.1<16,8,1>UB {align1};
add (16) g34.0<1>UW g34.0<16,8,1>UW g43.1<16,8,1>UB {align1};
add (16) g35.0<1>UW g35.0<16,8,1>UW g44.1<16,8,1>UB {align1};
//V
add (16) g36.0<1>UW g45.0<16,8,1>UB g46.0<16,8,1>UB {align1};
add (16) g37.0<1>UW g46.0<16,8,1>UB g47.0<16,8,1>UB {align1};
add (16) g38.0<1>UW g47.0<16,8,1>UB g48.0<16,8,1>UB {align1};
add (16) g39.0<1>UW g48.0<16,8,1>UB g49.0<16,8,1>UB {align1};

add (16) g36.0<1>UW g36.0<16,8,1>UW g45.1<16,8,1>UB {align1};
add (16) g37.0<1>UW g37.0<16,8,1>UW g46.1<16,8,1>UB {align1};
add (16) g38.0<1>UW g38.0<16,8,1>UW g47.1<16,8,1>UB {align1};
add (16) g39.0<1>UW g39.0<16,8,1>UW g48.1<16,8,1>UB {align1};

add (16) g36.0<1>UW g36.0<16,8,1>UW g46.1<16,8,1>UB {align1};
add (16) g37.0<1>UW g37.0<16,8,1>UW g47.1<16,8,1>UB {align1};
add (16) g38.0<1>UW g38.0<16,8,1>UW g48.1<16,8,1>UB {align1};
add (16) g39.0<1>UW g39.0<16,8,1>UW g49.1<16,8,1>UB {align1};

shr (32) g32.0<1>UW g32.0<16,16,1>UW 2UW {align1 compr};
shr (32) g34.0<1>UW g34.0<16,16,1>UW 2UW {align1 compr};
shr (32) g36.0<1>UW g36.0<16,16,1>UW 2UW {align1 compr};
shr (32) g38.0<1>UW g38.0<16,16,1>UW 2UW {align1 compr};

@
