SPISDCARD
=========

Register Listing for SPISDCARD
------------------------------

+------------------------------------------------------+-------------------------------------------+
| Register                                             | Address                                   |
+======================================================+===========================================+
| :ref:`SPISDCARD_CONTROL <SPISDCARD_CONTROL>`         | :ref:`0xf0002000 <SPISDCARD_CONTROL>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`SPISDCARD_STATUS <SPISDCARD_STATUS>`           | :ref:`0xf0002004 <SPISDCARD_STATUS>`      |
+------------------------------------------------------+-------------------------------------------+
| :ref:`SPISDCARD_MOSI <SPISDCARD_MOSI>`               | :ref:`0xf0002008 <SPISDCARD_MOSI>`        |
+------------------------------------------------------+-------------------------------------------+
| :ref:`SPISDCARD_MISO <SPISDCARD_MISO>`               | :ref:`0xf000200c <SPISDCARD_MISO>`        |
+------------------------------------------------------+-------------------------------------------+
| :ref:`SPISDCARD_CS <SPISDCARD_CS>`                   | :ref:`0xf0002010 <SPISDCARD_CS>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`SPISDCARD_LOOPBACK <SPISDCARD_LOOPBACK>`       | :ref:`0xf0002014 <SPISDCARD_LOOPBACK>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`SPISDCARD_CLK_DIVIDER <SPISDCARD_CLK_DIVIDER>` | :ref:`0xf0002018 <SPISDCARD_CLK_DIVIDER>` |
+------------------------------------------------------+-------------------------------------------+

SPISDCARD_CONTROL
^^^^^^^^^^^^^^^^^

`Address: 0xf0002000 + 0x0 = 0xf0002000`

    SPI Control.

    .. wavedrom::
        :caption: SPISDCARD_CONTROL

        {
            "reg": [
                {"name": "start",  "type": 4, "bits": 1},
                {"bits": 7},
                {"name": "length",  "bits": 8},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------+---------------------------------------------+
| Field  | Name   | Description                                 |
+========+========+=============================================+
| [0]    | START  | SPI Xfer Start (Write ``1`` to start Xfer). |
+--------+--------+---------------------------------------------+
| [15:8] | LENGTH | SPI Xfer Length (in bits).                  |
+--------+--------+---------------------------------------------+

SPISDCARD_STATUS
^^^^^^^^^^^^^^^^

`Address: 0xf0002000 + 0x4 = 0xf0002004`

    SPI Status.

    .. wavedrom::
        :caption: SPISDCARD_STATUS

        {
            "reg": [
                {"name": "done",  "bits": 1},
                {"name": "mode",  "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+---------------------------------------------------------------------+
| Field | Name | Description                                                         |
+=======+======+=====================================================================+
| [0]   | DONE | SPI Xfer Done (when read as ``1``).                                 |
+-------+------+---------------------------------------------------------------------+
| [1]   | MODE | SPI mode                                                            |
|       |      |                                                                     |
|       |      | +---------+-------------------------------------------------------+ |
|       |      | | Value   | Description                                           | |
|       |      | +=========+=======================================================+ |
|       |      | | ``0b0`` | Raw    : MOSI transfers aligned on core's data-width. | |
|       |      | +---------+-------------------------------------------------------+ |
|       |      | | ``0b1`` | Aligned: MOSI transfers aligned on transfers' length. | |
|       |      | +---------+-------------------------------------------------------+ |
+-------+------+---------------------------------------------------------------------+

SPISDCARD_MOSI
^^^^^^^^^^^^^^

`Address: 0xf0002000 + 0x8 = 0xf0002008`

    SPI MOSI data (MSB-first serialization).

    .. wavedrom::
        :caption: SPISDCARD_MOSI

        {
            "reg": [
                {"name": "mosi[7:0]", "bits": 8},
                {"bits": 24},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SPISDCARD_MISO
^^^^^^^^^^^^^^

`Address: 0xf0002000 + 0xc = 0xf000200c`

    SPI MISO data (MSB-first de-serialization).

    .. wavedrom::
        :caption: SPISDCARD_MISO

        {
            "reg": [
                {"name": "miso[7:0]", "bits": 8},
                {"bits": 24},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SPISDCARD_CS
^^^^^^^^^^^^

`Address: 0xf0002000 + 0x10 = 0xf0002010`

    SPI CS Chip-Select and Mode.

    .. wavedrom::
        :caption: SPISDCARD_CS

        {
            "reg": [
                {"name": "sel",  "attr": '1', "bits": 1},
                {"bits": 15},
                {"name": "mode",  "bits": 1},
                {"bits": 15}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+-----------------------------------------------------------------------------------------------------------+
| Field | Name | Description                                                                                               |
+=======+======+===========================================================================================================+
| [0]   | SEL  |                                                                                                           |
|       |      |                                                                                                           |
|       |      | +--------------+-----------------------------------+                                                      |
|       |      | | Value        | Description                       |                                                      |
|       |      | +==============+===================================+                                                      |
|       |      | | ``0b0..001`` | Chip ``0`` selected for SPI Xfer. |                                                      |
|       |      | +--------------+-----------------------------------+                                                      |
|       |      | | ``0b1..000`` | Chip ``N`` selected for SPI Xfer. |                                                      |
|       |      | +--------------+-----------------------------------+                                                      |
+-------+------+-----------------------------------------------------------------------------------------------------------+
| [16]  | MODE |                                                                                                           |
|       |      |                                                                                                           |
|       |      | +---------+---------------------------------------------------------------------------------------------+ |
|       |      | | Value   | Description                                                                                 | |
|       |      | +=========+=============================================================================================+ |
|       |      | | ``0b0`` | Normal operation (CS handled by Core).                                                      | |
|       |      | +---------+---------------------------------------------------------------------------------------------+ |
|       |      | | ``0b1`` | Manual operation (CS handled by User, direct recopy of ``sel``), useful for Bulk transfers. | |
|       |      | +---------+---------------------------------------------------------------------------------------------+ |
+-------+------+-----------------------------------------------------------------------------------------------------------+

SPISDCARD_LOOPBACK
^^^^^^^^^^^^^^^^^^

`Address: 0xf0002000 + 0x14 = 0xf0002014`

    SPI Loopback Mode.

    .. wavedrom::
        :caption: SPISDCARD_LOOPBACK

        {
            "reg": [
                {"name": "mode",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+--------------------------------------------------+
| Field | Name | Description                                      |
+=======+======+==================================================+
| [0]   | MODE |                                                  |
|       |      |                                                  |
|       |      | +---------+------------------------------------+ |
|       |      | | Value   | Description                        | |
|       |      | +=========+====================================+ |
|       |      | | ``0b0`` | Normal operation.                  | |
|       |      | +---------+------------------------------------+ |
|       |      | | ``0b1`` | Loopback operation (MOSI to MISO). | |
|       |      | +---------+------------------------------------+ |
+-------+------+--------------------------------------------------+

SPISDCARD_CLK_DIVIDER
^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0002000 + 0x18 = 0xf0002018`

    SPI Clk Divider.

    .. wavedrom::
        :caption: SPISDCARD_CLK_DIVIDER

        {
            "reg": [
                {"name": "clk_divider[15:0]", "attr": 'reset: 100', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


