Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 18:17:42 2022
| Host         : DESKTOP-MAREK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.920        0.000                      0                   92        0.185        0.000                      0                   92        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.920        0.000                      0                   92        0.185        0.000                      0                   92        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.723     8.805    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.891    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.724    driver_seg_4/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.723     8.805    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.891    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.724    driver_seg_4/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.723     8.805    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.891    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.724    driver_seg_4/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.828ns (22.900%)  route 2.788ns (77.100%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.723     8.805    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519    14.891    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.724    driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.215%)  route 2.739ns (76.785%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.674     8.756    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.520    14.892    driver_seg_4/clk_en0/CLK
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_4/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.215%)  route 2.739ns (76.785%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.674     8.756    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.520    14.892    driver_seg_4/clk_en0/CLK
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[5]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_4/clk_en0/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.215%)  route 2.739ns (76.785%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.674     8.756    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.520    14.892    driver_seg_4/clk_en0/CLK
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_4/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.828ns (23.215%)  route 2.739ns (76.785%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.674     8.756    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.520    14.892    driver_seg_4/clk_en0/CLK
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_R)       -0.429    14.700    driver_seg_4/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.305%)  route 2.725ns (76.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.660     8.742    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.522    14.894    driver_seg_4/clk_en0/CLK
    SLICE_X1Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.828ns (23.305%)  route 2.725ns (76.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.637     5.189    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.828     6.472    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.417     7.013    driver_seg_4/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.820     7.958    driver_seg_4/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.082 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.660     8.742    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.522    14.894    driver_seg_4/clk_en0/CLK
    SLICE_X1Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 driver_seg_4/s_cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg_4/s_cnt2_reg[2]/Q
                         net (fo=6, routed)           0.132     1.783    driver_seg_4/s_cnt2[2]
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  driver_seg_4/s_cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    driver_seg_4/s_cnt2_0[4]
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.120     1.643    driver_seg_4/s_cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 driver_seg_4/s_cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  driver_seg_4/s_cnt2_reg[2]/Q
                         net (fo=6, routed)           0.136     1.787    driver_seg_4/s_cnt2[2]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  driver_seg_4/s_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    driver_seg_4/s_cnt2_0[0]
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.121     1.644    driver_seg_4/s_cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/s_cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_cnt2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  driver_seg_4/s_cnt2_reg[0]/Q
                         net (fo=5, routed)           0.157     1.831    driver_seg_4/s_cnt2[0]
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.045     1.876 r  driver_seg_4/s_cnt2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    driver_seg_4/s_cnt2_0[1]
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[1]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.092     1.615    driver_seg_4/s_cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    driver_seg_4/clk_en0/CLK
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           0.117     1.767    driver_seg_4/clk_en0/s_cnt_local_reg[7]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1_n_4
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    driver_seg_4/clk_en0/CLK
    SLICE_X1Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg_4/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.596     1.509    driver_seg_4/clk_en0/CLK
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.119     1.770    driver_seg_4/clk_en0/s_cnt_local_reg[11]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg_4/clk_en0/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.867     2.025    driver_seg_4/clk_en0/CLK
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.614    driver_seg_4/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.596     1.509    driver_seg_4/clk_en0/CLK
    SLICE_X1Y41          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.770    driver_seg_4/clk_en0/s_cnt_local_reg[15]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg_4/clk_en0/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X1Y41          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.867     2.025    driver_seg_4/clk_en0/CLK
    SLICE_X1Y41          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.614    driver_seg_4/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.596     1.509    driver_seg_4/clk_en0/CLK
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.119     1.770    driver_seg_4/clk_en0/s_cnt_local_reg[19]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg_4/clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.867     2.025    driver_seg_4/clk_en0/CLK
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105     1.614    driver_seg_4/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/clk_en0/CLK
    SLICE_X1Y43          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           0.119     1.771    driver_seg_4/clk_en0/s_cnt_local_reg[23]
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    driver_seg_4/clk_en0/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X1Y43          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/clk_en0/CLK
    SLICE_X1Y43          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.105     1.615    driver_seg_4/clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/clk_en0/CLK
    SLICE_X1Y44          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.119     1.771    driver_seg_4/clk_en0/s_cnt_local_reg[27]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    driver_seg_4/clk_en0/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X1Y44          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/clk_en0/CLK
    SLICE_X1Y44          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.105     1.615    driver_seg_4/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.120     1.770    driver_seg_4/clk_en0/s_cnt_local_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.878    driver_seg_4/clk_en0/s_cnt_local_reg[0]_i_2_n_4
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     2.024    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44     driver_seg_4/FSM_sequential_s_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     driver_seg_4/dig_o_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     driver_seg_4/dig_o_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     driver_seg_4/dig_o_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46     driver_seg_4/dig_o_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     driver_seg_4/dig_o_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     driver_seg_4/dig_o_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     driver_seg_4/dig_o_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46     driver_seg_4/dig_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     driver_seg_4/FSM_sequential_s_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     driver_seg_4/FSM_sequential_s_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     driver_seg_4/dig_o_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     driver_seg_4/dig_o_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     driver_seg_4/FSM_sequential_s_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     driver_seg_4/FSM_sequential_s_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg_4/dig_o_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     driver_seg_4/dig_o_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     driver_seg_4/dig_o_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.116ns (53.460%)  route 3.583ns (46.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X0Y46          FDSE                                         r  driver_seg_4/dig_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDSE (Prop_fdse_C_Q)         0.419     5.611 r  driver_seg_4/dig_o_reg[6]/Q
                         net (fo=1, routed)           3.583     9.194    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.697    12.891 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.891    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 3.991ns (55.873%)  route 3.152ns (44.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X1Y46          FDSE                                         r  driver_seg_4/dig_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDSE (Prop_fdse_C_Q)         0.456     5.648 r  driver_seg_4/dig_o_reg[7]/Q
                         net (fo=1, routed)           3.152     8.799    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.535    12.334 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.334    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 4.002ns (56.181%)  route 3.121ns (43.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X0Y46          FDSE                                         r  driver_seg_4/dig_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDSE (Prop_fdse_C_Q)         0.456     5.648 r  driver_seg_4/dig_o_reg[2]/Q
                         net (fo=1, routed)           3.121     8.769    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.315 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.315    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 3.992ns (60.903%)  route 2.563ns (39.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.190    driver_seg_4/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/s_hex_reg[2]_lopt_replica_3/Q
                         net (fo=1, routed)           2.563     8.209    lopt_2
    T11                  OBUF (Prop_obuf_I_O)         3.536    11.745 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    11.745    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.511ns  (logic 3.993ns (61.325%)  route 2.518ns (38.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X0Y46          FDSE                                         r  driver_seg_4/dig_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDSE (Prop_fdse_C_Q)         0.456     5.648 r  driver_seg_4/dig_o_reg[5]/Q
                         net (fo=1, routed)           2.518     8.166    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.537    11.703 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.703    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.356ns  (logic 4.126ns (64.912%)  route 2.230ns (35.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X0Y46          FDSE                                         r  driver_seg_4/dig_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDSE (Prop_fdse_C_Q)         0.419     5.611 r  driver_seg_4/dig_o_reg[4]/Q
                         net (fo=1, routed)           2.230     7.841    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.707    11.548 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.548    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 3.974ns (64.620%)  route 2.176ns (35.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.638     5.190    driver_seg_4/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/s_hex_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.176     7.822    lopt
    P15                  OBUF (Prop_obuf_I_O)         3.518    11.339 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    11.339    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.105ns  (logic 4.002ns (65.544%)  route 2.104ns (34.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X1Y46          FDSE                                         r  driver_seg_4/dig_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDSE (Prop_fdse_C_Q)         0.456     5.648 r  driver_seg_4/dig_o_reg[3]/Q
                         net (fo=1, routed)           2.104     7.752    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.546    11.297 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.297    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 4.149ns (68.860%)  route 1.876ns (31.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X0Y46          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDSE (Prop_fdse_C_Q)         0.419     5.611 r  driver_seg_4/dig_o_reg[1]/Q
                         net (fo=1, routed)           1.876     7.487    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.730    11.217 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.217    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 4.100ns (68.705%)  route 1.867ns (31.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X0Y44          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.419     5.611 r  driver_seg_4/s_hex_reg[2]/Q
                         net (fo=1, routed)           1.867     7.478    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.681    11.159 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    11.159    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.380ns (81.037%)  route 0.323ns (18.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.596     1.509    driver_seg_4/CLK
    SLICE_X0Y41          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/s_hex_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           0.323     1.973    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.213 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.213    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.389ns (76.849%)  route 0.418ns (23.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X0Y44          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  driver_seg_4/s_hex_reg[2]/Q
                         net (fo=1, routed)           0.418     2.057    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.261     3.317 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.317    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.388ns (76.300%)  route 0.431ns (23.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg_4/dig_o_reg[0]/Q
                         net (fo=1, routed)           0.431     2.083    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.330 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.330    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.438ns (77.089%)  route 0.427ns (22.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X0Y46          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDSE (Prop_fdse_C_Q)         0.128     1.638 r  driver_seg_4/dig_o_reg[1]/Q
                         net (fo=1, routed)           0.427     2.066    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.310     3.376 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.376    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.388ns (72.751%)  route 0.520ns (27.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X1Y46          FDSE                                         r  driver_seg_4/dig_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  driver_seg_4/dig_o_reg[3]/Q
                         net (fo=1, routed)           0.520     2.171    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.418 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.418    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.360ns (70.656%)  route 0.565ns (29.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    driver_seg_4/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_4/s_hex_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.565     2.214    lopt
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.433 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.433    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.417ns (71.122%)  route 0.575ns (28.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X0Y46          FDSE                                         r  driver_seg_4/dig_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDSE (Prop_fdse_C_Q)         0.128     1.638 r  driver_seg_4/dig_o_reg[4]/Q
                         net (fo=1, routed)           0.575     2.214    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.289     3.502 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.502    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.379ns (65.970%)  route 0.711ns (34.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X0Y46          FDSE                                         r  driver_seg_4/dig_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  driver_seg_4/dig_o_reg[5]/Q
                         net (fo=1, routed)           0.711     2.363    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     3.601 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.601    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.378ns (65.314%)  route 0.732ns (34.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.508    driver_seg_4/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_4/s_hex_reg[2]_lopt_replica_3/Q
                         net (fo=1, routed)           0.732     2.381    lopt_2
    T11                  OBUF (Prop_obuf_I_O)         1.237     3.619 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.619    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.376ns (58.596%)  route 0.973ns (41.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X1Y46          FDSE                                         r  driver_seg_4/dig_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  driver_seg_4/dig_o_reg[7]/Q
                         net (fo=1, routed)           0.973     2.624    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.235     3.859 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.859    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.647ns  (logic 1.594ns (34.311%)  route 3.053ns (65.689%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=20, routed)          1.877     3.347    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X0Y45          LUT5 (Prop_lut5_I0_O)        0.124     3.471 r  driver_seg_4/bin_cnt0/s_hex[2]_i_1/O
                         net (fo=4, routed)           1.176     4.647    driver_seg_4/bin_cnt0_n_0
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.520     4.892    driver_seg_4/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica_3/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.594ns (35.721%)  route 2.869ns (64.279%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=20, routed)          1.877     3.347    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X0Y45          LUT5 (Prop_lut5_I0_O)        0.124     3.471 r  driver_seg_4/bin_cnt0/s_hex[2]_i_1/O
                         net (fo=4, routed)           0.992     4.464    driver_seg_4/bin_cnt0_n_0
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.520     4.892    driver_seg_4/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 1.594ns (36.903%)  route 2.726ns (63.097%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=20, routed)          1.877     3.347    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X0Y45          LUT5 (Prop_lut5_I0_O)        0.124     3.471 r  driver_seg_4/bin_cnt0/s_hex[2]_i_1/O
                         net (fo=4, routed)           0.849     4.321    driver_seg_4/bin_cnt0_n_0
    SLICE_X0Y41          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.521     4.893    driver_seg_4/CLK
    SLICE_X0Y41          FDRE                                         r  driver_seg_4/s_hex_reg[2]_lopt_replica_2/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 1.739ns (41.966%)  route 2.405ns (58.034%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           1.583     3.074    driver_seg_4/SW_IBUF[0]
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124     3.198 r  driver_seg_4/s_cnt2[4]_i_2/O
                         net (fo=4, routed)           0.821     4.020    driver_seg_4/s_cnt2[4]_i_2_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.144 r  driver_seg_4/s_cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000     4.144    driver_seg_4/s_cnt2_0[4]
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.522     4.894    driver_seg_4/CLK
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.594ns (39.599%)  route 2.432ns (60.401%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=20, routed)          1.877     3.347    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X0Y45          LUT5 (Prop_lut5_I0_O)        0.124     3.471 r  driver_seg_4/bin_cnt0/s_hex[2]_i_1/O
                         net (fo=4, routed)           0.555     4.026    driver_seg_4/bin_cnt0_n_0
    SLICE_X0Y44          FDRE                                         r  driver_seg_4/s_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.522     4.894    driver_seg_4/CLK
    SLICE_X0Y44          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.594ns (40.405%)  route 2.352ns (59.595%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          1.629     3.099    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.723     3.946    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519     4.891    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.594ns (40.405%)  route 2.352ns (59.595%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          1.629     3.099    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.723     3.946    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519     4.891    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.594ns (40.405%)  route 2.352ns (59.595%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          1.629     3.099    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.723     3.946    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519     4.891    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.594ns (40.405%)  route 2.352ns (59.595%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          1.629     3.099    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.124     3.223 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.723     3.946    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.519     4.891    driver_seg_4/clk_en0/CLK
    SLICE_X1Y38          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.942ns  (logic 1.765ns (44.776%)  route 2.177ns (55.224%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           1.583     3.074    driver_seg_4/SW_IBUF[0]
    SLICE_X2Y44          LUT5 (Prop_lut5_I0_O)        0.124     3.198 r  driver_seg_4/s_cnt2[4]_i_2/O
                         net (fo=4, routed)           0.593     3.792    driver_seg_4/s_cnt2[4]_i_2_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I0_O)        0.150     3.942 r  driver_seg_4/s_cnt2[3]_i_1/O
                         net (fo=1, routed)           0.000     3.942    driver_seg_4/s_cnt2_0[3]
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.522     4.894    driver_seg_4/CLK
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.304ns (37.663%)  route 0.502ns (62.337%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.502     0.761    driver_seg_4/SW_IBUF[0]
    SLICE_X2Y44          LUT6 (Prop_lut6_I4_O)        0.045     0.806 r  driver_seg_4/s_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.806    driver_seg_4/s_cnt2_0[0]
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_4/FSM_sequential_s_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.342ns (38.275%)  route 0.552ns (61.725%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.449     0.701    driver_seg_4/clk_en0/SW_IBUF[1]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.045     0.746 r  driver_seg_4/clk_en0/FSM_sequential_s_state_i_2/O
                         net (fo=1, routed)           0.102     0.849    driver_seg_4/clk_en0/FSM_sequential_s_state_i_2_n_0
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.045     0.894 r  driver_seg_4/clk_en0/FSM_sequential_s_state_i_1/O
                         net (fo=1, routed)           0.000     0.894    driver_seg_4/clk_en0_n_1
    SLICE_X0Y44          FDRE                                         r  driver_seg_4/FSM_sequential_s_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X0Y44          FDRE                                         r  driver_seg_4/FSM_sequential_s_state_reg/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.342ns (36.408%)  route 0.597ns (63.592%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.440     0.692    driver_seg_4/SW_IBUF[1]
    SLICE_X2Y44          LUT5 (Prop_lut5_I2_O)        0.045     0.737 r  driver_seg_4/s_cnt2[4]_i_2/O
                         net (fo=4, routed)           0.157     0.895    driver_seg_4/s_cnt2[4]_i_2_n_0
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.045     0.940 r  driver_seg_4/s_cnt2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.940    driver_seg_4/s_cnt2_0[1]
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.238ns (25.034%)  route 0.714ns (74.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.714     0.952    driver_seg_4/BTNC_IBUF
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.238ns (25.034%)  route 0.714ns (74.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.714     0.952    driver_seg_4/BTNC_IBUF
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.238ns (25.034%)  route 0.714ns (74.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.714     0.952    driver_seg_4/BTNC_IBUF
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.238ns (25.034%)  route 0.714ns (74.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.714     0.952    driver_seg_4/BTNC_IBUF
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X3Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.238ns (25.034%)  route 0.714ns (74.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.714     0.952    driver_seg_4/BTNC_IBUF
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X2Y44          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.238ns (24.136%)  route 0.749ns (75.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.749     0.988    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/bin_cnt0/CLK
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.238ns (24.136%)  route 0.749ns (75.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=20, routed)          0.749     0.988    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.868     2.026    driver_seg_4/bin_cnt0/CLK
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C





