Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Mon Apr 30 18:11:38 2018
| Host             : JFW1702-WS running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------------------------+
| Total On-Chip Power (W)  | 6.536 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                    |
| Power Budget Margin (W)  | NA                              |
| Dynamic (W)              | 6.009                           |
| Device Static (W)        | 0.527                           |
| Effective TJA (C/W)      | 11.5                            |
| Max Ambient (C)          | 9.6                             |
| Junction Temperature (C) | 100.4                           |
| Confidence Level         | Low                             |
| Setting File             | ---                             |
| Simulation Activity File | ---                             |
| Design Nets Matched      | NA                              |
+--------------------------+---------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.129 |     1708 |       --- |             --- |
|   LUT as Logic |     1.028 |     1121 |     53200 |            2.11 |
|   F7/F8 Muxes  |     0.048 |       45 |     53200 |            0.08 |
|   CARRY4       |     0.028 |      137 |     13300 |            1.03 |
|   Register     |     0.019 |      138 |    106400 |            0.13 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      136 |       --- |             --- |
| Signals        |     2.669 |     1798 |       --- |             --- |
| Block RAM      |     2.054 |       40 |       140 |           28.57 |
| DSPs           |     0.056 |        3 |       220 |            1.36 |
| I/O            |     0.101 |       16 |       200 |            8.00 |
| Static Power   |     0.527 |          |           |                 |
| Total          |     6.536 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     5.872 |       5.731 |      0.141 |
| Vccaux    |       1.800 |     0.058 |       0.004 |      0.055 |
| Vcco33    |       3.300 |     0.028 |       0.027 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.207 |       0.180 |      0.027 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.198 |       0.000 |      0.198 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| main                                           |     6.009 |
|   disp                                         |     0.251 |
|   mem                                          |     4.623 |
|     frame0                                     |     1.534 |
|       U0                                       |     1.534 |
|         inst_blk_mem_gen                       |     1.534 |
|           gnbram.gnativebmg.native_blk_mem_gen |     1.534 |
|             valid.cstr                         |     1.534 |
|               bindec_a.bindec_inst_a           |     0.000 |
|               bindec_b.bindec_inst_b           |    <0.001 |
|               has_mux_b.B                      |     0.195 |
|               ramloop[0].ram.r                 |     0.074 |
|                 prim_init.ram                  |     0.074 |
|               ramloop[10].ram.r                |     0.072 |
|                 prim_init.ram                  |     0.072 |
|               ramloop[11].ram.r                |     0.017 |
|                 prim_init.ram                  |     0.017 |
|               ramloop[12].ram.r                |     0.077 |
|                 prim_init.ram                  |     0.077 |
|               ramloop[13].ram.r                |     0.088 |
|                 prim_init.ram                  |     0.088 |
|               ramloop[14].ram.r                |     0.082 |
|                 prim_init.ram                  |     0.082 |
|               ramloop[15].ram.r                |     0.082 |
|                 prim_init.ram                  |     0.082 |
|               ramloop[16].ram.r                |     0.018 |
|                 prim_init.ram                  |     0.018 |
|               ramloop[17].ram.r                |     0.071 |
|                 prim_init.ram                  |     0.071 |
|               ramloop[18].ram.r                |     0.075 |
|                 prim_init.ram                  |     0.075 |
|               ramloop[19].ram.r                |     0.090 |
|                 prim_init.ram                  |     0.090 |
|               ramloop[1].ram.r                 |     0.018 |
|                 prim_init.ram                  |     0.018 |
|               ramloop[2].ram.r                 |     0.076 |
|                 prim_init.ram                  |     0.076 |
|               ramloop[3].ram.r                 |     0.088 |
|                 prim_init.ram                  |     0.088 |
|               ramloop[4].ram.r                 |     0.080 |
|                 prim_init.ram                  |     0.080 |
|               ramloop[5].ram.r                 |     0.081 |
|                 prim_init.ram                  |     0.081 |
|               ramloop[6].ram.r                 |     0.018 |
|                 prim_init.ram                  |     0.018 |
|               ramloop[7].ram.r                 |     0.078 |
|                 prim_init.ram                  |     0.078 |
|               ramloop[8].ram.r                 |     0.077 |
|                 prim_init.ram                  |     0.077 |
|               ramloop[9].ram.r                 |     0.077 |
|                 prim_init.ram                  |     0.077 |
|     frame1                                     |     1.575 |
|       U0                                       |     1.575 |
|         inst_blk_mem_gen                       |     1.575 |
|           gnbram.gnativebmg.native_blk_mem_gen |     1.575 |
|             valid.cstr                         |     1.575 |
|               bindec_a.bindec_inst_a           |     0.000 |
|               bindec_b.bindec_inst_b           |    <0.001 |
|               has_mux_b.B                      |     0.259 |
|               ramloop[0].ram.r                 |     0.080 |
|                 prim_init.ram                  |     0.080 |
|               ramloop[10].ram.r                |     0.073 |
|                 prim_init.ram                  |     0.073 |
|               ramloop[11].ram.r                |     0.018 |
|                 prim_init.ram                  |     0.018 |
|               ramloop[12].ram.r                |     0.074 |
|                 prim_init.ram                  |     0.074 |
|               ramloop[13].ram.r                |     0.076 |
|                 prim_init.ram                  |     0.076 |
|               ramloop[14].ram.r                |     0.072 |
|                 prim_init.ram                  |     0.072 |
|               ramloop[15].ram.r                |     0.085 |
|                 prim_init.ram                  |     0.085 |
|               ramloop[16].ram.r                |     0.021 |
|                 prim_init.ram                  |     0.021 |
|               ramloop[17].ram.r                |     0.081 |
|                 prim_init.ram                  |     0.081 |
|               ramloop[18].ram.r                |     0.078 |
|                 prim_init.ram                  |     0.078 |
|               ramloop[19].ram.r                |     0.082 |
|                 prim_init.ram                  |     0.082 |
|               ramloop[1].ram.r                 |     0.018 |
|                 prim_init.ram                  |     0.018 |
|               ramloop[2].ram.r                 |     0.086 |
|                 prim_init.ram                  |     0.086 |
|               ramloop[3].ram.r                 |     0.077 |
|                 prim_init.ram                  |     0.077 |
|               ramloop[4].ram.r                 |     0.075 |
|                 prim_init.ram                  |     0.075 |
|               ramloop[5].ram.r                 |     0.073 |
|                 prim_init.ram                  |     0.073 |
|               ramloop[6].ram.r                 |     0.019 |
|                 prim_init.ram                  |     0.019 |
|               ramloop[7].ram.r                 |     0.073 |
|                 prim_init.ram                  |     0.073 |
|               ramloop[8].ram.r                 |     0.082 |
|                 prim_init.ram                  |     0.082 |
|               ramloop[9].ram.r                 |     0.075 |
|                 prim_init.ram                  |     0.075 |
|   vga                                          |     0.684 |
+------------------------------------------------+-----------+


