<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - rtl/rtl/ICacheMetaArray.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">rtl/rtl</a> - ICacheMetaArray.sv<span style="font-size: 80%;"> (source / <a href="ICacheMetaArray.sv.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">100</td>
            <td class="headerCovTableEntry">168</td>
            <td class="headerCovTableEntryLo">59.5 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-07-01 12:31:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // Generated by CIRCT firtool-1.62.1</a>
<a name="2"><span class="lineNum">       2 </span>                :            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>                :            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>                :            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>                :            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>                :            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>                :            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>                :            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>                :            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>                :            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>                :            : </a>
<a name="14"><span class="lineNum">      14 </span>                :            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>                :            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>                :            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>                :            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>                :            : </a>
<a name="19"><span class="lineNum">      19 </span>                :            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>                :            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>                :            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>                :            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>                :            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>                :            : </a>
<a name="25"><span class="lineNum">      25 </span>                :            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>                :            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>                :            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>                :            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>                :            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>                :            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>                :            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>                :            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>                :            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>                :            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>                :            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>                :            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>                :            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>                :            : </a>
<a name="44"><span class="lineNum">      44 </span>                :            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>                :            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>                :            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>                :            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>                :            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>                :            : </a>
<a name="51"><span class="lineNum">      51 </span>                :            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>                :            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>                :            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>                :            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>                :            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : // Standard header to adapt well known macros for prints and assertions.</a>
<a name="59"><span class="lineNum">      59 </span>                :            : </a>
<a name="60"><span class="lineNum">      60 </span>                :            : // Users can define 'PRINTF_COND' to add an extra gate to prints.</a>
<a name="61"><span class="lineNum">      61 </span>                :            : `ifndef PRINTF_COND_</a>
<a name="62"><span class="lineNum">      62 </span>                :            :   `ifdef PRINTF_COND</a>
<a name="63"><span class="lineNum">      63 </span>                :            :     `define PRINTF_COND_ (`PRINTF_COND)</a>
<a name="64"><span class="lineNum">      64 </span>                :            :   `else  // PRINTF_COND</a>
<a name="65"><span class="lineNum">      65 </span>                :            :     `define PRINTF_COND_ 1</a>
<a name="66"><span class="lineNum">      66 </span>                :            :   `endif // PRINTF_COND</a>
<a name="67"><span class="lineNum">      67 </span>                :            : `endif // not def PRINTF_COND_</a>
<a name="68"><span class="lineNum">      68 </span>                :            : </a>
<a name="69"><span class="lineNum">      69 </span>                :            : // Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.</a>
<a name="70"><span class="lineNum">      70 </span>                :            : `ifndef ASSERT_VERBOSE_COND_</a>
<a name="71"><span class="lineNum">      71 </span>                :            :   `ifdef ASSERT_VERBOSE_COND</a>
<a name="72"><span class="lineNum">      72 </span>                :            :     `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)</a>
<a name="73"><span class="lineNum">      73 </span>                :            :   `else  // ASSERT_VERBOSE_COND</a>
<a name="74"><span class="lineNum">      74 </span>                :            :     `define ASSERT_VERBOSE_COND_ 1</a>
<a name="75"><span class="lineNum">      75 </span>                :            :   `endif // ASSERT_VERBOSE_COND</a>
<a name="76"><span class="lineNum">      76 </span>                :            : `endif // not def ASSERT_VERBOSE_COND_</a>
<a name="77"><span class="lineNum">      77 </span>                :            : </a>
<a name="78"><span class="lineNum">      78 </span>                :            : // Users can define 'STOP_COND' to add an extra gate to stop conditions.</a>
<a name="79"><span class="lineNum">      79 </span>                :            : `ifndef STOP_COND_</a>
<a name="80"><span class="lineNum">      80 </span>                :            :   `ifdef STOP_COND</a>
<a name="81"><span class="lineNum">      81 </span>                :            :     `define STOP_COND_ (`STOP_COND)</a>
<a name="82"><span class="lineNum">      82 </span>                :            :   `else  // STOP_COND</a>
<a name="83"><span class="lineNum">      83 </span>                :            :     `define STOP_COND_ 1</a>
<a name="84"><span class="lineNum">      84 </span>                :            :   `endif // STOP_COND</a>
<a name="85"><span class="lineNum">      85 </span>                :            : `endif // not def STOP_COND_</a>
<a name="86"><span class="lineNum">      86 </span>                :            : </a>
<a name="87"><span class="lineNum">      87 </span>                :            : module ICacheMetaArray(</a>
<a name="88"><span class="lineNum">      88 </span>                :<span class="lineCov">         44 :   input          clock,</span></a>
<a name="89"><span class="lineNum">      89 </span>                :<span class="lineCov">          1 :   input          reset,</span></a>
<a name="90"><span class="lineNum">      90 </span>                :<span class="lineNoCov">          0 :   input          io_write_valid,</span></a>
<a name="91"><span class="lineNum">      91 </span>                :<span class="lineCov">          1 :   input  [7:0]   io_write_bits_virIdx,</span></a>
<a name="92"><span class="lineNum">      92 </span>                :<span class="lineCov">          1 :   input  [35:0]  io_write_bits_phyTag,</span></a>
<a name="93"><span class="lineNum">      93 </span>                :<span class="lineCov">          1 :   input  [3:0]   io_write_bits_waymask,</span></a>
<a name="94"><span class="lineNum">      94 </span>                :<span class="lineCov">          1 :   input          io_write_bits_bankIdx,</span></a>
<a name="95"><span class="lineNum">      95 </span>                :<span class="lineNoCov">          0 :   input          io_write_bits_poison,</span></a>
<a name="96"><span class="lineNum">      96 </span>                :<span class="lineNoCov">          0 :   output         io_read_ready,</span></a>
<a name="97"><span class="lineNum">      97 </span>                :<span class="lineNoCov">          0 :   input          io_read_valid,</span></a>
<a name="98"><span class="lineNum">      98 </span>                :<span class="lineCov">          2 :   input  [7:0]   io_read_bits_vSetIdx_0,</span></a>
<a name="99"><span class="lineNum">      99 </span>                :<span class="lineCov">          2 :   input  [7:0]   io_read_bits_vSetIdx_1,</span></a>
<a name="100"><span class="lineNum">     100 </span>                :<span class="lineCov">          1 :   input          io_read_bits_isDoubleLine,</span></a>
<a name="101"><span class="lineNum">     101 </span>                :<span class="lineCov">          1 :   output [35:0]  io_readResp_metas_0_0_tag,</span></a>
<a name="102"><span class="lineNum">     102 </span>                :<span class="lineCov">          1 :   output [35:0]  io_readResp_metas_0_1_tag,</span></a>
<a name="103"><span class="lineNum">     103 </span>                :<span class="lineCov">          1 :   output [35:0]  io_readResp_metas_0_2_tag,</span></a>
<a name="104"><span class="lineNum">     104 </span>                :<span class="lineCov">          1 :   output [35:0]  io_readResp_metas_0_3_tag,</span></a>
<a name="105"><span class="lineNum">     105 </span>                :<span class="lineCov">          1 :   output [35:0]  io_readResp_metas_1_0_tag,</span></a>
<a name="106"><span class="lineNum">     106 </span>                :<span class="lineCov">          1 :   output [35:0]  io_readResp_metas_1_1_tag,</span></a>
<a name="107"><span class="lineNum">     107 </span>                :<span class="lineCov">          1 :   output [35:0]  io_readResp_metas_1_2_tag,</span></a>
<a name="108"><span class="lineNum">     108 </span>                :<span class="lineCov">          1 :   output [35:0]  io_readResp_metas_1_3_tag,</span></a>
<a name="109"><span class="lineNum">     109 </span>                :<span class="lineCov">          1 :   output         io_readResp_codes_0_0,</span></a>
<a name="110"><span class="lineNum">     110 </span>                :<span class="lineCov">          1 :   output         io_readResp_codes_0_1,</span></a>
<a name="111"><span class="lineNum">     111 </span>                :<span class="lineNoCov">          0 :   output         io_readResp_codes_0_2,</span></a>
<a name="112"><span class="lineNum">     112 </span>                :<span class="lineCov">          1 :   output         io_readResp_codes_0_3,</span></a>
<a name="113"><span class="lineNum">     113 </span>                :<span class="lineCov">          1 :   output         io_readResp_codes_1_0,</span></a>
<a name="114"><span class="lineNum">     114 </span>                :<span class="lineCov">          1 :   output         io_readResp_codes_1_1,</span></a>
<a name="115"><span class="lineNum">     115 </span>                :<span class="lineNoCov">          0 :   output         io_readResp_codes_1_2,</span></a>
<a name="116"><span class="lineNum">     116 </span>                :<span class="lineCov">          1 :   output         io_readResp_codes_1_3,</span></a>
<a name="117"><span class="lineNum">     117 </span>                :<span class="lineNoCov">          0 :   output         io_readResp_entryValid_0_0,</span></a>
<a name="118"><span class="lineNum">     118 </span>                :<span class="lineCov">          1 :   output         io_readResp_entryValid_0_1,</span></a>
<a name="119"><span class="lineNum">     119 </span>                :<span class="lineNoCov">          0 :   output         io_readResp_entryValid_0_2,</span></a>
<a name="120"><span class="lineNum">     120 </span>                :<span class="lineCov">          1 :   output         io_readResp_entryValid_0_3,</span></a>
<a name="121"><span class="lineNum">     121 </span>                :<span class="lineNoCov">          0 :   output         io_readResp_entryValid_1_0,</span></a>
<a name="122"><span class="lineNum">     122 </span>                :<span class="lineNoCov">          0 :   output         io_readResp_entryValid_1_1,</span></a>
<a name="123"><span class="lineNum">     123 </span>                :<span class="lineNoCov">          0 :   output         io_readResp_entryValid_1_2,</span></a>
<a name="124"><span class="lineNum">     124 </span>                :<span class="lineCov">          1 :   output         io_readResp_entryValid_1_3,</span></a>
<a name="125"><span class="lineNum">     125 </span>                :<span class="lineNoCov">          0 :   input          io_flush_0_valid,</span></a>
<a name="126"><span class="lineNum">     126 </span>                :<span class="lineCov">          1 :   input  [7:0]   io_flush_0_bits_virIdx,</span></a>
<a name="127"><span class="lineNum">     127 </span>                :<span class="lineCov">          1 :   input  [3:0]   io_flush_0_bits_waymask,</span></a>
<a name="128"><span class="lineNum">     128 </span>                :<span class="lineNoCov">          0 :   input          io_flush_1_valid,</span></a>
<a name="129"><span class="lineNum">     129 </span>                :<span class="lineCov">          1 :   input  [7:0]   io_flush_1_bits_virIdx,</span></a>
<a name="130"><span class="lineNum">     130 </span>                :<span class="lineCov">          1 :   input  [3:0]   io_flush_1_bits_waymask,</span></a>
<a name="131"><span class="lineNum">     131 </span>                :<span class="lineCov">          2 :   input          io_flushAll,</span></a>
<a name="132"><span class="lineNum">     132 </span>                :<span class="lineCov">          1 :   input          boreChildrenBd_bore_array,</span></a>
<a name="133"><span class="lineNum">     133 </span>                :<span class="lineCov">          2 :   input          boreChildrenBd_bore_all,</span></a>
<a name="134"><span class="lineNum">     134 </span>                :<span class="lineNoCov">          0 :   input          boreChildrenBd_bore_req,</span></a>
<a name="135"><span class="lineNum">     135 </span>                :<span class="lineNoCov">          0 :   output         boreChildrenBd_bore_ack,</span></a>
<a name="136"><span class="lineNum">     136 </span>                :<span class="lineCov">          1 :   input          boreChildrenBd_bore_writeen,</span></a>
<a name="137"><span class="lineNum">     137 </span>                :<span class="lineCov">          2 :   input  [3:0]   boreChildrenBd_bore_be,</span></a>
<a name="138"><span class="lineNum">     138 </span>                :<span class="lineCov">          1 :   input  [7:0]   boreChildrenBd_bore_addr,</span></a>
<a name="139"><span class="lineNum">     139 </span>                :<span class="lineCov">          2 :   input  [147:0] boreChildrenBd_bore_indata,</span></a>
<a name="140"><span class="lineNum">     140 </span>                :<span class="lineNoCov">          0 :   input          boreChildrenBd_bore_readen,</span></a>
<a name="141"><span class="lineNum">     141 </span>                :<span class="lineCov">          2 :   input  [7:0]   boreChildrenBd_bore_addr_rd,</span></a>
<a name="142"><span class="lineNum">     142 </span>                :<span class="lineCov">          1 :   output [147:0] boreChildrenBd_bore_outdata</span></a>
<a name="143"><span class="lineNum">     143 </span>                :            : );</a>
<a name="144"><span class="lineNum">     144 </span>                :            : </a>
<a name="145"><span class="lineNum">     145 </span>                :<span class="lineCov">          1 :   wire [147:0]      bd_outdata;</span></a>
<a name="146"><span class="lineNum">     146 </span>                :<span class="lineNoCov">          0 :   wire              bd_ack;</span></a>
<a name="147"><span class="lineNum">     147 </span>                :<span class="lineCov">          1 :   wire [147:0]      childBd_1_rdata;</span></a>
<a name="148"><span class="lineNum">     148 </span>                :<span class="lineCov">          1 :   wire [147:0]      childBd_rdata;</span></a>
<a name="149"><span class="lineNum">     149 </span>                :            :   wire              _tagArrays_1_io_r_req_ready;</a>
<a name="150"><span class="lineNum">     150 </span>                :            :   wire [35:0]       _tagArrays_1_io_r_resp_data_0_meta_tag;</a>
<a name="151"><span class="lineNum">     151 </span>                :            :   wire              _tagArrays_1_io_r_resp_data_0_code;</a>
<a name="152"><span class="lineNum">     152 </span>                :            :   wire [35:0]       _tagArrays_1_io_r_resp_data_1_meta_tag;</a>
<a name="153"><span class="lineNum">     153 </span>                :            :   wire              _tagArrays_1_io_r_resp_data_1_code;</a>
<a name="154"><span class="lineNum">     154 </span>                :            :   wire [35:0]       _tagArrays_1_io_r_resp_data_2_meta_tag;</a>
<a name="155"><span class="lineNum">     155 </span>                :            :   wire              _tagArrays_1_io_r_resp_data_2_code;</a>
<a name="156"><span class="lineNum">     156 </span>                :            :   wire [35:0]       _tagArrays_1_io_r_resp_data_3_meta_tag;</a>
<a name="157"><span class="lineNum">     157 </span>                :            :   wire              _tagArrays_1_io_r_resp_data_3_code;</a>
<a name="158"><span class="lineNum">     158 </span>                :            :   wire              _tagArrays_0_io_r_req_ready;</a>
<a name="159"><span class="lineNum">     159 </span>                :            :   wire [35:0]       _tagArrays_0_io_r_resp_data_0_meta_tag;</a>
<a name="160"><span class="lineNum">     160 </span>                :            :   wire              _tagArrays_0_io_r_resp_data_0_code;</a>
<a name="161"><span class="lineNum">     161 </span>                :            :   wire [35:0]       _tagArrays_0_io_r_resp_data_1_meta_tag;</a>
<a name="162"><span class="lineNum">     162 </span>                :            :   wire              _tagArrays_0_io_r_resp_data_1_code;</a>
<a name="163"><span class="lineNum">     163 </span>                :            :   wire [35:0]       _tagArrays_0_io_r_resp_data_2_meta_tag;</a>
<a name="164"><span class="lineNum">     164 </span>                :            :   wire              _tagArrays_0_io_r_resp_data_2_code;</a>
<a name="165"><span class="lineNum">     165 </span>                :            :   wire [35:0]       _tagArrays_0_io_r_resp_data_3_meta_tag;</a>
<a name="166"><span class="lineNum">     166 </span>                :            :   wire              _tagArrays_0_io_r_resp_data_3_code;</a>
<a name="167"><span class="lineNum">     167 </span>                :<span class="lineCov">          1 :   wire              bd_array = boreChildrenBd_bore_array;</span></a>
<a name="168"><span class="lineNum">     168 </span>                :<span class="lineCov">          2 :   wire              bd_all = boreChildrenBd_bore_all;</span></a>
<a name="169"><span class="lineNum">     169 </span>                :<span class="lineNoCov">          0 :   wire              bd_req = boreChildrenBd_bore_req;</span></a>
<a name="170"><span class="lineNum">     170 </span>                :<span class="lineCov">          1 :   wire              bd_writeen = boreChildrenBd_bore_writeen;</span></a>
<a name="171"><span class="lineNum">     171 </span>                :<span class="lineCov">          2 :   wire [3:0]        bd_be = boreChildrenBd_bore_be;</span></a>
<a name="172"><span class="lineNum">     172 </span>                :<span class="lineCov">          1 :   wire [7:0]        bd_addr = boreChildrenBd_bore_addr;</span></a>
<a name="173"><span class="lineNum">     173 </span>                :<span class="lineCov">          2 :   wire [147:0]      bd_indata = boreChildrenBd_bore_indata;</span></a>
<a name="174"><span class="lineNum">     174 </span>                :<span class="lineNoCov">          0 :   wire              bd_readen = boreChildrenBd_bore_readen;</span></a>
<a name="175"><span class="lineNum">     175 </span>                :<span class="lineCov">          2 :   wire [7:0]        bd_addr_rd = boreChildrenBd_bore_addr_rd;</span></a>
<a name="176"><span class="lineNum">     176 </span>                :<span class="lineCov">          1 :   wire              port_0_read_0 = io_read_valid &amp; ~(io_read_bits_vSetIdx_0[0]);</span></a>
<a name="177"><span class="lineNum">     177 </span>                :<span class="lineNoCov">          0 :   wire              port_0_read_1 = io_read_valid &amp; io_read_bits_vSetIdx_0[0];</span></a>
<a name="178"><span class="lineNum">     178 </span>                :<span class="lineNoCov">          0 :   wire              port_1_read_0 =</span></a>
<a name="179"><span class="lineNum">     179 </span>                :            :     io_read_valid &amp; ~(io_read_bits_vSetIdx_1[0]) &amp; io_read_bits_isDoubleLine;</a>
<a name="180"><span class="lineNum">     180 </span>                :<span class="lineNoCov">          0 :   reg               port_0_read_0_reg;</span></a>
<a name="181"><span class="lineNum">     181 </span>                :<span class="lineNoCov">          0 :   reg               port_1_read_0_reg;</span></a>
<a name="182"><span class="lineNum">     182 </span>                :            :   wire              _write_meta_bits_entry_code_code_T_1 =</a>
<a name="183"><span class="lineNum">     183 </span>                :            :     ^io_write_bits_phyTag ^ io_write_bits_poison;</a>
<a name="184"><span class="lineNum">     184 </span>                :<span class="lineCov">          1 :   reg  [7:0]        read_set_idx_next_0;</span></a>
<a name="185"><span class="lineNum">     185 </span>                :<span class="lineCov">          1 :   reg  [7:0]        read_set_idx_next_1;</span></a>
<a name="186"><span class="lineNum">     186 </span>                :<span class="lineCov">          1 :   reg  [255:0]      valid_array_0;</span></a>
<a name="187"><span class="lineNum">     187 </span>                :<span class="lineCov">          1 :   reg  [255:0]      valid_array_1;</span></a>
<a name="188"><span class="lineNum">     188 </span>                :<span class="lineCov">          1 :   reg  [255:0]      valid_array_2;</span></a>
<a name="189"><span class="lineNum">     189 </span>                :<span class="lineCov">          1 :   reg  [255:0]      valid_array_3;</span></a>
<a name="190"><span class="lineNum">     190 </span>                :            :   wire [255:0]      _GEN = {248'h0, read_set_idx_next_0};</a>
<a name="191"><span class="lineNum">     191 </span>                :            :   wire [255:0]      _valid_metas_0_0_T = valid_array_0 &gt;&gt; _GEN;</a>
<a name="192"><span class="lineNum">     192 </span>                :            :   wire [255:0]      _valid_metas_0_1_T = valid_array_1 &gt;&gt; _GEN;</a>
<a name="193"><span class="lineNum">     193 </span>                :            :   wire [255:0]      _valid_metas_0_2_T = valid_array_2 &gt;&gt; _GEN;</a>
<a name="194"><span class="lineNum">     194 </span>                :            :   wire [255:0]      _valid_metas_0_3_T = valid_array_3 &gt;&gt; _GEN;</a>
<a name="195"><span class="lineNum">     195 </span>                :            :   wire [255:0]      _GEN_0 = {248'h0, read_set_idx_next_1};</a>
<a name="196"><span class="lineNum">     196 </span>                :            :   wire [255:0]      _valid_metas_1_0_T = valid_array_0 &gt;&gt; _GEN_0;</a>
<a name="197"><span class="lineNum">     197 </span>                :            :   wire [255:0]      _valid_metas_1_1_T = valid_array_1 &gt;&gt; _GEN_0;</a>
<a name="198"><span class="lineNum">     198 </span>                :            :   wire [255:0]      _valid_metas_1_2_T = valid_array_2 &gt;&gt; _GEN_0;</a>
<a name="199"><span class="lineNum">     199 </span>                :            :   wire [255:0]      _valid_metas_1_3_T = valid_array_3 &gt;&gt; _GEN_0;</a>
<a name="200"><span class="lineNum">     200 </span>                :            :   wire              _io_read_ready_T_1_probe = io_flush_0_valid | io_flush_1_valid;</a>
<a name="201"><span class="lineNum">     201 </span>                :<span class="lineNoCov">          0 :   wire              io_read_ready_0 =</span></a>
<a name="202"><span class="lineNum">     202 </span>                :            :     ~io_write_valid &amp; ~_io_read_ready_T_1_probe &amp; ~io_flushAll</a>
<a name="203"><span class="lineNum">     203 </span>                :            :     &amp; _tagArrays_0_io_r_req_ready &amp; _tagArrays_1_io_r_req_ready;</a>
<a name="204"><span class="lineNum">     204 </span>                :            :   wire [255:0]      _valid_array_3_T_2 = 256'h1 &lt;&lt; io_flush_0_bits_virIdx;</a>
<a name="205"><span class="lineNum">     205 </span>                :            :   wire [255:0]      _valid_array_3_T_11 = 256'h1 &lt;&lt; io_flush_1_bits_virIdx;</a>
<a name="206"><span class="lineNum">     206 </span>                :<span class="lineCov">          1 :   wire [1:0]        way_num =</span></a>
<a name="207"><span class="lineNum">     207 </span>                :            :     {|(io_write_bits_waymask[3:2]), io_write_bits_waymask[3] | io_write_bits_waymask[1]};</a>
<a name="208"><span class="lineNum">     208 </span>                :            :   wire [3:0][255:0] _GEN_1 =</a>
<a name="209"><span class="lineNum">     209 </span>                :            :     {{valid_array_3}, {valid_array_2}, {valid_array_1}, {valid_array_0}};</a>
<a name="210"><span class="lineNum">     210 </span>                :            :   wire [255:0]      _valid_array_T_5 = _GEN_1[way_num] | 256'h1 &lt;&lt; io_write_bits_virIdx;</a>
<a name="211"><span class="lineNum">     211 </span>                :<span class="lineCov">         22 :   always @(posedge clock or posedge reset) begin</span></a>
<a name="212"><span class="lineNum">     212 </span>                :<span class="lineCov">         11 :     if (reset) begin</span></a>
<a name="213"><span class="lineNum">     213 </span>                :<span class="lineCov">         11 :       port_0_read_0_reg &lt;= 1'h0;</span></a>
<a name="214"><span class="lineNum">     214 </span>                :<span class="lineCov">         11 :       port_1_read_0_reg &lt;= 1'h0;</span></a>
<a name="215"><span class="lineNum">     215 </span>                :<span class="lineCov">         11 :       read_set_idx_next_0 &lt;= 8'h0;</span></a>
<a name="216"><span class="lineNum">     216 </span>                :<span class="lineCov">         11 :       read_set_idx_next_1 &lt;= 8'h0;</span></a>
<a name="217"><span class="lineNum">     217 </span>                :<span class="lineCov">         11 :       valid_array_0 &lt;= 256'h0;</span></a>
<a name="218"><span class="lineNum">     218 </span>                :<span class="lineCov">         11 :       valid_array_1 &lt;= 256'h0;</span></a>
<a name="219"><span class="lineNum">     219 </span>                :<span class="lineCov">         11 :       valid_array_2 &lt;= 256'h0;</span></a>
<a name="220"><span class="lineNum">     220 </span>                :<span class="lineCov">         11 :       valid_array_3 &lt;= 256'h0;</span></a>
<a name="221"><span class="lineNum">     221 </span>                :            :     end</a>
<a name="222"><span class="lineNum">     222 </span>                :<span class="lineCov">         11 :     else begin</span></a>
<a name="223"><span class="lineNum">     223 </span>                :<span class="lineCov">         11 :       if (io_read_ready_0 &amp; io_read_valid) begin</span></a>
<a name="224"><span class="lineNum">     224 </span>                :<span class="lineNoCov">          0 :         port_0_read_0_reg &lt;= port_0_read_0;</span></a>
<a name="225"><span class="lineNum">     225 </span>                :<span class="lineNoCov">          0 :         port_1_read_0_reg &lt;= port_1_read_0;</span></a>
<a name="226"><span class="lineNum">     226 </span>                :<span class="lineNoCov">          0 :         read_set_idx_next_0 &lt;= io_read_bits_vSetIdx_0;</span></a>
<a name="227"><span class="lineNum">     227 </span>                :<span class="lineNoCov">          0 :         read_set_idx_next_1 &lt;= io_read_bits_vSetIdx_1;</span></a>
<a name="228"><span class="lineNum">     228 </span>                :            :       end</a>
<a name="229"><span class="lineNum">     229 </span>                :<span class="lineCov">          1 :       if (io_flushAll) begin</span></a>
<a name="230"><span class="lineNum">     230 </span>                :<span class="lineCov">          1 :         valid_array_0 &lt;= 256'h0;</span></a>
<a name="231"><span class="lineNum">     231 </span>                :<span class="lineCov">          1 :         valid_array_1 &lt;= 256'h0;</span></a>
<a name="232"><span class="lineNum">     232 </span>                :<span class="lineCov">          1 :         valid_array_2 &lt;= 256'h0;</span></a>
<a name="233"><span class="lineNum">     233 </span>                :<span class="lineCov">          1 :         valid_array_3 &lt;= 256'h0;</span></a>
<a name="234"><span class="lineNum">     234 </span>                :            :       end</a>
<a name="235"><span class="lineNum">     235 </span>                :<span class="lineCov">         10 :       else if (_io_read_ready_T_1_probe) begin</span></a>
<a name="236"><span class="lineNum">     236 </span>                :<span class="lineNoCov">          0 :         valid_array_0 &lt;=</span></a>
<a name="237"><span class="lineNum">     237 </span>                :<span class="lineNoCov">          0 :           (io_flush_0_valid &amp; io_flush_0_bits_waymask[0]</span></a>
<a name="238"><span class="lineNum">     238 </span>                :<span class="lineNoCov">          0 :              ? ~(~valid_array_0 | _valid_array_3_T_2)</span></a>
<a name="239"><span class="lineNum">     239 </span>                :<span class="lineNoCov">          0 :              : valid_array_0)</span></a>
<a name="240"><span class="lineNum">     240 </span>                :<span class="lineNoCov">          0 :           &amp; (io_flush_1_valid &amp; io_flush_1_bits_waymask[0]</span></a>
<a name="241"><span class="lineNum">     241 </span>                :<span class="lineNoCov">          0 :                ? ~(~valid_array_0 | _valid_array_3_T_11)</span></a>
<a name="242"><span class="lineNum">     242 </span>                :<span class="lineNoCov">          0 :                : valid_array_0);</span></a>
<a name="243"><span class="lineNum">     243 </span>                :<span class="lineNoCov">          0 :         valid_array_1 &lt;=</span></a>
<a name="244"><span class="lineNum">     244 </span>                :<span class="lineNoCov">          0 :           (io_flush_0_valid &amp; io_flush_0_bits_waymask[1]</span></a>
<a name="245"><span class="lineNum">     245 </span>                :<span class="lineNoCov">          0 :              ? ~(~valid_array_1 | _valid_array_3_T_2)</span></a>
<a name="246"><span class="lineNum">     246 </span>                :<span class="lineNoCov">          0 :              : valid_array_1)</span></a>
<a name="247"><span class="lineNum">     247 </span>                :<span class="lineNoCov">          0 :           &amp; (io_flush_1_valid &amp; io_flush_1_bits_waymask[1]</span></a>
<a name="248"><span class="lineNum">     248 </span>                :<span class="lineNoCov">          0 :                ? ~(~valid_array_1 | _valid_array_3_T_11)</span></a>
<a name="249"><span class="lineNum">     249 </span>                :<span class="lineNoCov">          0 :                : valid_array_1);</span></a>
<a name="250"><span class="lineNum">     250 </span>                :<span class="lineNoCov">          0 :         valid_array_2 &lt;=</span></a>
<a name="251"><span class="lineNum">     251 </span>                :<span class="lineNoCov">          0 :           (io_flush_0_valid &amp; io_flush_0_bits_waymask[2]</span></a>
<a name="252"><span class="lineNum">     252 </span>                :<span class="lineNoCov">          0 :              ? ~(~valid_array_2 | _valid_array_3_T_2)</span></a>
<a name="253"><span class="lineNum">     253 </span>                :<span class="lineNoCov">          0 :              : valid_array_2)</span></a>
<a name="254"><span class="lineNum">     254 </span>                :<span class="lineNoCov">          0 :           &amp; (io_flush_1_valid &amp; io_flush_1_bits_waymask[2]</span></a>
<a name="255"><span class="lineNum">     255 </span>                :<span class="lineNoCov">          0 :                ? ~(~valid_array_2 | _valid_array_3_T_11)</span></a>
<a name="256"><span class="lineNum">     256 </span>                :<span class="lineNoCov">          0 :                : valid_array_2);</span></a>
<a name="257"><span class="lineNum">     257 </span>                :<span class="lineNoCov">          0 :         valid_array_3 &lt;=</span></a>
<a name="258"><span class="lineNum">     258 </span>                :<span class="lineNoCov">          0 :           (io_flush_0_valid &amp; io_flush_0_bits_waymask[3]</span></a>
<a name="259"><span class="lineNum">     259 </span>                :<span class="lineNoCov">          0 :              ? ~(~valid_array_3 | _valid_array_3_T_2)</span></a>
<a name="260"><span class="lineNum">     260 </span>                :<span class="lineNoCov">          0 :              : valid_array_3)</span></a>
<a name="261"><span class="lineNum">     261 </span>                :<span class="lineNoCov">          0 :           &amp; (io_flush_1_valid &amp; io_flush_1_bits_waymask[3]</span></a>
<a name="262"><span class="lineNum">     262 </span>                :<span class="lineNoCov">          0 :                ? ~(~valid_array_3 | _valid_array_3_T_11)</span></a>
<a name="263"><span class="lineNum">     263 </span>                :<span class="lineNoCov">          0 :                : valid_array_3);</span></a>
<a name="264"><span class="lineNum">     264 </span>                :            :       end</a>
<a name="265"><span class="lineNum">     265 </span>                :<span class="lineCov">         10 :       else begin</span></a>
<a name="266"><span class="lineNum">     266 </span>                :<span class="lineCov">         10 :         if (io_write_valid &amp; way_num == 2'h0)</span></a>
<a name="267"><span class="lineNum">     267 </span>                :<span class="lineNoCov">          0 :           valid_array_0 &lt;= _valid_array_T_5;</span></a>
<a name="268"><span class="lineNum">     268 </span>                :<span class="lineCov">         10 :         if (io_write_valid &amp; way_num == 2'h1)</span></a>
<a name="269"><span class="lineNum">     269 </span>                :<span class="lineNoCov">          0 :           valid_array_1 &lt;= _valid_array_T_5;</span></a>
<a name="270"><span class="lineNum">     270 </span>                :<span class="lineCov">         10 :         if (io_write_valid &amp; way_num == 2'h2)</span></a>
<a name="271"><span class="lineNum">     271 </span>                :<span class="lineNoCov">          0 :           valid_array_2 &lt;= _valid_array_T_5;</span></a>
<a name="272"><span class="lineNum">     272 </span>                :<span class="lineCov">         10 :         if (io_write_valid &amp; (&amp;way_num))</span></a>
<a name="273"><span class="lineNum">     273 </span>                :<span class="lineNoCov">          0 :           valid_array_3 &lt;= _valid_array_T_5;</span></a>
<a name="274"><span class="lineNum">     274 </span>                :            :       end</a>
<a name="275"><span class="lineNum">     275 </span>                :            :     end</a>
<a name="276"><span class="lineNum">     276 </span>                :            :   end // always @(posedge, posedge)</a>
<a name="277"><span class="lineNum">     277 </span>                :            :   `ifdef ENABLE_INITIAL_REG_</a>
<a name="278"><span class="lineNum">     278 </span>                :            :     `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="279"><span class="lineNum">     279 </span>                :            :       `FIRRTL_BEFORE_INITIAL</a>
<a name="280"><span class="lineNum">     280 </span>                :            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="281"><span class="lineNum">     281 </span>                :            :     logic [31:0] _RANDOM[0:32];</a>
<a name="282"><span class="lineNum">     282 </span>                :<span class="lineCov">          1 :     initial begin</span></a>
<a name="283"><span class="lineNum">     283 </span>                :            :       `ifdef INIT_RANDOM_PROLOG_</a>
<a name="284"><span class="lineNum">     284 </span>                :            :         `INIT_RANDOM_PROLOG_</a>
<a name="285"><span class="lineNum">     285 </span>                :            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="286"><span class="lineNum">     286 </span>                :            :       `ifdef RANDOMIZE_REG_INIT</a>
<a name="287"><span class="lineNum">     287 </span>                :            :         for (logic [5:0] i = 6'h0; i &lt; 6'h21; i += 6'h1) begin</a>
<a name="288"><span class="lineNum">     288 </span>                :            :           _RANDOM[i] = `RANDOM;</a>
<a name="289"><span class="lineNum">     289 </span>                :            :         end</a>
<a name="290"><span class="lineNum">     290 </span>                :            :         port_0_read_0_reg = _RANDOM[6'h0][0];</a>
<a name="291"><span class="lineNum">     291 </span>                :            :         port_1_read_0_reg = _RANDOM[6'h0][3];</a>
<a name="292"><span class="lineNum">     292 </span>                :            :         read_set_idx_next_0 = _RANDOM[6'h0][11:4];</a>
<a name="293"><span class="lineNum">     293 </span>                :            :         read_set_idx_next_1 = _RANDOM[6'h0][19:12];</a>
<a name="294"><span class="lineNum">     294 </span>                :            :         valid_array_0 =</a>
<a name="295"><span class="lineNum">     295 </span>                :            :           {_RANDOM[6'h0][31:20],</a>
<a name="296"><span class="lineNum">     296 </span>                :            :            _RANDOM[6'h1],</a>
<a name="297"><span class="lineNum">     297 </span>                :            :            _RANDOM[6'h2],</a>
<a name="298"><span class="lineNum">     298 </span>                :            :            _RANDOM[6'h3],</a>
<a name="299"><span class="lineNum">     299 </span>                :            :            _RANDOM[6'h4],</a>
<a name="300"><span class="lineNum">     300 </span>                :            :            _RANDOM[6'h5],</a>
<a name="301"><span class="lineNum">     301 </span>                :            :            _RANDOM[6'h6],</a>
<a name="302"><span class="lineNum">     302 </span>                :            :            _RANDOM[6'h7],</a>
<a name="303"><span class="lineNum">     303 </span>                :            :            _RANDOM[6'h8][19:0]};</a>
<a name="304"><span class="lineNum">     304 </span>                :            :         valid_array_1 =</a>
<a name="305"><span class="lineNum">     305 </span>                :            :           {_RANDOM[6'h8][31:20],</a>
<a name="306"><span class="lineNum">     306 </span>                :            :            _RANDOM[6'h9],</a>
<a name="307"><span class="lineNum">     307 </span>                :            :            _RANDOM[6'hA],</a>
<a name="308"><span class="lineNum">     308 </span>                :            :            _RANDOM[6'hB],</a>
<a name="309"><span class="lineNum">     309 </span>                :            :            _RANDOM[6'hC],</a>
<a name="310"><span class="lineNum">     310 </span>                :            :            _RANDOM[6'hD],</a>
<a name="311"><span class="lineNum">     311 </span>                :            :            _RANDOM[6'hE],</a>
<a name="312"><span class="lineNum">     312 </span>                :            :            _RANDOM[6'hF],</a>
<a name="313"><span class="lineNum">     313 </span>                :            :            _RANDOM[6'h10][19:0]};</a>
<a name="314"><span class="lineNum">     314 </span>                :            :         valid_array_2 =</a>
<a name="315"><span class="lineNum">     315 </span>                :            :           {_RANDOM[6'h10][31:20],</a>
<a name="316"><span class="lineNum">     316 </span>                :            :            _RANDOM[6'h11],</a>
<a name="317"><span class="lineNum">     317 </span>                :            :            _RANDOM[6'h12],</a>
<a name="318"><span class="lineNum">     318 </span>                :            :            _RANDOM[6'h13],</a>
<a name="319"><span class="lineNum">     319 </span>                :            :            _RANDOM[6'h14],</a>
<a name="320"><span class="lineNum">     320 </span>                :            :            _RANDOM[6'h15],</a>
<a name="321"><span class="lineNum">     321 </span>                :            :            _RANDOM[6'h16],</a>
<a name="322"><span class="lineNum">     322 </span>                :            :            _RANDOM[6'h17],</a>
<a name="323"><span class="lineNum">     323 </span>                :            :            _RANDOM[6'h18][19:0]};</a>
<a name="324"><span class="lineNum">     324 </span>                :            :         valid_array_3 =</a>
<a name="325"><span class="lineNum">     325 </span>                :            :           {_RANDOM[6'h18][31:20],</a>
<a name="326"><span class="lineNum">     326 </span>                :            :            _RANDOM[6'h19],</a>
<a name="327"><span class="lineNum">     327 </span>                :            :            _RANDOM[6'h1A],</a>
<a name="328"><span class="lineNum">     328 </span>                :            :            _RANDOM[6'h1B],</a>
<a name="329"><span class="lineNum">     329 </span>                :            :            _RANDOM[6'h1C],</a>
<a name="330"><span class="lineNum">     330 </span>                :            :            _RANDOM[6'h1D],</a>
<a name="331"><span class="lineNum">     331 </span>                :            :            _RANDOM[6'h1E],</a>
<a name="332"><span class="lineNum">     332 </span>                :            :            _RANDOM[6'h1F],</a>
<a name="333"><span class="lineNum">     333 </span>                :            :            _RANDOM[6'h20][19:0]};</a>
<a name="334"><span class="lineNum">     334 </span>                :            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="335"><span class="lineNum">     335 </span>                :<span class="lineCov">          1 :       if (reset) begin</span></a>
<a name="336"><span class="lineNum">     336 </span>                :<span class="lineCov">          1 :         port_0_read_0_reg = 1'h0;</span></a>
<a name="337"><span class="lineNum">     337 </span>                :<span class="lineCov">          1 :         port_1_read_0_reg = 1'h0;</span></a>
<a name="338"><span class="lineNum">     338 </span>                :<span class="lineCov">          1 :         read_set_idx_next_0 = 8'h0;</span></a>
<a name="339"><span class="lineNum">     339 </span>                :<span class="lineCov">          1 :         read_set_idx_next_1 = 8'h0;</span></a>
<a name="340"><span class="lineNum">     340 </span>                :<span class="lineCov">          1 :         valid_array_0 = 256'h0;</span></a>
<a name="341"><span class="lineNum">     341 </span>                :<span class="lineCov">          1 :         valid_array_1 = 256'h0;</span></a>
<a name="342"><span class="lineNum">     342 </span>                :<span class="lineCov">          1 :         valid_array_2 = 256'h0;</span></a>
<a name="343"><span class="lineNum">     343 </span>                :<span class="lineCov">          1 :         valid_array_3 = 256'h0;</span></a>
<a name="344"><span class="lineNum">     344 </span>                :            :       end</a>
<a name="345"><span class="lineNum">     345 </span>                :            :     end // initial</a>
<a name="346"><span class="lineNum">     346 </span>                :            :     `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="347"><span class="lineNum">     347 </span>                :            :       `FIRRTL_AFTER_INITIAL</a>
<a name="348"><span class="lineNum">     348 </span>                :            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="349"><span class="lineNum">     349 </span>                :            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="350"><span class="lineNum">     350 </span>                :<span class="lineCov">          1 :   wire [7:0]        childBd_addr;</span></a>
<a name="351"><span class="lineNum">     351 </span>                :<span class="lineCov">          1 :   wire [7:0]        childBd_addr_rd;</span></a>
<a name="352"><span class="lineNum">     352 </span>                :<span class="lineCov">          1 :   wire [147:0]      childBd_wdata;</span></a>
<a name="353"><span class="lineNum">     353 </span>                :<span class="lineCov">          1 :   wire [3:0]        childBd_wmask;</span></a>
<a name="354"><span class="lineNum">     354 </span>                :<span class="lineNoCov">          0 :   wire              childBd_re;</span></a>
<a name="355"><span class="lineNum">     355 </span>                :<span class="lineCov">          1 :   wire              childBd_we;</span></a>
<a name="356"><span class="lineNum">     356 </span>                :<span class="lineNoCov">          0 :   wire              childBd_ack;</span></a>
<a name="357"><span class="lineNum">     357 </span>                :<span class="lineNoCov">          0 :   wire              childBd_selectedOH;</span></a>
<a name="358"><span class="lineNum">     358 </span>                :<span class="lineNoCov">          0 :   wire              childBd_array;</span></a>
<a name="359"><span class="lineNum">     359 </span>                :            :   SRAMTemplate tagArrays_0 (</a>
<a name="360"><span class="lineNum">     360 </span>                :            :     .clock                          (clock),</a>
<a name="361"><span class="lineNum">     361 </span>                :            :     .reset                          (reset),</a>
<a name="362"><span class="lineNum">     362 </span>                :            :     .io_r_req_ready                 (_tagArrays_0_io_r_req_ready),</a>
<a name="363"><span class="lineNum">     363 </span>                :            :     .io_r_req_valid                 (port_0_read_0 | port_1_read_0),</a>
<a name="364"><span class="lineNum">     364 </span>                :            :     .io_r_req_bits_setIdx</a>
<a name="365"><span class="lineNum">     365 </span>                :            :       (port_0_read_0 ? io_read_bits_vSetIdx_0[7:1] : io_read_bits_vSetIdx_1[7:1]),</a>
<a name="366"><span class="lineNum">     366 </span>                :            :     .io_r_resp_data_0_meta_tag      (_tagArrays_0_io_r_resp_data_0_meta_tag),</a>
<a name="367"><span class="lineNum">     367 </span>                :            :     .io_r_resp_data_0_code          (_tagArrays_0_io_r_resp_data_0_code),</a>
<a name="368"><span class="lineNum">     368 </span>                :            :     .io_r_resp_data_1_meta_tag      (_tagArrays_0_io_r_resp_data_1_meta_tag),</a>
<a name="369"><span class="lineNum">     369 </span>                :            :     .io_r_resp_data_1_code          (_tagArrays_0_io_r_resp_data_1_code),</a>
<a name="370"><span class="lineNum">     370 </span>                :            :     .io_r_resp_data_2_meta_tag      (_tagArrays_0_io_r_resp_data_2_meta_tag),</a>
<a name="371"><span class="lineNum">     371 </span>                :            :     .io_r_resp_data_2_code          (_tagArrays_0_io_r_resp_data_2_code),</a>
<a name="372"><span class="lineNum">     372 </span>                :            :     .io_r_resp_data_3_meta_tag      (_tagArrays_0_io_r_resp_data_3_meta_tag),</a>
<a name="373"><span class="lineNum">     373 </span>                :            :     .io_r_resp_data_3_code          (_tagArrays_0_io_r_resp_data_3_code),</a>
<a name="374"><span class="lineNum">     374 </span>                :            :     .io_w_req_valid                 (io_write_valid &amp; ~io_write_bits_bankIdx),</a>
<a name="375"><span class="lineNum">     375 </span>                :            :     .io_w_req_bits_setIdx           (io_write_bits_virIdx[7:1]),</a>
<a name="376"><span class="lineNum">     376 </span>                :            :     .io_w_req_bits_data_0_meta_tag  (io_write_bits_phyTag),</a>
<a name="377"><span class="lineNum">     377 </span>                :            :     .io_w_req_bits_data_0_code      (_write_meta_bits_entry_code_code_T_1),</a>
<a name="378"><span class="lineNum">     378 </span>                :            :     .io_w_req_bits_data_1_meta_tag  (io_write_bits_phyTag),</a>
<a name="379"><span class="lineNum">     379 </span>                :            :     .io_w_req_bits_data_1_code      (_write_meta_bits_entry_code_code_T_1),</a>
<a name="380"><span class="lineNum">     380 </span>                :            :     .io_w_req_bits_data_2_meta_tag  (io_write_bits_phyTag),</a>
<a name="381"><span class="lineNum">     381 </span>                :            :     .io_w_req_bits_data_2_code      (_write_meta_bits_entry_code_code_T_1),</a>
<a name="382"><span class="lineNum">     382 </span>                :            :     .io_w_req_bits_data_3_meta_tag  (io_write_bits_phyTag),</a>
<a name="383"><span class="lineNum">     383 </span>                :            :     .io_w_req_bits_data_3_code      (_write_meta_bits_entry_code_code_T_1),</a>
<a name="384"><span class="lineNum">     384 </span>                :            :     .io_w_req_bits_waymask          (io_write_bits_waymask),</a>
<a name="385"><span class="lineNum">     385 </span>                :            :     .io_broadcast_ram_hold          (1'h0),</a>
<a name="386"><span class="lineNum">     386 </span>                :            :     .io_broadcast_ram_bypass        (1'h0),</a>
<a name="387"><span class="lineNum">     387 </span>                :            :     .io_broadcast_ram_bp_clken      (1'h0),</a>
<a name="388"><span class="lineNum">     388 </span>                :            :     .io_broadcast_ram_aux_clk       (1'h0),</a>
<a name="389"><span class="lineNum">     389 </span>                :            :     .io_broadcast_ram_aux_ckbp      (1'h0),</a>
<a name="390"><span class="lineNum">     390 </span>                :            :     .io_broadcast_ram_mcp_hold      (1'h0),</a>
<a name="391"><span class="lineNum">     391 </span>                :            :     .io_broadcast_cgen              (1'h0),</a>
<a name="392"><span class="lineNum">     392 </span>                :            :     .boreChildrenBd_bore_addr       (childBd_addr),</a>
<a name="393"><span class="lineNum">     393 </span>                :            :     .boreChildrenBd_bore_addr_rd    (childBd_addr_rd),</a>
<a name="394"><span class="lineNum">     394 </span>                :            :     .boreChildrenBd_bore_wdata      (childBd_wdata),</a>
<a name="395"><span class="lineNum">     395 </span>                :            :     .boreChildrenBd_bore_wmask      (childBd_wmask),</a>
<a name="396"><span class="lineNum">     396 </span>                :            :     .boreChildrenBd_bore_re         (childBd_re),</a>
<a name="397"><span class="lineNum">     397 </span>                :            :     .boreChildrenBd_bore_we         (childBd_we),</a>
<a name="398"><span class="lineNum">     398 </span>                :            :     .boreChildrenBd_bore_rdata      (childBd_rdata),</a>
<a name="399"><span class="lineNum">     399 </span>                :            :     .boreChildrenBd_bore_ack        (childBd_ack),</a>
<a name="400"><span class="lineNum">     400 </span>                :            :     .boreChildrenBd_bore_selectedOH (childBd_selectedOH),</a>
<a name="401"><span class="lineNum">     401 </span>                :            :     .boreChildrenBd_bore_array      (childBd_array)</a>
<a name="402"><span class="lineNum">     402 </span>                :            :   );</a>
<a name="403"><span class="lineNum">     403 </span>                :<span class="lineCov">          1 :   wire [7:0]        childBd_1_addr;</span></a>
<a name="404"><span class="lineNum">     404 </span>                :<span class="lineCov">          1 :   wire [7:0]        childBd_1_addr_rd;</span></a>
<a name="405"><span class="lineNum">     405 </span>                :<span class="lineCov">          1 :   wire [147:0]      childBd_1_wdata;</span></a>
<a name="406"><span class="lineNum">     406 </span>                :<span class="lineCov">          1 :   wire [3:0]        childBd_1_wmask;</span></a>
<a name="407"><span class="lineNum">     407 </span>                :<span class="lineNoCov">          0 :   wire              childBd_1_re;</span></a>
<a name="408"><span class="lineNum">     408 </span>                :<span class="lineCov">          1 :   wire              childBd_1_we;</span></a>
<a name="409"><span class="lineNum">     409 </span>                :<span class="lineNoCov">          0 :   wire              childBd_1_ack;</span></a>
<a name="410"><span class="lineNum">     410 </span>                :<span class="lineNoCov">          0 :   wire              childBd_1_selectedOH;</span></a>
<a name="411"><span class="lineNum">     411 </span>                :<span class="lineNoCov">          0 :   wire              childBd_1_array;</span></a>
<a name="412"><span class="lineNum">     412 </span>                :            :   SRAMTemplate tagArrays_1 (</a>
<a name="413"><span class="lineNum">     413 </span>                :            :     .clock                          (clock),</a>
<a name="414"><span class="lineNum">     414 </span>                :            :     .reset                          (reset),</a>
<a name="415"><span class="lineNum">     415 </span>                :            :     .io_r_req_ready                 (_tagArrays_1_io_r_req_ready),</a>
<a name="416"><span class="lineNum">     416 </span>                :            :     .io_r_req_valid</a>
<a name="417"><span class="lineNum">     417 </span>                :            :       (port_0_read_1 | io_read_valid &amp; io_read_bits_vSetIdx_1[0]</a>
<a name="418"><span class="lineNum">     418 </span>                :            :        &amp; io_read_bits_isDoubleLine),</a>
<a name="419"><span class="lineNum">     419 </span>                :            :     .io_r_req_bits_setIdx</a>
<a name="420"><span class="lineNum">     420 </span>                :            :       (port_0_read_1 ? io_read_bits_vSetIdx_0[7:1] : io_read_bits_vSetIdx_1[7:1]),</a>
<a name="421"><span class="lineNum">     421 </span>                :            :     .io_r_resp_data_0_meta_tag      (_tagArrays_1_io_r_resp_data_0_meta_tag),</a>
<a name="422"><span class="lineNum">     422 </span>                :            :     .io_r_resp_data_0_code          (_tagArrays_1_io_r_resp_data_0_code),</a>
<a name="423"><span class="lineNum">     423 </span>                :            :     .io_r_resp_data_1_meta_tag      (_tagArrays_1_io_r_resp_data_1_meta_tag),</a>
<a name="424"><span class="lineNum">     424 </span>                :            :     .io_r_resp_data_1_code          (_tagArrays_1_io_r_resp_data_1_code),</a>
<a name="425"><span class="lineNum">     425 </span>                :            :     .io_r_resp_data_2_meta_tag      (_tagArrays_1_io_r_resp_data_2_meta_tag),</a>
<a name="426"><span class="lineNum">     426 </span>                :            :     .io_r_resp_data_2_code          (_tagArrays_1_io_r_resp_data_2_code),</a>
<a name="427"><span class="lineNum">     427 </span>                :            :     .io_r_resp_data_3_meta_tag      (_tagArrays_1_io_r_resp_data_3_meta_tag),</a>
<a name="428"><span class="lineNum">     428 </span>                :            :     .io_r_resp_data_3_code          (_tagArrays_1_io_r_resp_data_3_code),</a>
<a name="429"><span class="lineNum">     429 </span>                :            :     .io_w_req_valid                 (io_write_valid &amp; io_write_bits_bankIdx),</a>
<a name="430"><span class="lineNum">     430 </span>                :            :     .io_w_req_bits_setIdx           (io_write_bits_virIdx[7:1]),</a>
<a name="431"><span class="lineNum">     431 </span>                :            :     .io_w_req_bits_data_0_meta_tag  (io_write_bits_phyTag),</a>
<a name="432"><span class="lineNum">     432 </span>                :            :     .io_w_req_bits_data_0_code      (_write_meta_bits_entry_code_code_T_1),</a>
<a name="433"><span class="lineNum">     433 </span>                :            :     .io_w_req_bits_data_1_meta_tag  (io_write_bits_phyTag),</a>
<a name="434"><span class="lineNum">     434 </span>                :            :     .io_w_req_bits_data_1_code      (_write_meta_bits_entry_code_code_T_1),</a>
<a name="435"><span class="lineNum">     435 </span>                :            :     .io_w_req_bits_data_2_meta_tag  (io_write_bits_phyTag),</a>
<a name="436"><span class="lineNum">     436 </span>                :            :     .io_w_req_bits_data_2_code      (_write_meta_bits_entry_code_code_T_1),</a>
<a name="437"><span class="lineNum">     437 </span>                :            :     .io_w_req_bits_data_3_meta_tag  (io_write_bits_phyTag),</a>
<a name="438"><span class="lineNum">     438 </span>                :            :     .io_w_req_bits_data_3_code      (_write_meta_bits_entry_code_code_T_1),</a>
<a name="439"><span class="lineNum">     439 </span>                :            :     .io_w_req_bits_waymask          (io_write_bits_waymask),</a>
<a name="440"><span class="lineNum">     440 </span>                :            :     .io_broadcast_ram_hold          (1'h0),</a>
<a name="441"><span class="lineNum">     441 </span>                :            :     .io_broadcast_ram_bypass        (1'h0),</a>
<a name="442"><span class="lineNum">     442 </span>                :            :     .io_broadcast_ram_bp_clken      (1'h0),</a>
<a name="443"><span class="lineNum">     443 </span>                :            :     .io_broadcast_ram_aux_clk       (1'h0),</a>
<a name="444"><span class="lineNum">     444 </span>                :            :     .io_broadcast_ram_aux_ckbp      (1'h0),</a>
<a name="445"><span class="lineNum">     445 </span>                :            :     .io_broadcast_ram_mcp_hold      (1'h0),</a>
<a name="446"><span class="lineNum">     446 </span>                :            :     .io_broadcast_cgen              (1'h0),</a>
<a name="447"><span class="lineNum">     447 </span>                :            :     .boreChildrenBd_bore_addr       (childBd_1_addr),</a>
<a name="448"><span class="lineNum">     448 </span>                :            :     .boreChildrenBd_bore_addr_rd    (childBd_1_addr_rd),</a>
<a name="449"><span class="lineNum">     449 </span>                :            :     .boreChildrenBd_bore_wdata      (childBd_1_wdata),</a>
<a name="450"><span class="lineNum">     450 </span>                :            :     .boreChildrenBd_bore_wmask      (childBd_1_wmask),</a>
<a name="451"><span class="lineNum">     451 </span>                :            :     .boreChildrenBd_bore_re         (childBd_1_re),</a>
<a name="452"><span class="lineNum">     452 </span>                :            :     .boreChildrenBd_bore_we         (childBd_1_we),</a>
<a name="453"><span class="lineNum">     453 </span>                :            :     .boreChildrenBd_bore_rdata      (childBd_1_rdata),</a>
<a name="454"><span class="lineNum">     454 </span>                :            :     .boreChildrenBd_bore_ack        (childBd_1_ack),</a>
<a name="455"><span class="lineNum">     455 </span>                :            :     .boreChildrenBd_bore_selectedOH (childBd_1_selectedOH),</a>
<a name="456"><span class="lineNum">     456 </span>                :            :     .boreChildrenBd_bore_array      (childBd_1_array)</a>
<a name="457"><span class="lineNum">     457 </span>                :            :   );</a>
<a name="458"><span class="lineNum">     458 </span>                :            :   MbistPipeIcacheTag mbistPl (</a>
<a name="459"><span class="lineNum">     459 </span>                :            :     .clock               (clock),</a>
<a name="460"><span class="lineNum">     460 </span>                :            :     .reset               (reset),</a>
<a name="461"><span class="lineNum">     461 </span>                :            :     .mbist_array         (bd_array),</a>
<a name="462"><span class="lineNum">     462 </span>                :            :     .mbist_all           (bd_all),</a>
<a name="463"><span class="lineNum">     463 </span>                :            :     .mbist_req           (bd_req),</a>
<a name="464"><span class="lineNum">     464 </span>                :            :     .mbist_ack           (bd_ack),</a>
<a name="465"><span class="lineNum">     465 </span>                :            :     .mbist_writeen       (bd_writeen),</a>
<a name="466"><span class="lineNum">     466 </span>                :            :     .mbist_be            (bd_be),</a>
<a name="467"><span class="lineNum">     467 </span>                :            :     .mbist_addr          (bd_addr),</a>
<a name="468"><span class="lineNum">     468 </span>                :            :     .mbist_indata        (bd_indata),</a>
<a name="469"><span class="lineNum">     469 </span>                :            :     .mbist_readen        (bd_readen),</a>
<a name="470"><span class="lineNum">     470 </span>                :            :     .mbist_addr_rd       (bd_addr_rd),</a>
<a name="471"><span class="lineNum">     471 </span>                :            :     .mbist_outdata       (bd_outdata),</a>
<a name="472"><span class="lineNum">     472 </span>                :            :     .toSRAM_0_addr       (childBd_addr),</a>
<a name="473"><span class="lineNum">     473 </span>                :            :     .toSRAM_0_addr_rd    (childBd_addr_rd),</a>
<a name="474"><span class="lineNum">     474 </span>                :            :     .toSRAM_0_wdata      (childBd_wdata),</a>
<a name="475"><span class="lineNum">     475 </span>                :            :     .toSRAM_0_wmask      (childBd_wmask),</a>
<a name="476"><span class="lineNum">     476 </span>                :            :     .toSRAM_0_re         (childBd_re),</a>
<a name="477"><span class="lineNum">     477 </span>                :            :     .toSRAM_0_we         (childBd_we),</a>
<a name="478"><span class="lineNum">     478 </span>                :            :     .toSRAM_0_rdata      (childBd_rdata),</a>
<a name="479"><span class="lineNum">     479 </span>                :            :     .toSRAM_0_ack        (childBd_ack),</a>
<a name="480"><span class="lineNum">     480 </span>                :            :     .toSRAM_0_selectedOH (childBd_selectedOH),</a>
<a name="481"><span class="lineNum">     481 </span>                :            :     .toSRAM_0_array      (childBd_array),</a>
<a name="482"><span class="lineNum">     482 </span>                :            :     .toSRAM_1_addr       (childBd_1_addr),</a>
<a name="483"><span class="lineNum">     483 </span>                :            :     .toSRAM_1_addr_rd    (childBd_1_addr_rd),</a>
<a name="484"><span class="lineNum">     484 </span>                :            :     .toSRAM_1_wdata      (childBd_1_wdata),</a>
<a name="485"><span class="lineNum">     485 </span>                :            :     .toSRAM_1_wmask      (childBd_1_wmask),</a>
<a name="486"><span class="lineNum">     486 </span>                :            :     .toSRAM_1_re         (childBd_1_re),</a>
<a name="487"><span class="lineNum">     487 </span>                :            :     .toSRAM_1_we         (childBd_1_we),</a>
<a name="488"><span class="lineNum">     488 </span>                :            :     .toSRAM_1_rdata      (childBd_1_rdata),</a>
<a name="489"><span class="lineNum">     489 </span>                :            :     .toSRAM_1_ack        (childBd_1_ack),</a>
<a name="490"><span class="lineNum">     490 </span>                :            :     .toSRAM_1_selectedOH (childBd_1_selectedOH),</a>
<a name="491"><span class="lineNum">     491 </span>                :            :     .toSRAM_1_array      (childBd_1_array)</a>
<a name="492"><span class="lineNum">     492 </span>                :            :   );</a>
<a name="493"><span class="lineNum">     493 </span>                :            :   assign io_read_ready = io_read_ready_0;</a>
<a name="494"><span class="lineNum">     494 </span>                :            :   assign io_readResp_metas_0_0_tag =</a>
<a name="495"><span class="lineNum">     495 </span>                :            :     port_0_read_0_reg</a>
<a name="496"><span class="lineNum">     496 </span>                :            :       ? _tagArrays_0_io_r_resp_data_0_meta_tag</a>
<a name="497"><span class="lineNum">     497 </span>                :            :       : _tagArrays_1_io_r_resp_data_0_meta_tag;</a>
<a name="498"><span class="lineNum">     498 </span>                :            :   assign io_readResp_metas_0_1_tag =</a>
<a name="499"><span class="lineNum">     499 </span>                :            :     port_0_read_0_reg</a>
<a name="500"><span class="lineNum">     500 </span>                :            :       ? _tagArrays_0_io_r_resp_data_1_meta_tag</a>
<a name="501"><span class="lineNum">     501 </span>                :            :       : _tagArrays_1_io_r_resp_data_1_meta_tag;</a>
<a name="502"><span class="lineNum">     502 </span>                :            :   assign io_readResp_metas_0_2_tag =</a>
<a name="503"><span class="lineNum">     503 </span>                :            :     port_0_read_0_reg</a>
<a name="504"><span class="lineNum">     504 </span>                :            :       ? _tagArrays_0_io_r_resp_data_2_meta_tag</a>
<a name="505"><span class="lineNum">     505 </span>                :            :       : _tagArrays_1_io_r_resp_data_2_meta_tag;</a>
<a name="506"><span class="lineNum">     506 </span>                :            :   assign io_readResp_metas_0_3_tag =</a>
<a name="507"><span class="lineNum">     507 </span>                :            :     port_0_read_0_reg</a>
<a name="508"><span class="lineNum">     508 </span>                :            :       ? _tagArrays_0_io_r_resp_data_3_meta_tag</a>
<a name="509"><span class="lineNum">     509 </span>                :            :       : _tagArrays_1_io_r_resp_data_3_meta_tag;</a>
<a name="510"><span class="lineNum">     510 </span>                :            :   assign io_readResp_metas_1_0_tag =</a>
<a name="511"><span class="lineNum">     511 </span>                :            :     port_1_read_0_reg</a>
<a name="512"><span class="lineNum">     512 </span>                :            :       ? _tagArrays_0_io_r_resp_data_0_meta_tag</a>
<a name="513"><span class="lineNum">     513 </span>                :            :       : _tagArrays_1_io_r_resp_data_0_meta_tag;</a>
<a name="514"><span class="lineNum">     514 </span>                :            :   assign io_readResp_metas_1_1_tag =</a>
<a name="515"><span class="lineNum">     515 </span>                :            :     port_1_read_0_reg</a>
<a name="516"><span class="lineNum">     516 </span>                :            :       ? _tagArrays_0_io_r_resp_data_1_meta_tag</a>
<a name="517"><span class="lineNum">     517 </span>                :            :       : _tagArrays_1_io_r_resp_data_1_meta_tag;</a>
<a name="518"><span class="lineNum">     518 </span>                :            :   assign io_readResp_metas_1_2_tag =</a>
<a name="519"><span class="lineNum">     519 </span>                :            :     port_1_read_0_reg</a>
<a name="520"><span class="lineNum">     520 </span>                :            :       ? _tagArrays_0_io_r_resp_data_2_meta_tag</a>
<a name="521"><span class="lineNum">     521 </span>                :            :       : _tagArrays_1_io_r_resp_data_2_meta_tag;</a>
<a name="522"><span class="lineNum">     522 </span>                :            :   assign io_readResp_metas_1_3_tag =</a>
<a name="523"><span class="lineNum">     523 </span>                :            :     port_1_read_0_reg</a>
<a name="524"><span class="lineNum">     524 </span>                :            :       ? _tagArrays_0_io_r_resp_data_3_meta_tag</a>
<a name="525"><span class="lineNum">     525 </span>                :            :       : _tagArrays_1_io_r_resp_data_3_meta_tag;</a>
<a name="526"><span class="lineNum">     526 </span>                :            :   assign io_readResp_codes_0_0 =</a>
<a name="527"><span class="lineNum">     527 </span>                :            :     port_0_read_0_reg</a>
<a name="528"><span class="lineNum">     528 </span>                :            :       ? _tagArrays_0_io_r_resp_data_0_code</a>
<a name="529"><span class="lineNum">     529 </span>                :            :       : _tagArrays_1_io_r_resp_data_0_code;</a>
<a name="530"><span class="lineNum">     530 </span>                :            :   assign io_readResp_codes_0_1 =</a>
<a name="531"><span class="lineNum">     531 </span>                :            :     port_0_read_0_reg</a>
<a name="532"><span class="lineNum">     532 </span>                :            :       ? _tagArrays_0_io_r_resp_data_1_code</a>
<a name="533"><span class="lineNum">     533 </span>                :            :       : _tagArrays_1_io_r_resp_data_1_code;</a>
<a name="534"><span class="lineNum">     534 </span>                :            :   assign io_readResp_codes_0_2 =</a>
<a name="535"><span class="lineNum">     535 </span>                :            :     port_0_read_0_reg</a>
<a name="536"><span class="lineNum">     536 </span>                :            :       ? _tagArrays_0_io_r_resp_data_2_code</a>
<a name="537"><span class="lineNum">     537 </span>                :            :       : _tagArrays_1_io_r_resp_data_2_code;</a>
<a name="538"><span class="lineNum">     538 </span>                :            :   assign io_readResp_codes_0_3 =</a>
<a name="539"><span class="lineNum">     539 </span>                :            :     port_0_read_0_reg</a>
<a name="540"><span class="lineNum">     540 </span>                :            :       ? _tagArrays_0_io_r_resp_data_3_code</a>
<a name="541"><span class="lineNum">     541 </span>                :            :       : _tagArrays_1_io_r_resp_data_3_code;</a>
<a name="542"><span class="lineNum">     542 </span>                :            :   assign io_readResp_codes_1_0 =</a>
<a name="543"><span class="lineNum">     543 </span>                :            :     port_1_read_0_reg</a>
<a name="544"><span class="lineNum">     544 </span>                :            :       ? _tagArrays_0_io_r_resp_data_0_code</a>
<a name="545"><span class="lineNum">     545 </span>                :            :       : _tagArrays_1_io_r_resp_data_0_code;</a>
<a name="546"><span class="lineNum">     546 </span>                :            :   assign io_readResp_codes_1_1 =</a>
<a name="547"><span class="lineNum">     547 </span>                :            :     port_1_read_0_reg</a>
<a name="548"><span class="lineNum">     548 </span>                :            :       ? _tagArrays_0_io_r_resp_data_1_code</a>
<a name="549"><span class="lineNum">     549 </span>                :            :       : _tagArrays_1_io_r_resp_data_1_code;</a>
<a name="550"><span class="lineNum">     550 </span>                :            :   assign io_readResp_codes_1_2 =</a>
<a name="551"><span class="lineNum">     551 </span>                :            :     port_1_read_0_reg</a>
<a name="552"><span class="lineNum">     552 </span>                :            :       ? _tagArrays_0_io_r_resp_data_2_code</a>
<a name="553"><span class="lineNum">     553 </span>                :            :       : _tagArrays_1_io_r_resp_data_2_code;</a>
<a name="554"><span class="lineNum">     554 </span>                :            :   assign io_readResp_codes_1_3 =</a>
<a name="555"><span class="lineNum">     555 </span>                :            :     port_1_read_0_reg</a>
<a name="556"><span class="lineNum">     556 </span>                :            :       ? _tagArrays_0_io_r_resp_data_3_code</a>
<a name="557"><span class="lineNum">     557 </span>                :            :       : _tagArrays_1_io_r_resp_data_3_code;</a>
<a name="558"><span class="lineNum">     558 </span>                :            :   assign io_readResp_entryValid_0_0 = _valid_metas_0_0_T[0];</a>
<a name="559"><span class="lineNum">     559 </span>                :            :   assign io_readResp_entryValid_0_1 = _valid_metas_0_1_T[0];</a>
<a name="560"><span class="lineNum">     560 </span>                :            :   assign io_readResp_entryValid_0_2 = _valid_metas_0_2_T[0];</a>
<a name="561"><span class="lineNum">     561 </span>                :            :   assign io_readResp_entryValid_0_3 = _valid_metas_0_3_T[0];</a>
<a name="562"><span class="lineNum">     562 </span>                :            :   assign io_readResp_entryValid_1_0 = _valid_metas_1_0_T[0];</a>
<a name="563"><span class="lineNum">     563 </span>                :            :   assign io_readResp_entryValid_1_1 = _valid_metas_1_1_T[0];</a>
<a name="564"><span class="lineNum">     564 </span>                :            :   assign io_readResp_entryValid_1_2 = _valid_metas_1_2_T[0];</a>
<a name="565"><span class="lineNum">     565 </span>                :            :   assign io_readResp_entryValid_1_3 = _valid_metas_1_3_T[0];</a>
<a name="566"><span class="lineNum">     566 </span>                :            :   assign boreChildrenBd_bore_ack = bd_ack;</a>
<a name="567"><span class="lineNum">     567 </span>                :            :   assign boreChildrenBd_bore_outdata = bd_outdata;</a>
<a name="568"><span class="lineNum">     568 </span>                :            : endmodule</a>
<a name="569"><span class="lineNum">     569 </span>                :            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
