{"vcs1":{"timestamp_begin":1739352079.510954176, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739352079.861751192, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739352080.174928033, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739352079.282530472}
{"VCS_COMP_START_TIME": 1739352079.282530472}
{"VCS_COMP_END_TIME": 1739352080.390450236}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265540}}
{"vcselab": {"peak_mem": 150352}}
