
LinearController.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00000308  0000039c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000308  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000003  00800102  00800102  0000039e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000039e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000003d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  00000410  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b24  00000000  00000000  000004d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000844  00000000  00000000  00000ff4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000631  00000000  00000000  00001838  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001b0  00000000  00000000  00001e6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000048e  00000000  00000000  0000201c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000252  00000000  00000000  000024aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000080  00000000  00000000  000026fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 93 00 	jmp	0x126	; 0x126 <__vector_11>
  30:	0c 94 2b 01 	jmp	0x256	; 0x256 <__vector_12>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 4a 01 	jmp	0x294	; 0x294 <__vector_18>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 e0       	ldi	r30, 0x08	; 8
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 30       	cpi	r26, 0x02	; 2
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a2 e0       	ldi	r26, 0x02	; 2
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a5 30       	cpi	r26, 0x05	; 5
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 70 01 	call	0x2e0	; 0x2e0 <main>
  9e:	0c 94 82 01 	jmp	0x304	; 0x304 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <adc_init>:

#include "adc.h"

void adc_init(){
	// selection channel is set to internal reference 1.1V
	ADMUX |= (1<<REFS1);
  a6:	ec e7       	ldi	r30, 0x7C	; 124
  a8:	f0 e0       	ldi	r31, 0x00	; 0
  aa:	80 81       	ld	r24, Z
  ac:	80 68       	ori	r24, 0x80	; 128
  ae:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0);
  b0:	80 81       	ld	r24, Z
  b2:	80 64       	ori	r24, 0x40	; 64
  b4:	80 83       	st	Z, r24
	
	//Selects ADC5 as the analog channel selection
	ADMUX |= ((1<<MUX2)|(1<<MUX0));
  b6:	80 81       	ld	r24, Z
  b8:	85 60       	ori	r24, 0x05	; 5
  ba:	80 83       	st	Z, r24
	
	//set required Prescaler Select Bits
	//Turns on the ADC and sets prescaler to 64
	//enable ADC
	ADCSRA |= (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1);
  bc:	ea e7       	ldi	r30, 0x7A	; 122
  be:	f0 e0       	ldi	r31, 0x00	; 0
  c0:	80 81       	ld	r24, Z
  c2:	86 68       	ori	r24, 0x86	; 134
  c4:	80 83       	st	Z, r24
	ADCSRA &= ~(1<<ADPS0);
  c6:	80 81       	ld	r24, Z
  c8:	8e 7f       	andi	r24, 0xFE	; 254
  ca:	80 83       	st	Z, r24
  cc:	08 95       	ret

000000ce <pwm_init>:

#include "pwm.h"

//to do setup in the Fast PWM mode
void pwm_init(){
	TCCR1B |= (1<<WGM12) | (1<<CS11)|(1<<CS10);//CTC mode & 64 prescaler
  ce:	e1 e8       	ldi	r30, 0x81	; 129
  d0:	f0 e0       	ldi	r31, 0x00	; 0
  d2:	80 81       	ld	r24, Z
  d4:	8b 60       	ori	r24, 0x0B	; 11
  d6:	80 83       	st	Z, r24
	TIMSK1 |= (1<<OCIE1A)|(1<<OCIE1B); //Enabling interrupts for match on OCR1A and OCR1B
  d8:	ef e6       	ldi	r30, 0x6F	; 111
  da:	f0 e0       	ldi	r31, 0x00	; 0
  dc:	80 81       	ld	r24, Z
  de:	86 60       	ori	r24, 0x06	; 6
  e0:	80 83       	st	Z, r24
  e2:	08 95       	ret

000000e4 <pwm_control>:
	
}

void pwm_control(uint16_t topValue, uint16_t bottomValue){
	OCR1A = topValue;
  e4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
  e8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	OCR1B = bottomValue;
  ec:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
  f0:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
  f4:	08 95       	ret

000000f6 <uart_init>:

//uart transmit
//polling uart
void uart_transmit(uint8_t myValue){
	while (!((1<<UDRE0)&&(UCSR0A))); //wait until the transmit register is ready
	UDR0 = myValue;//once ready, store next value for transmission
  f6:	e5 ec       	ldi	r30, 0xC5	; 197
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	20 81       	ld	r18, Z
  fc:	92 2b       	or	r25, r18
  fe:	90 83       	st	Z, r25
 100:	e4 ec       	ldi	r30, 0xC4	; 196
 102:	f0 e0       	ldi	r31, 0x00	; 0
 104:	90 81       	ld	r25, Z
 106:	89 2b       	or	r24, r25
 108:	80 83       	st	Z, r24
 10a:	e1 ec       	ldi	r30, 0xC1	; 193
 10c:	f0 e0       	ldi	r31, 0x00	; 0
 10e:	80 81       	ld	r24, Z
 110:	88 69       	ori	r24, 0x98	; 152
 112:	80 83       	st	Z, r24
 114:	e2 ec       	ldi	r30, 0xC2	; 194
 116:	f0 e0       	ldi	r31, 0x00	; 0
 118:	80 81       	ld	r24, Z
 11a:	86 60       	ori	r24, 0x06	; 6
 11c:	80 83       	st	Z, r24
 11e:	08 95       	ret

00000120 <uart_receive>:
}

//uart recieve 
//interrupt config
uint8_t uart_receive(){
	uint8_t uartStrokeLength = UDR0;
 120:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
	return uartStrokeLength;
}
 124:	08 95       	ret

00000126 <__vector_11>:
volatile float voltage = 0;
volatile uint8_t strokeLength;

//************************************ Interrupt Service Routines *******************************//

ISR(TIMER1_COMPA_vect){
 126:	1f 92       	push	r1
 128:	0f 92       	push	r0
 12a:	0f b6       	in	r0, 0x3f	; 63
 12c:	0f 92       	push	r0
 12e:	11 24       	eor	r1, r1
 130:	2f 93       	push	r18
 132:	3f 93       	push	r19
 134:	4f 93       	push	r20
 136:	5f 93       	push	r21
 138:	6f 93       	push	r22
 13a:	7f 93       	push	r23
 13c:	8f 93       	push	r24
 13e:	9f 93       	push	r25
 140:	af 93       	push	r26
 142:	bf 93       	push	r27
 144:	ef 93       	push	r30
 146:	ff 93       	push	r31
	if(isLHS){	//LHS MOTION
 148:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 14c:	88 23       	and	r24, r24
 14e:	d1 f1       	breq	.+116    	; 0x1c4 <__vector_11+0x9e>
		if((count <= NUMBER_OF_WAVES) && (!isDead)){//PRODUCING X NUMBER OF PWM OSCILLATIONS
 150:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <count>
 154:	8b 3f       	cpi	r24, 0xFB	; 251
 156:	68 f4       	brcc	.+26     	; 0x172 <__vector_11+0x4c>
 158:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_end>
 15c:	81 11       	cpse	r24, r1
 15e:	09 c0       	rjmp	.+18     	; 0x172 <__vector_11+0x4c>
			PORTB |= (1<<PB1) | (1<< PB2); //turn RHS ON
 160:	85 b1       	in	r24, 0x05	; 5
 162:	86 60       	ori	r24, 0x06	; 6
 164:	85 b9       	out	0x05, r24	; 5
			count++;
 166:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <count>
 16a:	8f 5f       	subi	r24, 0xFF	; 255
 16c:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <count>
 170:	61 c0       	rjmp	.+194    	; 0x234 <__vector_11+0x10e>
		}
		else if(count > NUMBER_OF_WAVES){//DEADZONE: leave the port off for 14ms in total
 172:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <count>
 176:	8b 3f       	cpi	r24, 0xFB	; 251
 178:	a8 f0       	brcs	.+42     	; 0x1a4 <__vector_11+0x7e>
			PORTB &= ~(1<<PB1); //turn pmos off
 17a:	29 98       	cbi	0x05, 1	; 5
			PORTB &= ~(1<<PB2);//turn nmos off
 17c:	2a 98       	cbi	0x05, 2	; 5
			TCCR1B |= (1 << CS11)|(1<<CS10); //change prescalar to 8
 17e:	e1 e8       	ldi	r30, 0x81	; 129
 180:	f0 e0       	ldi	r31, 0x00	; 0
 182:	80 81       	ld	r24, Z
 184:	83 60       	ori	r24, 0x03	; 3
 186:	80 83       	st	Z, r24
			//TCCR1B &= ~(1<<CS10);
			pwm_control(3000,0);
 188:	60 e0       	ldi	r22, 0x00	; 0
 18a:	70 e0       	ldi	r23, 0x00	; 0
 18c:	88 eb       	ldi	r24, 0xB8	; 184
 18e:	9b e0       	ldi	r25, 0x0B	; 11
 190:	0e 94 72 00 	call	0xe4	; 0xe4 <pwm_control>
			isLHS = false;
 194:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			count = 0;
 198:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <count>
			isDead = true; //deadzone begins
 19c:	81 e0       	ldi	r24, 0x01	; 1
 19e:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_end>
 1a2:	48 c0       	rjmp	.+144    	; 0x234 <__vector_11+0x10e>
		}
		else{	//end of deadzone, set the pwm frequency back to normal
			PORTB &= ~(1<<PORTB1);
 1a4:	29 98       	cbi	0x05, 1	; 5
			PORTB &= ~(1<<PORTB2);
 1a6:	2a 98       	cbi	0x05, 2	; 5
			//TCCR1B |= (1 << CS10);	//re-adjust prescaler
			TCCR1B &= ~(1<<CS11);
 1a8:	e1 e8       	ldi	r30, 0x81	; 129
 1aa:	f0 e0       	ldi	r31, 0x00	; 0
 1ac:	80 81       	ld	r24, Z
 1ae:	8d 7f       	andi	r24, 0xFD	; 253
 1b0:	80 83       	st	Z, r24
			isDead = false;
 1b2:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
			pwm_control(400,DUTY_CYCLE);
 1b6:	60 e5       	ldi	r22, 0x50	; 80
 1b8:	70 e0       	ldi	r23, 0x00	; 0
 1ba:	80 e9       	ldi	r24, 0x90	; 144
 1bc:	91 e0       	ldi	r25, 0x01	; 1
 1be:	0e 94 72 00 	call	0xe4	; 0xe4 <pwm_control>
 1c2:	38 c0       	rjmp	.+112    	; 0x234 <__vector_11+0x10e>
		}
	}
	else{//RHS MOTION
		if((count <= NUMBER_OF_WAVES) && (!isDead)){
 1c4:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <count>
 1c8:	8b 3f       	cpi	r24, 0xFB	; 251
 1ca:	60 f4       	brcc	.+24     	; 0x1e4 <__vector_11+0xbe>
 1cc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_end>
 1d0:	81 11       	cpse	r24, r1
 1d2:	08 c0       	rjmp	.+16     	; 0x1e4 <__vector_11+0xbe>
			PORTD |= (1<< PD6); //PMOS on
 1d4:	5e 9a       	sbi	0x0b, 6	; 11
			PORTD |= (1<<PD5); //NMOS on
 1d6:	5d 9a       	sbi	0x0b, 5	; 11
			count++;
 1d8:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <count>
 1dc:	8f 5f       	subi	r24, 0xFF	; 255
 1de:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <count>
 1e2:	28 c0       	rjmp	.+80     	; 0x234 <__vector_11+0x10e>
		}
		else if(count > NUMBER_OF_WAVES){//DEADZONE: leave the port off for 14ms in total
 1e4:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <count>
 1e8:	8b 3f       	cpi	r24, 0xFB	; 251
 1ea:	a8 f0       	brcs	.+42     	; 0x216 <__vector_11+0xf0>
			PORTD &= ~(1<< PD6);
 1ec:	5e 98       	cbi	0x0b, 6	; 11
			PORTD &= ~(1<<PD5);
 1ee:	5d 98       	cbi	0x0b, 5	; 11
			TCCR1B |= (1 << CS11)|(1<<CS10);	//change prescaler to 8
 1f0:	e1 e8       	ldi	r30, 0x81	; 129
 1f2:	f0 e0       	ldi	r31, 0x00	; 0
 1f4:	80 81       	ld	r24, Z
 1f6:	83 60       	ori	r24, 0x03	; 3
 1f8:	80 83       	st	Z, r24
			pwm_control(3000,0); //apply deadzone
 1fa:	60 e0       	ldi	r22, 0x00	; 0
 1fc:	70 e0       	ldi	r23, 0x00	; 0
 1fe:	88 eb       	ldi	r24, 0xB8	; 184
 200:	9b e0       	ldi	r25, 0x0B	; 11
 202:	0e 94 72 00 	call	0xe4	; 0xe4 <pwm_control>
			isLHS = true;
 206:	81 e0       	ldi	r24, 0x01	; 1
 208:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
			count = 0;
 20c:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <count>
			isDead = true; //deadzone begins
 210:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_end>
 214:	0f c0       	rjmp	.+30     	; 0x234 <__vector_11+0x10e>
		}
		else{	//end of deadzone, set the pwm frequency back to normal
			PORTD &= ~(1<< PD6);
 216:	5e 98       	cbi	0x0b, 6	; 11
			PORTD &= ~(1<<PD5);
 218:	5d 98       	cbi	0x0b, 5	; 11
			//TCCR1B |= (1 << CS10);	//re-adjust prescaler
			TCCR1B &= ~(1<<CS11);
 21a:	e1 e8       	ldi	r30, 0x81	; 129
 21c:	f0 e0       	ldi	r31, 0x00	; 0
 21e:	80 81       	ld	r24, Z
 220:	8d 7f       	andi	r24, 0xFD	; 253
 222:	80 83       	st	Z, r24
			isDead = false;
 224:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
			pwm_control(400,DUTY_CYCLE);
 228:	60 e5       	ldi	r22, 0x50	; 80
 22a:	70 e0       	ldi	r23, 0x00	; 0
 22c:	80 e9       	ldi	r24, 0x90	; 144
 22e:	91 e0       	ldi	r25, 0x01	; 1
 230:	0e 94 72 00 	call	0xe4	; 0xe4 <pwm_control>
		}
	}
}
 234:	ff 91       	pop	r31
 236:	ef 91       	pop	r30
 238:	bf 91       	pop	r27
 23a:	af 91       	pop	r26
 23c:	9f 91       	pop	r25
 23e:	8f 91       	pop	r24
 240:	7f 91       	pop	r23
 242:	6f 91       	pop	r22
 244:	5f 91       	pop	r21
 246:	4f 91       	pop	r20
 248:	3f 91       	pop	r19
 24a:	2f 91       	pop	r18
 24c:	0f 90       	pop	r0
 24e:	0f be       	out	0x3f, r0	; 63
 250:	0f 90       	pop	r0
 252:	1f 90       	pop	r1
 254:	18 95       	reti

00000256 <__vector_12>:

ISR(TIMER1_COMPB_vect){//TRIGGERS ON MATCH WITH OCRB REGISTER (OFF TIME)
 256:	1f 92       	push	r1
 258:	0f 92       	push	r0
 25a:	0f b6       	in	r0, 0x3f	; 63
 25c:	0f 92       	push	r0
 25e:	11 24       	eor	r1, r1
 260:	8f 93       	push	r24
	if(isLHS){//LHS MOTION
 262:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 266:	88 23       	and	r24, r24
 268:	41 f0       	breq	.+16     	; 0x27a <__vector_12+0x24>
		if((~isDead) && (count <=NUMBER_OF_WAVES)){
 26a:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_end>
 26e:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <count>
 272:	8b 3f       	cpi	r24, 0xFB	; 251
 274:	48 f4       	brcc	.+18     	; 0x288 <__vector_12+0x32>
			PORTB &= ~(1 << PB1);
 276:	29 98       	cbi	0x05, 1	; 5
 278:	07 c0       	rjmp	.+14     	; 0x288 <__vector_12+0x32>
		}
	}
	else{//RHS MOTION
		if((~isDead) && (count <=NUMBER_OF_WAVES)){
 27a:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_end>
 27e:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <count>
 282:	8b 3f       	cpi	r24, 0xFB	; 251
 284:	08 f4       	brcc	.+2      	; 0x288 <__vector_12+0x32>
			PORTD &= ~(1 << PD6);
 286:	5e 98       	cbi	0x0b, 6	; 11
		}
	}
}
 288:	8f 91       	pop	r24
 28a:	0f 90       	pop	r0
 28c:	0f be       	out	0x3f, r0	; 63
 28e:	0f 90       	pop	r0
 290:	1f 90       	pop	r1
 292:	18 95       	reti

00000294 <__vector_18>:
 
ISR(USART_RX_vect){
 294:	1f 92       	push	r1
 296:	0f 92       	push	r0
 298:	0f b6       	in	r0, 0x3f	; 63
 29a:	0f 92       	push	r0
 29c:	11 24       	eor	r1, r1
 29e:	2f 93       	push	r18
 2a0:	3f 93       	push	r19
 2a2:	4f 93       	push	r20
 2a4:	5f 93       	push	r21
 2a6:	6f 93       	push	r22
 2a8:	7f 93       	push	r23
 2aa:	8f 93       	push	r24
 2ac:	9f 93       	push	r25
 2ae:	af 93       	push	r26
 2b0:	bf 93       	push	r27
 2b2:	ef 93       	push	r30
 2b4:	ff 93       	push	r31
	strokeLength = uart_receive();
 2b6:	0e 94 90 00 	call	0x120	; 0x120 <uart_receive>
 2ba:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <strokeLength>
}
 2be:	ff 91       	pop	r31
 2c0:	ef 91       	pop	r30
 2c2:	bf 91       	pop	r27
 2c4:	af 91       	pop	r26
 2c6:	9f 91       	pop	r25
 2c8:	8f 91       	pop	r24
 2ca:	7f 91       	pop	r23
 2cc:	6f 91       	pop	r22
 2ce:	5f 91       	pop	r21
 2d0:	4f 91       	pop	r20
 2d2:	3f 91       	pop	r19
 2d4:	2f 91       	pop	r18
 2d6:	0f 90       	pop	r0
 2d8:	0f be       	out	0x3f, r0	; 63
 2da:	0f 90       	pop	r0
 2dc:	1f 90       	pop	r1
 2de:	18 95       	reti

000002e0 <main>:


int main(void)
{	
    sei();
 2e0:	78 94       	sei
	uart_init(UBRRVALUE);
 2e2:	63 e3       	ldi	r22, 0x33	; 51
 2e4:	70 e0       	ldi	r23, 0x00	; 0
 2e6:	80 e0       	ldi	r24, 0x00	; 0
 2e8:	90 e0       	ldi	r25, 0x00	; 0
 2ea:	0e 94 7b 00 	call	0xf6	; 0xf6 <uart_init>
	adc_init();
 2ee:	0e 94 53 00 	call	0xa6	; 0xa6 <adc_init>
	pwm_init();
 2f2:	0e 94 67 00 	call	0xce	; 0xce <pwm_init>
	
	//output pin setup
	DDRB |= (1<<PB1)|(1<<PB2);
 2f6:	84 b1       	in	r24, 0x04	; 4
 2f8:	86 60       	ori	r24, 0x06	; 6
 2fa:	84 b9       	out	0x04, r24	; 4
	DDRD |= (1<<PD5)|(1<<PD6);
 2fc:	8a b1       	in	r24, 0x0a	; 10
 2fe:	80 66       	ori	r24, 0x60	; 96
 300:	8a b9       	out	0x0a, r24	; 10
 302:	ff cf       	rjmp	.-2      	; 0x302 <main+0x22>

00000304 <_exit>:
 304:	f8 94       	cli

00000306 <__stop_program>:
 306:	ff cf       	rjmp	.-2      	; 0x306 <__stop_program>
