Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 30 17:54:28 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_Controler_control_sets_placed.rpt
| Design       : VGA_Controler
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              31 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            7 |
| Yes          | No                    | Yes                    |              18 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG           |                                         |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG           |                                         | reset_IBUF       |                3 |              4 |         1.33 |
|  ov7670_pclk_IBUF_BUFG   | u_ov7670_MemoryControler/color_data[7]  |                  |                2 |              5 |         2.50 |
|  ov7670_pclk_IBUF_BUFG   | u_ov7670_MemoryControler/color_data[15] |                  |                5 |              7 |         1.40 |
|  ov7670_pclk_IBUF_BUFG   | u_ov7670_MemoryControler/v_counter0     | reset_IBUF       |                2 |              8 |         4.00 |
|  u_VGA_clk_generator/CLK |                                         | reset_IBUF       |                4 |             10 |         2.50 |
|  u_VGA_clk_generator/CLK | u_VGA_Decoder/u_pixel_counter/v_count_1 | reset_IBUF       |                3 |             10 |         3.33 |
|  ov7670_pclk_IBUF_BUFG   |                                         | reset_IBUF       |                6 |             17 |         2.83 |
+--------------------------+-----------------------------------------+------------------+------------------+----------------+--------------+


