#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 14 12:36:14 2020
# Process ID: 4234
# Current directory: /home/gsaied/Desktop/old_rtl/conv1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/conv1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/conv1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top conv1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1441.648 ; gain = 91.000 ; free physical = 4425 ; free virtual = 8701
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv1' [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:10]
	Parameter WOUT bound to: 128 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter W_IN bound to: 258 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 3 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:47]
INFO: [Synth 8-6157] synthesizing module 'conv_mac' [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'conv_mac' (1#1) [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:210]
INFO: [Synth 8-6157] synthesizing module 'biasing_rom' [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_rom' (2#1) [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_1' [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:120]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:123]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:126]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:150]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:153]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:156]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:159]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:162]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:165]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:168]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:171]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:174]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:177]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:180]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:183]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:186]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:189]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:192]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:195]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:198]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:201]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:204]
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:206]
INFO: [Synth 8-3876] $readmem data file 'file_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_1' (3#1) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_image' [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:12]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:18]
INFO: [Synth 8-3876] $readmem data file 'first_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:21]
INFO: [Synth 8-3876] $readmem data file 'second_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:22]
INFO: [Synth 8-3876] $readmem data file 'third_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:23]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:28]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:29]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_image' (4#1) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'conv1' (5#1) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1612.469 ; gain = 261.820 ; free physical = 4317 ; free virtual = 8614
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.469 ; gain = 261.820 ; free physical = 4329 ; free virtual = 8618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.469 ; gain = 261.820 ; free physical = 4329 ; free virtual = 8618
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.695 ; gain = 0.000 ; free physical = 3769 ; free virtual = 8159
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2110.695 ; gain = 0.000 ; free physical = 3759 ; free virtual = 8157
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2110.695 ; gain = 0.000 ; free physical = 3759 ; free virtual = 8157
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2110.695 ; gain = 760.047 ; free physical = 3885 ; free virtual = 8269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2110.695 ; gain = 760.047 ; free physical = 3885 ; free virtual = 8269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2110.695 ; gain = 760.047 ; free physical = 3888 ; free virtual = 8271
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "first_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "second_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "third_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:129]
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2126.711 ; gain = 776.062 ; free physical = 3832 ; free virtual = 8220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 64    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 264   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 258   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wrapper_image 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                2 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv_mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out1 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out1 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out1 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out1 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out1 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out1 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out1 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out1 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out1 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out1 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out1 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out1 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out1 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out1 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out1 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out1 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out1 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out1 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out1 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out1 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out1 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out1 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out1 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out1 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out1 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out1 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out1 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out1 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out1 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out1 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out1 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out1 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out1 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out1 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out1 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out1 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out1 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out1 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out1 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out1 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out1 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out1 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out1 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out1 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out1 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out1 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out1 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out1 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out1 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out1 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out1 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out1 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out1 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out1 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out1 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out1 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out1 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out1 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out1 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out1 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out1 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out1 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out1 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out1 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\ref_address_reg[0] )
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][12]' (FD) to 'kernel_regs_reg[63][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][13]' (FD) to 'kernel_regs_reg[63][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][14]' (FD) to 'kernel_regs_reg[63][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][12]' (FD) to 'kernel_regs_reg[62][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][13]' (FD) to 'kernel_regs_reg[62][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][14]' (FD) to 'kernel_regs_reg[62][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[61][13]' (FD) to 'kernel_regs_reg[61][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[61][14]' (FD) to 'kernel_regs_reg[61][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][12]' (FD) to 'kernel_regs_reg[60][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][13]' (FD) to 'kernel_regs_reg[60][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][14]' (FD) to 'kernel_regs_reg[60][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][11]' (FD) to 'kernel_regs_reg[59][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][12]' (FD) to 'kernel_regs_reg[59][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][13]' (FD) to 'kernel_regs_reg[59][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][14]' (FD) to 'kernel_regs_reg[59][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[58][14]' (FD) to 'kernel_regs_reg[58][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][12]' (FD) to 'kernel_regs_reg[57][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][13]' (FD) to 'kernel_regs_reg[57][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][14]' (FD) to 'kernel_regs_reg[57][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][12]' (FD) to 'kernel_regs_reg[56][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][13]' (FD) to 'kernel_regs_reg[56][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][14]' (FD) to 'kernel_regs_reg[56][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][11]' (FD) to 'kernel_regs_reg[55][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][12]' (FD) to 'kernel_regs_reg[55][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][13]' (FD) to 'kernel_regs_reg[55][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][14]' (FD) to 'kernel_regs_reg[55][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][11]' (FD) to 'kernel_regs_reg[54][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][12]' (FD) to 'kernel_regs_reg[54][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][13]' (FD) to 'kernel_regs_reg[54][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][14]' (FD) to 'kernel_regs_reg[54][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[53][14]' (FD) to 'kernel_regs_reg[53][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[52][13]' (FD) to 'kernel_regs_reg[52][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[52][14]' (FD) to 'kernel_regs_reg[52][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][10]' (FD) to 'kernel_regs_reg[51][11]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][11]' (FD) to 'kernel_regs_reg[51][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][12]' (FD) to 'kernel_regs_reg[51][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][13]' (FD) to 'kernel_regs_reg[51][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][14]' (FD) to 'kernel_regs_reg[51][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][12]' (FD) to 'kernel_regs_reg[50][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][13]' (FD) to 'kernel_regs_reg[50][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][14]' (FD) to 'kernel_regs_reg[50][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[49][14]' (FD) to 'kernel_regs_reg[49][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][11]' (FD) to 'kernel_regs_reg[48][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][12]' (FD) to 'kernel_regs_reg[48][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][13]' (FD) to 'kernel_regs_reg[48][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][14]' (FD) to 'kernel_regs_reg[48][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[47][14]' (FD) to 'kernel_regs_reg[47][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[46][13]' (FD) to 'kernel_regs_reg[46][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[46][14]' (FD) to 'kernel_regs_reg[46][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[45][13]' (FD) to 'kernel_regs_reg[45][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[45][14]' (FD) to 'kernel_regs_reg[45][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][12]' (FD) to 'kernel_regs_reg[44][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][13]' (FD) to 'kernel_regs_reg[44][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][14]' (FD) to 'kernel_regs_reg[44][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[43][13]' (FD) to 'kernel_regs_reg[43][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[43][14]' (FD) to 'kernel_regs_reg[43][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[42][13]' (FD) to 'kernel_regs_reg[42][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[42][14]' (FD) to 'kernel_regs_reg[42][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[41][14]' (FD) to 'kernel_regs_reg[41][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[40][14]' (FD) to 'kernel_regs_reg[40][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][12]' (FD) to 'kernel_regs_reg[39][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][13]' (FD) to 'kernel_regs_reg[39][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][14]' (FD) to 'kernel_regs_reg[39][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[38][13]' (FD) to 'kernel_regs_reg[38][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[38][14]' (FD) to 'kernel_regs_reg[38][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][12]' (FD) to 'kernel_regs_reg[37][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][13]' (FD) to 'kernel_regs_reg[37][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][14]' (FD) to 'kernel_regs_reg[37][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][12]' (FD) to 'kernel_regs_reg[36][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][13]' (FD) to 'kernel_regs_reg[36][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][14]' (FD) to 'kernel_regs_reg[36][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][11]' (FD) to 'kernel_regs_reg[35][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][12]' (FD) to 'kernel_regs_reg[35][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][13]' (FD) to 'kernel_regs_reg[35][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][14]' (FD) to 'kernel_regs_reg[35][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[34][13]' (FD) to 'kernel_regs_reg[34][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[34][14]' (FD) to 'kernel_regs_reg[34][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][12]' (FD) to 'kernel_regs_reg[33][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][13]' (FD) to 'kernel_regs_reg[33][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][14]' (FD) to 'kernel_regs_reg[33][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][12]' (FD) to 'kernel_regs_reg[32][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][13]' (FD) to 'kernel_regs_reg[32][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][14]' (FD) to 'kernel_regs_reg[32][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][11]' (FD) to 'kernel_regs_reg[31][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][12]' (FD) to 'kernel_regs_reg[31][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][13]' (FD) to 'kernel_regs_reg[31][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][14]' (FD) to 'kernel_regs_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[30][14]' (FD) to 'kernel_regs_reg[30][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][11]' (FD) to 'kernel_regs_reg[29][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][12]' (FD) to 'kernel_regs_reg[29][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][13]' (FD) to 'kernel_regs_reg[29][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][14]' (FD) to 'kernel_regs_reg[29][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[28][12]' (FD) to 'kernel_regs_reg[28][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[28][13]' (FD) to 'kernel_regs_reg[28][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[28][14]' (FD) to 'kernel_regs_reg[28][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[27][13]' (FD) to 'kernel_regs_reg[27][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[27][14]' (FD) to 'kernel_regs_reg[27][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[26][12]' (FD) to 'kernel_regs_reg[26][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[26][13]' (FD) to 'kernel_regs_reg[26][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[26][14]' (FD) to 'kernel_regs_reg[26][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2158.734 ; gain = 808.086 ; free physical = 3781 ; free virtual = 8194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|wrapper_image     | o1_reg     | 131072x16     | Block RAM      | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 2193.734 ; gain = 843.086 ; free physical = 3562 ; free virtual = 7982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 2310.750 ; gain = 960.102 ; free physical = 3492 ; free virtual = 7912
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_1/o3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2310.750 ; gain = 960.102 ; free physical = 3563 ; free virtual = 7990
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net img_rom_wire[15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 2310.750 ; gain = 960.102 ; free physical = 3554 ; free virtual = 7989
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 2310.750 ; gain = 960.102 ; free physical = 3554 ; free virtual = 7989
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2310.750 ; gain = 960.102 ; free physical = 3554 ; free virtual = 7989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2310.750 ; gain = 960.102 ; free physical = 3554 ; free virtual = 7989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2310.750 ; gain = 960.102 ; free physical = 3554 ; free virtual = 7989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2310.750 ; gain = 960.102 ; free physical = 3554 ; free virtual = 7989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv1       | clr_pulse_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   538|
|2     |DSP48E1_1   |    64|
|3     |LUT1        |   489|
|4     |LUT2        |    80|
|5     |LUT3        |    40|
|6     |LUT4        |    16|
|7     |LUT5        |   890|
|8     |LUT6        |   125|
|9     |RAMB36E1    |     1|
|10    |RAMB36E1_1  |     1|
|11    |RAMB36E1_10 |     1|
|12    |RAMB36E1_11 |     1|
|13    |RAMB36E1_12 |     1|
|14    |RAMB36E1_13 |     1|
|15    |RAMB36E1_14 |     1|
|16    |RAMB36E1_15 |     1|
|17    |RAMB36E1_16 |     1|
|18    |RAMB36E1_17 |     1|
|19    |RAMB36E1_18 |     1|
|20    |RAMB36E1_19 |     1|
|21    |RAMB36E1_2  |     1|
|22    |RAMB36E1_20 |     7|
|23    |RAMB36E1_21 |     7|
|24    |RAMB36E1_22 |     1|
|25    |RAMB36E1_23 |     1|
|26    |RAMB36E1_24 |     1|
|27    |RAMB36E1_25 |     1|
|28    |RAMB36E1_26 |     1|
|29    |RAMB36E1_27 |     1|
|30    |RAMB36E1_28 |     1|
|31    |RAMB36E1_29 |     1|
|32    |RAMB36E1_3  |     1|
|33    |RAMB36E1_30 |     1|
|34    |RAMB36E1_31 |     1|
|35    |RAMB36E1_32 |     1|
|36    |RAMB36E1_33 |     1|
|37    |RAMB36E1_34 |     1|
|38    |RAMB36E1_35 |     1|
|39    |RAMB36E1_36 |     1|
|40    |RAMB36E1_37 |     1|
|41    |RAMB36E1_38 |     1|
|42    |RAMB36E1_39 |     1|
|43    |RAMB36E1_4  |     1|
|44    |RAMB36E1_40 |     7|
|45    |RAMB36E1_41 |     7|
|46    |RAMB36E1_42 |     1|
|47    |RAMB36E1_43 |     1|
|48    |RAMB36E1_44 |     1|
|49    |RAMB36E1_45 |     1|
|50    |RAMB36E1_46 |     1|
|51    |RAMB36E1_47 |     1|
|52    |RAMB36E1_48 |     1|
|53    |RAMB36E1_49 |     1|
|54    |RAMB36E1_5  |     1|
|55    |RAMB36E1_50 |     1|
|56    |RAMB36E1_51 |     1|
|57    |RAMB36E1_52 |     1|
|58    |RAMB36E1_53 |     1|
|59    |RAMB36E1_54 |     1|
|60    |RAMB36E1_55 |     1|
|61    |RAMB36E1_56 |     1|
|62    |RAMB36E1_57 |     1|
|63    |RAMB36E1_58 |     1|
|64    |RAMB36E1_59 |     1|
|65    |RAMB36E1_6  |     1|
|66    |RAMB36E1_60 |     7|
|67    |RAMB36E1_61 |     7|
|68    |RAMB36E1_7  |     1|
|69    |RAMB36E1_8  |     1|
|70    |RAMB36E1_9  |     1|
|71    |SRL16E      |     1|
|72    |FDRE        |  1255|
|73    |FDSE        |     1|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |  3597|
|2     |  \genblk1[0].mac_i   |conv_mac      |    28|
|3     |  \genblk1[10].mac_i  |conv_mac_0    |    28|
|4     |  \genblk1[11].mac_i  |conv_mac_1    |    27|
|5     |  \genblk1[12].mac_i  |conv_mac_2    |    29|
|6     |  \genblk1[13].mac_i  |conv_mac_3    |    26|
|7     |  \genblk1[14].mac_i  |conv_mac_4    |    50|
|8     |  \genblk1[15].mac_i  |conv_mac_5    |    29|
|9     |  \genblk1[16].mac_i  |conv_mac_6    |    30|
|10    |  \genblk1[17].mac_i  |conv_mac_7    |    25|
|11    |  \genblk1[18].mac_i  |conv_mac_8    |    30|
|12    |  \genblk1[19].mac_i  |conv_mac_9    |    29|
|13    |  \genblk1[1].mac_i   |conv_mac_10   |    27|
|14    |  \genblk1[20].mac_i  |conv_mac_11   |    31|
|15    |  \genblk1[21].mac_i  |conv_mac_12   |    29|
|16    |  \genblk1[22].mac_i  |conv_mac_13   |    30|
|17    |  \genblk1[23].mac_i  |conv_mac_14   |    32|
|18    |  \genblk1[24].mac_i  |conv_mac_15   |    25|
|19    |  \genblk1[25].mac_i  |conv_mac_16   |    26|
|20    |  \genblk1[26].mac_i  |conv_mac_17   |    28|
|21    |  \genblk1[27].mac_i  |conv_mac_18   |    29|
|22    |  \genblk1[28].mac_i  |conv_mac_19   |    29|
|23    |  \genblk1[29].mac_i  |conv_mac_20   |    27|
|24    |  \genblk1[2].mac_i   |conv_mac_21   |    31|
|25    |  \genblk1[30].mac_i  |conv_mac_22   |    32|
|26    |  \genblk1[31].mac_i  |conv_mac_23   |    27|
|27    |  \genblk1[32].mac_i  |conv_mac_24   |    29|
|28    |  \genblk1[33].mac_i  |conv_mac_25   |    25|
|29    |  \genblk1[34].mac_i  |conv_mac_26   |    52|
|30    |  \genblk1[35].mac_i  |conv_mac_27   |    28|
|31    |  \genblk1[36].mac_i  |conv_mac_28   |    29|
|32    |  \genblk1[37].mac_i  |conv_mac_29   |    26|
|33    |  \genblk1[38].mac_i  |conv_mac_30   |    30|
|34    |  \genblk1[39].mac_i  |conv_mac_31   |    52|
|35    |  \genblk1[3].mac_i   |conv_mac_32   |    25|
|36    |  \genblk1[40].mac_i  |conv_mac_33   |    30|
|37    |  \genblk1[41].mac_i  |conv_mac_34   |    30|
|38    |  \genblk1[42].mac_i  |conv_mac_35   |    31|
|39    |  \genblk1[43].mac_i  |conv_mac_36   |    28|
|40    |  \genblk1[44].mac_i  |conv_mac_37   |    28|
|41    |  \genblk1[45].mac_i  |conv_mac_38   |    30|
|42    |  \genblk1[46].mac_i  |conv_mac_39   |    29|
|43    |  \genblk1[47].mac_i  |conv_mac_40   |    30|
|44    |  \genblk1[48].mac_i  |conv_mac_41   |    22|
|45    |  \genblk1[49].mac_i  |conv_mac_42   |    50|
|46    |  \genblk1[4].mac_i   |conv_mac_43   |    24|
|47    |  \genblk1[50].mac_i  |conv_mac_44   |    28|
|48    |  \genblk1[51].mac_i  |conv_mac_45   |    21|
|49    |  \genblk1[52].mac_i  |conv_mac_46   |    30|
|50    |  \genblk1[53].mac_i  |conv_mac_47   |    31|
|51    |  \genblk1[54].mac_i  |conv_mac_48   |    50|
|52    |  \genblk1[55].mac_i  |conv_mac_49   |    27|
|53    |  \genblk1[56].mac_i  |conv_mac_50   |    29|
|54    |  \genblk1[57].mac_i  |conv_mac_51   |    28|
|55    |  \genblk1[58].mac_i  |conv_mac_52   |    32|
|56    |  \genblk1[59].mac_i  |conv_mac_53   |    24|
|57    |  \genblk1[5].mac_i   |conv_mac_54   |    30|
|58    |  \genblk1[60].mac_i  |conv_mac_55   |    52|
|59    |  \genblk1[61].mac_i  |conv_mac_56   |    28|
|60    |  \genblk1[62].mac_i  |conv_mac_57   |    26|
|61    |  \genblk1[63].mac_i  |conv_mac_58   |    27|
|62    |  \genblk1[6].mac_i   |conv_mac_59   |    29|
|63    |  \genblk1[7].mac_i   |conv_mac_60   |    48|
|64    |  \genblk1[8].mac_i   |conv_mac_61   |    30|
|65    |  \genblk1[9].mac_i   |conv_mac_62   |    24|
|66    |  u_1                 |wrapper_image |   276|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2310.750 ; gain = 960.102 ; free physical = 3554 ; free virtual = 7989
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2310.750 ; gain = 461.875 ; free physical = 3620 ; free virtual = 8055
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 2310.758 ; gain = 960.102 ; free physical = 3620 ; free virtual = 8055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2310.758 ; gain = 0.000 ; free physical = 3539 ; free virtual = 7975
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
370 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2310.758 ; gain = 980.559 ; free physical = 3719 ; free virtual = 8155
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2641.566 ; gain = 330.809 ; free physical = 3203 ; free virtual = 7661
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design -directive AggressivExplore
# }
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: phys_opt_design -directive AggressivExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressivExplore
ERROR: [Constraints 18-641] Directive 'AggressivExplore' is not a recognized directive. Please select a supported directive.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
phys_opt_design failed
ERROR: [Common 17-39] 'phys_opt_design' failed due to earlier errors.

    while executing
"phys_opt_design -directive AggressivExplore"
    invoked from within
"if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
puts "Found setup timing violations => running physical optimization"..."
    (file "synth.tcl" line 14)
report_timing
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 12:38:07 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : conv1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 u_1/o2_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[0].mac_i/mul_out_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 2.249ns (70.660%)  route 0.934ns (29.340%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1418, unset)         0.508     0.508    u_1/clk
                         RAMB36E1                                     r  u_1/o2_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     2.423 r  u_1/o2_reg_0_0/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     2.488    u_1/o2_reg_0_0_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     2.779 r  u_1/o2_reg_1_0/DOADO[0]
                         net (fo=2, unplaced)         0.434     3.213    u_1/o2_reg[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     3.256 r  u_1/mul_out_reg_i_17/O
                         net (fo=64, unplaced)        0.434     3.691    genblk1[0].mac_i/A[0]
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1418, unset)         0.483     3.683    genblk1[0].mac_i/clk
                         DSP48E1                                      r  genblk1[0].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.232     3.415    genblk1[0].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -3.691    
  -------------------------------------------------------------------
                         slack                                 -0.276    




place_design -directive ExtraTimingOpt
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.910 ; gain = 0.000 ; free physical = 3184 ; free virtual = 7649
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22ca5512

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2697.910 ; gain = 0.000 ; free physical = 3184 ; free virtual = 7649
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.910 ; gain = 0.000 ; free physical = 3194 ; free virtual = 7660

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2deff425

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2704.910 ; gain = 7.000 ; free physical = 3178 ; free virtual = 7636

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cd935b5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.543 ; gain = 14.633 ; free physical = 3165 ; free virtual = 7624

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cd935b5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.543 ; gain = 14.633 ; free physical = 3165 ; free virtual = 7624
Phase 1 Placer Initialization | Checksum: cd935b5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.543 ; gain = 14.633 ; free physical = 3157 ; free virtual = 7624

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12d43b37a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2712.543 ; gain = 14.633 ; free physical = 3151 ; free virtual = 7611

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net clr_pulse. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2720.547 ; gain = 0.000 ; free physical = 3091 ; free virtual = 7555
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_14[1] could not be optimized because driver u_1/mul_out_reg_i_2__6 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_20[1] could not be optimized because driver u_1/mul_out_reg_i_2__9 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_48[1] could not be optimized because driver u_1/mul_out_reg_i_2__23 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_28[1] could not be optimized because driver u_1/mul_out_reg_i_2__13 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_36[1] could not be optimized because driver u_1/mul_out_reg_i_2__17 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_16[1] could not be optimized because driver u_1/mul_out_reg_i_2__7 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_6[1] could not be optimized because driver u_1/mul_out_reg_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_26[1] could not be optimized because driver u_1/mul_out_reg_i_2__12 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_55[1] could not be optimized because driver u_1/mul_out_reg_i_2__27 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_4[1] could not be optimized because driver u_1/mul_out_reg_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_61[1] could not be optimized because driver u_1/mul_out_reg_i_2__30 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_40[1] could not be optimized because driver u_1/mul_out_reg_i_2__19 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_34[1] could not be optimized because driver u_1/mul_out_reg_i_2__16 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_38[1] could not be optimized because driver u_1/mul_out_reg_i_2__18 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_30[1] could not be optimized because driver u_1/mul_out_reg_i_2__14 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_59[1] could not be optimized because driver u_1/mul_out_reg_i_2__29 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_46[1] could not be optimized because driver u_1/mul_out_reg_i_2__22 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_44[1] could not be optimized because driver u_1/mul_out_reg_i_2__21 could not be replicated
INFO: [Physopt 32-117] Net u_1/o1_reg_3_15_22[1] could not be optimized because driver u_1/mul_out_reg_i_2__10 could not be replicated
INFO: [Physopt 32-117] Net genblk1[56].mac_i/B[0] could not be optimized because driver genblk1[56].mac_i/g0_b15__59 could not be replicated
INFO: [Physopt 32-117] Net genblk1[58].mac_i/B[0] could not be optimized because driver genblk1[58].mac_i/g0_b11__47 could not be replicated
INFO: [Physopt 32-117] Net genblk1[35].mac_i/B[0] could not be optimized because driver genblk1[35].mac_i/g0_b15__56 could not be replicated
INFO: [Physopt 32-46] Identified 14 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net img_rom_address_reg[3]_rep__0_n_0 was not replicated.
INFO: [Physopt 32-571] Net img_rom_address_reg[0]_rep__0_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell genblk1[0].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[52].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[14].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[48].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[18].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[40].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[22].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[36].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[19].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[46].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[55].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[26].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[43].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[58].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[53].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[57].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[54].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[24].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[37].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[38].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[33].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[47].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[17].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[34].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[30].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[41].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[28].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[32].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[42].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[29].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[49].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[10].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[20].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[27].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[63].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[50].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[56].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[31].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[35].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[59].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[60].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[11].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[51].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 33 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell genblk1[25].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[44].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[39].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[62].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[15].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[61].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[23].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[13].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[45].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[12].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[9].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[16].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[21].mac_i/mul_out_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[51].mac_i/mul_out_reg. 11 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[36].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[46].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[40].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[58].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[19].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[14].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[42].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[52].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[45].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[48].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[18].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[17].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[56].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[20].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 83 nets or cells. Created 1344 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2720.547 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7554
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.547 ; gain = 0.000 ; free physical = 3081 ; free virtual = 7554

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |         1344  |              0  |                    83  |           0  |           1  |  00:00:18  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |         1351  |              0  |                    84  |           0  |           7  |  00:00:19  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: cccdb612

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 2720.547 ; gain = 22.637 ; free physical = 3083 ; free virtual = 7555
Phase 2 Global Placement | Checksum: 1a6bcbef6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2720.547 ; gain = 22.637 ; free physical = 3090 ; free virtual = 7554

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a6bcbef6

Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2720.547 ; gain = 22.637 ; free physical = 3090 ; free virtual = 7555

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b3f6903a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2720.547 ; gain = 22.637 ; free physical = 3074 ; free virtual = 7547

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cf87f3e7

Time (s): cpu = 00:01:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2720.547 ; gain = 22.637 ; free physical = 3073 ; free virtual = 7545

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c4c2b50d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2720.547 ; gain = 22.637 ; free physical = 3073 ; free virtual = 7545

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 138e725e8

Time (s): cpu = 00:01:23 ; elapsed = 00:00:54 . Memory (MB): peak = 2720.547 ; gain = 22.637 ; free physical = 3086 ; free virtual = 7544

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12ab040c1

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2737.215 ; gain = 39.305 ; free physical = 3061 ; free virtual = 7526

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1777b4d9a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2737.215 ; gain = 39.305 ; free physical = 3061 ; free virtual = 7527

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18bb54779

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 2737.215 ; gain = 39.305 ; free physical = 3061 ; free virtual = 7527

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1441680e0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2737.215 ; gain = 39.305 ; free physical = 3067 ; free virtual = 7526
Phase 3 Detail Placement | Checksum: 1441680e0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2737.215 ; gain = 39.305 ; free physical = 3060 ; free virtual = 7526

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2757d586d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2757d586d

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2781.219 ; gain = 83.309 ; free physical = 3044 ; free virtual = 7517
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.053. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16ddc62a4

Time (s): cpu = 00:04:25 ; elapsed = 00:03:55 . Memory (MB): peak = 2782.219 ; gain = 84.309 ; free physical = 3052 ; free virtual = 7518
Phase 4.1 Post Commit Optimization | Checksum: 16ddc62a4

Time (s): cpu = 00:04:25 ; elapsed = 00:03:55 . Memory (MB): peak = 2782.219 ; gain = 84.309 ; free physical = 3052 ; free virtual = 7518

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 186d32ff1

Time (s): cpu = 00:04:25 ; elapsed = 00:03:55 . Memory (MB): peak = 2782.219 ; gain = 84.309 ; free physical = 3068 ; free virtual = 7534

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 186d32ff1

Time (s): cpu = 00:04:25 ; elapsed = 00:03:55 . Memory (MB): peak = 2782.219 ; gain = 84.309 ; free physical = 3068 ; free virtual = 7534

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.219 ; gain = 0.000 ; free physical = 3068 ; free virtual = 7534
Phase 4.4 Final Placement Cleanup | Checksum: b54d31f8

Time (s): cpu = 00:04:26 ; elapsed = 00:03:55 . Memory (MB): peak = 2782.219 ; gain = 84.309 ; free physical = 3068 ; free virtual = 7534
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b54d31f8

Time (s): cpu = 00:04:26 ; elapsed = 00:03:55 . Memory (MB): peak = 2782.219 ; gain = 84.309 ; free physical = 3068 ; free virtual = 7534
Ending Placer Task | Checksum: 574fe002

Time (s): cpu = 00:04:26 ; elapsed = 00:03:55 . Memory (MB): peak = 2782.219 ; gain = 84.309 ; free physical = 3149 ; free virtual = 7615
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:28 ; elapsed = 00:03:57 . Memory (MB): peak = 2782.219 ; gain = 137.652 ; free physical = 3149 ; free virtual = 7615
report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 12:42:26 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : conv1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.659ns  (required time - arrival time)
  Source:                 u_1/o2_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_1/psdsp_1013/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.249ns (47.090%)  route 2.527ns (52.910%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2769, unset)         0.508     0.508    u_1/clk
    RAMB36_X5Y14         RAMB36E1                                     r  u_1/o2_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     2.423 r  u_1/o2_reg_0_6/CASCADEOUTA
                         net (fo=1, estimated)        0.065     2.488    u_1/o2_reg_0_6_n_0
    RAMB36_X5Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     2.779 r  u_1/o2_reg_1_6/DOADO[0]
                         net (fo=2, estimated)        1.434     4.213    u_1/o2_reg[6]
    SLICE_X49Y38         LUT6 (Prop_lut6_I4_O)        0.043     4.256 r  u_1/mul_out_reg_i_11/O
                         net (fo=64, estimated)       1.028     5.284    u_1/A[6]_alias
    SLICE_X51Y32         FDRE                                         r  u_1/psdsp_1013/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2769, unset)         0.483     3.683    u_1/clk
    SLICE_X51Y32         FDRE                                         r  u_1/psdsp_1013/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)       -0.022     3.625    u_1/psdsp_1013
  -------------------------------------------------------------------
                         required time                          3.625    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                 -1.659    




vi rr
WARNING: [Common 17-259] Unknown Tcl command 'vi rr' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source rr
# phys_opt_design -directive AggressiveExplore
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3117 ; free virtual = 7583

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.659 | TNS=-951.030 |
Phase 1 Physical Synthesis Initialization | Checksum: 2512c11ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3102 ; free virtual = 7561
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.659 | TNS=-951.030 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net u_1/A[6]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.061 | TNS=-950.784 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7562
Phase 2 Fanout Optimization | Checksum: 28a4cb8b5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7562

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net u_1/A[11].  Re-placed instance u_1/mul_out_reg_i_6
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_294.  Re-placed instance u_1/psdsp_294
INFO: [Physopt 32-662] Processed net u_1/A[3].  Did not re-place instance u_1/mul_out_reg_i_14
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_948.  Re-placed instance u_1/psdsp_948
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_999.  Re-placed instance u_1/psdsp_999
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_81.  Re-placed instance u_1/psdsp_81
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_13.  Re-placed instance u_1/psdsp_13
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_642.  Re-placed instance u_1/psdsp_642
INFO: [Physopt 32-662] Processed net u_1/A[9].  Did not re-place instance u_1/mul_out_reg_i_8
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_353.  Re-placed instance u_1/psdsp_353
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_415.  Re-placed instance u_1/psdsp_415
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_115.  Re-placed instance u_1/psdsp_115
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_1084.  Re-placed instance u_1/psdsp_1084
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_251.  Re-placed instance u_1/psdsp_251
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_421.  Re-placed instance u_1/psdsp_421
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_897.  Re-placed instance u_1/psdsp_897
INFO: [Physopt 32-662] Processed net u_1/A[7].  Did not re-place instance u_1/mul_out_reg_i_10
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_30.  Did not re-place instance u_1/psdsp_30
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_551.  Re-placed instance u_1/psdsp_551
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_619.  Did not re-place instance u_1/psdsp_619
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_876.  Re-placed instance u_1/psdsp_876
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_132.  Did not re-place instance u_1/psdsp_132
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_449.  Did not re-place instance u_1/psdsp_449
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_1012.  Re-placed instance u_1/psdsp_1012
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_485.  Re-placed instance u_1/psdsp_485
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_585.  Did not re-place instance u_1/psdsp_585
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_740.  Did not re-place instance u_1/psdsp_740
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_825.  Did not re-place instance u_1/psdsp_825
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_842.  Did not re-place instance u_1/psdsp_842
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_211.  Did not re-place instance u_1/psdsp_211
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_281.  Did not re-place instance u_1/psdsp_281
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_432.  Did not re-place instance u_1/psdsp_432
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1078.  Did not re-place instance u_1/psdsp_1078
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_451.  Did not re-place instance u_1/psdsp_451
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_959.  Did not re-place instance u_1/psdsp_959
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1027.  Did not re-place instance u_1/psdsp_1027
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_772.  Did not re-place instance u_1/psdsp_772
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_893.  Did not re-place instance u_1/psdsp_893
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_77.  Did not re-place instance u_1/psdsp_77
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_961.  Did not re-place instance u_1/psdsp_961
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_808.  Did not re-place instance u_1/psdsp_808
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_94.  Did not re-place instance u_1/psdsp_94
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_400.  Did not re-place instance u_1/psdsp_400
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1016.  Did not re-place instance u_1/psdsp_1016
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_126.  Did not re-place instance u_1/psdsp_126
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_591.  Did not re-place instance u_1/psdsp_591
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1033.  Did not re-place instance u_1/psdsp_1033
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_812.  Did not re-place instance u_1/psdsp_812
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_914.  Did not re-place instance u_1/psdsp_914
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_166.  Did not re-place instance u_1/psdsp_166
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_417.  Did not re-place instance u_1/psdsp_417
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_434.  Did not re-place instance u_1/psdsp_434
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_761.  Did not re-place instance u_1/psdsp_761
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_506.  Did not re-place instance u_1/psdsp_506
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_540.  Did not re-place instance u_1/psdsp_540
INFO: [Physopt 32-663] Processed net u_1/A[10].  Re-placed instance u_1/mul_out_reg_i_7
INFO: [Physopt 32-663] Processed net u_1/A[8].  Re-placed instance u_1/mul_out_reg_i_9
INFO: [Physopt 32-662] Processed net u_1/A[6].  Did not re-place instance u_1/mul_out_reg_i_11
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1010.  Did not re-place instance u_1/psdsp_1010
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_331.  Re-placed instance u_1/psdsp_331
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_669.  Re-placed instance u_1/psdsp_669
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_962.  Re-placed instance u_1/psdsp_962
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1067.  Did not re-place instance u_1/psdsp_1067
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_243.  Re-placed instance u_1/psdsp_243
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_489.  Did not re-place instance u_1/psdsp_489
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_755.  Did not re-place instance u_1/psdsp_755
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_857.  Did not re-place instance u_1/psdsp_857
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_268.  Did not re-place instance u_1/psdsp_268
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_200.  Did not re-place instance u_1/psdsp_200
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_880.  Did not re-place instance u_1/psdsp_880
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_248.  Re-placed instance u_1/psdsp_248
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_942.  Did not re-place instance u_1/psdsp_942
INFO: [Physopt 32-663] Processed net u_1/A[1].  Re-placed instance u_1/mul_out_reg_i_16
INFO: [Physopt 32-663] Processed net u_1/A[5].  Re-placed instance u_1/mul_out_reg_i_12
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_185.  Re-placed instance u_1/psdsp_185
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_980.  Re-placed instance u_1/psdsp_980
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_217.  Did not re-place instance u_1/psdsp_217
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_536.  Did not re-place instance u_1/psdsp_536
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_689.  Did not re-place instance u_1/psdsp_689
INFO: [Physopt 32-663] Processed net u_1/o1_reg_3_15_57[0].  Re-placed instance u_1/mul_out_reg_i_1__57
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_52.  Re-placed instance u_1/psdsp_52
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_622.  Re-placed instance u_1/psdsp_622
INFO: [Physopt 32-663] Processed net u_1/o1_reg_3_15_28[0].  Re-placed instance u_1/mul_out_reg_i_1__27
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_766.  Did not re-place instance u_1/psdsp_766
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_231.  Re-placed instance u_1/psdsp_231
INFO: [Physopt 32-663] Processed net u_1/o1_reg_3_15_24[1].  Re-placed instance u_1/mul_out_reg_i_2__11
INFO: [Physopt 32-663] Processed net u_1/o1_reg_3_15_36[1].  Re-placed instance u_1/mul_out_reg_i_2__17
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_256.  Re-placed instance u_1/psdsp_256
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_884.  Re-placed instance u_1/psdsp_884
INFO: [Physopt 32-662] Processed net u_1/A[12].  Did not re-place instance u_1/mul_out_reg_i_5
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_242.  Re-placed instance u_1/psdsp_242
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_299.  Re-placed instance u_1/psdsp_299
INFO: [Physopt 32-663] Processed net u_1/o1_reg_3_15_27[0].  Re-placed instance u_1/mul_out_reg_i_1__26
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_187.  Re-placed instance u_1/psdsp_187
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1044.  Did not re-place instance u_1/psdsp_1044
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_860.  Re-placed instance u_1/psdsp_860
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_1065.  Re-placed instance u_1/psdsp_1065
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_214.  Re-placed instance u_1/psdsp_214
INFO: [Physopt 32-663] Processed net u_1/A[4].  Re-placed instance u_1/mul_out_reg_i_13
INFO: [Physopt 32-662] Processed net u_1/A[6]_repN_1.  Did not re-place instance u_1/mul_out_reg_i_11_replica_1
INFO: [Physopt 32-663] Processed net u_1/o1_reg_3_15_61[1].  Re-placed instance u_1/mul_out_reg_i_2__30
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_544.  Re-placed instance u_1/psdsp_544
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_1047.  Re-placed instance u_1/psdsp_1047
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_131.  Re-placed instance u_1/psdsp_131
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_656.  Re-placed instance u_1/psdsp_656
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_687.  Did not re-place instance u_1/psdsp_687
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_312.  Re-placed instance u_1/psdsp_312
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_806.  Did not re-place instance u_1/psdsp_806
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_809.  Re-placed instance u_1/psdsp_809
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_873.  Did not re-place instance u_1/psdsp_873
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_981.  Re-placed instance u_1/psdsp_981
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_296.  Did not re-place instance u_1/psdsp_296
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_24.  Did not re-place instance u_1/psdsp_24
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_1030.  Re-placed instance u_1/psdsp_1030
INFO: [Physopt 32-663] Processed net u_1/o1_reg_3_15_6[1].  Re-placed instance u_1/mul_out_reg_i_2__2
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_323.  Re-placed instance u_1/psdsp_323
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_946.  Re-placed instance u_1/psdsp_946
INFO: [Physopt 32-663] Processed net img_addr_counter_reg__0[1].  Re-placed instance img_addr_counter_reg[1]
INFO: [Physopt 32-663] Processed net img_rom_address[3]_i_9_n_0.  Re-placed instance img_rom_address[3]_i_9
INFO: [Physopt 32-662] Processed net img_rom_address[3]_i_20_n_0.  Did not re-place instance img_rom_address[3]_i_20
INFO: [Physopt 32-662] Processed net img_rom_address[5].  Did not re-place instance img_rom_address[7]_i_8
INFO: [Physopt 32-662] Processed net img_rom_address[7]_i_4_n_0.  Did not re-place instance img_rom_address[7]_i_4
INFO: [Physopt 32-663] Processed net img_rom_address_reg[11]_rep__3_n_0.  Re-placed instance img_rom_address_reg[11]_rep__3
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_279.  Did not re-place instance u_1/psdsp_279
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_316.  Re-placed instance u_1/psdsp_316
INFO: [Physopt 32-663] Processed net u_1/o1_reg_3_15_54[0].  Re-placed instance u_1/mul_out_reg_i_1__54
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_357.  Re-placed instance u_1/psdsp_357
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_703.  Re-placed instance u_1/psdsp_703
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_1081.  Re-placed instance u_1/psdsp_1081
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_874.  Did not re-place instance u_1/psdsp_874
INFO: [Physopt 32-663] Processed net img_rom_address_reg[11]_rep__1_n_0.  Re-placed instance img_rom_address_reg[11]_rep__1
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_639.  Did not re-place instance u_1/psdsp_639
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_928.  Did not re-place instance u_1/psdsp_928
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_931.  Did not re-place instance u_1/psdsp_931
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_795.  Did not re-place instance u_1/psdsp_795
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_92.  Did not re-place instance u_1/psdsp_92
INFO: [Physopt 32-663] Processed net img_addr_counter_reg__0[2].  Re-placed instance img_addr_counter_reg[2]
INFO: [Physopt 32-663] Processed net u_1/o1_reg_3_15_26[1].  Re-placed instance u_1/mul_out_reg_i_2__12
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_188.  Re-placed instance u_1/psdsp_188
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_517.  Did not re-place instance u_1/psdsp_517
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_789.  Did not re-place instance u_1/psdsp_789
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_83.  Re-placed instance u_1/psdsp_83
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_976.  Did not re-place instance u_1/psdsp_976
INFO: [Physopt 32-662] Processed net u_1/A[0].  Did not re-place instance u_1/mul_out_reg_i_17
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_149.  Did not re-place instance u_1/psdsp_149
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_234.  Did not re-place instance u_1/psdsp_234
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_373.  Re-placed instance u_1/psdsp_373
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_659.  Did not re-place instance u_1/psdsp_659
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_843.  Re-placed instance u_1/psdsp_843
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_455.  Did not re-place instance u_1/psdsp_455
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_676.  Did not re-place instance u_1/psdsp_676
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_723.  Did not re-place instance u_1/psdsp_723
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_163.  Did not re-place instance u_1/psdsp_163
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_608.  Did not re-place instance u_1/psdsp_608
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_621.  Did not re-place instance u_1/psdsp_621
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_7.  Did not re-place instance u_1/psdsp_7
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_212.  Re-placed instance u_1/psdsp_212
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_245.  Did not re-place instance u_1/psdsp_245
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_543.  Re-placed instance u_1/psdsp_543
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_673.  Did not re-place instance u_1/psdsp_673
INFO: [Physopt 32-663] Processed net u_1/A[14].  Re-placed instance u_1/mul_out_reg_i_3
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_196.  Did not re-place instance u_1/psdsp_196
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_387.  Did not re-place instance u_1/psdsp_387
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_466.  Did not re-place instance u_1/psdsp_466
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_587.  Did not re-place instance u_1/psdsp_587
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_614.  Re-placed instance u_1/psdsp_614
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_655.  Did not re-place instance u_1/psdsp_655
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_76.  Re-placed instance u_1/psdsp_76
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_571.  Did not re-place instance u_1/psdsp_571
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_128.  Did not re-place instance u_1/psdsp_128
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_183.  Did not re-place instance u_1/psdsp_183
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_285.  Did not re-place instance u_1/psdsp_285
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_366.  Did not re-place instance u_1/psdsp_366
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_861.  Re-placed instance u_1/psdsp_861
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_963.  Re-placed instance u_1/psdsp_963
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_255.  Re-placed instance u_1/psdsp_255
INFO: [Physopt 32-662] Processed net u_1/o1_reg_3_15_37[0].  Did not re-place instance u_1/mul_out_reg_i_1__36
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_2.  Did not re-place instance u_1/psdsp_2
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_611.  Re-placed instance u_1/psdsp_611
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_757.  Did not re-place instance u_1/psdsp_757
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_503.  Did not re-place instance u_1/psdsp_503
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_554.  Did not re-place instance u_1/psdsp_554
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_706.  Did not re-place instance u_1/psdsp_706
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1080.  Did not re-place instance u_1/psdsp_1080
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_713.  Re-placed instance u_1/psdsp_713
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_78.  Did not re-place instance u_1/psdsp_78
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_911.  Did not re-place instance u_1/psdsp_911
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_553.  Did not re-place instance u_1/psdsp_553
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_101.  Re-placed instance u_1/psdsp_101
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1046.  Did not re-place instance u_1/psdsp_1046
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_1062.  Re-placed instance u_1/psdsp_1062
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_145.  Did not re-place instance u_1/psdsp_145
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_653.  Did not re-place instance u_1/psdsp_653
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_828.  Re-placed instance u_1/psdsp_828
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_206.  Did not re-place instance u_1/psdsp_206
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_10.  Did not re-place instance u_1/psdsp_10
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1063.  Did not re-place instance u_1/psdsp_1063
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_302.  Did not re-place instance u_1/psdsp_302
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_349.  Did not re-place instance u_1/psdsp_349
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_605.  Did not re-place instance u_1/psdsp_605
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_625.  Did not re-place instance u_1/psdsp_625
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_894.  Did not re-place instance u_1/psdsp_894
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_179.  Did not re-place instance u_1/psdsp_179
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_333.  Did not re-place instance u_1/psdsp_333
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_381.  Did not re-place instance u_1/psdsp_381
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_520.  Did not re-place instance u_1/psdsp_520
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_604.  Did not re-place instance u_1/psdsp_604
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_704.  Did not re-place instance u_1/psdsp_704
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_298.  Did not re-place instance u_1/psdsp_298
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_339.  Re-placed instance u_1/psdsp_339
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_367.  Did not re-place instance u_1/psdsp_367
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_721.  Did not re-place instance u_1/psdsp_721
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_557.  Did not re-place instance u_1/psdsp_557
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_569.  Re-placed instance u_1/psdsp_569
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_573.  Re-placed instance u_1/psdsp_573
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_823.  Did not re-place instance u_1/psdsp_823
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_982.  Did not re-place instance u_1/psdsp_982
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_19.  Re-placed instance u_1/psdsp_19
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_230.  Did not re-place instance u_1/psdsp_230
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_47.  Did not re-place instance u_1/psdsp_47
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_492.  Re-placed instance u_1/psdsp_492
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_672.  Did not re-place instance u_1/psdsp_672
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_951.  Re-placed instance u_1/psdsp_951
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_160.  Did not re-place instance u_1/psdsp_160
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_58.  Did not re-place instance u_1/psdsp_58
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_636.  Did not re-place instance u_1/psdsp_636
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_774.  Did not re-place instance u_1/psdsp_774
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_781.  Re-placed instance u_1/psdsp_781
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_998.  Re-placed instance u_1/psdsp_998
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_744.  Did not re-place instance u_1/psdsp_744
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_468.  Did not re-place instance u_1/psdsp_468
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_602.  Did not re-place instance u_1/psdsp_602
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_738.  Did not re-place instance u_1/psdsp_738
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_319.  Did not re-place instance u_1/psdsp_319
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_41.  Did not re-place instance u_1/psdsp_41
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_483.  Did not re-place instance u_1/psdsp_483
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_568.  Did not re-place instance u_1/psdsp_568
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_9.  Did not re-place instance u_1/psdsp_9
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_965.  Did not re-place instance u_1/psdsp_965
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_978.  Did not re-place instance u_1/psdsp_978
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1029.  Did not re-place instance u_1/psdsp_1029
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_195.  Re-placed instance u_1/psdsp_195
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_896.  Re-placed instance u_1/psdsp_896
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_182.  Re-placed instance u_1/psdsp_182
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_223.  Re-placed instance u_1/psdsp_223
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_295.  Re-placed instance u_1/psdsp_295
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_638.  Did not re-place instance u_1/psdsp_638
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_162.  Did not re-place instance u_1/psdsp_162
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_863.  Did not re-place instance u_1/psdsp_863
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_995.  Did not re-place instance u_1/psdsp_995
INFO: [Physopt 32-661] Optimized 99 nets.  Re-placed 99 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 99 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 99 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-902.830 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7562
Phase 3 Placement Based Optimization | Checksum: 24ed59d4a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7562

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 4 MultiInst Placement Optimization | Checksum: 24ed59d4a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7562

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7562
Phase 5 Rewire | Checksum: 24ed59d4a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7562

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 23 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net u_1/o1_reg_3_15_12[1]. Net driver u_1/mul_out_reg_i_2__5 was replaced.
INFO: [Physopt 32-601] Processed net u_1/o1_reg_3_15_8[1]. Net driver u_1/mul_out_reg_i_2__3 was replaced.
INFO: [Physopt 32-81] Processed net u_1/o1_reg_3_15_10[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net u_1/A[6]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/o1_reg_3_15_48[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/o1_reg_3_15_44[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/o1_reg_3_15_36[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/o1_reg_3_15_2[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/o1_reg_3_15_57[1]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net u_1/o1_reg_3_15_18[1]. Net driver u_1/mul_out_reg_i_2__8 was replaced.
INFO: [Physopt 32-601] Processed net u_1/o1_reg_3_15_59[1]. Net driver u_1/mul_out_reg_i_2__29 was replaced.
INFO: [Physopt 32-81] Processed net u_1/o1_reg_3_15_32[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/A[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/o1_reg_3_15_24[1]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-899.849 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3096 ; free virtual = 7562
Phase 6 Critical Cell Optimization | Checksum: 11f5d5d95

Time (s): cpu = 00:00:55 ; elapsed = 00:00:23 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7562

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 21 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net u_1/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net u_1/A[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_1/A[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_1/A[11]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_1/A[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net u_1/A[12]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_1/A[2]. Replicated 3 times.
INFO: [Physopt 32-572] Net u_1/A[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg__0[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net img_rom_address[3]_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg__0[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net img_rom_address[3]_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg__0[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg__0[2]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 32 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 32 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-893.288 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3095 ; free virtual = 7561
Phase 7 Fanout Optimization | Checksum: 1c2ddf64f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3087 ; free virtual = 7561

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/A[3].  Did not re-place instance u_1/mul_out_reg_i_14
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_897.  Did not re-place instance u_1/psdsp_897
INFO: [Physopt 32-662] Processed net u_1/A[9].  Did not re-place instance u_1/mul_out_reg_i_8
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_619.  Did not re-place instance u_1/psdsp_619
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_449.  Did not re-place instance u_1/psdsp_449
INFO: [Physopt 32-662] Processed net u_1/A[7].  Did not re-place instance u_1/mul_out_reg_i_10
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_585.  Did not re-place instance u_1/psdsp_585
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_740.  Did not re-place instance u_1/psdsp_740
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_825.  Did not re-place instance u_1/psdsp_825
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_842.  Did not re-place instance u_1/psdsp_842
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_211.  Did not re-place instance u_1/psdsp_211
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_281.  Did not re-place instance u_1/psdsp_281
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_432.  Did not re-place instance u_1/psdsp_432
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1078.  Did not re-place instance u_1/psdsp_1078
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_30.  Did not re-place instance u_1/psdsp_30
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_451.  Did not re-place instance u_1/psdsp_451
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_959.  Did not re-place instance u_1/psdsp_959
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1027.  Did not re-place instance u_1/psdsp_1027
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_132.  Did not re-place instance u_1/psdsp_132
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_772.  Did not re-place instance u_1/psdsp_772
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_893.  Did not re-place instance u_1/psdsp_893
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_77.  Did not re-place instance u_1/psdsp_77
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_961.  Did not re-place instance u_1/psdsp_961
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_808.  Did not re-place instance u_1/psdsp_808
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_94.  Did not re-place instance u_1/psdsp_94
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_400.  Did not re-place instance u_1/psdsp_400
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1084.  Did not re-place instance u_1/psdsp_1084
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_251.  Did not re-place instance u_1/psdsp_251
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_421.  Did not re-place instance u_1/psdsp_421
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1016.  Did not re-place instance u_1/psdsp_1016
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_115.  Did not re-place instance u_1/psdsp_115
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_126.  Did not re-place instance u_1/psdsp_126
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_591.  Did not re-place instance u_1/psdsp_591
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1033.  Did not re-place instance u_1/psdsp_1033
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_812.  Did not re-place instance u_1/psdsp_812
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_914.  Did not re-place instance u_1/psdsp_914
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_485.  Did not re-place instance u_1/psdsp_485
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1012.  Did not re-place instance u_1/psdsp_1012
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_166.  Did not re-place instance u_1/psdsp_166
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_417.  Did not re-place instance u_1/psdsp_417
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_434.  Did not re-place instance u_1/psdsp_434
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_761.  Did not re-place instance u_1/psdsp_761
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_506.  Did not re-place instance u_1/psdsp_506
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_540.  Did not re-place instance u_1/psdsp_540
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1010.  Did not re-place instance u_1/psdsp_1010
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_551.  Did not re-place instance u_1/psdsp_551
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1067.  Did not re-place instance u_1/psdsp_1067
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_489.  Did not re-place instance u_1/psdsp_489
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_755.  Did not re-place instance u_1/psdsp_755
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_857.  Did not re-place instance u_1/psdsp_857
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_268.  Did not re-place instance u_1/psdsp_268
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_200.  Did not re-place instance u_1/psdsp_200
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_880.  Did not re-place instance u_1/psdsp_880
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_876.  Did not re-place instance u_1/psdsp_876
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_942.  Did not re-place instance u_1/psdsp_942
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_217.  Did not re-place instance u_1/psdsp_217
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_536.  Did not re-place instance u_1/psdsp_536
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_689.  Did not re-place instance u_1/psdsp_689
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1044.  Did not re-place instance u_1/psdsp_1044
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_687.  Did not re-place instance u_1/psdsp_687
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_806.  Did not re-place instance u_1/psdsp_806
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_296.  Did not re-place instance u_1/psdsp_296
INFO: [Physopt 32-662] Processed net u_1/A[6].  Did not re-place instance u_1/mul_out_reg_i_11
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_24.  Did not re-place instance u_1/psdsp_24
INFO: [Physopt 32-663] Processed net u_1/psdsp_n_588.  Re-placed instance u_1/psdsp_588
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_279.  Did not re-place instance u_1/psdsp_279
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_874.  Did not re-place instance u_1/psdsp_874
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_931.  Did not re-place instance u_1/psdsp_931
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_795.  Did not re-place instance u_1/psdsp_795
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_92.  Did not re-place instance u_1/psdsp_92
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_163.  Did not re-place instance u_1/psdsp_163
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_517.  Did not re-place instance u_1/psdsp_517
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_789.  Did not re-place instance u_1/psdsp_789
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_976.  Did not re-place instance u_1/psdsp_976
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_149.  Did not re-place instance u_1/psdsp_149
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_234.  Did not re-place instance u_1/psdsp_234
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_659.  Did not re-place instance u_1/psdsp_659
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_455.  Did not re-place instance u_1/psdsp_455
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_676.  Did not re-place instance u_1/psdsp_676
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_723.  Did not re-place instance u_1/psdsp_723
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1081.  Did not re-place instance u_1/psdsp_1081
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_608.  Did not re-place instance u_1/psdsp_608
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_621.  Did not re-place instance u_1/psdsp_621
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_7.  Did not re-place instance u_1/psdsp_7
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_245.  Did not re-place instance u_1/psdsp_245
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_196.  Did not re-place instance u_1/psdsp_196
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_387.  Did not re-place instance u_1/psdsp_387
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_466.  Did not re-place instance u_1/psdsp_466
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_587.  Did not re-place instance u_1/psdsp_587
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_655.  Did not re-place instance u_1/psdsp_655
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_128.  Did not re-place instance u_1/psdsp_128
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_183.  Did not re-place instance u_1/psdsp_183
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_285.  Did not re-place instance u_1/psdsp_285
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_366.  Did not re-place instance u_1/psdsp_366
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_757.  Did not re-place instance u_1/psdsp_757
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_503.  Did not re-place instance u_1/psdsp_503
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_554.  Did not re-place instance u_1/psdsp_554
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_625.  Did not re-place instance u_1/psdsp_625
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_706.  Did not re-place instance u_1/psdsp_706
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1080.  Did not re-place instance u_1/psdsp_1080
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_78.  Did not re-place instance u_1/psdsp_78
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_553.  Did not re-place instance u_1/psdsp_553
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_809.  Did not re-place instance u_1/psdsp_809
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1046.  Did not re-place instance u_1/psdsp_1046
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_145.  Did not re-place instance u_1/psdsp_145
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_653.  Did not re-place instance u_1/psdsp_653
INFO: [Physopt 32-662] Processed net u_1/A[0]_repN.  Did not re-place instance u_1/mul_out_reg_i_17_replica
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_10.  Did not re-place instance u_1/psdsp_10
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1063.  Did not re-place instance u_1/psdsp_1063
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_302.  Did not re-place instance u_1/psdsp_302
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_349.  Did not re-place instance u_1/psdsp_349
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_605.  Did not re-place instance u_1/psdsp_605
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_894.  Did not re-place instance u_1/psdsp_894
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_179.  Did not re-place instance u_1/psdsp_179
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_381.  Did not re-place instance u_1/psdsp_381
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_520.  Did not re-place instance u_1/psdsp_520
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_604.  Did not re-place instance u_1/psdsp_604
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_704.  Did not re-place instance u_1/psdsp_704
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_298.  Did not re-place instance u_1/psdsp_298
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_367.  Did not re-place instance u_1/psdsp_367
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_721.  Did not re-place instance u_1/psdsp_721
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_557.  Did not re-place instance u_1/psdsp_557
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_823.  Did not re-place instance u_1/psdsp_823
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_982.  Did not re-place instance u_1/psdsp_982
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_230.  Did not re-place instance u_1/psdsp_230
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_47.  Did not re-place instance u_1/psdsp_47
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_568.  Did not re-place instance u_1/psdsp_568
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_672.  Did not re-place instance u_1/psdsp_672
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_160.  Did not re-place instance u_1/psdsp_160
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_58.  Did not re-place instance u_1/psdsp_58
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_636.  Did not re-place instance u_1/psdsp_636
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_774.  Did not re-place instance u_1/psdsp_774
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_744.  Did not re-place instance u_1/psdsp_744
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1047.  Did not re-place instance u_1/psdsp_1047
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_468.  Did not re-place instance u_1/psdsp_468
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_602.  Did not re-place instance u_1/psdsp_602
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_738.  Did not re-place instance u_1/psdsp_738
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_214.  Did not re-place instance u_1/psdsp_214
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_319.  Did not re-place instance u_1/psdsp_319
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_41.  Did not re-place instance u_1/psdsp_41
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_483.  Did not re-place instance u_1/psdsp_483
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_9.  Did not re-place instance u_1/psdsp_9
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_965.  Did not re-place instance u_1/psdsp_965
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_978.  Did not re-place instance u_1/psdsp_978
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1029.  Did not re-place instance u_1/psdsp_1029
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_415.  Did not re-place instance u_1/psdsp_415
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_353.  Did not re-place instance u_1/psdsp_353
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_638.  Did not re-place instance u_1/psdsp_638
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_162.  Did not re-place instance u_1/psdsp_162
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_863.  Did not re-place instance u_1/psdsp_863
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_995.  Did not re-place instance u_1/psdsp_995
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_264.  Did not re-place instance u_1/psdsp_264
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_75.  Did not re-place instance u_1/psdsp_75
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_993.  Did not re-place instance u_1/psdsp_993
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_724.  Did not re-place instance u_1/psdsp_724
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_111.  Did not re-place instance u_1/psdsp_111
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_26.  Did not re-place instance u_1/psdsp_26
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_438.  Did not re-place instance u_1/psdsp_438
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_670.  Did not re-place instance u_1/psdsp_670
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_778.  Did not re-place instance u_1/psdsp_778
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_891.  Did not re-place instance u_1/psdsp_891
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_996.  Did not re-place instance u_1/psdsp_996
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_177.  Did not re-place instance u_1/psdsp_177
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_43.  Did not re-place instance u_1/psdsp_43
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_519.  Did not re-place instance u_1/psdsp_519
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_534.  Did not re-place instance u_1/psdsp_534
INFO: [Physopt 32-662] Processed net u_1/A[8]_repN.  Did not re-place instance u_1/mul_out_reg_i_9_replica
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_17.  Did not re-place instance u_1/psdsp_17
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_194.  Did not re-place instance u_1/psdsp_194
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_228.  Did not re-place instance u_1/psdsp_228
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_710.  Did not re-place instance u_1/psdsp_710
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_262.  Did not re-place instance u_1/psdsp_262
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_846.  Did not re-place instance u_1/psdsp_846
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_347.  Did not re-place instance u_1/psdsp_347
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_908.  Did not re-place instance u_1/psdsp_908
INFO: [Physopt 32-662] Processed net u_1/A[6]_repN.  Did not re-place instance u_1/mul_out_reg_i_11_replica
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_472.  Did not re-place instance u_1/psdsp_472
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_570.  Did not re-place instance u_1/psdsp_570
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_330.  Did not re-place instance u_1/psdsp_330
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_364.  Did not re-place instance u_1/psdsp_364
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_370.  Did not re-place instance u_1/psdsp_370
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_502.  Did not re-place instance u_1/psdsp_502
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1064.  Did not re-place instance u_1/psdsp_1064
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_13.  Did not re-place instance u_1/psdsp_13
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_404.  Did not re-place instance u_1/psdsp_404
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_500.  Did not re-place instance u_1/psdsp_500
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_642.  Did not re-place instance u_1/psdsp_642
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_829.  Did not re-place instance u_1/psdsp_829
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_523.  Did not re-place instance u_1/psdsp_523
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_60.  Did not re-place instance u_1/psdsp_60
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_64.  Did not re-place instance u_1/psdsp_64
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_925.  Did not re-place instance u_1/psdsp_925
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_910.  Did not re-place instance u_1/psdsp_910
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_213.  Did not re-place instance u_1/psdsp_213
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_574.  Did not re-place instance u_1/psdsp_574
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1061.  Did not re-place instance u_1/psdsp_1061
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_840.  Did not re-place instance u_1/psdsp_840
INFO: [Physopt 32-662] Processed net u_1/A[0].  Did not re-place instance u_1/mul_out_reg_i_17
INFO: [Physopt 32-662] Processed net u_1/A[11]_repN.  Did not re-place instance u_1/mul_out_reg_i_6_replica
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1050.  Did not re-place instance u_1/psdsp_1050
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_315.  Did not re-place instance u_1/psdsp_315
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_398.  Did not re-place instance u_1/psdsp_398
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_81.  Did not re-place instance u_1/psdsp_81
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_927.  Did not re-place instance u_1/psdsp_927
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_999.  Did not re-place instance u_1/psdsp_999
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_693.  Did not re-place instance u_1/psdsp_693
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_98.  Did not re-place instance u_1/psdsp_98
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_791.  Did not re-place instance u_1/psdsp_791
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_944.  Did not re-place instance u_1/psdsp_944
INFO: [Physopt 32-661] Optimized 42 nets.  Re-placed 42 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 42 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-887.194 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3087 ; free virtual = 7561
Phase 8 Placement Based Optimization | Checksum: 1974d70cf

Time (s): cpu = 00:01:44 ; elapsed = 00:00:43 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3087 ; free virtual = 7561

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 MultiInst Placement Optimization | Checksum: 1974d70cf

Time (s): cpu = 00:01:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3087 ; free virtual = 7561

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net img_rom_address[3]_i_9_n_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3080 ; free virtual = 7554
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3080 ; free virtual = 7554
Phase 10 Rewire | Checksum: 26f8b68b9

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3080 ; free virtual = 7554

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 20 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_1/A[6]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[12]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net u_1/A[11]_repN. Replicated 3 times.
INFO: [Physopt 32-572] Net u_1/A[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_1/A[5]. Net driver u_1/mul_out_reg_i_12 was replaced.
INFO: [Physopt 32-572] Net u_1/o1_reg_3_15_12[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net img_addr_counter_reg__0[1]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net u_1/o1_reg_3_15_8[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[2]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-884.267 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3080 ; free virtual = 7554
Phase 11 Critical Cell Optimization | Checksum: 295c28880

Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7554

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 295c28880

Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7554

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 17 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net u_1/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[8]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_1/A[5]_repN_1. Net driver u_1/mul_out_reg_i_12_replica_1 was replaced.
INFO: [Physopt 32-572] Net u_1/A[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[2]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net u_1/A[4]_repN_1. Replicated 1 times.
INFO: [Physopt 32-572] Net u_1/A[11]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-884.742 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7554
Phase 13 Fanout Optimization | Checksum: 25eb38f6a

Time (s): cpu = 00:01:55 ; elapsed = 00:00:49 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3080 ; free virtual = 7554

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/A[3].  Did not re-place instance u_1/mul_out_reg_i_14
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_897.  Did not re-place instance u_1/psdsp_897
INFO: [Physopt 32-662] Processed net u_1/A[9].  Did not re-place instance u_1/mul_out_reg_i_8
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_619.  Did not re-place instance u_1/psdsp_619
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_449.  Did not re-place instance u_1/psdsp_449
INFO: [Physopt 32-662] Processed net u_1/A[7].  Did not re-place instance u_1/mul_out_reg_i_10
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_585.  Did not re-place instance u_1/psdsp_585
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_825.  Did not re-place instance u_1/psdsp_825
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_211.  Did not re-place instance u_1/psdsp_211
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_281.  Did not re-place instance u_1/psdsp_281
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_432.  Did not re-place instance u_1/psdsp_432
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1078.  Did not re-place instance u_1/psdsp_1078
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_30.  Did not re-place instance u_1/psdsp_30
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_451.  Did not re-place instance u_1/psdsp_451
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_959.  Did not re-place instance u_1/psdsp_959
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1027.  Did not re-place instance u_1/psdsp_1027
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_132.  Did not re-place instance u_1/psdsp_132
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_772.  Did not re-place instance u_1/psdsp_772
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_893.  Did not re-place instance u_1/psdsp_893
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_77.  Did not re-place instance u_1/psdsp_77
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_961.  Did not re-place instance u_1/psdsp_961
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_94.  Did not re-place instance u_1/psdsp_94
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_400.  Did not re-place instance u_1/psdsp_400
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1084.  Did not re-place instance u_1/psdsp_1084
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_251.  Did not re-place instance u_1/psdsp_251
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_421.  Did not re-place instance u_1/psdsp_421
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1016.  Did not re-place instance u_1/psdsp_1016
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_115.  Did not re-place instance u_1/psdsp_115
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_126.  Did not re-place instance u_1/psdsp_126
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_591.  Did not re-place instance u_1/psdsp_591
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1033.  Did not re-place instance u_1/psdsp_1033
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_812.  Did not re-place instance u_1/psdsp_812
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_914.  Did not re-place instance u_1/psdsp_914
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_485.  Did not re-place instance u_1/psdsp_485
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1012.  Did not re-place instance u_1/psdsp_1012
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_166.  Did not re-place instance u_1/psdsp_166
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_417.  Did not re-place instance u_1/psdsp_417
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_434.  Did not re-place instance u_1/psdsp_434
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_761.  Did not re-place instance u_1/psdsp_761
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_506.  Did not re-place instance u_1/psdsp_506
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_540.  Did not re-place instance u_1/psdsp_540
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1010.  Did not re-place instance u_1/psdsp_1010
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_551.  Did not re-place instance u_1/psdsp_551
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1067.  Did not re-place instance u_1/psdsp_1067
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_489.  Did not re-place instance u_1/psdsp_489
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_755.  Did not re-place instance u_1/psdsp_755
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_857.  Did not re-place instance u_1/psdsp_857
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_268.  Did not re-place instance u_1/psdsp_268
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_200.  Did not re-place instance u_1/psdsp_200
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_880.  Did not re-place instance u_1/psdsp_880
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_876.  Did not re-place instance u_1/psdsp_876
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_942.  Did not re-place instance u_1/psdsp_942
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_217.  Did not re-place instance u_1/psdsp_217
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_536.  Did not re-place instance u_1/psdsp_536
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_689.  Did not re-place instance u_1/psdsp_689
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1044.  Did not re-place instance u_1/psdsp_1044
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_687.  Did not re-place instance u_1/psdsp_687
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_806.  Did not re-place instance u_1/psdsp_806
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_296.  Did not re-place instance u_1/psdsp_296
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_24.  Did not re-place instance u_1/psdsp_24
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_279.  Did not re-place instance u_1/psdsp_279
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_874.  Did not re-place instance u_1/psdsp_874
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_931.  Did not re-place instance u_1/psdsp_931
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_795.  Did not re-place instance u_1/psdsp_795
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_92.  Did not re-place instance u_1/psdsp_92
INFO: [Physopt 32-662] Processed net u_1/A[6].  Did not re-place instance u_1/mul_out_reg_i_11
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_517.  Did not re-place instance u_1/psdsp_517
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_588.  Did not re-place instance u_1/psdsp_588
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_789.  Did not re-place instance u_1/psdsp_789
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_976.  Did not re-place instance u_1/psdsp_976
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_149.  Did not re-place instance u_1/psdsp_149
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_234.  Did not re-place instance u_1/psdsp_234
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_659.  Did not re-place instance u_1/psdsp_659
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_455.  Did not re-place instance u_1/psdsp_455
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_676.  Did not re-place instance u_1/psdsp_676
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_723.  Did not re-place instance u_1/psdsp_723
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_608.  Did not re-place instance u_1/psdsp_608
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_621.  Did not re-place instance u_1/psdsp_621
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_7.  Did not re-place instance u_1/psdsp_7
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_245.  Did not re-place instance u_1/psdsp_245
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_196.  Did not re-place instance u_1/psdsp_196
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_387.  Did not re-place instance u_1/psdsp_387
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_466.  Did not re-place instance u_1/psdsp_466
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_587.  Did not re-place instance u_1/psdsp_587
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_655.  Did not re-place instance u_1/psdsp_655
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_128.  Did not re-place instance u_1/psdsp_128
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_183.  Did not re-place instance u_1/psdsp_183
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_285.  Did not re-place instance u_1/psdsp_285
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_366.  Did not re-place instance u_1/psdsp_366
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_757.  Did not re-place instance u_1/psdsp_757
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_554.  Did not re-place instance u_1/psdsp_554
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_625.  Did not re-place instance u_1/psdsp_625
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_706.  Did not re-place instance u_1/psdsp_706
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1080.  Did not re-place instance u_1/psdsp_1080
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_78.  Did not re-place instance u_1/psdsp_78
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_553.  Did not re-place instance u_1/psdsp_553
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_809.  Did not re-place instance u_1/psdsp_809
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1046.  Did not re-place instance u_1/psdsp_1046
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_145.  Did not re-place instance u_1/psdsp_145
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_367.  Did not re-place instance u_1/psdsp_367
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_653.  Did not re-place instance u_1/psdsp_653
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_10.  Did not re-place instance u_1/psdsp_10
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1063.  Did not re-place instance u_1/psdsp_1063
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_302.  Did not re-place instance u_1/psdsp_302
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_349.  Did not re-place instance u_1/psdsp_349
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_605.  Did not re-place instance u_1/psdsp_605
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_894.  Did not re-place instance u_1/psdsp_894
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_179.  Did not re-place instance u_1/psdsp_179
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_381.  Did not re-place instance u_1/psdsp_381
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_604.  Did not re-place instance u_1/psdsp_604
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_704.  Did not re-place instance u_1/psdsp_704
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_571.  Did not re-place instance u_1/psdsp_571
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_298.  Did not re-place instance u_1/psdsp_298
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_316.  Did not re-place instance u_1/psdsp_316
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_721.  Did not re-place instance u_1/psdsp_721
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_557.  Did not re-place instance u_1/psdsp_557
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_823.  Did not re-place instance u_1/psdsp_823
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_982.  Did not re-place instance u_1/psdsp_982
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_230.  Did not re-place instance u_1/psdsp_230
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_47.  Did not re-place instance u_1/psdsp_47
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_568.  Did not re-place instance u_1/psdsp_568
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_672.  Did not re-place instance u_1/psdsp_672
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_160.  Did not re-place instance u_1/psdsp_160
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_58.  Did not re-place instance u_1/psdsp_58
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_636.  Did not re-place instance u_1/psdsp_636
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_774.  Did not re-place instance u_1/psdsp_774
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_744.  Did not re-place instance u_1/psdsp_744
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1047.  Did not re-place instance u_1/psdsp_1047
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_468.  Did not re-place instance u_1/psdsp_468
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_602.  Did not re-place instance u_1/psdsp_602
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_738.  Did not re-place instance u_1/psdsp_738
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_214.  Did not re-place instance u_1/psdsp_214
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_319.  Did not re-place instance u_1/psdsp_319
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_41.  Did not re-place instance u_1/psdsp_41
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_483.  Did not re-place instance u_1/psdsp_483
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_9.  Did not re-place instance u_1/psdsp_9
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_965.  Did not re-place instance u_1/psdsp_965
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_978.  Did not re-place instance u_1/psdsp_978
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1029.  Did not re-place instance u_1/psdsp_1029
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_415.  Did not re-place instance u_1/psdsp_415
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_353.  Did not re-place instance u_1/psdsp_353
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_638.  Did not re-place instance u_1/psdsp_638
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_162.  Did not re-place instance u_1/psdsp_162
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_863.  Did not re-place instance u_1/psdsp_863
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_995.  Did not re-place instance u_1/psdsp_995
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_264.  Did not re-place instance u_1/psdsp_264
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_75.  Did not re-place instance u_1/psdsp_75
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_928.  Did not re-place instance u_1/psdsp_928
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_993.  Did not re-place instance u_1/psdsp_993
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_724.  Did not re-place instance u_1/psdsp_724
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_111.  Did not re-place instance u_1/psdsp_111
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_26.  Did not re-place instance u_1/psdsp_26
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_438.  Did not re-place instance u_1/psdsp_438
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_639.  Did not re-place instance u_1/psdsp_639
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_670.  Did not re-place instance u_1/psdsp_670
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_778.  Did not re-place instance u_1/psdsp_778
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_891.  Did not re-place instance u_1/psdsp_891
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_996.  Did not re-place instance u_1/psdsp_996
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_177.  Did not re-place instance u_1/psdsp_177
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_43.  Did not re-place instance u_1/psdsp_43
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_519.  Did not re-place instance u_1/psdsp_519
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_534.  Did not re-place instance u_1/psdsp_534
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_194.  Did not re-place instance u_1/psdsp_194
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_228.  Did not re-place instance u_1/psdsp_228
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_710.  Did not re-place instance u_1/psdsp_710
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_333.  Did not re-place instance u_1/psdsp_333
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_262.  Did not re-place instance u_1/psdsp_262
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_846.  Did not re-place instance u_1/psdsp_846
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_347.  Did not re-place instance u_1/psdsp_347
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_908.  Did not re-place instance u_1/psdsp_908
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_472.  Did not re-place instance u_1/psdsp_472
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_570.  Did not re-place instance u_1/psdsp_570
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_330.  Did not re-place instance u_1/psdsp_330
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_364.  Did not re-place instance u_1/psdsp_364
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_370.  Did not re-place instance u_1/psdsp_370
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_502.  Did not re-place instance u_1/psdsp_502
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1064.  Did not re-place instance u_1/psdsp_1064
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_13.  Did not re-place instance u_1/psdsp_13
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_404.  Did not re-place instance u_1/psdsp_404
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_500.  Did not re-place instance u_1/psdsp_500
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_642.  Did not re-place instance u_1/psdsp_642
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_829.  Did not re-place instance u_1/psdsp_829
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_523.  Did not re-place instance u_1/psdsp_523
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_60.  Did not re-place instance u_1/psdsp_60
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_64.  Did not re-place instance u_1/psdsp_64
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_925.  Did not re-place instance u_1/psdsp_925
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_910.  Did not re-place instance u_1/psdsp_910
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_213.  Did not re-place instance u_1/psdsp_213
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_574.  Did not re-place instance u_1/psdsp_574
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1061.  Did not re-place instance u_1/psdsp_1061
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_840.  Did not re-place instance u_1/psdsp_840
INFO: [Physopt 32-662] Processed net u_1/A[0]_repN.  Did not re-place instance u_1/mul_out_reg_i_17_replica
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1050.  Did not re-place instance u_1/psdsp_1050
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_315.  Did not re-place instance u_1/psdsp_315
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_398.  Did not re-place instance u_1/psdsp_398
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_81.  Did not re-place instance u_1/psdsp_81
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_927.  Did not re-place instance u_1/psdsp_927
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_999.  Did not re-place instance u_1/psdsp_999
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_693.  Did not re-place instance u_1/psdsp_693
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_98.  Did not re-place instance u_1/psdsp_98
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_645.  Did not re-place instance u_1/psdsp_645
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_747.  Did not re-place instance u_1/psdsp_747
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_791.  Did not re-place instance u_1/psdsp_791
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_944.  Did not re-place instance u_1/psdsp_944
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_730.  Did not re-place instance u_1/psdsp_730
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_237.  Did not re-place instance u_1/psdsp_237
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_282.  Did not re-place instance u_1/psdsp_282
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_849.  Did not re-place instance u_1/psdsp_849
INFO: [Physopt 32-662] Processed net u_1/A[8]_repN.  Did not re-place instance u_1/mul_out_reg_i_9_replica
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_61.  Did not re-place instance u_1/psdsp_61
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_917.  Did not re-place instance u_1/psdsp_917
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_288.  Did not re-place instance u_1/psdsp_288
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_543.  Did not re-place instance u_1/psdsp_543
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_860.  Did not re-place instance u_1/psdsp_860
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_826.  Did not re-place instance u_1/psdsp_826
INFO: [Physopt 32-662] Processed net u_1/A[5]_repN_1.  Did not re-place instance u_1/mul_out_reg_i_12_replica_1
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_27.  Did not re-place instance u_1/psdsp_27
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_299.  Did not re-place instance u_1/psdsp_299
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_741.  Did not re-place instance u_1/psdsp_741
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_197.  Did not re-place instance u_1/psdsp_197
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_247.  Did not re-place instance u_1/psdsp_247
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_696.  Did not re-place instance u_1/psdsp_696
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_271.  Did not re-place instance u_1/psdsp_271
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_384.  Did not re-place instance u_1/psdsp_384
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_537.  Did not re-place instance u_1/psdsp_537
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_289.  Did not re-place instance u_1/psdsp_289
INFO: [Physopt 32-661] Optimized 24 nets.  Re-placed 24 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 24 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-880.479 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553
Phase 14 Placement Based Optimization | Checksum: 1f547204e

Time (s): cpu = 00:02:31 ; elapsed = 00:01:02 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 MultiInst Placement Optimization | Checksum: 1f547204e

Time (s): cpu = 00:02:32 ; elapsed = 00:01:03 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553
Phase 16 Rewire | Checksum: 1f547204e

Time (s): cpu = 00:02:32 ; elapsed = 00:01:03 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 16 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net u_1/A[6]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_1/A[11]_repN_2. Net driver u_1/mul_out_reg_i_6_replica_2 was replaced.
INFO: [Physopt 32-572] Net u_1/A[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net u_1/A[11]_repN_3. Net driver u_1/mul_out_reg_i_6_replica_3 was replaced.
INFO: [Physopt 32-572] Net u_1/A[12]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/A[4]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net u_1/o1_reg_3_15_8[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.043 | TNS=-880.128 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553
Phase 17 Critical Cell Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:33 ; elapsed = 00:01:03 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_2_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_3_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o2_reg_1_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-780] Instance u_1/o31_reg[7] has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o3_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-780] Instance u_1/o31_reg[15] has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o3_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_1/o1_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-780] Instance u_1/o31_reg[7] has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-780] Instance u_1/o31_reg[15] has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 18 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 14 nets.  Swapped 152 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 152 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.030 | TNS=-853.287 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553
Phase 26 Critical Pin Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Very High Fanout Optimization | Checksum: 1c6a0bdc9

Time (s): cpu = 00:02:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3079 ; free virtual = 7553

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net u_1/A[3].  Did not re-place instance u_1/mul_out_reg_i_14
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_897.  Did not re-place instance u_1/psdsp_897
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_30.  Did not re-place instance u_1/psdsp_30
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_132.  Did not re-place instance u_1/psdsp_132
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1084.  Did not re-place instance u_1/psdsp_1084
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_251.  Did not re-place instance u_1/psdsp_251
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_421.  Did not re-place instance u_1/psdsp_421
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1016.  Did not re-place instance u_1/psdsp_1016
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_115.  Did not re-place instance u_1/psdsp_115
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_591.  Did not re-place instance u_1/psdsp_591
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1033.  Did not re-place instance u_1/psdsp_1033
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_812.  Did not re-place instance u_1/psdsp_812
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_914.  Did not re-place instance u_1/psdsp_914
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_166.  Did not re-place instance u_1/psdsp_166
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_761.  Did not re-place instance u_1/psdsp_761
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_506.  Did not re-place instance u_1/psdsp_506
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_540.  Did not re-place instance u_1/psdsp_540
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1067.  Did not re-place instance u_1/psdsp_1067
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_489.  Did not re-place instance u_1/psdsp_489
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_268.  Did not re-place instance u_1/psdsp_268
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_200.  Did not re-place instance u_1/psdsp_200
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_880.  Did not re-place instance u_1/psdsp_880
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_217.  Did not re-place instance u_1/psdsp_217
INFO: [Physopt 32-662] Processed net u_1/A[6].  Did not re-place instance u_1/mul_out_reg_i_11
INFO: [Physopt 32-662] Processed net u_1/A[9].  Did not re-place instance u_1/mul_out_reg_i_8
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_619.  Did not re-place instance u_1/psdsp_619
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_554.  Did not re-place instance u_1/psdsp_554
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_503.  Did not re-place instance u_1/psdsp_503
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_449.  Did not re-place instance u_1/psdsp_449
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_78.  Did not re-place instance u_1/psdsp_78
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_809.  Did not re-place instance u_1/psdsp_809
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_367.  Did not re-place instance u_1/psdsp_367
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_585.  Did not re-place instance u_1/psdsp_585
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_211.  Did not re-place instance u_1/psdsp_211
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_10.  Did not re-place instance u_1/psdsp_10
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_432.  Did not re-place instance u_1/psdsp_432
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_605.  Did not re-place instance u_1/psdsp_605
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_931.  Did not re-place instance u_1/psdsp_931
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1078.  Did not re-place instance u_1/psdsp_1078
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_795.  Did not re-place instance u_1/psdsp_795
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_571.  Did not re-place instance u_1/psdsp_571
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_959.  Did not re-place instance u_1/psdsp_959
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1027.  Did not re-place instance u_1/psdsp_1027
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_149.  Did not re-place instance u_1/psdsp_149
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_234.  Did not re-place instance u_1/psdsp_234
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_659.  Did not re-place instance u_1/psdsp_659
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_772.  Did not re-place instance u_1/psdsp_772
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_455.  Did not re-place instance u_1/psdsp_455
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_676.  Did not re-place instance u_1/psdsp_676
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_608.  Did not re-place instance u_1/psdsp_608
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1047.  Did not re-place instance u_1/psdsp_1047
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_894.  Did not re-place instance u_1/psdsp_894
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_214.  Did not re-place instance u_1/psdsp_214
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_387.  Did not re-place instance u_1/psdsp_387
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_183.  Did not re-place instance u_1/psdsp_183
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_285.  Did not re-place instance u_1/psdsp_285
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_316.  Did not re-place instance u_1/psdsp_316
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_625.  Did not re-place instance u_1/psdsp_625
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_928.  Did not re-place instance u_1/psdsp_928
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_724.  Did not re-place instance u_1/psdsp_724
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_126.  Did not re-place instance u_1/psdsp_126
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_302.  Did not re-place instance u_1/psdsp_302
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_639.  Did not re-place instance u_1/psdsp_639
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_996.  Did not re-place instance u_1/psdsp_996
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_557.  Did not re-place instance u_1/psdsp_557
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_982.  Did not re-place instance u_1/psdsp_982
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_47.  Did not re-place instance u_1/psdsp_47
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_333.  Did not re-place instance u_1/psdsp_333
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_744.  Did not re-place instance u_1/psdsp_744
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1010.  Did not re-place instance u_1/psdsp_1010
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_319.  Did not re-place instance u_1/psdsp_319
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_551.  Did not re-place instance u_1/psdsp_551
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_965.  Did not re-place instance u_1/psdsp_965
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_353.  Did not re-place instance u_1/psdsp_353
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_755.  Did not re-place instance u_1/psdsp_755
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_857.  Did not re-place instance u_1/psdsp_857
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_863.  Did not re-place instance u_1/psdsp_863
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1064.  Did not re-place instance u_1/psdsp_1064
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_942.  Did not re-place instance u_1/psdsp_942
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_438.  Did not re-place instance u_1/psdsp_438
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_778.  Did not re-place instance u_1/psdsp_778
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_710.  Did not re-place instance u_1/psdsp_710
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_846.  Did not re-place instance u_1/psdsp_846
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_472.  Did not re-place instance u_1/psdsp_472
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1044.  Did not re-place instance u_1/psdsp_1044
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_370.  Did not re-place instance u_1/psdsp_370
INFO: [Physopt 32-662] Processed net u_1/A[0]_repN.  Did not re-place instance u_1/mul_out_reg_i_17_replica
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_13.  Did not re-place instance u_1/psdsp_13
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_404.  Did not re-place instance u_1/psdsp_404
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_642.  Did not re-place instance u_1/psdsp_642
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_645.  Did not re-place instance u_1/psdsp_645
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_829.  Did not re-place instance u_1/psdsp_829
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_523.  Did not re-place instance u_1/psdsp_523
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_64.  Did not re-place instance u_1/psdsp_64
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_747.  Did not re-place instance u_1/psdsp_747
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_687.  Did not re-place instance u_1/psdsp_687
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_526.  Did not re-place instance u_1/psdsp_526
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_730.  Did not re-place instance u_1/psdsp_730
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_806.  Did not re-place instance u_1/psdsp_806
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_237.  Did not re-place instance u_1/psdsp_237
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_282.  Did not re-place instance u_1/psdsp_282
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_849.  Did not re-place instance u_1/psdsp_849
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_61.  Did not re-place instance u_1/psdsp_61
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_917.  Did not re-place instance u_1/psdsp_917
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_574.  Did not re-place instance u_1/psdsp_574
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_296.  Did not re-place instance u_1/psdsp_296
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_24.  Did not re-place instance u_1/psdsp_24
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_288.  Did not re-place instance u_1/psdsp_288
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_543.  Did not re-place instance u_1/psdsp_543
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_860.  Did not re-place instance u_1/psdsp_860
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_826.  Did not re-place instance u_1/psdsp_826
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1050.  Did not re-place instance u_1/psdsp_1050
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1081.  Did not re-place instance u_1/psdsp_1081
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_27.  Did not re-place instance u_1/psdsp_27
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_279.  Did not re-place instance u_1/psdsp_279
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_81.  Did not re-place instance u_1/psdsp_81
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_999.  Did not re-place instance u_1/psdsp_999
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_693.  Did not re-place instance u_1/psdsp_693
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_874.  Did not re-place instance u_1/psdsp_874
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_98.  Did not re-place instance u_1/psdsp_98
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_299.  Did not re-place instance u_1/psdsp_299
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_741.  Did not re-place instance u_1/psdsp_741
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_197.  Did not re-place instance u_1/psdsp_197
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_696.  Did not re-place instance u_1/psdsp_696
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_92.  Did not re-place instance u_1/psdsp_92
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_271.  Did not re-place instance u_1/psdsp_271
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_384.  Did not re-place instance u_1/psdsp_384
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_517.  Did not re-place instance u_1/psdsp_517
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_537.  Did not re-place instance u_1/psdsp_537
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_707.  Did not re-place instance u_1/psdsp_707
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_789.  Did not re-place instance u_1/psdsp_789
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_976.  Did not re-place instance u_1/psdsp_976
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_673.  Did not re-place instance u_1/psdsp_673
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_7.  Did not re-place instance u_1/psdsp_7
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_758.  Did not re-place instance u_1/psdsp_758
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_945.  Did not re-place instance u_1/psdsp_945
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_231.  Did not re-place instance u_1/psdsp_231
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_245.  Did not re-place instance u_1/psdsp_245
INFO: [Physopt 32-662] Processed net u_1/A[7].  Did not re-place instance u_1/mul_out_reg_i_10
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_146.  Did not re-place instance u_1/psdsp_146
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_350.  Did not re-place instance u_1/psdsp_350
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_466.  Did not re-place instance u_1/psdsp_466
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_622.  Did not re-place instance u_1/psdsp_622
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_825.  Did not re-place instance u_1/psdsp_825
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_900.  Did not re-place instance u_1/psdsp_900
INFO: [Physopt 32-662] Processed net u_1/A[10].  Did not re-place instance u_1/mul_out_reg_i_7
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_281.  Did not re-place instance u_1/psdsp_281
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_418.  Did not re-place instance u_1/psdsp_418
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_16.  Did not re-place instance u_1/psdsp_16
INFO: [Physopt 32-662] Processed net u_1/A[0].  Did not re-place instance u_1/mul_out_reg_i_17
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_486.  Did not re-place instance u_1/psdsp_486
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_248.  Did not re-place instance u_1/psdsp_248
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_653.  Did not re-place instance u_1/psdsp_653
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_893.  Did not re-place instance u_1/psdsp_893
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_381.  Did not re-place instance u_1/psdsp_381
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_704.  Did not re-place instance u_1/psdsp_704
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_77.  Did not re-place instance u_1/psdsp_77
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_84.  Did not re-place instance u_1/psdsp_84
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_721.  Did not re-place instance u_1/psdsp_721
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_792.  Did not re-place instance u_1/psdsp_792
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_961.  Did not re-place instance u_1/psdsp_961
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_451.  Did not re-place instance u_1/psdsp_451
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_823.  Did not re-place instance u_1/psdsp_823
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_94.  Did not re-place instance u_1/psdsp_94
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_400.  Did not re-place instance u_1/psdsp_400
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_568.  Did not re-place instance u_1/psdsp_568
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_911.  Did not re-place instance u_1/psdsp_911
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_160.  Did not re-place instance u_1/psdsp_160
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_58.  Did not re-place instance u_1/psdsp_58
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_636.  Did not re-place instance u_1/psdsp_636
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_602.  Did not re-place instance u_1/psdsp_602
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_738.  Did not re-place instance u_1/psdsp_738
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_41.  Did not re-place instance u_1/psdsp_41
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_483.  Did not re-place instance u_1/psdsp_483
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_95.  Did not re-place instance u_1/psdsp_95
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_415.  Did not re-place instance u_1/psdsp_415
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_44.  Did not re-place instance u_1/psdsp_44
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_469.  Did not re-place instance u_1/psdsp_469
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_485.  Did not re-place instance u_1/psdsp_485
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1012.  Did not re-place instance u_1/psdsp_1012
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_112.  Did not re-place instance u_1/psdsp_112
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_417.  Did not re-place instance u_1/psdsp_417
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_434.  Did not re-place instance u_1/psdsp_434
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_75.  Did not re-place instance u_1/psdsp_75
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_993.  Did not re-place instance u_1/psdsp_993
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_775.  Did not re-place instance u_1/psdsp_775
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_180.  Did not re-place instance u_1/psdsp_180
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_670.  Did not re-place instance u_1/psdsp_670
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_891.  Did not re-place instance u_1/psdsp_891
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_177.  Did not re-place instance u_1/psdsp_177
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_520.  Did not re-place instance u_1/psdsp_520
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_534.  Did not re-place instance u_1/psdsp_534
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_194.  Did not re-place instance u_1/psdsp_194
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_228.  Did not re-place instance u_1/psdsp_228
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_262.  Did not re-place instance u_1/psdsp_262
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_876.  Did not re-place instance u_1/psdsp_876
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_347.  Did not re-place instance u_1/psdsp_347
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_452.  Did not re-place instance u_1/psdsp_452
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_908.  Did not re-place instance u_1/psdsp_908
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_536.  Did not re-place instance u_1/psdsp_536
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_689.  Did not re-place instance u_1/psdsp_689
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_330.  Did not re-place instance u_1/psdsp_330
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_364.  Did not re-place instance u_1/psdsp_364
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_843.  Did not re-place instance u_1/psdsp_843
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_129.  Did not re-place instance u_1/psdsp_129
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_962.  Did not re-place instance u_1/psdsp_962
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_401.  Did not re-place instance u_1/psdsp_401
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_500.  Did not re-place instance u_1/psdsp_500
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_925.  Did not re-place instance u_1/psdsp_925
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_154.  Did not re-place instance u_1/psdsp_154
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_163.  Did not re-place instance u_1/psdsp_163
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_951.  Did not re-place instance u_1/psdsp_951
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1061.  Did not re-place instance u_1/psdsp_1061
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_339.  Did not re-place instance u_1/psdsp_339
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_435.  Did not re-place instance u_1/psdsp_435
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_840.  Did not re-place instance u_1/psdsp_840
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_970.  Did not re-place instance u_1/psdsp_970
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_398.  Did not re-place instance u_1/psdsp_398
INFO: [Physopt 32-662] Processed net u_1/A[14].  Did not re-place instance u_1/mul_out_reg_i_3
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1053.  Did not re-place instance u_1/psdsp_1053
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_441.  Did not re-place instance u_1/psdsp_441
INFO: [Physopt 32-662] Processed net u_1/A[8]_repN.  Did not re-place instance u_1/mul_out_reg_i_9_replica
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_594.  Did not re-place instance u_1/psdsp_594
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_1019.  Did not re-place instance u_1/psdsp_1019
INFO: [Physopt 32-661] Optimized 26 nets.  Re-placed 26 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 26 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.030 | TNS=-850.318 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7553
Phase 28 Placement Based Optimization | Checksum: 1c02e198b

Time (s): cpu = 00:03:11 ; elapsed = 00:01:18 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7553

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 29 MultiInst Placement Optimization | Checksum: 1c02e198b

Time (s): cpu = 00:03:11 ; elapsed = 00:01:18 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7553

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.030 | TNS=-850.318 |
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_897.  Did not re-place instance u_1/psdsp_897
INFO: [Physopt 32-702] Processed net u_1/psdsp_n_897. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_1/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_1/A[3].  Did not re-place instance u_1/mul_out_reg_i_14
INFO: [Physopt 32-702] Processed net u_1/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_1/o2_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_1/o2_reg_0_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_1/psdsp_n_897.  Did not re-place instance u_1/psdsp_897
INFO: [Physopt 32-702] Processed net u_1/psdsp_n_897. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_1/A[3].  Did not re-place instance u_1/mul_out_reg_i_14
INFO: [Physopt 32-702] Processed net u_1/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_1/o2_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.030 | TNS=-850.318 |
Phase 30 Critical Path Optimization | Checksum: 235edb916

Time (s): cpu = 00:03:16 ; elapsed = 00:01:20 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7552

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 235edb916

Time (s): cpu = 00:03:16 ; elapsed = 00:01:20 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7552
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7552
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.030 | TNS=-850.318 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.598  |          6.331  |           35  |              0  |                    17  |           0  |           3  |  00:00:11  |
|  Placement Based       |          0.018  |         61.279  |            0  |              0  |                   191  |           0  |           4  |  00:00:56  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:01  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell         |          0.000  |          6.260  |           15  |              0  |                    19  |           0  |           3  |  00:00:04  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           4  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.013  |         26.841  |            0  |              0  |                    14  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total                 |          0.629  |        100.711  |           50  |              0  |                   241  |           4  |          30  |  00:01:15  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7552
Ending Physical Synthesis Task | Checksum: 2670c818b

Time (s): cpu = 00:03:16 ; elapsed = 00:01:20 . Memory (MB): peak = 2782.223 ; gain = 0.000 ; free physical = 3078 ; free virtual = 7552
INFO: [Common 17-83] Releasing license: Implementation
1190 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:17 ; elapsed = 00:01:21 . Memory (MB): peak = 2782.223 ; gain = 0.004 ; free physical = 3107 ; free virtual = 7582
# route_design -directive NoTimingRelaxation
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b6c819f1 ConstDB: 0 ShapeSum: edd08d7b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "conv1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1a8bf6ff1

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 3263.887 ; gain = 481.664 ; free physical = 2707 ; free virtual = 7167
Post Restoration Checksum: NetGraph: c68afa3b NumContArr: e23475b6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a8bf6ff1

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 3263.887 ; gain = 481.664 ; free physical = 2701 ; free virtual = 7169

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a8bf6ff1

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 3275.633 ; gain = 493.410 ; free physical = 2659 ; free virtual = 7135

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a8bf6ff1

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 3275.633 ; gain = 493.410 ; free physical = 2659 ; free virtual = 7135
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15c09e35b

Time (s): cpu = 00:01:49 ; elapsed = 00:01:05 . Memory (MB): peak = 3323.211 ; gain = 540.988 ; free physical = 2649 ; free virtual = 7124
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.931 | TNS=-734.201| WHS=0.077  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1c3bdfdf6

Time (s): cpu = 00:01:51 ; elapsed = 00:01:06 . Memory (MB): peak = 3323.211 ; gain = 540.988 ; free physical = 2640 ; free virtual = 7115

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19b46d32b

Time (s): cpu = 00:02:14 ; elapsed = 00:01:16 . Memory (MB): peak = 3339.445 ; gain = 557.223 ; free physical = 2444 ; free virtual = 6969

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.035 | TNS=-1121.147| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1952bed9c

Time (s): cpu = 00:02:30 ; elapsed = 00:01:25 . Memory (MB): peak = 3339.445 ; gain = 557.223 ; free physical = 2330 ; free virtual = 7086

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.041 | TNS=-1103.662| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2320d2afd

Time (s): cpu = 00:02:31 ; elapsed = 00:01:25 . Memory (MB): peak = 3339.445 ; gain = 557.223 ; free physical = 2333 ; free virtual = 7089
Phase 4 Rip-up And Reroute | Checksum: 2320d2afd

Time (s): cpu = 00:02:31 ; elapsed = 00:01:26 . Memory (MB): peak = 3339.445 ; gain = 557.223 ; free physical = 2325 ; free virtual = 7089

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2320d2afd

Time (s): cpu = 00:02:31 ; elapsed = 00:01:26 . Memory (MB): peak = 3339.445 ; gain = 557.223 ; free physical = 2325 ; free virtual = 7089
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.035 | TNS=-1121.147| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1669d7855

Time (s): cpu = 00:02:39 ; elapsed = 00:01:31 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2316 ; free virtual = 7072

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1669d7855

Time (s): cpu = 00:02:39 ; elapsed = 00:01:31 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2316 ; free virtual = 7072
Phase 5 Delay and Skew Optimization | Checksum: 1669d7855

Time (s): cpu = 00:02:39 ; elapsed = 00:01:31 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2308 ; free virtual = 7072

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 189d47893

Time (s): cpu = 00:02:40 ; elapsed = 00:01:31 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2309 ; free virtual = 7073
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.035 | TNS=-1104.664| WHS=0.125  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 189d47893

Time (s): cpu = 00:02:40 ; elapsed = 00:01:31 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2309 ; free virtual = 7073
Phase 6 Post Hold Fix | Checksum: 189d47893

Time (s): cpu = 00:02:40 ; elapsed = 00:01:31 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2309 ; free virtual = 7073

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 110d007f4

Time (s): cpu = 00:02:41 ; elapsed = 00:01:32 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2309 ; free virtual = 7073
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.035 | TNS=-1104.664| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 110d007f4

Time (s): cpu = 00:02:41 ; elapsed = 00:01:32 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2309 ; free virtual = 7073

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.396186 %
  Global Horizontal Routing Utilization  = 0.336741 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 110d007f4

Time (s): cpu = 00:02:43 ; elapsed = 00:01:32 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2305 ; free virtual = 7069

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 110d007f4

Time (s): cpu = 00:02:43 ; elapsed = 00:01:32 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2305 ; free virtual = 7069

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 14a8a4a53

Time (s): cpu = 00:02:43 ; elapsed = 00:01:33 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2305 ; free virtual = 7069

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2371 ; free virtual = 7135
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.961. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1957ceca3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2414 ; free virtual = 7171
Phase 11 Incr Placement Change | Checksum: 14a8a4a53

Time (s): cpu = 00:03:28 ; elapsed = 00:02:15 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2414 ; free virtual = 7171

Phase 12 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "conv1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 1a9c9f0fa

Time (s): cpu = 00:03:50 ; elapsed = 00:02:37 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2417 ; free virtual = 7166
Post Restoration Checksum: NetGraph: c4778f01 NumContArr: cafaf6f6 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 18f7285f7

Time (s): cpu = 00:03:51 ; elapsed = 00:02:38 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2374 ; free virtual = 7138

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 18f7285f7

Time (s): cpu = 00:03:51 ; elapsed = 00:02:38 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2341 ; free virtual = 7105

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 8e0606d9

Time (s): cpu = 00:03:51 ; elapsed = 00:02:38 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2341 ; free virtual = 7105
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 16f649b5b

Time (s): cpu = 00:03:55 ; elapsed = 00:02:40 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2345 ; free virtual = 7101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.961 | TNS=-1055.520| WHS=0.088  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 12222907d

Time (s): cpu = 00:03:56 ; elapsed = 00:02:41 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2336 ; free virtual = 7093

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: bf13f699

Time (s): cpu = 00:04:02 ; elapsed = 00:02:43 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2320 ; free virtual = 7076

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.968 | TNS=-1106.094| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: f9324d62

Time (s): cpu = 00:04:05 ; elapsed = 00:02:46 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2318 ; free virtual = 7075

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.971 | TNS=-1083.727| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 2279faf42

Time (s): cpu = 00:04:07 ; elapsed = 00:02:48 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2320 ; free virtual = 7076
Phase 15 Rip-up And Reroute | Checksum: 2279faf42

Time (s): cpu = 00:04:07 ; elapsed = 00:02:48 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2312 ; free virtual = 7076

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 2279faf42

Time (s): cpu = 00:04:07 ; elapsed = 00:02:48 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2312 ; free virtual = 7076
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.968 | TNS=-1106.094| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 26700ac27

Time (s): cpu = 00:04:09 ; elapsed = 00:02:50 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2307 ; free virtual = 7063

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 26700ac27

Time (s): cpu = 00:04:09 ; elapsed = 00:02:50 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2307 ; free virtual = 7063
Phase 16 Delay and Skew Optimization | Checksum: 26700ac27

Time (s): cpu = 00:04:09 ; elapsed = 00:02:50 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2307 ; free virtual = 7063

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1da33c251

Time (s): cpu = 00:04:10 ; elapsed = 00:02:50 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2299 ; free virtual = 7063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.968 | TNS=-1095.489| WHS=0.125  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1da33c251

Time (s): cpu = 00:04:10 ; elapsed = 00:02:50 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2299 ; free virtual = 7063
Phase 17 Post Hold Fix | Checksum: 1da33c251

Time (s): cpu = 00:04:10 ; elapsed = 00:02:50 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2299 ; free virtual = 7063

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1834a05ee

Time (s): cpu = 00:04:11 ; elapsed = 00:02:51 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2299 ; free virtual = 7064
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.968 | TNS=-1095.489| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1834a05ee

Time (s): cpu = 00:04:11 ; elapsed = 00:02:51 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2299 ; free virtual = 7064

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.404912 %
  Global Horizontal Routing Utilization  = 0.340565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 1834a05ee

Time (s): cpu = 00:04:13 ; elapsed = 00:02:51 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2295 ; free virtual = 7059

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 1834a05ee

Time (s): cpu = 00:04:13 ; elapsed = 00:02:51 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2295 ; free virtual = 7059

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 144cf391d

Time (s): cpu = 00:04:13 ; elapsed = 00:02:51 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2294 ; free virtual = 7058

Phase 22 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.965 | TNS=-1092.693| WHS=0.125  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 1e9c57ff6

Time (s): cpu = 00:04:17 ; elapsed = 00:02:53 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2310 ; free virtual = 7075
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:17 ; elapsed = 00:02:53 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2622 ; free virtual = 7386

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:21 ; elapsed = 00:02:55 . Memory (MB): peak = 3353.445 ; gain = 571.223 ; free physical = 2622 ; free virtual = 7386
# report_timing 
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 12:47:26 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : conv1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 u_1/o2_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_1/psdsp_690/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 2.249ns (54.779%)  route 1.857ns (45.221%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2783, unset)         0.508     0.508    u_1/clk
    RAMB36_X5Y14         RAMB36E1                                     r  u_1/o2_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.915     2.423 r  u_1/o2_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.488    u_1/o2_reg_0_6_n_0
    RAMB36_X5Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.291     2.779 r  u_1/o2_reg_1_6/DOADO[0]
                         net (fo=4, routed)           1.585     4.364    u_1/o2_reg[6]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.043     4.407 r  u_1/mul_out_reg_i_11_replica_1/O
                         net (fo=4, routed)           0.206     4.614    u_1/A[6]_repN_1
    SLICE_X46Y38         FDRE                                         r  u_1/psdsp_690/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2783, unset)         0.483     3.683    u_1/clk
    SLICE_X46Y38         FDRE                                         r  u_1/psdsp_690/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)        0.001     3.648    u_1/psdsp_690
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                 -0.965    




vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi wrapper_image.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi wrapper_image.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi conv1.sv.old 
WARNING: [Common 17-259] Unknown Tcl command 'vi conv1.sv.old' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
delete_fileset constr
source synth.tcl 
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/conv1/rom.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/conv1/biasing.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/conv1/conv1.sv' cannot be added to the project because it already exists in the project, skipping this file
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top conv1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2761 ; free virtual = 7512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv1' [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:10]
	Parameter WOUT bound to: 128 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter W_IN bound to: 258 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 3 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "registers" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:47]
INFO: [Synth 8-6157] synthesizing module 'conv_mac' [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'conv_mac' (1#1) [/home/gsaied/Desktop/old_rtl/conv1/conv_mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:210]
INFO: [Synth 8-6157] synthesizing module 'biasing_rom' [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_rom' (2#1) [/home/gsaied/Desktop/old_rtl/conv1/biasing.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_1' [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:120]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:123]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:126]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:150]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:153]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:156]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:159]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:162]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:165]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:168]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:171]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:174]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:177]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:180]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:183]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:186]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:189]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:192]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:195]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:198]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:201]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:204]
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:206]
INFO: [Synth 8-3876] $readmem data file 'file_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_1' (3#1) [/home/gsaied/Desktop/old_rtl/conv1/rom.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_image' [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ADDR bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:12]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:18]
INFO: [Synth 8-3876] $readmem data file 'first_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:21]
INFO: [Synth 8-3876] $readmem data file 'second_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:22]
INFO: [Synth 8-3876] $readmem data file 'third_part.mem' is read successfully [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:23]
WARNING: [Synth 8-6014] Unused sequential element o21_reg was removed.  [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:36]
WARNING: [Synth 8-6014] Unused sequential element o31_reg was removed.  [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:37]
WARNING: [Synth 8-6014] Unused sequential element o11_reg was removed.  [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_image' (4#1) [/home/gsaied/Desktop/old_rtl/conv1/wrapper_image.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'conv1' (5#1) [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2661 ; free virtual = 7426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2683 ; free virtual = 7441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2683 ; free virtual = 7441
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2617 ; free virtual = 7367
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2615 ; free virtual = 7365
Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2615 ; free virtual = 7365
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2702 ; free virtual = 7452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2702 ; free virtual = 7452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2702 ; free virtual = 7452
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "first_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "second_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "third_part" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gsaied/Desktop/old_rtl/conv1/conv1.sv:129]
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2652 ; free virtual = 7403
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 64    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 261   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input     18 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 258   
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wrapper_image 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module conv_mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/mul_out1 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/mul_out1 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/mul_out1 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/mul_out1 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/mul_out1 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/mul_out1 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/mul_out1 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/mul_out1 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/mul_out1 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/mul_out1 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/mul_out1 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/mul_out1 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/mul_out1 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/mul_out1 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/mul_out1 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/mul_out1 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/mul_out1 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/mul_out1 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/mul_out1 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/mul_out1 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/mul_out1 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/mul_out1 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/mul_out1 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/mul_out1 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/mul_out1 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/mul_out1 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/mul_out1 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/mul_out1 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/mul_out1 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/mul_out1 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/mul_out1 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/mul_out1 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/mul_out1 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/mul_out1 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/mul_out1 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/mul_out1 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/mul_out1 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/mul_out1 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/mul_out1 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/mul_out1 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/mul_out1 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/mul_out1 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/mul_out1 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/mul_out1 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/mul_out1 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/mul_out1 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/mul_out1 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/mul_out1 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/mul_out1 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/mul_out1 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/mul_out1 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/mul_out1 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/mul_out1 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/mul_out1 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/mul_out1 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/mul_out1 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/mul_out1 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/mul_out1 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/mul_out1 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/mul_out1 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/mul_out1 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/mul_out1 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/mul_out1 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A''*B'')'.
DSP Report: register ker_pl2_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ker_pl_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register img_rom_wire2_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/mul_out1 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\ref_address_reg[0] )
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][12]' (FD) to 'kernel_regs_reg[63][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][13]' (FD) to 'kernel_regs_reg[63][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[63][14]' (FD) to 'kernel_regs_reg[63][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][12]' (FD) to 'kernel_regs_reg[62][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][13]' (FD) to 'kernel_regs_reg[62][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[62][14]' (FD) to 'kernel_regs_reg[62][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[61][13]' (FD) to 'kernel_regs_reg[61][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[61][14]' (FD) to 'kernel_regs_reg[61][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][12]' (FD) to 'kernel_regs_reg[60][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][13]' (FD) to 'kernel_regs_reg[60][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[60][14]' (FD) to 'kernel_regs_reg[60][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][11]' (FD) to 'kernel_regs_reg[59][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][12]' (FD) to 'kernel_regs_reg[59][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][13]' (FD) to 'kernel_regs_reg[59][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[59][14]' (FD) to 'kernel_regs_reg[59][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[58][14]' (FD) to 'kernel_regs_reg[58][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][12]' (FD) to 'kernel_regs_reg[57][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][13]' (FD) to 'kernel_regs_reg[57][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[57][14]' (FD) to 'kernel_regs_reg[57][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][12]' (FD) to 'kernel_regs_reg[56][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][13]' (FD) to 'kernel_regs_reg[56][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[56][14]' (FD) to 'kernel_regs_reg[56][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][11]' (FD) to 'kernel_regs_reg[55][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][12]' (FD) to 'kernel_regs_reg[55][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][13]' (FD) to 'kernel_regs_reg[55][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[55][14]' (FD) to 'kernel_regs_reg[55][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][11]' (FD) to 'kernel_regs_reg[54][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][12]' (FD) to 'kernel_regs_reg[54][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][13]' (FD) to 'kernel_regs_reg[54][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[54][14]' (FD) to 'kernel_regs_reg[54][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[53][14]' (FD) to 'kernel_regs_reg[53][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[52][13]' (FD) to 'kernel_regs_reg[52][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[52][14]' (FD) to 'kernel_regs_reg[52][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][10]' (FD) to 'kernel_regs_reg[51][11]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][11]' (FD) to 'kernel_regs_reg[51][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][12]' (FD) to 'kernel_regs_reg[51][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][13]' (FD) to 'kernel_regs_reg[51][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[51][14]' (FD) to 'kernel_regs_reg[51][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][12]' (FD) to 'kernel_regs_reg[50][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][13]' (FD) to 'kernel_regs_reg[50][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[50][14]' (FD) to 'kernel_regs_reg[50][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[49][14]' (FD) to 'kernel_regs_reg[49][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][11]' (FD) to 'kernel_regs_reg[48][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][12]' (FD) to 'kernel_regs_reg[48][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][13]' (FD) to 'kernel_regs_reg[48][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[48][14]' (FD) to 'kernel_regs_reg[48][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[47][14]' (FD) to 'kernel_regs_reg[47][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[46][13]' (FD) to 'kernel_regs_reg[46][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[46][14]' (FD) to 'kernel_regs_reg[46][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[45][13]' (FD) to 'kernel_regs_reg[45][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[45][14]' (FD) to 'kernel_regs_reg[45][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][12]' (FD) to 'kernel_regs_reg[44][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][13]' (FD) to 'kernel_regs_reg[44][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[44][14]' (FD) to 'kernel_regs_reg[44][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[43][13]' (FD) to 'kernel_regs_reg[43][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[43][14]' (FD) to 'kernel_regs_reg[43][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[42][13]' (FD) to 'kernel_regs_reg[42][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[42][14]' (FD) to 'kernel_regs_reg[42][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[41][14]' (FD) to 'kernel_regs_reg[41][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[40][14]' (FD) to 'kernel_regs_reg[40][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][12]' (FD) to 'kernel_regs_reg[39][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][13]' (FD) to 'kernel_regs_reg[39][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[39][14]' (FD) to 'kernel_regs_reg[39][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[38][13]' (FD) to 'kernel_regs_reg[38][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[38][14]' (FD) to 'kernel_regs_reg[38][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][12]' (FD) to 'kernel_regs_reg[37][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][13]' (FD) to 'kernel_regs_reg[37][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][14]' (FD) to 'kernel_regs_reg[37][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][12]' (FD) to 'kernel_regs_reg[36][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][13]' (FD) to 'kernel_regs_reg[36][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[36][14]' (FD) to 'kernel_regs_reg[36][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][11]' (FD) to 'kernel_regs_reg[35][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][12]' (FD) to 'kernel_regs_reg[35][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][13]' (FD) to 'kernel_regs_reg[35][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[35][14]' (FD) to 'kernel_regs_reg[35][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[34][13]' (FD) to 'kernel_regs_reg[34][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[34][14]' (FD) to 'kernel_regs_reg[34][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][12]' (FD) to 'kernel_regs_reg[33][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][13]' (FD) to 'kernel_regs_reg[33][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][14]' (FD) to 'kernel_regs_reg[33][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][12]' (FD) to 'kernel_regs_reg[32][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][13]' (FD) to 'kernel_regs_reg[32][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[32][14]' (FD) to 'kernel_regs_reg[32][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][11]' (FD) to 'kernel_regs_reg[31][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][12]' (FD) to 'kernel_regs_reg[31][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][13]' (FD) to 'kernel_regs_reg[31][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[31][14]' (FD) to 'kernel_regs_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[30][14]' (FD) to 'kernel_regs_reg[30][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][11]' (FD) to 'kernel_regs_reg[29][12]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][12]' (FD) to 'kernel_regs_reg[29][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][13]' (FD) to 'kernel_regs_reg[29][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[29][14]' (FD) to 'kernel_regs_reg[29][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[28][12]' (FD) to 'kernel_regs_reg[28][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[28][13]' (FD) to 'kernel_regs_reg[28][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[28][14]' (FD) to 'kernel_regs_reg[28][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[27][13]' (FD) to 'kernel_regs_reg[27][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[27][14]' (FD) to 'kernel_regs_reg[27][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[26][12]' (FD) to 'kernel_regs_reg[26][13]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[26][13]' (FD) to 'kernel_regs_reg[26][14]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[26][14]' (FD) to 'kernel_regs_reg[26][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2644 ; free virtual = 7394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|conv1             | o1_reg     | 131072x16     | Block RAM      | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|rom_array_layer_1 | p_0_out    | 32x16         | LUT            | 
|wrapper_image     | o3_reg     | 4096x16       | Block RAM      | 
|wrapper_image     | o2_reg     | 65536x16      | Block RAM      | 
|wrapper_image     | o1_reg     | 131072x16     | Block RAM      | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
|conv1             | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv1       | (P+A''*B'')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 0    | 1    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_0/u_1/o3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_1/u_1/o2_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1i_3/u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2523 ; free virtual = 7282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2463 ; free virtual = 7222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_1/o3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o2_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_1/o1_reg_3_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 2057 ; free virtual = 6997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net img_rom_wire[15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1725 ; free virtual = 6679
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1732 ; free virtual = 6695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1666 ; free virtual = 6631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1665 ; free virtual = 6631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1664 ; free virtual = 6629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1663 ; free virtual = 6628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv1       | clr_pulse_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   538|
|2     |DSP48E1_1   |    64|
|3     |LUT1        |   489|
|4     |LUT2        |    80|
|5     |LUT3        |    24|
|6     |LUT4        |    16|
|7     |LUT5        |   890|
|8     |LUT6        |   125|
|9     |RAMB36E1    |     1|
|10    |RAMB36E1_1  |     1|
|11    |RAMB36E1_10 |     1|
|12    |RAMB36E1_11 |     1|
|13    |RAMB36E1_12 |     1|
|14    |RAMB36E1_13 |     1|
|15    |RAMB36E1_14 |     1|
|16    |RAMB36E1_15 |     1|
|17    |RAMB36E1_16 |     1|
|18    |RAMB36E1_17 |     1|
|19    |RAMB36E1_18 |     1|
|20    |RAMB36E1_19 |     1|
|21    |RAMB36E1_2  |     1|
|22    |RAMB36E1_20 |     7|
|23    |RAMB36E1_21 |     7|
|24    |RAMB36E1_22 |     1|
|25    |RAMB36E1_23 |     1|
|26    |RAMB36E1_24 |     1|
|27    |RAMB36E1_25 |     1|
|28    |RAMB36E1_26 |     1|
|29    |RAMB36E1_27 |     1|
|30    |RAMB36E1_28 |     1|
|31    |RAMB36E1_29 |     1|
|32    |RAMB36E1_3  |     1|
|33    |RAMB36E1_30 |     1|
|34    |RAMB36E1_31 |     1|
|35    |RAMB36E1_32 |     1|
|36    |RAMB36E1_33 |     1|
|37    |RAMB36E1_34 |     1|
|38    |RAMB36E1_35 |     1|
|39    |RAMB36E1_36 |     1|
|40    |RAMB36E1_37 |     1|
|41    |RAMB36E1_38 |     1|
|42    |RAMB36E1_39 |     1|
|43    |RAMB36E1_4  |     1|
|44    |RAMB36E1_40 |     7|
|45    |RAMB36E1_41 |     7|
|46    |RAMB36E1_42 |     1|
|47    |RAMB36E1_43 |     1|
|48    |RAMB36E1_44 |     1|
|49    |RAMB36E1_45 |     1|
|50    |RAMB36E1_46 |     1|
|51    |RAMB36E1_47 |     1|
|52    |RAMB36E1_48 |     1|
|53    |RAMB36E1_49 |     1|
|54    |RAMB36E1_5  |     1|
|55    |RAMB36E1_50 |     1|
|56    |RAMB36E1_51 |     1|
|57    |RAMB36E1_52 |     1|
|58    |RAMB36E1_53 |     1|
|59    |RAMB36E1_54 |     1|
|60    |RAMB36E1_55 |     1|
|61    |RAMB36E1_56 |     1|
|62    |RAMB36E1_57 |     1|
|63    |RAMB36E1_58 |     1|
|64    |RAMB36E1_59 |     1|
|65    |RAMB36E1_6  |     1|
|66    |RAMB36E1_60 |     7|
|67    |RAMB36E1_61 |     7|
|68    |RAMB36E1_7  |     1|
|69    |RAMB36E1_8  |     1|
|70    |RAMB36E1_9  |     1|
|71    |SRL16E      |     1|
|72    |FDRE        |  1207|
|73    |FDSE        |     1|
+------+------------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |  3533|
|2     |  \genblk1[0].mac_i   |conv_mac      |    28|
|3     |  \genblk1[10].mac_i  |conv_mac_0    |    28|
|4     |  \genblk1[11].mac_i  |conv_mac_1    |    27|
|5     |  \genblk1[12].mac_i  |conv_mac_2    |    29|
|6     |  \genblk1[13].mac_i  |conv_mac_3    |    26|
|7     |  \genblk1[14].mac_i  |conv_mac_4    |    50|
|8     |  \genblk1[15].mac_i  |conv_mac_5    |    29|
|9     |  \genblk1[16].mac_i  |conv_mac_6    |    30|
|10    |  \genblk1[17].mac_i  |conv_mac_7    |    25|
|11    |  \genblk1[18].mac_i  |conv_mac_8    |    30|
|12    |  \genblk1[19].mac_i  |conv_mac_9    |    29|
|13    |  \genblk1[1].mac_i   |conv_mac_10   |    27|
|14    |  \genblk1[20].mac_i  |conv_mac_11   |    31|
|15    |  \genblk1[21].mac_i  |conv_mac_12   |    29|
|16    |  \genblk1[22].mac_i  |conv_mac_13   |    30|
|17    |  \genblk1[23].mac_i  |conv_mac_14   |    32|
|18    |  \genblk1[24].mac_i  |conv_mac_15   |    25|
|19    |  \genblk1[25].mac_i  |conv_mac_16   |    26|
|20    |  \genblk1[26].mac_i  |conv_mac_17   |    28|
|21    |  \genblk1[27].mac_i  |conv_mac_18   |    29|
|22    |  \genblk1[28].mac_i  |conv_mac_19   |    29|
|23    |  \genblk1[29].mac_i  |conv_mac_20   |    27|
|24    |  \genblk1[2].mac_i   |conv_mac_21   |    31|
|25    |  \genblk1[30].mac_i  |conv_mac_22   |    32|
|26    |  \genblk1[31].mac_i  |conv_mac_23   |    27|
|27    |  \genblk1[32].mac_i  |conv_mac_24   |    29|
|28    |  \genblk1[33].mac_i  |conv_mac_25   |    25|
|29    |  \genblk1[34].mac_i  |conv_mac_26   |    52|
|30    |  \genblk1[35].mac_i  |conv_mac_27   |    28|
|31    |  \genblk1[36].mac_i  |conv_mac_28   |    29|
|32    |  \genblk1[37].mac_i  |conv_mac_29   |    26|
|33    |  \genblk1[38].mac_i  |conv_mac_30   |    30|
|34    |  \genblk1[39].mac_i  |conv_mac_31   |    52|
|35    |  \genblk1[3].mac_i   |conv_mac_32   |    25|
|36    |  \genblk1[40].mac_i  |conv_mac_33   |    30|
|37    |  \genblk1[41].mac_i  |conv_mac_34   |    30|
|38    |  \genblk1[42].mac_i  |conv_mac_35   |    31|
|39    |  \genblk1[43].mac_i  |conv_mac_36   |    28|
|40    |  \genblk1[44].mac_i  |conv_mac_37   |    28|
|41    |  \genblk1[45].mac_i  |conv_mac_38   |    30|
|42    |  \genblk1[46].mac_i  |conv_mac_39   |    29|
|43    |  \genblk1[47].mac_i  |conv_mac_40   |    30|
|44    |  \genblk1[48].mac_i  |conv_mac_41   |    22|
|45    |  \genblk1[49].mac_i  |conv_mac_42   |    50|
|46    |  \genblk1[4].mac_i   |conv_mac_43   |    24|
|47    |  \genblk1[50].mac_i  |conv_mac_44   |    28|
|48    |  \genblk1[51].mac_i  |conv_mac_45   |    21|
|49    |  \genblk1[52].mac_i  |conv_mac_46   |    30|
|50    |  \genblk1[53].mac_i  |conv_mac_47   |    31|
|51    |  \genblk1[54].mac_i  |conv_mac_48   |    50|
|52    |  \genblk1[55].mac_i  |conv_mac_49   |    27|
|53    |  \genblk1[56].mac_i  |conv_mac_50   |    29|
|54    |  \genblk1[57].mac_i  |conv_mac_51   |    28|
|55    |  \genblk1[58].mac_i  |conv_mac_52   |    32|
|56    |  \genblk1[59].mac_i  |conv_mac_53   |    24|
|57    |  \genblk1[5].mac_i   |conv_mac_54   |    30|
|58    |  \genblk1[60].mac_i  |conv_mac_55   |    52|
|59    |  \genblk1[61].mac_i  |conv_mac_56   |    28|
|60    |  \genblk1[62].mac_i  |conv_mac_57   |    26|
|61    |  \genblk1[63].mac_i  |conv_mac_58   |    27|
|62    |  \genblk1[6].mac_i   |conv_mac_59   |    29|
|63    |  \genblk1[7].mac_i   |conv_mac_60   |    48|
|64    |  \genblk1[8].mac_i   |conv_mac_61   |    30|
|65    |  \genblk1[9].mac_i   |conv_mac_62   |    24|
|66    |  u_1                 |wrapper_image |   212|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1663 ; free virtual = 6628
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1689 ; free virtual = 6650
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1697 ; free virtual = 6659
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/conv1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1632 ; free virtual = 6646
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
366 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 3353.445 ; gain = 0.000 ; free physical = 1796 ; free virtual = 6802
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.523 ; gain = 0.000 ; free physical = 1771 ; free virtual = 6794
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e7528de2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3363.523 ; gain = 0.000 ; free physical = 1771 ; free virtual = 6794
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3363.523 ; gain = 0.000 ; free physical = 1779 ; free virtual = 6802

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4742a4d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3363.523 ; gain = 0.000 ; free physical = 1789 ; free virtual = 6802

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c749ddd4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3363.523 ; gain = 0.000 ; free physical = 1795 ; free virtual = 6808

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c749ddd4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3363.523 ; gain = 0.000 ; free physical = 1795 ; free virtual = 6808
Phase 1 Placer Initialization | Checksum: c749ddd4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3363.523 ; gain = 0.000 ; free physical = 1795 ; free virtual = 6808

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 549f2d26

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3363.523 ; gain = 0.000 ; free physical = 1783 ; free virtual = 6796
Phase 2 Global Placement | Checksum: 15b729e70

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1750 ; free virtual = 6761

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15b729e70

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1740 ; free virtual = 6760

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9f3bfff0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1713 ; free virtual = 6741

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 88c7540b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1698 ; free virtual = 6736

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f67203f0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1697 ; free virtual = 6736

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ad1ad7ba

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1375 ; free virtual = 6391

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 134c439ee

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1354 ; free virtual = 6378

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: fd70ab2a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1353 ; free virtual = 6378

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1901cf77d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1353 ; free virtual = 6378

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1501ec07b

Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1762 ; free virtual = 6784
Phase 3 Detail Placement | Checksum: 1501ec07b

Time (s): cpu = 00:01:24 ; elapsed = 00:00:56 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1753 ; free virtual = 6784

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e4f00341

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net clr_pulse, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: e4f00341

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1741 ; free virtual = 6771
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.015. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 147e0802d

Time (s): cpu = 00:08:04 ; elapsed = 00:07:40 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1622 ; free virtual = 6675
Phase 4.1 Post Commit Optimization | Checksum: 147e0802d

Time (s): cpu = 00:08:04 ; elapsed = 00:07:40 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1620 ; free virtual = 6673

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11ac56858

Time (s): cpu = 00:08:04 ; elapsed = 00:07:41 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1638 ; free virtual = 6691

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11ac56858

Time (s): cpu = 00:08:04 ; elapsed = 00:07:41 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1637 ; free virtual = 6691

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.527 ; gain = 0.000 ; free physical = 1637 ; free virtual = 6691
Phase 4.4 Final Placement Cleanup | Checksum: 110ae92cc

Time (s): cpu = 00:08:05 ; elapsed = 00:07:41 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1637 ; free virtual = 6691
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 110ae92cc

Time (s): cpu = 00:08:05 ; elapsed = 00:07:41 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1639 ; free virtual = 6691
Ending Placer Task | Checksum: 8194bd47

Time (s): cpu = 00:08:05 ; elapsed = 00:07:41 . Memory (MB): peak = 3371.527 ; gain = 8.004 ; free physical = 1716 ; free virtual = 6768
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:08 ; elapsed = 00:07:43 . Memory (MB): peak = 3371.527 ; gain = 18.082 ; free physical = 1716 ; free virtual = 6768
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design -directive AggressivExplore
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: phys_opt_design -directive AggressivExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressivExplore
ERROR: [Constraints 18-641] Directive 'AggressivExplore' is not a recognized directive. Please select a supported directive.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 1 Warnings, 0 Critical Warnings and 1 Errors encountered.
phys_opt_design failed
ERROR: [Common 17-39] 'phys_opt_design' failed due to earlier errors.

    while executing
"phys_opt_design -directive AggressivExplore"
    invoked from within
"if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
puts "Found setup timing violations => running physical optimization"..."
    (file "synth.tcl" line 15)
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 13:08:36 2020...
