{
  "module_name": "vcn_2_6_0_offset.h",
  "hash_id": "3cb467fc36f77a6e98e8b51bfba3f285a41b1ab7987f4055a8fcf17bdf65d5a4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_offset.h",
  "human_readable_source": " \n#ifndef _vcn_2_6_0_OFFSET_HEADER\n#define _vcn_2_6_0_OFFSET_HEADER\n\n\n\n\n\n#define regUVD_VCPU_CACHE_OFFSET0                                                                       0x0140\n#define regUVD_VCPU_CACHE_OFFSET0_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE0                                                                         0x0141\n#define regUVD_VCPU_CACHE_SIZE0_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET1                                                                       0x0142\n#define regUVD_VCPU_CACHE_OFFSET1_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE1                                                                         0x0143\n#define regUVD_VCPU_CACHE_SIZE1_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET2                                                                       0x0144\n#define regUVD_VCPU_CACHE_OFFSET2_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE2                                                                         0x0145\n#define regUVD_VCPU_CACHE_SIZE2_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET3                                                                       0x0146\n#define regUVD_VCPU_CACHE_OFFSET3_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE3                                                                         0x0147\n#define regUVD_VCPU_CACHE_SIZE3_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET4                                                                       0x0148\n#define regUVD_VCPU_CACHE_OFFSET4_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE4                                                                         0x0149\n#define regUVD_VCPU_CACHE_SIZE4_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET5                                                                       0x014a\n#define regUVD_VCPU_CACHE_OFFSET5_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE5                                                                         0x014b\n#define regUVD_VCPU_CACHE_SIZE5_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET6                                                                       0x014c\n#define regUVD_VCPU_CACHE_OFFSET6_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE6                                                                         0x014d\n#define regUVD_VCPU_CACHE_SIZE6_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET7                                                                       0x014e\n#define regUVD_VCPU_CACHE_OFFSET7_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE7                                                                         0x014f\n#define regUVD_VCPU_CACHE_SIZE7_BASE_IDX                                                                1\n#define regUVD_VCPU_CACHE_OFFSET8                                                                       0x0150\n#define regUVD_VCPU_CACHE_OFFSET8_BASE_IDX                                                              1\n#define regUVD_VCPU_CACHE_SIZE8                                                                         0x0151\n#define regUVD_VCPU_CACHE_SIZE8_BASE_IDX                                                                1\n#define regUVD_VCPU_NONCACHE_OFFSET0                                                                    0x0152\n#define regUVD_VCPU_NONCACHE_OFFSET0_BASE_IDX                                                           1\n#define regUVD_VCPU_NONCACHE_SIZE0                                                                      0x0153\n#define regUVD_VCPU_NONCACHE_SIZE0_BASE_IDX                                                             1\n#define regUVD_VCPU_NONCACHE_OFFSET1                                                                    0x0154\n#define regUVD_VCPU_NONCACHE_OFFSET1_BASE_IDX                                                           1\n#define regUVD_VCPU_NONCACHE_SIZE1                                                                      0x0155\n#define regUVD_VCPU_NONCACHE_SIZE1_BASE_IDX                                                             1\n#define regUVD_VCPU_CNTL                                                                                0x0156\n#define regUVD_VCPU_CNTL_BASE_IDX                                                                       1\n#define regUVD_VCPU_PRID                                                                                0x0157\n#define regUVD_VCPU_PRID_BASE_IDX                                                                       1\n#define regUVD_VCPU_TRCE                                                                                0x0158\n#define regUVD_VCPU_TRCE_BASE_IDX                                                                       1\n#define regUVD_VCPU_TRCE_RD                                                                             0x0159\n#define regUVD_VCPU_TRCE_RD_BASE_IDX                                                                    1\n#define regUVD_VCPU_IND_INDEX                                                                           0x015b\n#define regUVD_VCPU_IND_INDEX_BASE_IDX                                                                  1\n#define regUVD_VCPU_IND_DATA                                                                            0x015c\n#define regUVD_VCPU_IND_DATA_BASE_IDX                                                                   1\n\n\n\n\n#define regUVD_JPEG_CNTL                                                                                0x0080\n#define regUVD_JPEG_CNTL_BASE_IDX                                                                       0\n#define regUVD_JPEG_RB_BASE                                                                             0x0081\n#define regUVD_JPEG_RB_BASE_BASE_IDX                                                                    0\n#define regUVD_JPEG_RB_WPTR                                                                             0x0082\n#define regUVD_JPEG_RB_WPTR_BASE_IDX                                                                    0\n#define regUVD_JPEG_RB_RPTR                                                                             0x0083\n#define regUVD_JPEG_RB_RPTR_BASE_IDX                                                                    0\n#define regUVD_JPEG_RB_SIZE                                                                             0x0084\n#define regUVD_JPEG_RB_SIZE_BASE_IDX                                                                    0\n#define regUVD_JPEG_DEC_CNT                                                                             0x0085\n#define regUVD_JPEG_DEC_CNT_BASE_IDX                                                                    0\n#define regUVD_JPEG_SPS_INFO                                                                            0x0086\n#define regUVD_JPEG_SPS_INFO_BASE_IDX                                                                   0\n#define regUVD_JPEG_SPS1_INFO                                                                           0x0087\n#define regUVD_JPEG_SPS1_INFO_BASE_IDX                                                                  0\n#define regUVD_JPEG_RE_TIMER                                                                            0x0088\n#define regUVD_JPEG_RE_TIMER_BASE_IDX                                                                   0\n#define regUVD_JPEG_DEC_SCRATCH0                                                                        0x0089\n#define regUVD_JPEG_DEC_SCRATCH0_BASE_IDX                                                               0\n#define regUVD_JPEG_INT_EN                                                                              0x008a\n#define regUVD_JPEG_INT_EN_BASE_IDX                                                                     0\n#define regUVD_JPEG_INT_STAT                                                                            0x008b\n#define regUVD_JPEG_INT_STAT_BASE_IDX                                                                   0\n#define regUVD_JPEG_TIER_CNTL0                                                                          0x008d\n#define regUVD_JPEG_TIER_CNTL0_BASE_IDX                                                                 0\n#define regUVD_JPEG_TIER_CNTL1                                                                          0x008e\n#define regUVD_JPEG_TIER_CNTL1_BASE_IDX                                                                 0\n#define regUVD_JPEG_TIER_CNTL2                                                                          0x008f\n#define regUVD_JPEG_TIER_CNTL2_BASE_IDX                                                                 0\n#define regUVD_JPEG_TIER_STATUS                                                                         0x0090\n#define regUVD_JPEG_TIER_STATUS_BASE_IDX                                                                0\n#define regUVD_JPEG_OUTBUF_CNTL                                                                         0x009c\n#define regUVD_JPEG_OUTBUF_CNTL_BASE_IDX                                                                0\n#define regUVD_JPEG_OUTBUF_WPTR                                                                         0x009d\n#define regUVD_JPEG_OUTBUF_WPTR_BASE_IDX                                                                0\n#define regUVD_JPEG_OUTBUF_RPTR                                                                         0x009e\n#define regUVD_JPEG_OUTBUF_RPTR_BASE_IDX                                                                0\n#define regUVD_JPEG_PITCH                                                                               0x009f\n#define regUVD_JPEG_PITCH_BASE_IDX                                                                      0\n#define regUVD_JPEG_UV_PITCH                                                                            0x00a0\n#define regUVD_JPEG_UV_PITCH_BASE_IDX                                                                   0\n#define regJPEG_DEC_Y_GFX8_TILING_SURFACE                                                               0x00a1\n#define regJPEG_DEC_Y_GFX8_TILING_SURFACE_BASE_IDX                                                      0\n#define regJPEG_DEC_UV_GFX8_TILING_SURFACE                                                              0x00a2\n#define regJPEG_DEC_UV_GFX8_TILING_SURFACE_BASE_IDX                                                     0\n#define regJPEG_DEC_GFX8_ADDR_CONFIG                                                                    0x00a3\n#define regJPEG_DEC_GFX8_ADDR_CONFIG_BASE_IDX                                                           0\n#define regJPEG_DEC_Y_GFX10_TILING_SURFACE                                                              0x00a4\n#define regJPEG_DEC_Y_GFX10_TILING_SURFACE_BASE_IDX                                                     0\n#define regJPEG_DEC_UV_GFX10_TILING_SURFACE                                                             0x00a5\n#define regJPEG_DEC_UV_GFX10_TILING_SURFACE_BASE_IDX                                                    0\n#define regJPEG_DEC_GFX10_ADDR_CONFIG                                                                   0x00a6\n#define regJPEG_DEC_GFX10_ADDR_CONFIG_BASE_IDX                                                          0\n#define regJPEG_DEC_ADDR_MODE                                                                           0x00a7\n#define regJPEG_DEC_ADDR_MODE_BASE_IDX                                                                  0\n#define regUVD_JPEG_OUTPUT_XY                                                                           0x00a8\n#define regUVD_JPEG_OUTPUT_XY_BASE_IDX                                                                  0\n#define regUVD_JPEG_GPCOM_CMD                                                                           0x00a9\n#define regUVD_JPEG_GPCOM_CMD_BASE_IDX                                                                  0\n#define regUVD_JPEG_GPCOM_DATA0                                                                         0x00aa\n#define regUVD_JPEG_GPCOM_DATA0_BASE_IDX                                                                0\n#define regUVD_JPEG_GPCOM_DATA1                                                                         0x00ab\n#define regUVD_JPEG_GPCOM_DATA1_BASE_IDX                                                                0\n#define regUVD_JPEG_INDEX                                                                               0x00ac\n#define regUVD_JPEG_INDEX_BASE_IDX                                                                      0\n#define regUVD_JPEG_DATA                                                                                0x00ad\n#define regUVD_JPEG_DATA_BASE_IDX                                                                       0\n#define regUVD_JPEG_SCRATCH1                                                                            0x00ae\n#define regUVD_JPEG_SCRATCH1_BASE_IDX                                                                   0\n#define regUVD_JPEG_DEC_SOFT_RST                                                                        0x00af\n#define regUVD_JPEG_DEC_SOFT_RST_BASE_IDX                                                               0\n\n\n\n\n#define regUVD_LMI_RE_64BIT_BAR_LOW                                                                     0x041c\n#define regUVD_LMI_RE_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_RE_64BIT_BAR_HIGH                                                                    0x041d\n#define regUVD_LMI_RE_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_IT_64BIT_BAR_LOW                                                                     0x041e\n#define regUVD_LMI_IT_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_IT_64BIT_BAR_HIGH                                                                    0x041f\n#define regUVD_LMI_IT_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_MP_64BIT_BAR_LOW                                                                     0x0420\n#define regUVD_LMI_MP_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_MP_64BIT_BAR_HIGH                                                                    0x0421\n#define regUVD_LMI_MP_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_CM_64BIT_BAR_LOW                                                                     0x0422\n#define regUVD_LMI_CM_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_CM_64BIT_BAR_HIGH                                                                    0x0423\n#define regUVD_LMI_CM_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_DB_64BIT_BAR_LOW                                                                     0x0424\n#define regUVD_LMI_DB_64BIT_BAR_LOW_BASE_IDX                                                            1\n#define regUVD_LMI_DB_64BIT_BAR_HIGH                                                                    0x0425\n#define regUVD_LMI_DB_64BIT_BAR_HIGH_BASE_IDX                                                           1\n#define regUVD_LMI_DBW_64BIT_BAR_LOW                                                                    0x0426\n#define regUVD_LMI_DBW_64BIT_BAR_LOW_BASE_IDX                                                           1\n#define regUVD_LMI_DBW_64BIT_BAR_HIGH                                                                   0x0427\n#define regUVD_LMI_DBW_64BIT_BAR_HIGH_BASE_IDX                                                          1\n#define regUVD_LMI_IDCT_64BIT_BAR_LOW                                                                   0x0428\n#define regUVD_LMI_IDCT_64BIT_BAR_LOW_BASE_IDX                                                          1\n#define regUVD_LMI_IDCT_64BIT_BAR_HIGH                                                                  0x0429\n#define regUVD_LMI_IDCT_64BIT_BAR_HIGH_BASE_IDX                                                         1\n#define regUVD_LMI_MPRD_S0_64BIT_BAR_LOW                                                                0x042a\n#define regUVD_LMI_MPRD_S0_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define regUVD_LMI_MPRD_S0_64BIT_BAR_HIGH                                                               0x042b\n#define regUVD_LMI_MPRD_S0_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define regUVD_LMI_MPRD_S1_64BIT_BAR_LOW                                                                0x042c\n#define regUVD_LMI_MPRD_S1_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define regUVD_LMI_MPRD_S1_64BIT_BAR_HIGH                                                               0x042d\n#define regUVD_LMI_MPRD_S1_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define regUVD_LMI_MPRD_DBW_64BIT_BAR_LOW                                                               0x042e\n#define regUVD_LMI_MPRD_DBW_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MPRD_DBW_64BIT_BAR_HIGH                                                              0x042f\n#define regUVD_LMI_MPRD_DBW_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MPC_64BIT_BAR_LOW                                                                    0x0430\n#define regUVD_LMI_MPC_64BIT_BAR_LOW_BASE_IDX                                                           1\n#define regUVD_LMI_MPC_64BIT_BAR_HIGH                                                                   0x0431\n#define regUVD_LMI_MPC_64BIT_BAR_HIGH_BASE_IDX                                                          1\n#define regUVD_LMI_RBC_RB_64BIT_BAR_LOW                                                                 0x0432\n#define regUVD_LMI_RBC_RB_64BIT_BAR_LOW_BASE_IDX                                                        1\n#define regUVD_LMI_RBC_RB_64BIT_BAR_HIGH                                                                0x0433\n#define regUVD_LMI_RBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define regUVD_LMI_RBC_IB_64BIT_BAR_LOW                                                                 0x0434\n#define regUVD_LMI_RBC_IB_64BIT_BAR_LOW_BASE_IDX                                                        1\n#define regUVD_LMI_RBC_IB_64BIT_BAR_HIGH                                                                0x0435\n#define regUVD_LMI_RBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define regUVD_LMI_LBSI_64BIT_BAR_LOW                                                                   0x0436\n#define regUVD_LMI_LBSI_64BIT_BAR_LOW_BASE_IDX                                                          1\n#define regUVD_LMI_LBSI_64BIT_BAR_HIGH                                                                  0x0437\n#define regUVD_LMI_LBSI_64BIT_BAR_HIGH_BASE_IDX                                                         1\n#define regUVD_LMI_VCPU_NC0_64BIT_BAR_LOW                                                               0x0438\n#define regUVD_LMI_VCPU_NC0_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH                                                              0x0439\n#define regUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_VCPU_NC1_64BIT_BAR_LOW                                                               0x043a\n#define regUVD_LMI_VCPU_NC1_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_VCPU_NC1_64BIT_BAR_HIGH                                                              0x043b\n#define regUVD_LMI_VCPU_NC1_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                             0x043c\n#define regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                    1\n#define regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                            0x043d\n#define regUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                                   1\n#define regUVD_LMI_CENC_64BIT_BAR_LOW                                                                   0x043e\n#define regUVD_LMI_CENC_64BIT_BAR_LOW_BASE_IDX                                                          1\n#define regUVD_LMI_CENC_64BIT_BAR_HIGH                                                                  0x043f\n#define regUVD_LMI_CENC_64BIT_BAR_HIGH_BASE_IDX                                                         1\n#define regUVD_LMI_SRE_64BIT_BAR_LOW                                                                    0x0440\n#define regUVD_LMI_SRE_64BIT_BAR_LOW_BASE_IDX                                                           1\n#define regUVD_LMI_SRE_64BIT_BAR_HIGH                                                                   0x0441\n#define regUVD_LMI_SRE_64BIT_BAR_HIGH_BASE_IDX                                                          1\n#define regUVD_LMI_MIF_GPGPU_64BIT_BAR_LOW                                                              0x0442\n#define regUVD_LMI_MIF_GPGPU_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_GPGPU_64BIT_BAR_HIGH                                                             0x0443\n#define regUVD_LMI_MIF_GPGPU_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MIF_CURR_LUMA_64BIT_BAR_LOW                                                          0x0444\n#define regUVD_LMI_MIF_CURR_LUMA_64BIT_BAR_LOW_BASE_IDX                                                 1\n#define regUVD_LMI_MIF_CURR_LUMA_64BIT_BAR_HIGH                                                         0x0445\n#define regUVD_LMI_MIF_CURR_LUMA_64BIT_BAR_HIGH_BASE_IDX                                                1\n#define regUVD_LMI_MIF_CURR_CHROMA_64BIT_BAR_LOW                                                        0x0446\n#define regUVD_LMI_MIF_CURR_CHROMA_64BIT_BAR_LOW_BASE_IDX                                               1\n#define regUVD_LMI_MIF_CURR_CHROMA_64BIT_BAR_HIGH                                                       0x0447\n#define regUVD_LMI_MIF_CURR_CHROMA_64BIT_BAR_HIGH_BASE_IDX                                              1\n#define regUVD_LMI_MIF_REF_64BIT_BAR_LOW                                                                0x0448\n#define regUVD_LMI_MIF_REF_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define regUVD_LMI_MIF_REF_64BIT_BAR_HIGH                                                               0x0449\n#define regUVD_LMI_MIF_REF_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_DBW_64BIT_BAR_LOW                                                                0x044a\n#define regUVD_LMI_MIF_DBW_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define regUVD_LMI_MIF_DBW_64BIT_BAR_HIGH                                                               0x044b\n#define regUVD_LMI_MIF_DBW_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_CM_COLOC_64BIT_BAR_LOW                                                           0x044c\n#define regUVD_LMI_MIF_CM_COLOC_64BIT_BAR_LOW_BASE_IDX                                                  1\n#define regUVD_LMI_MIF_CM_COLOC_64BIT_BAR_HIGH                                                          0x044d\n#define regUVD_LMI_MIF_CM_COLOC_64BIT_BAR_HIGH_BASE_IDX                                                 1\n#define regUVD_LMI_MIF_BSP0_64BIT_BAR_LOW                                                               0x044e\n#define regUVD_LMI_MIF_BSP0_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSP0_64BIT_BAR_HIGH                                                              0x044f\n#define regUVD_LMI_MIF_BSP0_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSP1_64BIT_BAR_LOW                                                               0x0450\n#define regUVD_LMI_MIF_BSP1_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSP1_64BIT_BAR_HIGH                                                              0x0451\n#define regUVD_LMI_MIF_BSP1_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSP2_64BIT_BAR_LOW                                                               0x0452\n#define regUVD_LMI_MIF_BSP2_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSP2_64BIT_BAR_HIGH                                                              0x0453\n#define regUVD_LMI_MIF_BSP2_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSP3_64BIT_BAR_LOW                                                               0x0454\n#define regUVD_LMI_MIF_BSP3_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSP3_64BIT_BAR_HIGH                                                              0x0455\n#define regUVD_LMI_MIF_BSP3_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD0_64BIT_BAR_LOW                                                               0x0456\n#define regUVD_LMI_MIF_BSD0_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD0_64BIT_BAR_HIGH                                                              0x0457\n#define regUVD_LMI_MIF_BSD0_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD1_64BIT_BAR_LOW                                                               0x0458\n#define regUVD_LMI_MIF_BSD1_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD1_64BIT_BAR_HIGH                                                              0x0459\n#define regUVD_LMI_MIF_BSD1_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD2_64BIT_BAR_LOW                                                               0x045a\n#define regUVD_LMI_MIF_BSD2_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD2_64BIT_BAR_HIGH                                                              0x045b\n#define regUVD_LMI_MIF_BSD2_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD3_64BIT_BAR_LOW                                                               0x045c\n#define regUVD_LMI_MIF_BSD3_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD3_64BIT_BAR_HIGH                                                              0x045d\n#define regUVD_LMI_MIF_BSD3_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_BSD4_64BIT_BAR_LOW                                                               0x045e\n#define regUVD_LMI_MIF_BSD4_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_BSD4_64BIT_BAR_HIGH                                                              0x045f\n#define regUVD_LMI_MIF_BSD4_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW                                                            0x0468\n#define regUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH                                                           0x0469\n#define regUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE8_64BIT_BAR_LOW                                                            0x046a\n#define regUVD_LMI_VCPU_CACHE8_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE8_64BIT_BAR_HIGH                                                           0x046b\n#define regUVD_LMI_VCPU_CACHE8_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW                                                            0x046c\n#define regUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH                                                           0x046d\n#define regUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE3_64BIT_BAR_LOW                                                            0x046e\n#define regUVD_LMI_VCPU_CACHE3_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE3_64BIT_BAR_HIGH                                                           0x046f\n#define regUVD_LMI_VCPU_CACHE3_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE4_64BIT_BAR_LOW                                                            0x0470\n#define regUVD_LMI_VCPU_CACHE4_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE4_64BIT_BAR_HIGH                                                           0x0471\n#define regUVD_LMI_VCPU_CACHE4_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW                                                            0x0472\n#define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_HIGH                                                           0x0473\n#define regUVD_LMI_VCPU_CACHE5_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE6_64BIT_BAR_LOW                                                            0x0474\n#define regUVD_LMI_VCPU_CACHE6_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE6_64BIT_BAR_HIGH                                                           0x0475\n#define regUVD_LMI_VCPU_CACHE6_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_VCPU_CACHE7_64BIT_BAR_LOW                                                            0x0476\n#define regUVD_LMI_VCPU_CACHE7_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define regUVD_LMI_VCPU_CACHE7_64BIT_BAR_HIGH                                                           0x0477\n#define regUVD_LMI_VCPU_CACHE7_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define regUVD_LMI_MIF_SCLR_64BIT_BAR_LOW                                                               0x0478\n#define regUVD_LMI_MIF_SCLR_64BIT_BAR_LOW_BASE_IDX                                                      1\n#define regUVD_LMI_MIF_SCLR_64BIT_BAR_HIGH                                                              0x0479\n#define regUVD_LMI_MIF_SCLR_64BIT_BAR_HIGH_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_SCLR2_64BIT_BAR_LOW                                                              0x047a\n#define regUVD_LMI_MIF_SCLR2_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MIF_SCLR2_64BIT_BAR_HIGH                                                             0x047b\n#define regUVD_LMI_MIF_SCLR2_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_SPH_64BIT_BAR_HIGH                                                                   0x047c\n#define regUVD_LMI_SPH_64BIT_BAR_HIGH_BASE_IDX                                                          1\n#define regUVD_LMI_MMSCH_NC0_64BIT_BAR_LOW                                                              0x047d\n#define regUVD_LMI_MMSCH_NC0_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC0_64BIT_BAR_HIGH                                                             0x047e\n#define regUVD_LMI_MMSCH_NC0_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC1_64BIT_BAR_LOW                                                              0x047f\n#define regUVD_LMI_MMSCH_NC1_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC1_64BIT_BAR_HIGH                                                             0x0480\n#define regUVD_LMI_MMSCH_NC1_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC2_64BIT_BAR_LOW                                                              0x0481\n#define regUVD_LMI_MMSCH_NC2_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC2_64BIT_BAR_HIGH                                                             0x0482\n#define regUVD_LMI_MMSCH_NC2_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC3_64BIT_BAR_LOW                                                              0x0483\n#define regUVD_LMI_MMSCH_NC3_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC3_64BIT_BAR_HIGH                                                             0x0484\n#define regUVD_LMI_MMSCH_NC3_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC4_64BIT_BAR_LOW                                                              0x0485\n#define regUVD_LMI_MMSCH_NC4_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC4_64BIT_BAR_HIGH                                                             0x0486\n#define regUVD_LMI_MMSCH_NC4_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC5_64BIT_BAR_LOW                                                              0x0487\n#define regUVD_LMI_MMSCH_NC5_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC5_64BIT_BAR_HIGH                                                             0x0488\n#define regUVD_LMI_MMSCH_NC5_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC6_64BIT_BAR_LOW                                                              0x0489\n#define regUVD_LMI_MMSCH_NC6_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC6_64BIT_BAR_HIGH                                                             0x048a\n#define regUVD_LMI_MMSCH_NC6_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC7_64BIT_BAR_LOW                                                              0x048b\n#define regUVD_LMI_MMSCH_NC7_64BIT_BAR_LOW_BASE_IDX                                                     1\n#define regUVD_LMI_MMSCH_NC7_64BIT_BAR_HIGH                                                             0x048c\n#define regUVD_LMI_MMSCH_NC7_64BIT_BAR_HIGH_BASE_IDX                                                    1\n#define regUVD_LMI_MMSCH_NC_VMID                                                                        0x048d\n#define regUVD_LMI_MMSCH_NC_VMID_BASE_IDX                                                               1\n#define regUVD_LMI_MMSCH_CTRL                                                                           0x048e\n#define regUVD_LMI_MMSCH_CTRL_BASE_IDX                                                                  1\n#define regUVD_MMSCH_LMI_STATUS                                                                         0x048f\n#define regUVD_MMSCH_LMI_STATUS_BASE_IDX                                                                1\n#define regUVD_LMI_MIF_IMAGEPASTE_LUMA_64BIT_BAR_LOW                                                    0x0490\n#define regUVD_LMI_MIF_IMAGEPASTE_LUMA_64BIT_BAR_LOW_BASE_IDX                                           1\n#define regUVD_LMI_MIF_IMAGEPASTE_LUMA_64BIT_BAR_HIGH                                                   0x0491\n#define regUVD_LMI_MIF_IMAGEPASTE_LUMA_64BIT_BAR_HIGH_BASE_IDX                                          1\n#define regUVD_LMI_MIF_IMAGEPASTE_CHROMA_64BIT_BAR_LOW                                                  0x0492\n#define regUVD_LMI_MIF_IMAGEPASTE_CHROMA_64BIT_BAR_LOW_BASE_IDX                                         1\n#define regUVD_LMI_MIF_IMAGEPASTE_CHROMA_64BIT_BAR_HIGH                                                 0x0493\n#define regUVD_LMI_MIF_IMAGEPASTE_CHROMA_64BIT_BAR_HIGH_BASE_IDX                                        1\n#define regUVD_LMI_MIF_PRIVACY_LUMA_64BIT_BAR_LOW                                                       0x0494\n#define regUVD_LMI_MIF_PRIVACY_LUMA_64BIT_BAR_LOW_BASE_IDX                                              1\n#define regUVD_LMI_MIF_PRIVACY_LUMA_64BIT_BAR_HIGH                                                      0x0495\n#define regUVD_LMI_MIF_PRIVACY_LUMA_64BIT_BAR_HIGH_BASE_IDX                                             1\n#define regUVD_LMI_MIF_PRIVACY_CHROMA_64BIT_BAR_LOW                                                     0x0496\n#define regUVD_LMI_MIF_PRIVACY_CHROMA_64BIT_BAR_LOW_BASE_IDX                                            1\n#define regUVD_LMI_MIF_PRIVACY_CHROMA_64BIT_BAR_HIGH                                                    0x0497\n#define regUVD_LMI_MIF_PRIVACY_CHROMA_64BIT_BAR_HIGH_BASE_IDX                                           1\n#define regUVD_ADP_ATOMIC_CONFIG                                                                        0x0499\n#define regUVD_ADP_ATOMIC_CONFIG_BASE_IDX                                                               1\n#define regUVD_LMI_ARB_CTRL2                                                                            0x049a\n#define regUVD_LMI_ARB_CTRL2_BASE_IDX                                                                   1\n#define regUVD_LMI_VCPU_CACHE_VMIDS_MULTI                                                               0x049f\n#define regUVD_LMI_VCPU_CACHE_VMIDS_MULTI_BASE_IDX                                                      1\n#define regUVD_LMI_VCPU_NC_VMIDS_MULTI                                                                  0x04a0\n#define regUVD_LMI_VCPU_NC_VMIDS_MULTI_BASE_IDX                                                         1\n#define regUVD_LMI_LAT_CTRL                                                                             0x04a1\n#define regUVD_LMI_LAT_CTRL_BASE_IDX                                                                    1\n#define regUVD_LMI_LAT_CNTR                                                                             0x04a2\n#define regUVD_LMI_LAT_CNTR_BASE_IDX                                                                    1\n#define regUVD_LMI_AVG_LAT_CNTR                                                                         0x04a3\n#define regUVD_LMI_AVG_LAT_CNTR_BASE_IDX                                                                1\n#define regUVD_LMI_SPH                                                                                  0x04a4\n#define regUVD_LMI_SPH_BASE_IDX                                                                         1\n#define regUVD_LMI_VCPU_CACHE_VMID                                                                      0x04a5\n#define regUVD_LMI_VCPU_CACHE_VMID_BASE_IDX                                                             1\n#define regUVD_LMI_CTRL2                                                                                0x04a6\n#define regUVD_LMI_CTRL2_BASE_IDX                                                                       1\n#define regUVD_LMI_URGENT_CTRL                                                                          0x04a7\n#define regUVD_LMI_URGENT_CTRL_BASE_IDX                                                                 1\n#define regUVD_LMI_CTRL                                                                                 0x04a8\n#define regUVD_LMI_CTRL_BASE_IDX                                                                        1\n#define regUVD_LMI_STATUS                                                                               0x04a9\n#define regUVD_LMI_STATUS_BASE_IDX                                                                      1\n#define regUVD_LMI_PERFMON_CTRL                                                                         0x04ac\n#define regUVD_LMI_PERFMON_CTRL_BASE_IDX                                                                1\n#define regUVD_LMI_PERFMON_COUNT_LO                                                                     0x04ad\n#define regUVD_LMI_PERFMON_COUNT_LO_BASE_IDX                                                            1\n#define regUVD_LMI_PERFMON_COUNT_HI                                                                     0x04ae\n#define regUVD_LMI_PERFMON_COUNT_HI_BASE_IDX                                                            1\n#define regUVD_LMI_ADP_SWAP_CNTL                                                                        0x04af\n#define regUVD_LMI_ADP_SWAP_CNTL_BASE_IDX                                                               1\n#define regUVD_LMI_RBC_RB_VMID                                                                          0x04b0\n#define regUVD_LMI_RBC_RB_VMID_BASE_IDX                                                                 1\n#define regUVD_LMI_RBC_IB_VMID                                                                          0x04b1\n#define regUVD_LMI_RBC_IB_VMID_BASE_IDX                                                                 1\n#define regUVD_LMI_MC_CREDITS                                                                           0x04b2\n#define regUVD_LMI_MC_CREDITS_BASE_IDX                                                                  1\n#define regUVD_LMI_ADP_IND_INDEX                                                                        0x04b6\n#define regUVD_LMI_ADP_IND_INDEX_BASE_IDX                                                               1\n#define regUVD_LMI_ADP_IND_DATA                                                                         0x04b7\n#define regUVD_LMI_ADP_IND_DATA_BASE_IDX                                                                1\n#define regVCN_RAS_CNTL                                                                                 0x04b9\n#define regVCN_RAS_CNTL_BASE_IDX                                                                        1\n\n\n\n\n#define regMMSCH_UCODE_ADDR                                                                             0x0000\n#define regMMSCH_UCODE_ADDR_BASE_IDX                                                                    0\n#define regMMSCH_UCODE_DATA                                                                             0x0001\n#define regMMSCH_UCODE_DATA_BASE_IDX                                                                    0\n#define regMMSCH_SRAM_ADDR                                                                              0x0002\n#define regMMSCH_SRAM_ADDR_BASE_IDX                                                                     0\n#define regMMSCH_SRAM_DATA                                                                              0x0003\n#define regMMSCH_SRAM_DATA_BASE_IDX                                                                     0\n#define regMMSCH_VF_SRAM_OFFSET                                                                         0x0004\n#define regMMSCH_VF_SRAM_OFFSET_BASE_IDX                                                                0\n#define regMMSCH_DB_SRAM_OFFSET                                                                         0x0005\n#define regMMSCH_DB_SRAM_OFFSET_BASE_IDX                                                                0\n#define regMMSCH_CTX_SRAM_OFFSET                                                                        0x0006\n#define regMMSCH_CTX_SRAM_OFFSET_BASE_IDX                                                               0\n#define regMMSCH_INTR                                                                                   0x0008\n#define regMMSCH_INTR_BASE_IDX                                                                          0\n#define regMMSCH_INTR_ACK                                                                               0x0009\n#define regMMSCH_INTR_ACK_BASE_IDX                                                                      0\n#define regMMSCH_INTR_STATUS                                                                            0x000a\n#define regMMSCH_INTR_STATUS_BASE_IDX                                                                   0\n#define regMMSCH_VF_VMID                                                                                0x000b\n#define regMMSCH_VF_VMID_BASE_IDX                                                                       0\n#define regMMSCH_VF_CTX_ADDR_LO                                                                         0x000c\n#define regMMSCH_VF_CTX_ADDR_LO_BASE_IDX                                                                0\n#define regMMSCH_VF_CTX_ADDR_HI                                                                         0x000d\n#define regMMSCH_VF_CTX_ADDR_HI_BASE_IDX                                                                0\n#define regMMSCH_VF_CTX_SIZE                                                                            0x000e\n#define regMMSCH_VF_CTX_SIZE_BASE_IDX                                                                   0\n#define regMMSCH_VF_GPCOM_ADDR_LO                                                                       0x000f\n#define regMMSCH_VF_GPCOM_ADDR_LO_BASE_IDX                                                              0\n#define regMMSCH_VF_GPCOM_ADDR_HI                                                                       0x0010\n#define regMMSCH_VF_GPCOM_ADDR_HI_BASE_IDX                                                              0\n#define regMMSCH_VF_GPCOM_SIZE                                                                          0x0011\n#define regMMSCH_VF_GPCOM_SIZE_BASE_IDX                                                                 0\n#define regMMSCH_VF_MAILBOX_HOST                                                                        0x0012\n#define regMMSCH_VF_MAILBOX_HOST_BASE_IDX                                                               0\n#define regMMSCH_VF_MAILBOX_RESP                                                                        0x0013\n#define regMMSCH_VF_MAILBOX_RESP_BASE_IDX                                                               0\n#define regMMSCH_VF_MAILBOX_0                                                                           0x0014\n#define regMMSCH_VF_MAILBOX_0_BASE_IDX                                                                  0\n#define regMMSCH_VF_MAILBOX_0_RESP                                                                      0x0015\n#define regMMSCH_VF_MAILBOX_0_RESP_BASE_IDX                                                             0\n#define regMMSCH_VF_MAILBOX_1                                                                           0x0016\n#define regMMSCH_VF_MAILBOX_1_BASE_IDX                                                                  0\n#define regMMSCH_VF_MAILBOX_1_RESP                                                                      0x0017\n#define regMMSCH_VF_MAILBOX_1_RESP_BASE_IDX                                                             0\n#define regMMSCH_CNTL                                                                                   0x001c\n#define regMMSCH_CNTL_BASE_IDX                                                                          0\n#define regMMSCH_NONCACHE_OFFSET0                                                                       0x001d\n#define regMMSCH_NONCACHE_OFFSET0_BASE_IDX                                                              0\n#define regMMSCH_NONCACHE_SIZE0                                                                         0x001e\n#define regMMSCH_NONCACHE_SIZE0_BASE_IDX                                                                0\n#define regMMSCH_NONCACHE_OFFSET1                                                                       0x001f\n#define regMMSCH_NONCACHE_OFFSET1_BASE_IDX                                                              0\n#define regMMSCH_NONCACHE_SIZE1                                                                         0x0020\n#define regMMSCH_NONCACHE_SIZE1_BASE_IDX                                                                0\n#define regMMSCH_PROC_STATE1                                                                            0x0026\n#define regMMSCH_PROC_STATE1_BASE_IDX                                                                   0\n#define regMMSCH_LAST_MC_ADDR                                                                           0x0027\n#define regMMSCH_LAST_MC_ADDR_BASE_IDX                                                                  0\n#define regMMSCH_LAST_MEM_ACCESS_HI                                                                     0x0028\n#define regMMSCH_LAST_MEM_ACCESS_HI_BASE_IDX                                                            0\n#define regMMSCH_LAST_MEM_ACCESS_LO                                                                     0x0029\n#define regMMSCH_LAST_MEM_ACCESS_LO_BASE_IDX                                                            0\n#define regMMSCH_SCRATCH_0                                                                              0x002b\n#define regMMSCH_SCRATCH_0_BASE_IDX                                                                     0\n#define regMMSCH_SCRATCH_1                                                                              0x002c\n#define regMMSCH_SCRATCH_1_BASE_IDX                                                                     0\n#define regMMSCH_GPUIOV_SCH_BLOCK_0                                                                     0x002d\n#define regMMSCH_GPUIOV_SCH_BLOCK_0_BASE_IDX                                                            0\n#define regMMSCH_GPUIOV_CMD_CONTROL_0                                                                   0x002e\n#define regMMSCH_GPUIOV_CMD_CONTROL_0_BASE_IDX                                                          0\n#define regMMSCH_GPUIOV_CMD_STATUS_0                                                                    0x002f\n#define regMMSCH_GPUIOV_CMD_STATUS_0_BASE_IDX                                                           0\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_0                                                                0x0030\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_0_BASE_IDX                                                       0\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_0                                                                   0x0031\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_0_BASE_IDX                                                          0\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_0                                                                 0x0032\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_0_BASE_IDX                                                        0\n#define regMMSCH_GPUIOV_DW6_0                                                                           0x0033\n#define regMMSCH_GPUIOV_DW6_0_BASE_IDX                                                                  0\n#define regMMSCH_GPUIOV_DW7_0                                                                           0x0034\n#define regMMSCH_GPUIOV_DW7_0_BASE_IDX                                                                  0\n#define regMMSCH_GPUIOV_DW8_0                                                                           0x0035\n#define regMMSCH_GPUIOV_DW8_0_BASE_IDX                                                                  0\n#define regMMSCH_GPUIOV_SCH_BLOCK_1                                                                     0x0036\n#define regMMSCH_GPUIOV_SCH_BLOCK_1_BASE_IDX                                                            0\n#define regMMSCH_GPUIOV_CMD_CONTROL_1                                                                   0x0037\n#define regMMSCH_GPUIOV_CMD_CONTROL_1_BASE_IDX                                                          0\n#define regMMSCH_GPUIOV_CMD_STATUS_1                                                                    0x0038\n#define regMMSCH_GPUIOV_CMD_STATUS_1_BASE_IDX                                                           0\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_1                                                                0x0039\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_1_BASE_IDX                                                       0\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_1                                                                   0x003a\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_1_BASE_IDX                                                          0\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_1                                                                 0x003b\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_1_BASE_IDX                                                        0\n#define regMMSCH_GPUIOV_DW6_1                                                                           0x003c\n#define regMMSCH_GPUIOV_DW6_1_BASE_IDX                                                                  0\n#define regMMSCH_GPUIOV_DW7_1                                                                           0x003d\n#define regMMSCH_GPUIOV_DW7_1_BASE_IDX                                                                  0\n#define regMMSCH_GPUIOV_DW8_1                                                                           0x003e\n#define regMMSCH_GPUIOV_DW8_1_BASE_IDX                                                                  0\n#define regMMSCH_GPUIOV_CNTXT                                                                           0x003f\n#define regMMSCH_GPUIOV_CNTXT_BASE_IDX                                                                  0\n#define regMMSCH_SCRATCH_2                                                                              0x0040\n#define regMMSCH_SCRATCH_2_BASE_IDX                                                                     0\n#define regMMSCH_SCRATCH_3                                                                              0x0041\n#define regMMSCH_SCRATCH_3_BASE_IDX                                                                     0\n#define regMMSCH_SCRATCH_4                                                                              0x0042\n#define regMMSCH_SCRATCH_4_BASE_IDX                                                                     0\n#define regMMSCH_SCRATCH_5                                                                              0x0043\n#define regMMSCH_SCRATCH_5_BASE_IDX                                                                     0\n#define regMMSCH_SCRATCH_6                                                                              0x0044\n#define regMMSCH_SCRATCH_6_BASE_IDX                                                                     0\n#define regMMSCH_SCRATCH_7                                                                              0x0045\n#define regMMSCH_SCRATCH_7_BASE_IDX                                                                     0\n#define regMMSCH_VFID_FIFO_HEAD_0                                                                       0x0046\n#define regMMSCH_VFID_FIFO_HEAD_0_BASE_IDX                                                              0\n#define regMMSCH_VFID_FIFO_TAIL_0                                                                       0x0047\n#define regMMSCH_VFID_FIFO_TAIL_0_BASE_IDX                                                              0\n#define regMMSCH_VFID_FIFO_HEAD_1                                                                       0x0048\n#define regMMSCH_VFID_FIFO_HEAD_1_BASE_IDX                                                              0\n#define regMMSCH_VFID_FIFO_TAIL_1                                                                       0x0049\n#define regMMSCH_VFID_FIFO_TAIL_1_BASE_IDX                                                              0\n#define regMMSCH_NACK_STATUS                                                                            0x004a\n#define regMMSCH_NACK_STATUS_BASE_IDX                                                                   0\n#define regMMSCH_VF_MAILBOX0_DATA                                                                       0x004b\n#define regMMSCH_VF_MAILBOX0_DATA_BASE_IDX                                                              0\n#define regMMSCH_VF_MAILBOX1_DATA                                                                       0x004c\n#define regMMSCH_VF_MAILBOX1_DATA_BASE_IDX                                                              0\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_0                                                                  0x004d\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_0_BASE_IDX                                                         0\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_0                                                                 0x004e\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_0_BASE_IDX                                                        0\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_0                                                              0x004f\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_0_BASE_IDX                                                     0\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_1                                                                  0x0050\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_1_BASE_IDX                                                         0\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_1                                                                 0x0051\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_1_BASE_IDX                                                        0\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_1                                                              0x0052\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_1_BASE_IDX                                                     0\n#define regMMSCH_GPUIOV_CNTXT_IP                                                                        0x0053\n#define regMMSCH_GPUIOV_CNTXT_IP_BASE_IDX                                                               0\n#define regMMSCH_GPUIOV_SCH_BLOCK_2                                                                     0x0054\n#define regMMSCH_GPUIOV_SCH_BLOCK_2_BASE_IDX                                                            0\n#define regMMSCH_GPUIOV_CMD_CONTROL_2                                                                   0x0055\n#define regMMSCH_GPUIOV_CMD_CONTROL_2_BASE_IDX                                                          0\n#define regMMSCH_GPUIOV_CMD_STATUS_2                                                                    0x0056\n#define regMMSCH_GPUIOV_CMD_STATUS_2_BASE_IDX                                                           0\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_2                                                                0x0057\n#define regMMSCH_GPUIOV_VM_BUSY_STATUS_2_BASE_IDX                                                       0\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_2                                                                   0x0058\n#define regMMSCH_GPUIOV_ACTIVE_FCNS_2_BASE_IDX                                                          0\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_2                                                                 0x0059\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_2_BASE_IDX                                                        0\n#define regMMSCH_GPUIOV_DW6_2                                                                           0x005a\n#define regMMSCH_GPUIOV_DW6_2_BASE_IDX                                                                  0\n#define regMMSCH_GPUIOV_DW7_2                                                                           0x005b\n#define regMMSCH_GPUIOV_DW7_2_BASE_IDX                                                                  0\n#define regMMSCH_GPUIOV_DW8_2                                                                           0x005c\n#define regMMSCH_GPUIOV_DW8_2_BASE_IDX                                                                  0\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_2                                                                  0x005d\n#define regMMSCH_GPUIOV_SCH_BLOCK_IP_2_BASE_IDX                                                         0\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_2                                                                 0x005e\n#define regMMSCH_GPUIOV_CMD_STATUS_IP_2_BASE_IDX                                                        0\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_2                                                              0x005f\n#define regMMSCH_GPUIOV_ACTIVE_FCN_ID_IP_2_BASE_IDX                                                     0\n#define regMMSCH_VFID_FIFO_HEAD_2                                                                       0x0060\n#define regMMSCH_VFID_FIFO_HEAD_2_BASE_IDX                                                              0\n#define regMMSCH_VFID_FIFO_TAIL_2                                                                       0x0061\n#define regMMSCH_VFID_FIFO_TAIL_2_BASE_IDX                                                              0\n#define regMMSCH_VM_BUSY_STATUS_0                                                                       0x0062\n#define regMMSCH_VM_BUSY_STATUS_0_BASE_IDX                                                              0\n#define regMMSCH_VM_BUSY_STATUS_1                                                                       0x0063\n#define regMMSCH_VM_BUSY_STATUS_1_BASE_IDX                                                              0\n#define regMMSCH_VM_BUSY_STATUS_2                                                                       0x0064\n#define regMMSCH_VM_BUSY_STATUS_2_BASE_IDX                                                              0\n\n\n\n\n#define regUVD_JADP_MCIF_URGENT_CTRL                                                                    0x0141\n#define regUVD_JADP_MCIF_URGENT_CTRL_BASE_IDX                                                           0\n#define regUVD_JMI_URGENT_CTRL                                                                          0x0142\n#define regUVD_JMI_URGENT_CTRL_BASE_IDX                                                                 0\n#define regUVD_JPEG_DEC_PF_CTRL                                                                         0x0143\n#define regUVD_JPEG_DEC_PF_CTRL_BASE_IDX                                                                0\n#define regUVD_JPEG_ENC_PF_CTRL                                                                         0x0144\n#define regUVD_JPEG_ENC_PF_CTRL_BASE_IDX                                                                0\n#define regUVD_JMI_CTRL                                                                                 0x0145\n#define regUVD_JMI_CTRL_BASE_IDX                                                                        0\n#define regUVD_LMI_JRBC_CTRL                                                                            0x0146\n#define regUVD_LMI_JRBC_CTRL_BASE_IDX                                                                   0\n#define regUVD_LMI_JPEG_CTRL                                                                            0x0147\n#define regUVD_LMI_JPEG_CTRL_BASE_IDX                                                                   0\n#define regUVD_JMI_EJRBC_CTRL                                                                           0x0148\n#define regUVD_JMI_EJRBC_CTRL_BASE_IDX                                                                  0\n#define regUVD_LMI_EJPEG_CTRL                                                                           0x0149\n#define regUVD_LMI_EJPEG_CTRL_BASE_IDX                                                                  0\n#define regUVD_JMI_SCALER_CTRL                                                                          0x014a\n#define regUVD_JMI_SCALER_CTRL_BASE_IDX                                                                 0\n#define regJPEG_LMI_DROP                                                                                0x014b\n#define regJPEG_LMI_DROP_BASE_IDX                                                                       0\n#define regUVD_JMI_EJPEG_DROP                                                                           0x014c\n#define regUVD_JMI_EJPEG_DROP_BASE_IDX                                                                  0\n#define regJPEG_MEMCHECK_CLAMPING                                                                       0x014d\n#define regJPEG_MEMCHECK_CLAMPING_BASE_IDX                                                              0\n#define regUVD_JMI_EJPEG_MEMCHECK_CLAMPING                                                              0x014e\n#define regUVD_JMI_EJPEG_MEMCHECK_CLAMPING_BASE_IDX                                                     0\n#define regUVD_LMI_JRBC_IB_VMID                                                                         0x014f\n#define regUVD_LMI_JRBC_IB_VMID_BASE_IDX                                                                0\n#define regUVD_LMI_JRBC_RB_VMID                                                                         0x0150\n#define regUVD_LMI_JRBC_RB_VMID_BASE_IDX                                                                0\n#define regUVD_LMI_JPEG_VMID                                                                            0x0151\n#define regUVD_LMI_JPEG_VMID_BASE_IDX                                                                   0\n#define regUVD_JMI_ENC_JRBC_IB_VMID                                                                     0x0152\n#define regUVD_JMI_ENC_JRBC_IB_VMID_BASE_IDX                                                            0\n#define regUVD_JMI_ENC_JRBC_RB_VMID                                                                     0x0153\n#define regUVD_JMI_ENC_JRBC_RB_VMID_BASE_IDX                                                            0\n#define regUVD_JMI_ENC_JPEG_VMID                                                                        0x0154\n#define regUVD_JMI_ENC_JPEG_VMID_BASE_IDX                                                               0\n#define regUVD_JMI_EJPEG_RAS_CNTL                                                                       0x0156\n#define regUVD_JMI_EJPEG_RAS_CNTL_BASE_IDX                                                              0\n#define regJPEG_MEMCHECK_SAFE_ADDR                                                                      0x0157\n#define regJPEG_MEMCHECK_SAFE_ADDR_BASE_IDX                                                             0\n#define regJPEG_MEMCHECK_SAFE_ADDR_64BIT                                                                0x0158\n#define regJPEG_MEMCHECK_SAFE_ADDR_64BIT_BASE_IDX                                                       0\n#define regUVD_JMI_LAT_CTRL                                                                             0x0159\n#define regUVD_JMI_LAT_CTRL_BASE_IDX                                                                    0\n#define regUVD_JMI_LAT_CNTR                                                                             0x015a\n#define regUVD_JMI_LAT_CNTR_BASE_IDX                                                                    0\n#define regUVD_JMI_AVG_LAT_CNTR                                                                         0x015b\n#define regUVD_JMI_AVG_LAT_CNTR_BASE_IDX                                                                0\n#define regUVD_JMI_PERFMON_CTRL                                                                         0x015c\n#define regUVD_JMI_PERFMON_CTRL_BASE_IDX                                                                0\n#define regUVD_JMI_PERFMON_COUNT_LO                                                                     0x015d\n#define regUVD_JMI_PERFMON_COUNT_LO_BASE_IDX                                                            0\n#define regUVD_JMI_PERFMON_COUNT_HI                                                                     0x015e\n#define regUVD_JMI_PERFMON_COUNT_HI_BASE_IDX                                                            0\n#define regUVD_JMI_CLEAN_STATUS                                                                         0x015f\n#define regUVD_JMI_CLEAN_STATUS_BASE_IDX                                                                0\n#define regUVD_LMI_JPEG_READ_64BIT_BAR_LOW                                                              0x0160\n#define regUVD_LMI_JPEG_READ_64BIT_BAR_LOW_BASE_IDX                                                     0\n#define regUVD_LMI_JPEG_READ_64BIT_BAR_HIGH                                                             0x0161\n#define regUVD_LMI_JPEG_READ_64BIT_BAR_HIGH_BASE_IDX                                                    0\n#define regUVD_LMI_JPEG_WRITE_64BIT_BAR_LOW                                                             0x0162\n#define regUVD_LMI_JPEG_WRITE_64BIT_BAR_LOW_BASE_IDX                                                    0\n#define regUVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH                                                            0x0163\n#define regUVD_LMI_JPEG_WRITE_64BIT_BAR_HIGH_BASE_IDX                                                   0\n#define regUVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                                     0x0164\n#define regUVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                                    0x0165\n#define regUVD_LMI_JPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regUVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                                0x0166\n#define regUVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                                       0\n#define regUVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                               0x0167\n#define regUVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                      0\n#define regUVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                                0x0168\n#define regUVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                                       0\n#define regUVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                               0x0169\n#define regUVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                      0\n#define regUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                         0x016a\n#define regUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                                0\n#define regUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                                        0x016b\n#define regUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                               0\n#define regUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW                                                         0x016c\n#define regUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW_BASE_IDX                                                0\n#define regUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH                                                        0x016d\n#define regUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH_BASE_IDX                                               0\n#define regUVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW                                                         0x016e\n#define regUVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                                0\n#define regUVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH                                                        0x016f\n#define regUVD_LMI_JRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                               0\n#define regUVD_LMI_JRBC_IB_MEM_RD_64BIT_BAR_LOW                                                         0x0170\n#define regUVD_LMI_JRBC_IB_MEM_RD_64BIT_BAR_LOW_BASE_IDX                                                0\n#define regUVD_LMI_JRBC_IB_MEM_RD_64BIT_BAR_HIGH                                                        0x0171\n#define regUVD_LMI_JRBC_IB_MEM_RD_64BIT_BAR_HIGH_BASE_IDX                                               0\n#define regUVD_JMI_PEL_RD_64BIT_BAR_LOW                                                                 0x0172\n#define regUVD_JMI_PEL_RD_64BIT_BAR_LOW_BASE_IDX                                                        0\n#define regUVD_JMI_PEL_RD_64BIT_BAR_HIGH                                                                0x0173\n#define regUVD_JMI_PEL_RD_64BIT_BAR_HIGH_BASE_IDX                                                       0\n#define regUVD_JMI_BS_WR_64BIT_BAR_LOW                                                                  0x0174\n#define regUVD_JMI_BS_WR_64BIT_BAR_LOW_BASE_IDX                                                         0\n#define regUVD_JMI_BS_WR_64BIT_BAR_HIGH                                                                 0x0175\n#define regUVD_JMI_BS_WR_64BIT_BAR_HIGH_BASE_IDX                                                        0\n#define regUVD_JMI_SCALAR_RD_64BIT_BAR_LOW                                                              0x0176\n#define regUVD_JMI_SCALAR_RD_64BIT_BAR_LOW_BASE_IDX                                                     0\n#define regUVD_JMI_SCALAR_RD_64BIT_BAR_HIGH                                                             0x0177\n#define regUVD_JMI_SCALAR_RD_64BIT_BAR_HIGH_BASE_IDX                                                    0\n#define regUVD_JMI_SCALAR_WR_64BIT_BAR_LOW                                                              0x0178\n#define regUVD_JMI_SCALAR_WR_64BIT_BAR_LOW_BASE_IDX                                                     0\n#define regUVD_JMI_SCALAR_WR_64BIT_BAR_HIGH                                                             0x0179\n#define regUVD_JMI_SCALAR_WR_64BIT_BAR_HIGH_BASE_IDX                                                    0\n#define regUVD_LMI_EJPEG_PREEMPT_FENCE_64BIT_BAR_LOW                                                    0x017a\n#define regUVD_LMI_EJPEG_PREEMPT_FENCE_64BIT_BAR_LOW_BASE_IDX                                           0\n#define regUVD_LMI_EJPEG_PREEMPT_FENCE_64BIT_BAR_HIGH                                                   0x017b\n#define regUVD_LMI_EJPEG_PREEMPT_FENCE_64BIT_BAR_HIGH_BASE_IDX                                          0\n#define regUVD_LMI_EJRBC_RB_64BIT_BAR_LOW                                                               0x017c\n#define regUVD_LMI_EJRBC_RB_64BIT_BAR_LOW_BASE_IDX                                                      0\n#define regUVD_LMI_EJRBC_RB_64BIT_BAR_HIGH                                                              0x017d\n#define regUVD_LMI_EJRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                     0\n#define regUVD_LMI_EJRBC_IB_64BIT_BAR_LOW                                                               0x017e\n#define regUVD_LMI_EJRBC_IB_64BIT_BAR_LOW_BASE_IDX                                                      0\n#define regUVD_LMI_EJRBC_IB_64BIT_BAR_HIGH                                                              0x017f\n#define regUVD_LMI_EJRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                     0\n#define regUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_LOW                                                        0x0180\n#define regUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                               0\n#define regUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_HIGH                                                       0x0181\n#define regUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                              0\n#define regUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_LOW                                                        0x0182\n#define regUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_LOW_BASE_IDX                                               0\n#define regUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_HIGH                                                       0x0183\n#define regUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_HIGH_BASE_IDX                                              0\n#define regUVD_LMI_EJRBC_IB_MEM_WR_64BIT_BAR_LOW                                                        0x0184\n#define regUVD_LMI_EJRBC_IB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                               0\n#define regUVD_LMI_EJRBC_IB_MEM_WR_64BIT_BAR_HIGH                                                       0x0185\n#define regUVD_LMI_EJRBC_IB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                              0\n#define regUVD_LMI_EJRBC_IB_MEM_RD_64BIT_BAR_LOW                                                        0x0186\n#define regUVD_LMI_EJRBC_IB_MEM_RD_64BIT_BAR_LOW_BASE_IDX                                               0\n#define regUVD_LMI_EJRBC_IB_MEM_RD_64BIT_BAR_HIGH                                                       0x0187\n#define regUVD_LMI_EJRBC_IB_MEM_RD_64BIT_BAR_HIGH_BASE_IDX                                              0\n#define regUVD_LMI_JPEG_PREEMPT_VMID                                                                    0x0188\n#define regUVD_LMI_JPEG_PREEMPT_VMID_BASE_IDX                                                           0\n#define regUVD_LMI_ENC_JPEG_PREEMPT_VMID                                                                0x0189\n#define regUVD_LMI_ENC_JPEG_PREEMPT_VMID_BASE_IDX                                                       0\n#define regUVD_LMI_JPEG2_VMID                                                                           0x018a\n#define regUVD_LMI_JPEG2_VMID_BASE_IDX                                                                  0\n#define regUVD_LMI_JPEG2_READ_64BIT_BAR_LOW                                                             0x018b\n#define regUVD_LMI_JPEG2_READ_64BIT_BAR_LOW_BASE_IDX                                                    0\n#define regUVD_LMI_JPEG2_READ_64BIT_BAR_HIGH                                                            0x018c\n#define regUVD_LMI_JPEG2_READ_64BIT_BAR_HIGH_BASE_IDX                                                   0\n#define regUVD_LMI_JPEG2_WRITE_64BIT_BAR_LOW                                                            0x018d\n#define regUVD_LMI_JPEG2_WRITE_64BIT_BAR_LOW_BASE_IDX                                                   0\n#define regUVD_LMI_JPEG2_WRITE_64BIT_BAR_HIGH                                                           0x018e\n#define regUVD_LMI_JPEG2_WRITE_64BIT_BAR_HIGH_BASE_IDX                                                  0\n#define regUVD_LMI_JPEG_CTRL2                                                                           0x018f\n#define regUVD_LMI_JPEG_CTRL2_BASE_IDX                                                                  0\n#define regUVD_JMI_DEC_SWAP_CNTL                                                                        0x0190\n#define regUVD_JMI_DEC_SWAP_CNTL_BASE_IDX                                                               0\n#define regUVD_JMI_ENC_SWAP_CNTL                                                                        0x0191\n#define regUVD_JMI_ENC_SWAP_CNTL_BASE_IDX                                                               0\n#define regUVD_JMI_CNTL                                                                                 0x0192\n#define regUVD_JMI_CNTL_BASE_IDX                                                                        0\n#define regUVD_JMI_ATOMIC_CNTL                                                                          0x0193\n#define regUVD_JMI_ATOMIC_CNTL_BASE_IDX                                                                 0\n#define regUVD_JMI_ATOMIC_CNTL2                                                                         0x0194\n#define regUVD_JMI_ATOMIC_CNTL2_BASE_IDX                                                                0\n#define regUVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW                                                     0x0195\n#define regUVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH                                                    0x0196\n#define regUVD_JMI_ATOMIC_USER0_WRITE_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regUVD_JMI_ATOMIC_USER1_WRITE_64BIT_BAR_LOW                                                     0x0197\n#define regUVD_JMI_ATOMIC_USER1_WRITE_64BIT_BAR_LOW_BASE_IDX                                            0\n#define regUVD_JMI_ATOMIC_USER1_WRITE_64BIT_BAR_HIGH                                                    0x0198\n#define regUVD_JMI_ATOMIC_USER1_WRITE_64BIT_BAR_HIGH_BASE_IDX                                           0\n#define regJPEG2_LMI_DROP                                                                               0x0199\n#define regJPEG2_LMI_DROP_BASE_IDX                                                                      0\n#define regUVD_JMI_HUFF_FENCE_64BIT_BAR_LOW                                                             0x019a\n#define regUVD_JMI_HUFF_FENCE_64BIT_BAR_LOW_BASE_IDX                                                    0\n#define regUVD_JMI_HUFF_FENCE_64BIT_BAR_HIGH                                                            0x019b\n#define regUVD_JMI_HUFF_FENCE_64BIT_BAR_HIGH_BASE_IDX                                                   0\n#define regUVD_JMI_DEC_SWAP_CNTL2                                                                       0x019c\n#define regUVD_JMI_DEC_SWAP_CNTL2_BASE_IDX                                                              0\n#define regUVD_JMI_DJPEG_RAS_CNTL                                                                       0x019f\n#define regUVD_JMI_DJPEG_RAS_CNTL_BASE_IDX                                                              0\n\n\n\n\n#define regJPEG_SOFT_RESET_STATUS                                                                       0x01c0\n#define regJPEG_SOFT_RESET_STATUS_BASE_IDX                                                              0\n#define regJPEG_SYS_INT_EN                                                                              0x01c1\n#define regJPEG_SYS_INT_EN_BASE_IDX                                                                     0\n#define regJPEG_SYS_INT_STATUS                                                                          0x01c2\n#define regJPEG_SYS_INT_STATUS_BASE_IDX                                                                 0\n#define regJPEG_SYS_INT_ACK                                                                             0x01c3\n#define regJPEG_SYS_INT_ACK_BASE_IDX                                                                    0\n#define regJPEG_MEMCHECK_SYS_INT_EN                                                                     0x01c4\n#define regJPEG_MEMCHECK_SYS_INT_EN_BASE_IDX                                                            0\n#define regJPEG_MEMCHECK_SYS_INT_STAT                                                                   0x01c5\n#define regJPEG_MEMCHECK_SYS_INT_STAT_BASE_IDX                                                          0\n#define regJPEG_MEMCHECK_SYS_INT_ACK                                                                    0x01c6\n#define regJPEG_MEMCHECK_SYS_INT_ACK_BASE_IDX                                                           0\n#define regJPEG_MASTINT_EN                                                                              0x01c8\n#define regJPEG_MASTINT_EN_BASE_IDX                                                                     0\n#define regJPEG_IH_CTRL                                                                                 0x01c9\n#define regJPEG_IH_CTRL_BASE_IDX                                                                        0\n#define regJRBBM_ARB_CTRL                                                                               0x01cb\n#define regJRBBM_ARB_CTRL_BASE_IDX                                                                      0\n\n\n\n\n#define regJPEG_CGC_GATE                                                                                0x01e0\n#define regJPEG_CGC_GATE_BASE_IDX                                                                       0\n#define regJPEG_CGC_CTRL                                                                                0x01e1\n#define regJPEG_CGC_CTRL_BASE_IDX                                                                       0\n#define regJPEG_CGC_STATUS                                                                              0x01e2\n#define regJPEG_CGC_STATUS_BASE_IDX                                                                     0\n#define regJPEG_COMN_CGC_MEM_CTRL                                                                       0x01e3\n#define regJPEG_COMN_CGC_MEM_CTRL_BASE_IDX                                                              0\n#define regJPEG_DEC_CGC_MEM_CTRL                                                                        0x01e4\n#define regJPEG_DEC_CGC_MEM_CTRL_BASE_IDX                                                               0\n#define regJPEG2_DEC_CGC_MEM_CTRL                                                                       0x01e5\n#define regJPEG2_DEC_CGC_MEM_CTRL_BASE_IDX                                                              0\n#define regJPEG_ENC_CGC_MEM_CTRL                                                                        0x01e6\n#define regJPEG_ENC_CGC_MEM_CTRL_BASE_IDX                                                               0\n#define regJPEG_SOFT_RESET2                                                                             0x01e7\n#define regJPEG_SOFT_RESET2_BASE_IDX                                                                    0\n#define regJPEG_PERF_BANK_CONF                                                                          0x01e8\n#define regJPEG_PERF_BANK_CONF_BASE_IDX                                                                 0\n#define regJPEG_PERF_BANK_EVENT_SEL                                                                     0x01e9\n#define regJPEG_PERF_BANK_EVENT_SEL_BASE_IDX                                                            0\n#define regJPEG_PERF_BANK_COUNT0                                                                        0x01ea\n#define regJPEG_PERF_BANK_COUNT0_BASE_IDX                                                               0\n#define regJPEG_PERF_BANK_COUNT1                                                                        0x01eb\n#define regJPEG_PERF_BANK_COUNT1_BASE_IDX                                                               0\n#define regJPEG_PERF_BANK_COUNT2                                                                        0x01ec\n#define regJPEG_PERF_BANK_COUNT2_BASE_IDX                                                               0\n#define regJPEG_PERF_BANK_COUNT3                                                                        0x01ed\n#define regJPEG_PERF_BANK_COUNT3_BASE_IDX                                                               0\n\n\n\n\n#define regUVD_JPEG_ENC_INT_EN                                                                          0x00c1\n#define regUVD_JPEG_ENC_INT_EN_BASE_IDX                                                                 0\n#define regUVD_JPEG_ENC_INT_STATUS                                                                      0x00c2\n#define regUVD_JPEG_ENC_INT_STATUS_BASE_IDX                                                             0\n#define regUVD_JPEG_ENC_ENGINE_CNTL                                                                     0x00c5\n#define regUVD_JPEG_ENC_ENGINE_CNTL_BASE_IDX                                                            0\n#define regUVD_JPEG_ENC_SCRATCH1                                                                        0x00ce\n#define regUVD_JPEG_ENC_SCRATCH1_BASE_IDX                                                               0\n\n\n\n\n#define regUVD_JPEG_ENC_SPS_INFO                                                                        0x00e0\n#define regUVD_JPEG_ENC_SPS_INFO_BASE_IDX                                                               0\n#define regUVD_JPEG_ENC_SPS_INFO1                                                                       0x00e1\n#define regUVD_JPEG_ENC_SPS_INFO1_BASE_IDX                                                              0\n#define regUVD_JPEG_ENC_TBL_SIZE                                                                        0x00e2\n#define regUVD_JPEG_ENC_TBL_SIZE_BASE_IDX                                                               0\n#define regUVD_JPEG_ENC_TBL_CNTL                                                                        0x00e3\n#define regUVD_JPEG_ENC_TBL_CNTL_BASE_IDX                                                               0\n#define regUVD_JPEG_ENC_MC_REQ_CNTL                                                                     0x00e4\n#define regUVD_JPEG_ENC_MC_REQ_CNTL_BASE_IDX                                                            0\n#define regUVD_JPEG_ENC_STATUS                                                                          0x00e5\n#define regUVD_JPEG_ENC_STATUS_BASE_IDX                                                                 0\n#define regUVD_JPEG_ENC_PITCH                                                                           0x00e6\n#define regUVD_JPEG_ENC_PITCH_BASE_IDX                                                                  0\n#define regUVD_JPEG_ENC_LUMA_BASE                                                                       0x00e7\n#define regUVD_JPEG_ENC_LUMA_BASE_BASE_IDX                                                              0\n#define regUVD_JPEG_ENC_CHROMAU_BASE                                                                    0x00e8\n#define regUVD_JPEG_ENC_CHROMAU_BASE_BASE_IDX                                                           0\n#define regUVD_JPEG_ENC_CHROMAV_BASE                                                                    0x00e9\n#define regUVD_JPEG_ENC_CHROMAV_BASE_BASE_IDX                                                           0\n#define regJPEG_ENC_Y_GFX10_TILING_SURFACE                                                              0x00ea\n#define regJPEG_ENC_Y_GFX10_TILING_SURFACE_BASE_IDX                                                     0\n#define regJPEG_ENC_UV_GFX10_TILING_SURFACE                                                             0x00eb\n#define regJPEG_ENC_UV_GFX10_TILING_SURFACE_BASE_IDX                                                    0\n#define regJPEG_ENC_GFX10_ADDR_CONFIG                                                                   0x00ec\n#define regJPEG_ENC_GFX10_ADDR_CONFIG_BASE_IDX                                                          0\n#define regJPEG_ENC_ADDR_MODE                                                                           0x00ed\n#define regJPEG_ENC_ADDR_MODE_BASE_IDX                                                                  0\n#define regUVD_JPEG_ENC_GPCOM_CMD                                                                       0x00ee\n#define regUVD_JPEG_ENC_GPCOM_CMD_BASE_IDX                                                              0\n#define regUVD_JPEG_ENC_GPCOM_DATA0                                                                     0x00ef\n#define regUVD_JPEG_ENC_GPCOM_DATA0_BASE_IDX                                                            0\n#define regUVD_JPEG_ENC_GPCOM_DATA1                                                                     0x00f0\n#define regUVD_JPEG_ENC_GPCOM_DATA1_BASE_IDX                                                            0\n#define regUVD_JPEG_TBL_DAT0                                                                            0x00f1\n#define regUVD_JPEG_TBL_DAT0_BASE_IDX                                                                   0\n#define regUVD_JPEG_TBL_DAT1                                                                            0x00f2\n#define regUVD_JPEG_TBL_DAT1_BASE_IDX                                                                   0\n#define regUVD_JPEG_TBL_IDX                                                                             0x00f3\n#define regUVD_JPEG_TBL_IDX_BASE_IDX                                                                    0\n#define regUVD_JPEG_ENC_CGC_CNTL                                                                        0x00f5\n#define regUVD_JPEG_ENC_CGC_CNTL_BASE_IDX                                                               0\n#define regUVD_JPEG_ENC_SCRATCH0                                                                        0x00f6\n#define regUVD_JPEG_ENC_SCRATCH0_BASE_IDX                                                               0\n#define regUVD_JPEG_ENC_SOFT_RST                                                                        0x00f7\n#define regUVD_JPEG_ENC_SOFT_RST_BASE_IDX                                                               0\n\n\n\n\n#define regUVD_JRBC_RB_WPTR                                                                             0x0100\n#define regUVD_JRBC_RB_WPTR_BASE_IDX                                                                    0\n#define regUVD_JRBC_RB_CNTL                                                                             0x0101\n#define regUVD_JRBC_RB_CNTL_BASE_IDX                                                                    0\n#define regUVD_JRBC_IB_SIZE                                                                             0x0102\n#define regUVD_JRBC_IB_SIZE_BASE_IDX                                                                    0\n#define regUVD_JRBC_URGENT_CNTL                                                                         0x0103\n#define regUVD_JRBC_URGENT_CNTL_BASE_IDX                                                                0\n#define regUVD_JRBC_RB_REF_DATA                                                                         0x0104\n#define regUVD_JRBC_RB_REF_DATA_BASE_IDX                                                                0\n#define regUVD_JRBC_RB_COND_RD_TIMER                                                                    0x0105\n#define regUVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                           0\n#define regUVD_JRBC_SOFT_RESET                                                                          0x0108\n#define regUVD_JRBC_SOFT_RESET_BASE_IDX                                                                 0\n#define regUVD_JRBC_STATUS                                                                              0x0109\n#define regUVD_JRBC_STATUS_BASE_IDX                                                                     0\n#define regUVD_JRBC_RB_RPTR                                                                             0x010a\n#define regUVD_JRBC_RB_RPTR_BASE_IDX                                                                    0\n#define regUVD_JRBC_RB_BUF_STATUS                                                                       0x010b\n#define regUVD_JRBC_RB_BUF_STATUS_BASE_IDX                                                              0\n#define regUVD_JRBC_IB_BUF_STATUS                                                                       0x010c\n#define regUVD_JRBC_IB_BUF_STATUS_BASE_IDX                                                              0\n#define regUVD_JRBC_IB_SIZE_UPDATE                                                                      0x010d\n#define regUVD_JRBC_IB_SIZE_UPDATE_BASE_IDX                                                             0\n#define regUVD_JRBC_IB_COND_RD_TIMER                                                                    0x010e\n#define regUVD_JRBC_IB_COND_RD_TIMER_BASE_IDX                                                           0\n#define regUVD_JRBC_IB_REF_DATA                                                                         0x010f\n#define regUVD_JRBC_IB_REF_DATA_BASE_IDX                                                                0\n#define regUVD_JPEG_PREEMPT_CMD                                                                         0x0110\n#define regUVD_JPEG_PREEMPT_CMD_BASE_IDX                                                                0\n#define regUVD_JPEG_PREEMPT_FENCE_DATA0                                                                 0x0111\n#define regUVD_JPEG_PREEMPT_FENCE_DATA0_BASE_IDX                                                        0\n#define regUVD_JPEG_PREEMPT_FENCE_DATA1                                                                 0x0112\n#define regUVD_JPEG_PREEMPT_FENCE_DATA1_BASE_IDX                                                        0\n#define regUVD_JRBC_RB_SIZE                                                                             0x0113\n#define regUVD_JRBC_RB_SIZE_BASE_IDX                                                                    0\n#define regUVD_JRBC_SCRATCH0                                                                            0x0114\n#define regUVD_JRBC_SCRATCH0_BASE_IDX                                                                   0\n\n\n\n\n#define regUVD_JRBC_ENC_RB_WPTR                                                                         0x0120\n#define regUVD_JRBC_ENC_RB_WPTR_BASE_IDX                                                                0\n#define regUVD_JRBC_ENC_RB_CNTL                                                                         0x0121\n#define regUVD_JRBC_ENC_RB_CNTL_BASE_IDX                                                                0\n#define regUVD_JRBC_ENC_IB_SIZE                                                                         0x0122\n#define regUVD_JRBC_ENC_IB_SIZE_BASE_IDX                                                                0\n#define regUVD_JRBC_ENC_URGENT_CNTL                                                                     0x0123\n#define regUVD_JRBC_ENC_URGENT_CNTL_BASE_IDX                                                            0\n#define regUVD_JRBC_ENC_RB_REF_DATA                                                                     0x0124\n#define regUVD_JRBC_ENC_RB_REF_DATA_BASE_IDX                                                            0\n#define regUVD_JRBC_ENC_RB_COND_RD_TIMER                                                                0x0125\n#define regUVD_JRBC_ENC_RB_COND_RD_TIMER_BASE_IDX                                                       0\n#define regUVD_JRBC_ENC_SOFT_RESET                                                                      0x0128\n#define regUVD_JRBC_ENC_SOFT_RESET_BASE_IDX                                                             0\n#define regUVD_JRBC_ENC_STATUS                                                                          0x0129\n#define regUVD_JRBC_ENC_STATUS_BASE_IDX                                                                 0\n#define regUVD_JRBC_ENC_RB_RPTR                                                                         0x012a\n#define regUVD_JRBC_ENC_RB_RPTR_BASE_IDX                                                                0\n#define regUVD_JRBC_ENC_RB_BUF_STATUS                                                                   0x012b\n#define regUVD_JRBC_ENC_RB_BUF_STATUS_BASE_IDX                                                          0\n#define regUVD_JRBC_ENC_IB_BUF_STATUS                                                                   0x012c\n#define regUVD_JRBC_ENC_IB_BUF_STATUS_BASE_IDX                                                          0\n#define regUVD_JRBC_ENC_IB_SIZE_UPDATE                                                                  0x012d\n#define regUVD_JRBC_ENC_IB_SIZE_UPDATE_BASE_IDX                                                         0\n#define regUVD_JRBC_ENC_IB_COND_RD_TIMER                                                                0x012e\n#define regUVD_JRBC_ENC_IB_COND_RD_TIMER_BASE_IDX                                                       0\n#define regUVD_JRBC_ENC_IB_REF_DATA                                                                     0x012f\n#define regUVD_JRBC_ENC_IB_REF_DATA_BASE_IDX                                                            0\n#define regUVD_JPEG_ENC_PREEMPT_CMD                                                                     0x0130\n#define regUVD_JPEG_ENC_PREEMPT_CMD_BASE_IDX                                                            0\n#define regUVD_JPEG_ENC_PREEMPT_FENCE_DATA0                                                             0x0131\n#define regUVD_JPEG_ENC_PREEMPT_FENCE_DATA0_BASE_IDX                                                    0\n#define regUVD_JPEG_ENC_PREEMPT_FENCE_DATA1                                                             0x0132\n#define regUVD_JPEG_ENC_PREEMPT_FENCE_DATA1_BASE_IDX                                                    0\n#define regUVD_JRBC_ENC_RB_SIZE                                                                         0x0133\n#define regUVD_JRBC_ENC_RB_SIZE_BASE_IDX                                                                0\n#define regUVD_JRBC_ENC_SCRATCH0                                                                        0x0134\n#define regUVD_JRBC_ENC_SCRATCH0_BASE_IDX                                                               0\n\n\n\n\n#define regUVD_MP_SWAP_CNTL                                                                             0x02c4\n#define regUVD_MP_SWAP_CNTL_BASE_IDX                                                                    1\n#define regUVD_MP_SWAP_CNTL2                                                                            0x02c5\n#define regUVD_MP_SWAP_CNTL2_BASE_IDX                                                                   1\n#define regUVD_MPC_LUMA_SRCH                                                                            0x02c6\n#define regUVD_MPC_LUMA_SRCH_BASE_IDX                                                                   1\n#define regUVD_MPC_LUMA_HIT                                                                             0x02c7\n#define regUVD_MPC_LUMA_HIT_BASE_IDX                                                                    1\n#define regUVD_MPC_LUMA_HITPEND                                                                         0x02c8\n#define regUVD_MPC_LUMA_HITPEND_BASE_IDX                                                                1\n#define regUVD_MPC_CHROMA_SRCH                                                                          0x02c9\n#define regUVD_MPC_CHROMA_SRCH_BASE_IDX                                                                 1\n#define regUVD_MPC_CHROMA_HIT                                                                           0x02ca\n#define regUVD_MPC_CHROMA_HIT_BASE_IDX                                                                  1\n#define regUVD_MPC_CHROMA_HITPEND                                                                       0x02cb\n#define regUVD_MPC_CHROMA_HITPEND_BASE_IDX                                                              1\n#define regUVD_MPC_CNTL                                                                                 0x02cc\n#define regUVD_MPC_CNTL_BASE_IDX                                                                        1\n#define regUVD_MPC_PITCH                                                                                0x02cd\n#define regUVD_MPC_PITCH_BASE_IDX                                                                       1\n#define regUVD_MPC_SET_MUXA0                                                                            0x02ce\n#define regUVD_MPC_SET_MUXA0_BASE_IDX                                                                   1\n#define regUVD_MPC_SET_MUXA1                                                                            0x02cf\n#define regUVD_MPC_SET_MUXA1_BASE_IDX                                                                   1\n#define regUVD_MPC_SET_MUXB0                                                                            0x02d0\n#define regUVD_MPC_SET_MUXB0_BASE_IDX                                                                   1\n#define regUVD_MPC_SET_MUXB1                                                                            0x02d1\n#define regUVD_MPC_SET_MUXB1_BASE_IDX                                                                   1\n#define regUVD_MPC_SET_MUX                                                                              0x02d2\n#define regUVD_MPC_SET_MUX_BASE_IDX                                                                     1\n#define regUVD_MPC_SET_ALU                                                                              0x02d3\n#define regUVD_MPC_SET_ALU_BASE_IDX                                                                     1\n#define regUVD_MPC_PERF0                                                                                0x02d4\n#define regUVD_MPC_PERF0_BASE_IDX                                                                       1\n#define regUVD_MPC_PERF1                                                                                0x02d5\n#define regUVD_MPC_PERF1_BASE_IDX                                                                       1\n#define regUVD_MPC_IND_INDEX                                                                            0x02d6\n#define regUVD_MPC_IND_INDEX_BASE_IDX                                                                   1\n#define regUVD_MPC_IND_DATA                                                                             0x02d7\n#define regUVD_MPC_IND_DATA_BASE_IDX                                                                    1\n\n\n\n\n#define regUVD_PGFSM_CONFIG                                                                             0x0000\n#define regUVD_PGFSM_CONFIG_BASE_IDX                                                                    1\n#define regUVD_PGFSM_STATUS                                                                             0x0001\n#define regUVD_PGFSM_STATUS_BASE_IDX                                                                    1\n#define regUVD_POWER_STATUS                                                                             0x0004\n#define regUVD_POWER_STATUS_BASE_IDX                                                                    1\n#define regUVD_PG_IND_INDEX                                                                             0x0005\n#define regUVD_PG_IND_INDEX_BASE_IDX                                                                    1\n#define regUVD_PG_IND_DATA                                                                              0x0006\n#define regUVD_PG_IND_DATA_BASE_IDX                                                                     1\n#define regCC_UVD_HARVESTING                                                                            0x0007\n#define regCC_UVD_HARVESTING_BASE_IDX                                                                   1\n#define regUVD_JPEG_POWER_STATUS                                                                        0x000a\n#define regUVD_JPEG_POWER_STATUS_BASE_IDX                                                               1\n#define regUVD_DPG_LMA_CTL                                                                              0x0011\n#define regUVD_DPG_LMA_CTL_BASE_IDX                                                                     1\n#define regUVD_DPG_LMA_DATA                                                                             0x0012\n#define regUVD_DPG_LMA_DATA_BASE_IDX                                                                    1\n#define regUVD_DPG_LMA_MASK                                                                             0x0013\n#define regUVD_DPG_LMA_MASK_BASE_IDX                                                                    1\n#define regUVD_DPG_PAUSE                                                                                0x0014\n#define regUVD_DPG_PAUSE_BASE_IDX                                                                       1\n#define regUVD_SCRATCH1                                                                                 0x0015\n#define regUVD_SCRATCH1_BASE_IDX                                                                        1\n#define regUVD_SCRATCH2                                                                                 0x0016\n#define regUVD_SCRATCH2_BASE_IDX                                                                        1\n#define regUVD_SCRATCH3                                                                                 0x0017\n#define regUVD_SCRATCH3_BASE_IDX                                                                        1\n#define regUVD_SCRATCH4                                                                                 0x0018\n#define regUVD_SCRATCH4_BASE_IDX                                                                        1\n#define regUVD_SCRATCH5                                                                                 0x0019\n#define regUVD_SCRATCH5_BASE_IDX                                                                        1\n#define regUVD_SCRATCH6                                                                                 0x001a\n#define regUVD_SCRATCH6_BASE_IDX                                                                        1\n#define regUVD_SCRATCH7                                                                                 0x001b\n#define regUVD_SCRATCH7_BASE_IDX                                                                        1\n#define regUVD_SCRATCH8                                                                                 0x001c\n#define regUVD_SCRATCH8_BASE_IDX                                                                        1\n#define regUVD_SCRATCH9                                                                                 0x001d\n#define regUVD_SCRATCH9_BASE_IDX                                                                        1\n#define regUVD_SCRATCH10                                                                                0x001e\n#define regUVD_SCRATCH10_BASE_IDX                                                                       1\n#define regUVD_SCRATCH11                                                                                0x001f\n#define regUVD_SCRATCH11_BASE_IDX                                                                       1\n#define regUVD_SCRATCH12                                                                                0x0020\n#define regUVD_SCRATCH12_BASE_IDX                                                                       1\n#define regUVD_SCRATCH13                                                                                0x0021\n#define regUVD_SCRATCH13_BASE_IDX                                                                       1\n#define regUVD_SCRATCH14                                                                                0x0022\n#define regUVD_SCRATCH14_BASE_IDX                                                                       1\n#define regUVD_FREE_COUNTER_REG                                                                         0x0024\n#define regUVD_FREE_COUNTER_REG_BASE_IDX                                                                1\n#define regUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                         0x0025\n#define regUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                1\n#define regUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                        0x0026\n#define regUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                               1\n#define regUVD_DPG_VCPU_CACHE_OFFSET0                                                                   0x0027\n#define regUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX                                                          1\n#define regUVD_DPG_LMI_VCPU_CACHE_VMID                                                                  0x0028\n#define regUVD_DPG_LMI_VCPU_CACHE_VMID_BASE_IDX                                                         1\n#define regUVD_PF_STATUS                                                                                0x0039\n#define regUVD_PF_STATUS_BASE_IDX                                                                       1\n#define regUVD_FW_VERSION                                                                               0x003a\n#define regUVD_FW_VERSION_BASE_IDX                                                                      1\n#define regUVD_DPG_CLK_EN_VCPU_REPORT                                                                   0x003c\n#define regUVD_DPG_CLK_EN_VCPU_REPORT_BASE_IDX                                                          1\n#define regUVD_GFX8_ADDR_CONFIG                                                                         0x0049\n#define regUVD_GFX8_ADDR_CONFIG_BASE_IDX                                                                1\n#define regUVD_GFX10_ADDR_CONFIG                                                                        0x004a\n#define regUVD_GFX10_ADDR_CONFIG_BASE_IDX                                                               1\n#define regUVD_GPCNT2_CNTL                                                                              0x004b\n#define regUVD_GPCNT2_CNTL_BASE_IDX                                                                     1\n#define regUVD_GPCNT2_TARGET_LOWER                                                                      0x004c\n#define regUVD_GPCNT2_TARGET_LOWER_BASE_IDX                                                             1\n#define regUVD_GPCNT2_STATUS_LOWER                                                                      0x004d\n#define regUVD_GPCNT2_STATUS_LOWER_BASE_IDX                                                             1\n#define regUVD_GPCNT2_TARGET_UPPER                                                                      0x004e\n#define regUVD_GPCNT2_TARGET_UPPER_BASE_IDX                                                             1\n#define regUVD_GPCNT2_STATUS_UPPER                                                                      0x004f\n#define regUVD_GPCNT2_STATUS_UPPER_BASE_IDX                                                             1\n#define regUVD_GPCNT3_CNTL                                                                              0x0050\n#define regUVD_GPCNT3_CNTL_BASE_IDX                                                                     1\n#define regUVD_GPCNT3_TARGET_LOWER                                                                      0x0051\n#define regUVD_GPCNT3_TARGET_LOWER_BASE_IDX                                                             1\n#define regUVD_GPCNT3_STATUS_LOWER                                                                      0x0052\n#define regUVD_GPCNT3_STATUS_LOWER_BASE_IDX                                                             1\n#define regUVD_GPCNT3_TARGET_UPPER                                                                      0x0053\n#define regUVD_GPCNT3_TARGET_UPPER_BASE_IDX                                                             1\n#define regUVD_GPCNT3_STATUS_UPPER                                                                      0x0054\n#define regUVD_GPCNT3_STATUS_UPPER_BASE_IDX                                                             1\n#define regUVD_VCLK_DS_CNTL                                                                             0x0055\n#define regUVD_VCLK_DS_CNTL_BASE_IDX                                                                    1\n#define regUVD_DCLK_DS_CNTL                                                                             0x0056\n#define regUVD_DCLK_DS_CNTL_BASE_IDX                                                                    1\n#define regUVD_RAS_VCPU_VCODEC_STATUS                                                                   0x0057\n#define regUVD_RAS_VCPU_VCODEC_STATUS_BASE_IDX                                                          1\n#define regUVD_RAS_MMSCH_FATAL_ERROR                                                                    0x0058\n#define regUVD_RAS_MMSCH_FATAL_ERROR_BASE_IDX                                                           1\n#define regUVD_RAS_JPEG0_STATUS                                                                         0x0059\n#define regUVD_RAS_JPEG0_STATUS_BASE_IDX                                                                1\n#define regUVD_RAS_JPEG1_STATUS                                                                         0x005a\n#define regUVD_RAS_JPEG1_STATUS_BASE_IDX                                                                1\n#define regUVD_RAS_CNTL_PMI_ARB                                                                         0x005b\n#define regUVD_RAS_CNTL_PMI_ARB_BASE_IDX                                                                1\n\n\n\n\n#define regUVD_RBC_IB_SIZE                                                                              0x02dc\n#define regUVD_RBC_IB_SIZE_BASE_IDX                                                                     1\n#define regUVD_RBC_IB_SIZE_UPDATE                                                                       0x02dd\n#define regUVD_RBC_IB_SIZE_UPDATE_BASE_IDX                                                              1\n#define regUVD_RBC_RB_CNTL                                                                              0x02de\n#define regUVD_RBC_RB_CNTL_BASE_IDX                                                                     1\n#define regUVD_RBC_RB_RPTR_ADDR                                                                         0x02df\n#define regUVD_RBC_RB_RPTR_ADDR_BASE_IDX                                                                1\n#define regUVD_RBC_RB_RPTR                                                                              0x02e0\n#define regUVD_RBC_RB_RPTR_BASE_IDX                                                                     1\n#define regUVD_RBC_RB_WPTR                                                                              0x02e1\n#define regUVD_RBC_RB_WPTR_BASE_IDX                                                                     1\n#define regUVD_RBC_VCPU_ACCESS                                                                          0x02e2\n#define regUVD_RBC_VCPU_ACCESS_BASE_IDX                                                                 1\n#define regUVD_FW_SEMAPHORE_CNTL                                                                        0x02e3\n#define regUVD_FW_SEMAPHORE_CNTL_BASE_IDX                                                               1\n#define regUVD_RBC_READ_REQ_URGENT_CNTL                                                                 0x02e5\n#define regUVD_RBC_READ_REQ_URGENT_CNTL_BASE_IDX                                                        1\n#define regUVD_RBC_RB_WPTR_CNTL                                                                         0x02e6\n#define regUVD_RBC_RB_WPTR_CNTL_BASE_IDX                                                                1\n#define regUVD_RBC_WPTR_STATUS                                                                          0x02e7\n#define regUVD_RBC_WPTR_STATUS_BASE_IDX                                                                 1\n#define regUVD_RBC_WPTR_POLL_CNTL                                                                       0x02e8\n#define regUVD_RBC_WPTR_POLL_CNTL_BASE_IDX                                                              1\n#define regUVD_RBC_WPTR_POLL_ADDR                                                                       0x02e9\n#define regUVD_RBC_WPTR_POLL_ADDR_BASE_IDX                                                              1\n#define regUVD_SEMA_CMD                                                                                 0x02ea\n#define regUVD_SEMA_CMD_BASE_IDX                                                                        1\n#define regUVD_SEMA_ADDR_LOW                                                                            0x02eb\n#define regUVD_SEMA_ADDR_LOW_BASE_IDX                                                                   1\n#define regUVD_SEMA_ADDR_HIGH                                                                           0x02ec\n#define regUVD_SEMA_ADDR_HIGH_BASE_IDX                                                                  1\n#define regUVD_ENGINE_CNTL                                                                              0x02ed\n#define regUVD_ENGINE_CNTL_BASE_IDX                                                                     1\n#define regUVD_SEMA_TIMEOUT_STATUS                                                                      0x02ee\n#define regUVD_SEMA_TIMEOUT_STATUS_BASE_IDX                                                             1\n#define regUVD_SEMA_CNTL                                                                                0x02ef\n#define regUVD_SEMA_CNTL_BASE_IDX                                                                       1\n#define regUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL                                                      0x02f0\n#define regUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                             1\n#define regUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL                                                             0x02f1\n#define regUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL_BASE_IDX                                                    1\n#define regUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL                                                        0x02f2\n#define regUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                               1\n#define regUVD_JOB_START                                                                                0x02f3\n#define regUVD_JOB_START_BASE_IDX                                                                       1\n#define regUVD_RBC_BUF_STATUS                                                                           0x02f4\n#define regUVD_RBC_BUF_STATUS_BASE_IDX                                                                  1\n#define regUVD_RBC_SWAP_CNTL                                                                            0x02f5\n#define regUVD_RBC_SWAP_CNTL_BASE_IDX                                                                   1\n\n\n\n\n#define regUVD_STATUS                                                                                   0x0080\n#define regUVD_STATUS_BASE_IDX                                                                          1\n#define regUVD_ENC_PIPE_BUSY                                                                            0x0081\n#define regUVD_ENC_PIPE_BUSY_BASE_IDX                                                                   1\n#define regUVD_FW_POWER_STATUS                                                                          0x0082\n#define regUVD_FW_POWER_STATUS_BASE_IDX                                                                 1\n#define regUVD_CNTL                                                                                     0x0083\n#define regUVD_CNTL_BASE_IDX                                                                            1\n#define regUVD_SOFT_RESET                                                                               0x0084\n#define regUVD_SOFT_RESET_BASE_IDX                                                                      1\n#define regUVD_SOFT_RESET2                                                                              0x0085\n#define regUVD_SOFT_RESET2_BASE_IDX                                                                     1\n#define regUVD_MMSCH_SOFT_RESET                                                                         0x0086\n#define regUVD_MMSCH_SOFT_RESET_BASE_IDX                                                                1\n#define regUVD_WIG_CTRL                                                                                 0x0087\n#define regUVD_WIG_CTRL_BASE_IDX                                                                        1\n#define regUVD_CGC_GATE                                                                                 0x0088\n#define regUVD_CGC_GATE_BASE_IDX                                                                        1\n#define regUVD_CGC_STATUS                                                                               0x0089\n#define regUVD_CGC_STATUS_BASE_IDX                                                                      1\n#define regUVD_CGC_CTRL                                                                                 0x008a\n#define regUVD_CGC_CTRL_BASE_IDX                                                                        1\n#define regUVD_CGC_UDEC_STATUS                                                                          0x008b\n#define regUVD_CGC_UDEC_STATUS_BASE_IDX                                                                 1\n#define regUVD_SUVD_CGC_GATE                                                                            0x008c\n#define regUVD_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define regUVD_SUVD_CGC_STATUS                                                                          0x008d\n#define regUVD_SUVD_CGC_STATUS_BASE_IDX                                                                 1\n#define regUVD_SUVD_CGC_CTRL                                                                            0x008e\n#define regUVD_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define regUVD_GPCOM_VCPU_CMD                                                                           0x008f\n#define regUVD_GPCOM_VCPU_CMD_BASE_IDX                                                                  1\n#define regUVD_GPCOM_VCPU_DATA0                                                                         0x0090\n#define regUVD_GPCOM_VCPU_DATA0_BASE_IDX                                                                1\n#define regUVD_GPCOM_VCPU_DATA1                                                                         0x0091\n#define regUVD_GPCOM_VCPU_DATA1_BASE_IDX                                                                1\n#define regUVD_GPCOM_SYS_CMD                                                                            0x0092\n#define regUVD_GPCOM_SYS_CMD_BASE_IDX                                                                   1\n#define regUVD_GPCOM_SYS_DATA0                                                                          0x0093\n#define regUVD_GPCOM_SYS_DATA0_BASE_IDX                                                                 1\n#define regUVD_GPCOM_SYS_DATA1                                                                          0x0094\n#define regUVD_GPCOM_SYS_DATA1_BASE_IDX                                                                 1\n#define regUVD_VCPU_INT_EN                                                                              0x0095\n#define regUVD_VCPU_INT_EN_BASE_IDX                                                                     1\n#define regUVD_VCPU_INT_STATUS                                                                          0x0096\n#define regUVD_VCPU_INT_STATUS_BASE_IDX                                                                 1\n#define regUVD_VCPU_INT_ACK                                                                             0x0097\n#define regUVD_VCPU_INT_ACK_BASE_IDX                                                                    1\n#define regUVD_VCPU_INT_ROUTE                                                                           0x0098\n#define regUVD_VCPU_INT_ROUTE_BASE_IDX                                                                  1\n#define regUVD_DRV_FW_MSG                                                                               0x0099\n#define regUVD_DRV_FW_MSG_BASE_IDX                                                                      1\n#define regUVD_FW_DRV_MSG_ACK                                                                           0x009a\n#define regUVD_FW_DRV_MSG_ACK_BASE_IDX                                                                  1\n#define regUVD_SUVD_INT_EN                                                                              0x009b\n#define regUVD_SUVD_INT_EN_BASE_IDX                                                                     1\n#define regUVD_SUVD_INT_STATUS                                                                          0x009c\n#define regUVD_SUVD_INT_STATUS_BASE_IDX                                                                 1\n#define regUVD_SUVD_INT_ACK                                                                             0x009d\n#define regUVD_SUVD_INT_ACK_BASE_IDX                                                                    1\n#define regUVD_ENC_VCPU_INT_EN                                                                          0x009e\n#define regUVD_ENC_VCPU_INT_EN_BASE_IDX                                                                 1\n#define regUVD_ENC_VCPU_INT_STATUS                                                                      0x009f\n#define regUVD_ENC_VCPU_INT_STATUS_BASE_IDX                                                             1\n#define regUVD_ENC_VCPU_INT_ACK                                                                         0x00a0\n#define regUVD_ENC_VCPU_INT_ACK_BASE_IDX                                                                1\n#define regUVD_MASTINT_EN                                                                               0x00a1\n#define regUVD_MASTINT_EN_BASE_IDX                                                                      1\n#define regUVD_SYS_INT_EN                                                                               0x00a2\n#define regUVD_SYS_INT_EN_BASE_IDX                                                                      1\n#define regUVD_SYS_INT_STATUS                                                                           0x00a3\n#define regUVD_SYS_INT_STATUS_BASE_IDX                                                                  1\n#define regUVD_SYS_INT_ACK                                                                              0x00a4\n#define regUVD_SYS_INT_ACK_BASE_IDX                                                                     1\n#define regUVD_JOB_DONE                                                                                 0x00a5\n#define regUVD_JOB_DONE_BASE_IDX                                                                        1\n#define regUVD_CBUF_ID                                                                                  0x00a6\n#define regUVD_CBUF_ID_BASE_IDX                                                                         1\n#define regUVD_CONTEXT_ID                                                                               0x00a7\n#define regUVD_CONTEXT_ID_BASE_IDX                                                                      1\n#define regUVD_CONTEXT_ID2                                                                              0x00a8\n#define regUVD_CONTEXT_ID2_BASE_IDX                                                                     1\n#define regUVD_NO_OP                                                                                    0x00a9\n#define regUVD_NO_OP_BASE_IDX                                                                           1\n#define regUVD_RB_BASE_LO                                                                               0x00aa\n#define regUVD_RB_BASE_LO_BASE_IDX                                                                      1\n#define regUVD_RB_BASE_HI                                                                               0x00ab\n#define regUVD_RB_BASE_HI_BASE_IDX                                                                      1\n#define regUVD_RB_SIZE                                                                                  0x00ac\n#define regUVD_RB_SIZE_BASE_IDX                                                                         1\n#define regUVD_RB_RPTR                                                                                  0x00ad\n#define regUVD_RB_RPTR_BASE_IDX                                                                         1\n#define regUVD_RB_WPTR                                                                                  0x00ae\n#define regUVD_RB_WPTR_BASE_IDX                                                                         1\n#define regUVD_RB_BASE_LO2                                                                              0x00af\n#define regUVD_RB_BASE_LO2_BASE_IDX                                                                     1\n#define regUVD_RB_BASE_HI2                                                                              0x00b0\n#define regUVD_RB_BASE_HI2_BASE_IDX                                                                     1\n#define regUVD_RB_SIZE2                                                                                 0x00b1\n#define regUVD_RB_SIZE2_BASE_IDX                                                                        1\n#define regUVD_RB_RPTR2                                                                                 0x00b2\n#define regUVD_RB_RPTR2_BASE_IDX                                                                        1\n#define regUVD_RB_WPTR2                                                                                 0x00b3\n#define regUVD_RB_WPTR2_BASE_IDX                                                                        1\n#define regUVD_RB_BASE_LO3                                                                              0x00b4\n#define regUVD_RB_BASE_LO3_BASE_IDX                                                                     1\n#define regUVD_RB_BASE_HI3                                                                              0x00b5\n#define regUVD_RB_BASE_HI3_BASE_IDX                                                                     1\n#define regUVD_RB_SIZE3                                                                                 0x00b6\n#define regUVD_RB_SIZE3_BASE_IDX                                                                        1\n#define regUVD_RB_RPTR3                                                                                 0x00b7\n#define regUVD_RB_RPTR3_BASE_IDX                                                                        1\n#define regUVD_RB_WPTR3                                                                                 0x00b8\n#define regUVD_RB_WPTR3_BASE_IDX                                                                        1\n#define regUVD_RB_BASE_LO4                                                                              0x00b9\n#define regUVD_RB_BASE_LO4_BASE_IDX                                                                     1\n#define regUVD_RB_BASE_HI4                                                                              0x00ba\n#define regUVD_RB_BASE_HI4_BASE_IDX                                                                     1\n#define regUVD_RB_SIZE4                                                                                 0x00bb\n#define regUVD_RB_SIZE4_BASE_IDX                                                                        1\n#define regUVD_RB_RPTR4                                                                                 0x00bc\n#define regUVD_RB_RPTR4_BASE_IDX                                                                        1\n#define regUVD_RB_WPTR4                                                                                 0x00bd\n#define regUVD_RB_WPTR4_BASE_IDX                                                                        1\n#define regUVD_OUT_RB_BASE_LO                                                                           0x00be\n#define regUVD_OUT_RB_BASE_LO_BASE_IDX                                                                  1\n#define regUVD_OUT_RB_BASE_HI                                                                           0x00bf\n#define regUVD_OUT_RB_BASE_HI_BASE_IDX                                                                  1\n#define regUVD_OUT_RB_SIZE                                                                              0x00c0\n#define regUVD_OUT_RB_SIZE_BASE_IDX                                                                     1\n#define regUVD_OUT_RB_RPTR                                                                              0x00c1\n#define regUVD_OUT_RB_RPTR_BASE_IDX                                                                     1\n#define regUVD_OUT_RB_WPTR                                                                              0x00c2\n#define regUVD_OUT_RB_WPTR_BASE_IDX                                                                     1\n#define regUVD_IOV_MAILBOX                                                                              0x00c4\n#define regUVD_IOV_MAILBOX_BASE_IDX                                                                     1\n#define regUVD_IOV_MAILBOX_RESP                                                                         0x00c5\n#define regUVD_IOV_MAILBOX_RESP_BASE_IDX                                                                1\n#define regUVD_RB_ARB_CTRL                                                                              0x00c6\n#define regUVD_RB_ARB_CTRL_BASE_IDX                                                                     1\n#define regUVD_CTX_INDEX                                                                                0x00c7\n#define regUVD_CTX_INDEX_BASE_IDX                                                                       1\n#define regUVD_CTX_DATA                                                                                 0x00c8\n#define regUVD_CTX_DATA_BASE_IDX                                                                        1\n#define regUVD_CXW_WR                                                                                   0x00c9\n#define regUVD_CXW_WR_BASE_IDX                                                                          1\n#define regUVD_CXW_WR_INT_ID                                                                            0x00ca\n#define regUVD_CXW_WR_INT_ID_BASE_IDX                                                                   1\n#define regUVD_CXW_WR_INT_CTX_ID                                                                        0x00cb\n#define regUVD_CXW_WR_INT_CTX_ID_BASE_IDX                                                               1\n#define regUVD_CXW_INT_ID                                                                               0x00cc\n#define regUVD_CXW_INT_ID_BASE_IDX                                                                      1\n#define regUVD_MPEG2_ERROR                                                                              0x00cd\n#define regUVD_MPEG2_ERROR_BASE_IDX                                                                     1\n#define regUVD_TOP_CTRL                                                                                 0x00cf\n#define regUVD_TOP_CTRL_BASE_IDX                                                                        1\n#define regUVD_YBASE                                                                                    0x00d0\n#define regUVD_YBASE_BASE_IDX                                                                           1\n#define regUVD_UVBASE                                                                                   0x00d1\n#define regUVD_UVBASE_BASE_IDX                                                                          1\n#define regUVD_PITCH                                                                                    0x00d2\n#define regUVD_PITCH_BASE_IDX                                                                           1\n#define regUVD_WIDTH                                                                                    0x00d3\n#define regUVD_WIDTH_BASE_IDX                                                                           1\n#define regUVD_HEIGHT                                                                                   0x00d4\n#define regUVD_HEIGHT_BASE_IDX                                                                          1\n#define regUVD_PICCOUNT                                                                                 0x00d5\n#define regUVD_PICCOUNT_BASE_IDX                                                                        1\n#define regUVD_MPRD_INITIAL_XY                                                                          0x00d6\n#define regUVD_MPRD_INITIAL_XY_BASE_IDX                                                                 1\n#define regUVD_MPEG2_CTRL                                                                               0x00d7\n#define regUVD_MPEG2_CTRL_BASE_IDX                                                                      1\n#define regUVD_MB_CTL_BUF_BASE                                                                          0x00d8\n#define regUVD_MB_CTL_BUF_BASE_BASE_IDX                                                                 1\n#define regUVD_PIC_CTL_BUF_BASE                                                                         0x00d9\n#define regUVD_PIC_CTL_BUF_BASE_BASE_IDX                                                                1\n#define regUVD_DXVA_BUF_SIZE                                                                            0x00da\n#define regUVD_DXVA_BUF_SIZE_BASE_IDX                                                                   1\n#define regUVD_SCRATCH_NP                                                                               0x00db\n#define regUVD_SCRATCH_NP_BASE_IDX                                                                      1\n#define regUVD_CLK_SWT_HANDSHAKE                                                                        0x00dc\n#define regUVD_CLK_SWT_HANDSHAKE_BASE_IDX                                                               1\n#define regUVD_VERSION                                                                                  0x00dd\n#define regUVD_VERSION_BASE_IDX                                                                         1\n#define regUVD_GP_SCRATCH0                                                                              0x00de\n#define regUVD_GP_SCRATCH0_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH1                                                                              0x00df\n#define regUVD_GP_SCRATCH1_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH2                                                                              0x00e0\n#define regUVD_GP_SCRATCH2_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH3                                                                              0x00e1\n#define regUVD_GP_SCRATCH3_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH4                                                                              0x00e2\n#define regUVD_GP_SCRATCH4_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH5                                                                              0x00e3\n#define regUVD_GP_SCRATCH5_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH6                                                                              0x00e4\n#define regUVD_GP_SCRATCH6_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH7                                                                              0x00e5\n#define regUVD_GP_SCRATCH7_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH8                                                                              0x00e6\n#define regUVD_GP_SCRATCH8_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH9                                                                              0x00e7\n#define regUVD_GP_SCRATCH9_BASE_IDX                                                                     1\n#define regUVD_GP_SCRATCH10                                                                             0x00e8\n#define regUVD_GP_SCRATCH10_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH11                                                                             0x00e9\n#define regUVD_GP_SCRATCH11_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH12                                                                             0x00ea\n#define regUVD_GP_SCRATCH12_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH13                                                                             0x00eb\n#define regUVD_GP_SCRATCH13_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH14                                                                             0x00ec\n#define regUVD_GP_SCRATCH14_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH15                                                                             0x00ed\n#define regUVD_GP_SCRATCH15_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH16                                                                             0x00ee\n#define regUVD_GP_SCRATCH16_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH17                                                                             0x00ef\n#define regUVD_GP_SCRATCH17_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH18                                                                             0x00f0\n#define regUVD_GP_SCRATCH18_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH19                                                                             0x00f1\n#define regUVD_GP_SCRATCH19_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH20                                                                             0x00f2\n#define regUVD_GP_SCRATCH20_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH21                                                                             0x00f3\n#define regUVD_GP_SCRATCH21_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH22                                                                             0x00f4\n#define regUVD_GP_SCRATCH22_BASE_IDX                                                                    1\n#define regUVD_GP_SCRATCH23                                                                             0x00f5\n#define regUVD_GP_SCRATCH23_BASE_IDX                                                                    1\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}