<map id="lib/Target/AMDGPU/AMDGPURegisterInfo.h" name="lib/Target/AMDGPU/AMDGPURegisterInfo.h">
<area shape="rect" id="node2" href="$SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="2581,95,2787,136"/>
<area shape="rect" id="node8" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU. " alt="" coords="5183,452,5446,493"/>
<area shape="rect" id="node9" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="7757,452,7982,493"/>
<area shape="rect" id="node10" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="5470,452,5695,493"/>
<area shape="rect" id="node42" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="5,452,256,493"/>
<area shape="rect" id="node48" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="6545,95,6773,136"/>
<area shape="rect" id="node49" href="$AMDGPUDisassembler_8cpp.html" title="This file contains definition for AMDGPU ISA disassembler. " alt="" coords="6797,95,7019,136"/>
<area shape="rect" id="node50" href="$SIMCCodeEmitter_8cpp.html" title="The SI code emitter produces machine code that can be executed directly on the GPU device..." alt="" coords="7043,95,7245,136"/>
<area shape="rect" id="node3" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="4331,184,4514,225"/>
<area shape="rect" id="node6" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code. " alt="" coords="2781,452,3011,493"/>
<area shape="rect" id="node7" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel. " alt="" coords="1822,452,2047,493"/>
<area shape="rect" id="node14" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU. " alt="" coords="2072,452,2323,493"/>
<area shape="rect" id="node16" href="$GCNHazardRecognizer_8cpp.html" title="lib/Target/AMDGPU/GCNHazard\lRecognizer.cpp" alt="" coords="8006,452,8221,493"/>
<area shape="rect" id="node19" href="$GCNRegPressure_8cpp.html" title="lib/Target/AMDGPU/GCNReg\lPressure.cpp" alt="" coords="280,452,477,493"/>
<area shape="rect" id="node20" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware..." alt="" coords="912,452,1123,493"/>
<area shape="rect" id="node22" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="8245,459,8523,486"/>
<area shape="rect" id="node25" href="$SIFormMemoryClauses_8cpp.html" title="This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled..." alt="" coords="1147,452,1333,493"/>
<area shape="rect" id="node26" href="$SIFrameLowering_8cpp.html" title="lib/Target/AMDGPU/SIFrame\lLowering.cpp" alt="" coords="1358,452,1551,493"/>
<area shape="rect" id="node28" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="3264,452,3453,493"/>
<area shape="rect" id="node29" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="502,452,685,493"/>
<area shape="rect" id="node30" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="709,452,888,493"/>
<area shape="rect" id="node31" href="$SILoadStoreOptimizer_8cpp.html" title="lib/Target/AMDGPU/SILoad\lStoreOptimizer.cpp" alt="" coords="8548,452,8732,493"/>
<area shape="rect" id="node35" href="$SIMachineFunctionInfo_8cpp.html" title="lib/Target/AMDGPU/SIMachine\lFunctionInfo.cpp" alt="" coords="2347,452,2552,493"/>
<area shape="rect" id="node38" href="$SIPeepholeSDWA_8cpp.html" title="lib/Target/AMDGPU/SIPeephole\lSDWA.cpp" alt="" coords="7523,452,7733,493"/>
<area shape="rect" id="node39" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers. " alt="" coords="1575,452,1798,493"/>
<area shape="rect" id="node40" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="3035,452,3240,493"/>
<area shape="rect" id="node41" href="$SIMachineFunctionInfo_8h.html" title="lib/Target/AMDGPU/SIMachine\lFunctionInfo.h" alt="" coords="2653,363,2859,404"/>
<area shape="rect" id="node45" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface. " alt="" coords="5200,363,5405,404"/>
<area shape="rect" id="node47" href="$AMDGPUArgumentUsageInfo_8cpp.html" title="lib/Target/AMDGPU/AMDGPUArgument\lUsageInfo.cpp" alt="" coords="2856,184,3115,225"/>
<area shape="rect" id="node4" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="3809,273,3988,315"/>
<area shape="rect" id="node5" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="4040,370,4309,397"/>
<area shape="rect" id="node11" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp" alt="" coords="3691,452,3941,493"/>
<area shape="rect" id="node12" href="$AMDGPUMacroFusion_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp" alt="" coords="3966,452,4205,493"/>
<area shape="rect" id="node13" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="5720,452,5965,493"/>
<area shape="rect" id="node15" href="$GCNDPPCombine_8cpp.html" title="lib/Target/AMDGPU/GCNDPPCombine.cpp" alt="" coords="5990,459,6269,486"/>
<area shape="rect" id="node17" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions..." alt="" coords="4655,459,4937,486"/>
<area shape="rect" id="node18" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts. " alt="" coords="4961,452,5159,493"/>
<area shape="rect" id="node21" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="6293,459,6539,486"/>
<area shape="rect" id="node23" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies. " alt="" coords="6563,459,6842,486"/>
<area shape="rect" id="node24" href="$SIFoldOperands_8cpp.html" title="lib/Target/AMDGPU/SIFold\lOperands.cpp" alt="" coords="2576,452,2757,493"/>
<area shape="rect" id="node27" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="3477,452,3667,493"/>
<area shape="rect" id="node32" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="6866,452,7057,493"/>
<area shape="rect" id="node33" href="$SILowerI1Copies_8cpp.html" title="lib/Target/AMDGPU/SILower\lI1Copies.cpp" alt="" coords="7081,452,7271,493"/>
<area shape="rect" id="node34" href="$SILowerSGPRSpills_8cpp.html" title="lib/Target/AMDGPU/SILower\lSGPRSpills.cpp" alt="" coords="4229,452,4419,493"/>
<area shape="rect" id="node36" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model. " alt="" coords="7296,452,7499,493"/>
<area shape="rect" id="node37" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required. " alt="" coords="4443,452,4631,493"/>
<area shape="rect" id="node43" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU. " alt="" coords="4587,273,4842,315"/>
<area shape="rect" id="node44" href="$SIMachineScheduler_8h.html" title="SI Machine Scheduler interface. " alt="" coords="5200,273,5405,315"/>
<area shape="rect" id="node46" href="$AMDGPUAsmParser_8cpp.html" title="lib/Target/AMDGPU/AsmParser\l/AMDGPUAsmParser.cpp" alt="" coords="4917,273,5125,315"/>
</map>
