#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x167ff10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x167d5c0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x167e240 .functor NOT 1, L_0x16f6160, C4<0>, C4<0>, C4<0>;
L_0x1696cf0 .functor XOR 8, L_0x16f5cf0, L_0x16f5eb0, C4<00000000>, C4<00000000>;
L_0x16cc680 .functor XOR 8, L_0x1696cf0, L_0x16f5ff0, C4<00000000>, C4<00000000>;
v0x16f38d0_0 .net *"_ivl_10", 7 0, L_0x16f5ff0;  1 drivers
v0x16f39d0_0 .net *"_ivl_12", 7 0, L_0x16cc680;  1 drivers
v0x16f3ab0_0 .net *"_ivl_2", 7 0, L_0x16f5c50;  1 drivers
v0x16f3b70_0 .net *"_ivl_4", 7 0, L_0x16f5cf0;  1 drivers
v0x16f3c50_0 .net *"_ivl_6", 7 0, L_0x16f5eb0;  1 drivers
v0x16f3d80_0 .net *"_ivl_8", 7 0, L_0x1696cf0;  1 drivers
v0x16f3e60_0 .net "areset", 0 0, L_0x167e650;  1 drivers
v0x16f3f00_0 .var "clk", 0 0;
v0x16f3fa0_0 .net "predict_history_dut", 6 0, v0x16f2c60_0;  1 drivers
v0x16f40f0_0 .net "predict_history_ref", 6 0, L_0x16f5ac0;  1 drivers
v0x16f4190_0 .net "predict_pc", 6 0, L_0x16f4d50;  1 drivers
v0x16f4230_0 .net "predict_taken_dut", 0 0, v0x16f2ea0_0;  1 drivers
v0x16f42d0_0 .net "predict_taken_ref", 0 0, L_0x16f5900;  1 drivers
v0x16f4370_0 .net "predict_valid", 0 0, v0x16ef8a0_0;  1 drivers
v0x16f4410_0 .var/2u "stats1", 223 0;
v0x16f44b0_0 .var/2u "strobe", 0 0;
v0x16f4570_0 .net "tb_match", 0 0, L_0x16f6160;  1 drivers
v0x16f4720_0 .net "tb_mismatch", 0 0, L_0x167e240;  1 drivers
v0x16f47c0_0 .net "train_history", 6 0, L_0x16f5300;  1 drivers
v0x16f4880_0 .net "train_mispredicted", 0 0, L_0x16f51a0;  1 drivers
v0x16f4920_0 .net "train_pc", 6 0, L_0x16f5490;  1 drivers
v0x16f49e0_0 .net "train_taken", 0 0, L_0x16f4f80;  1 drivers
v0x16f4a80_0 .net "train_valid", 0 0, v0x16f0220_0;  1 drivers
v0x16f4b20_0 .net "wavedrom_enable", 0 0, v0x16f02f0_0;  1 drivers
v0x16f4bc0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x16f0390_0;  1 drivers
v0x16f4c60_0 .net "wavedrom_title", 511 0, v0x16f0470_0;  1 drivers
L_0x16f5c50 .concat [ 7 1 0 0], L_0x16f5ac0, L_0x16f5900;
L_0x16f5cf0 .concat [ 7 1 0 0], L_0x16f5ac0, L_0x16f5900;
L_0x16f5eb0 .concat [ 7 1 0 0], v0x16f2c60_0, v0x16f2ea0_0;
L_0x16f5ff0 .concat [ 7 1 0 0], L_0x16f5ac0, L_0x16f5900;
L_0x16f6160 .cmp/eeq 8, L_0x16f5c50, L_0x16cc680;
S_0x1681f80 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x167d5c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1681740 .param/l "LNT" 0 3 22, C4<01>;
P_0x1681780 .param/l "LT" 0 3 22, C4<10>;
P_0x16817c0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1681800 .param/l "ST" 0 3 22, C4<11>;
P_0x1681840 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x167eb30 .functor XOR 7, v0x16eda40_0, L_0x16f4d50, C4<0000000>, C4<0000000>;
L_0x16a7f80 .functor XOR 7, L_0x16f5300, L_0x16f5490, C4<0000000>, C4<0000000>;
v0x16bb880_0 .net *"_ivl_11", 0 0, L_0x16f5810;  1 drivers
L_0x7f83de9d71c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16bbb50_0 .net *"_ivl_12", 0 0, L_0x7f83de9d71c8;  1 drivers
L_0x7f83de9d7210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x167e2b0_0 .net *"_ivl_16", 6 0, L_0x7f83de9d7210;  1 drivers
v0x167e4f0_0 .net *"_ivl_4", 1 0, L_0x16f5620;  1 drivers
v0x167e6c0_0 .net *"_ivl_6", 8 0, L_0x16f5720;  1 drivers
L_0x7f83de9d7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x167ec20_0 .net *"_ivl_9", 1 0, L_0x7f83de9d7180;  1 drivers
v0x16ed720_0 .net "areset", 0 0, L_0x167e650;  alias, 1 drivers
v0x16ed7e0_0 .net "clk", 0 0, v0x16f3f00_0;  1 drivers
v0x16ed8a0 .array "pht", 0 127, 1 0;
v0x16ed960_0 .net "predict_history", 6 0, L_0x16f5ac0;  alias, 1 drivers
v0x16eda40_0 .var "predict_history_r", 6 0;
v0x16edb20_0 .net "predict_index", 6 0, L_0x167eb30;  1 drivers
v0x16edc00_0 .net "predict_pc", 6 0, L_0x16f4d50;  alias, 1 drivers
v0x16edce0_0 .net "predict_taken", 0 0, L_0x16f5900;  alias, 1 drivers
v0x16edda0_0 .net "predict_valid", 0 0, v0x16ef8a0_0;  alias, 1 drivers
v0x16ede60_0 .net "train_history", 6 0, L_0x16f5300;  alias, 1 drivers
v0x16edf40_0 .net "train_index", 6 0, L_0x16a7f80;  1 drivers
v0x16ee020_0 .net "train_mispredicted", 0 0, L_0x16f51a0;  alias, 1 drivers
v0x16ee0e0_0 .net "train_pc", 6 0, L_0x16f5490;  alias, 1 drivers
v0x16ee1c0_0 .net "train_taken", 0 0, L_0x16f4f80;  alias, 1 drivers
v0x16ee280_0 .net "train_valid", 0 0, v0x16f0220_0;  alias, 1 drivers
E_0x168d970 .event posedge, v0x16ed720_0, v0x16ed7e0_0;
L_0x16f5620 .array/port v0x16ed8a0, L_0x16f5720;
L_0x16f5720 .concat [ 7 2 0 0], L_0x167eb30, L_0x7f83de9d7180;
L_0x16f5810 .part L_0x16f5620, 1, 1;
L_0x16f5900 .functor MUXZ 1, L_0x7f83de9d71c8, L_0x16f5810, v0x16ef8a0_0, C4<>;
L_0x16f5ac0 .functor MUXZ 7, L_0x7f83de9d7210, v0x16eda40_0, v0x16ef8a0_0, C4<>;
S_0x16b52f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1681f80;
 .timescale -12 -12;
v0x16bb460_0 .var/i "i", 31 0;
S_0x16ee4a0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x167d5c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x16ee650 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x167e650 .functor BUFZ 1, v0x16ef970_0, C4<0>, C4<0>, C4<0>;
L_0x7f83de9d70a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16ef130_0 .net *"_ivl_10", 0 0, L_0x7f83de9d70a8;  1 drivers
L_0x7f83de9d70f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16ef210_0 .net *"_ivl_14", 6 0, L_0x7f83de9d70f0;  1 drivers
L_0x7f83de9d7138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16ef2f0_0 .net *"_ivl_18", 6 0, L_0x7f83de9d7138;  1 drivers
L_0x7f83de9d7018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x16ef3b0_0 .net *"_ivl_2", 6 0, L_0x7f83de9d7018;  1 drivers
L_0x7f83de9d7060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16ef490_0 .net *"_ivl_6", 0 0, L_0x7f83de9d7060;  1 drivers
v0x16ef5c0_0 .net "areset", 0 0, L_0x167e650;  alias, 1 drivers
v0x16ef660_0 .net "clk", 0 0, v0x16f3f00_0;  alias, 1 drivers
v0x16ef730_0 .net "predict_pc", 6 0, L_0x16f4d50;  alias, 1 drivers
v0x16ef800_0 .var "predict_pc_r", 6 0;
v0x16ef8a0_0 .var "predict_valid", 0 0;
v0x16ef970_0 .var "reset", 0 0;
v0x16efa10_0 .net "tb_match", 0 0, L_0x16f6160;  alias, 1 drivers
v0x16efad0_0 .net "train_history", 6 0, L_0x16f5300;  alias, 1 drivers
v0x16efbc0_0 .var "train_history_r", 6 0;
v0x16efc80_0 .net "train_mispredicted", 0 0, L_0x16f51a0;  alias, 1 drivers
v0x16efd50_0 .var "train_mispredicted_r", 0 0;
v0x16efdf0_0 .net "train_pc", 6 0, L_0x16f5490;  alias, 1 drivers
v0x16efff0_0 .var "train_pc_r", 6 0;
v0x16f00b0_0 .net "train_taken", 0 0, L_0x16f4f80;  alias, 1 drivers
v0x16f0180_0 .var "train_taken_r", 0 0;
v0x16f0220_0 .var "train_valid", 0 0;
v0x16f02f0_0 .var "wavedrom_enable", 0 0;
v0x16f0390_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x16f0470_0 .var "wavedrom_title", 511 0;
E_0x168ce10/0 .event negedge, v0x16ed7e0_0;
E_0x168ce10/1 .event posedge, v0x16ed7e0_0;
E_0x168ce10 .event/or E_0x168ce10/0, E_0x168ce10/1;
L_0x16f4d50 .functor MUXZ 7, L_0x7f83de9d7018, v0x16ef800_0, v0x16ef8a0_0, C4<>;
L_0x16f4f80 .functor MUXZ 1, L_0x7f83de9d7060, v0x16f0180_0, v0x16f0220_0, C4<>;
L_0x16f51a0 .functor MUXZ 1, L_0x7f83de9d70a8, v0x16efd50_0, v0x16f0220_0, C4<>;
L_0x16f5300 .functor MUXZ 7, L_0x7f83de9d70f0, v0x16efbc0_0, v0x16f0220_0, C4<>;
L_0x16f5490 .functor MUXZ 7, L_0x7f83de9d7138, v0x16efff0_0, v0x16f0220_0, C4<>;
S_0x16ee710 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x16ee4a0;
 .timescale -12 -12;
v0x16ee970_0 .var/2u "arfail", 0 0;
v0x16eea50_0 .var "async", 0 0;
v0x16eeb10_0 .var/2u "datafail", 0 0;
v0x16eebb0_0 .var/2u "srfail", 0 0;
E_0x168cbc0 .event posedge, v0x16ed7e0_0;
E_0x166f9f0 .event negedge, v0x16ed7e0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x168cbc0;
    %wait E_0x168cbc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16ef970_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168cbc0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x166f9f0;
    %load/vec4 v0x16efa10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16eeb10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16ef970_0, 0;
    %wait E_0x168cbc0;
    %load/vec4 v0x16efa10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16ee970_0, 0, 1;
    %wait E_0x168cbc0;
    %load/vec4 v0x16efa10_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x16eebb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16ef970_0, 0;
    %load/vec4 v0x16eebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x16ee970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x16eea50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x16eeb10_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x16eea50_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x16eec70 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x16ee4a0;
 .timescale -12 -12;
v0x16eee70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16eef50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x16ee4a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16f06f0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x167d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x16f18e0_0 .net "areset", 0 0, L_0x167e650;  alias, 1 drivers
v0x16f19f0_0 .net "clk", 0 0, v0x16f3f00_0;  alias, 1 drivers
v0x16f1b00_0 .var "global_history", 6 0;
v0x16f1ba0 .array "pht", 0 127, 1 0;
v0x16f2c60_0 .var "predict_history", 6 0;
v0x16f2d90_0 .net "predict_pc", 6 0, L_0x16f4d50;  alias, 1 drivers
v0x16f2ea0_0 .var "predict_taken", 0 0;
v0x16f2f60_0 .net "predict_valid", 0 0, v0x16ef8a0_0;  alias, 1 drivers
v0x16f3050_0 .net "train_history", 6 0, L_0x16f5300;  alias, 1 drivers
v0x16f3110_0 .net "train_mispredicted", 0 0, L_0x16f51a0;  alias, 1 drivers
v0x16f3200_0 .net "train_pc", 6 0, L_0x16f5490;  alias, 1 drivers
v0x16f3310_0 .net "train_taken", 0 0, L_0x16f4f80;  alias, 1 drivers
v0x16f3400_0 .net "train_valid", 0 0, v0x16f0220_0;  alias, 1 drivers
v0x16f1ba0_0 .array/port v0x16f1ba0, 0;
v0x16f1ba0_1 .array/port v0x16f1ba0, 1;
E_0x16d30e0/0 .event anyedge, v0x16edda0_0, v0x16f1340_0, v0x16f1ba0_0, v0x16f1ba0_1;
v0x16f1ba0_2 .array/port v0x16f1ba0, 2;
v0x16f1ba0_3 .array/port v0x16f1ba0, 3;
v0x16f1ba0_4 .array/port v0x16f1ba0, 4;
v0x16f1ba0_5 .array/port v0x16f1ba0, 5;
E_0x16d30e0/1 .event anyedge, v0x16f1ba0_2, v0x16f1ba0_3, v0x16f1ba0_4, v0x16f1ba0_5;
v0x16f1ba0_6 .array/port v0x16f1ba0, 6;
v0x16f1ba0_7 .array/port v0x16f1ba0, 7;
v0x16f1ba0_8 .array/port v0x16f1ba0, 8;
v0x16f1ba0_9 .array/port v0x16f1ba0, 9;
E_0x16d30e0/2 .event anyedge, v0x16f1ba0_6, v0x16f1ba0_7, v0x16f1ba0_8, v0x16f1ba0_9;
v0x16f1ba0_10 .array/port v0x16f1ba0, 10;
v0x16f1ba0_11 .array/port v0x16f1ba0, 11;
v0x16f1ba0_12 .array/port v0x16f1ba0, 12;
v0x16f1ba0_13 .array/port v0x16f1ba0, 13;
E_0x16d30e0/3 .event anyedge, v0x16f1ba0_10, v0x16f1ba0_11, v0x16f1ba0_12, v0x16f1ba0_13;
v0x16f1ba0_14 .array/port v0x16f1ba0, 14;
v0x16f1ba0_15 .array/port v0x16f1ba0, 15;
v0x16f1ba0_16 .array/port v0x16f1ba0, 16;
v0x16f1ba0_17 .array/port v0x16f1ba0, 17;
E_0x16d30e0/4 .event anyedge, v0x16f1ba0_14, v0x16f1ba0_15, v0x16f1ba0_16, v0x16f1ba0_17;
v0x16f1ba0_18 .array/port v0x16f1ba0, 18;
v0x16f1ba0_19 .array/port v0x16f1ba0, 19;
v0x16f1ba0_20 .array/port v0x16f1ba0, 20;
v0x16f1ba0_21 .array/port v0x16f1ba0, 21;
E_0x16d30e0/5 .event anyedge, v0x16f1ba0_18, v0x16f1ba0_19, v0x16f1ba0_20, v0x16f1ba0_21;
v0x16f1ba0_22 .array/port v0x16f1ba0, 22;
v0x16f1ba0_23 .array/port v0x16f1ba0, 23;
v0x16f1ba0_24 .array/port v0x16f1ba0, 24;
v0x16f1ba0_25 .array/port v0x16f1ba0, 25;
E_0x16d30e0/6 .event anyedge, v0x16f1ba0_22, v0x16f1ba0_23, v0x16f1ba0_24, v0x16f1ba0_25;
v0x16f1ba0_26 .array/port v0x16f1ba0, 26;
v0x16f1ba0_27 .array/port v0x16f1ba0, 27;
v0x16f1ba0_28 .array/port v0x16f1ba0, 28;
v0x16f1ba0_29 .array/port v0x16f1ba0, 29;
E_0x16d30e0/7 .event anyedge, v0x16f1ba0_26, v0x16f1ba0_27, v0x16f1ba0_28, v0x16f1ba0_29;
v0x16f1ba0_30 .array/port v0x16f1ba0, 30;
v0x16f1ba0_31 .array/port v0x16f1ba0, 31;
v0x16f1ba0_32 .array/port v0x16f1ba0, 32;
v0x16f1ba0_33 .array/port v0x16f1ba0, 33;
E_0x16d30e0/8 .event anyedge, v0x16f1ba0_30, v0x16f1ba0_31, v0x16f1ba0_32, v0x16f1ba0_33;
v0x16f1ba0_34 .array/port v0x16f1ba0, 34;
v0x16f1ba0_35 .array/port v0x16f1ba0, 35;
v0x16f1ba0_36 .array/port v0x16f1ba0, 36;
v0x16f1ba0_37 .array/port v0x16f1ba0, 37;
E_0x16d30e0/9 .event anyedge, v0x16f1ba0_34, v0x16f1ba0_35, v0x16f1ba0_36, v0x16f1ba0_37;
v0x16f1ba0_38 .array/port v0x16f1ba0, 38;
v0x16f1ba0_39 .array/port v0x16f1ba0, 39;
v0x16f1ba0_40 .array/port v0x16f1ba0, 40;
v0x16f1ba0_41 .array/port v0x16f1ba0, 41;
E_0x16d30e0/10 .event anyedge, v0x16f1ba0_38, v0x16f1ba0_39, v0x16f1ba0_40, v0x16f1ba0_41;
v0x16f1ba0_42 .array/port v0x16f1ba0, 42;
v0x16f1ba0_43 .array/port v0x16f1ba0, 43;
v0x16f1ba0_44 .array/port v0x16f1ba0, 44;
v0x16f1ba0_45 .array/port v0x16f1ba0, 45;
E_0x16d30e0/11 .event anyedge, v0x16f1ba0_42, v0x16f1ba0_43, v0x16f1ba0_44, v0x16f1ba0_45;
v0x16f1ba0_46 .array/port v0x16f1ba0, 46;
v0x16f1ba0_47 .array/port v0x16f1ba0, 47;
v0x16f1ba0_48 .array/port v0x16f1ba0, 48;
v0x16f1ba0_49 .array/port v0x16f1ba0, 49;
E_0x16d30e0/12 .event anyedge, v0x16f1ba0_46, v0x16f1ba0_47, v0x16f1ba0_48, v0x16f1ba0_49;
v0x16f1ba0_50 .array/port v0x16f1ba0, 50;
v0x16f1ba0_51 .array/port v0x16f1ba0, 51;
v0x16f1ba0_52 .array/port v0x16f1ba0, 52;
v0x16f1ba0_53 .array/port v0x16f1ba0, 53;
E_0x16d30e0/13 .event anyedge, v0x16f1ba0_50, v0x16f1ba0_51, v0x16f1ba0_52, v0x16f1ba0_53;
v0x16f1ba0_54 .array/port v0x16f1ba0, 54;
v0x16f1ba0_55 .array/port v0x16f1ba0, 55;
v0x16f1ba0_56 .array/port v0x16f1ba0, 56;
v0x16f1ba0_57 .array/port v0x16f1ba0, 57;
E_0x16d30e0/14 .event anyedge, v0x16f1ba0_54, v0x16f1ba0_55, v0x16f1ba0_56, v0x16f1ba0_57;
v0x16f1ba0_58 .array/port v0x16f1ba0, 58;
v0x16f1ba0_59 .array/port v0x16f1ba0, 59;
v0x16f1ba0_60 .array/port v0x16f1ba0, 60;
v0x16f1ba0_61 .array/port v0x16f1ba0, 61;
E_0x16d30e0/15 .event anyedge, v0x16f1ba0_58, v0x16f1ba0_59, v0x16f1ba0_60, v0x16f1ba0_61;
v0x16f1ba0_62 .array/port v0x16f1ba0, 62;
v0x16f1ba0_63 .array/port v0x16f1ba0, 63;
v0x16f1ba0_64 .array/port v0x16f1ba0, 64;
v0x16f1ba0_65 .array/port v0x16f1ba0, 65;
E_0x16d30e0/16 .event anyedge, v0x16f1ba0_62, v0x16f1ba0_63, v0x16f1ba0_64, v0x16f1ba0_65;
v0x16f1ba0_66 .array/port v0x16f1ba0, 66;
v0x16f1ba0_67 .array/port v0x16f1ba0, 67;
v0x16f1ba0_68 .array/port v0x16f1ba0, 68;
v0x16f1ba0_69 .array/port v0x16f1ba0, 69;
E_0x16d30e0/17 .event anyedge, v0x16f1ba0_66, v0x16f1ba0_67, v0x16f1ba0_68, v0x16f1ba0_69;
v0x16f1ba0_70 .array/port v0x16f1ba0, 70;
v0x16f1ba0_71 .array/port v0x16f1ba0, 71;
v0x16f1ba0_72 .array/port v0x16f1ba0, 72;
v0x16f1ba0_73 .array/port v0x16f1ba0, 73;
E_0x16d30e0/18 .event anyedge, v0x16f1ba0_70, v0x16f1ba0_71, v0x16f1ba0_72, v0x16f1ba0_73;
v0x16f1ba0_74 .array/port v0x16f1ba0, 74;
v0x16f1ba0_75 .array/port v0x16f1ba0, 75;
v0x16f1ba0_76 .array/port v0x16f1ba0, 76;
v0x16f1ba0_77 .array/port v0x16f1ba0, 77;
E_0x16d30e0/19 .event anyedge, v0x16f1ba0_74, v0x16f1ba0_75, v0x16f1ba0_76, v0x16f1ba0_77;
v0x16f1ba0_78 .array/port v0x16f1ba0, 78;
v0x16f1ba0_79 .array/port v0x16f1ba0, 79;
v0x16f1ba0_80 .array/port v0x16f1ba0, 80;
v0x16f1ba0_81 .array/port v0x16f1ba0, 81;
E_0x16d30e0/20 .event anyedge, v0x16f1ba0_78, v0x16f1ba0_79, v0x16f1ba0_80, v0x16f1ba0_81;
v0x16f1ba0_82 .array/port v0x16f1ba0, 82;
v0x16f1ba0_83 .array/port v0x16f1ba0, 83;
v0x16f1ba0_84 .array/port v0x16f1ba0, 84;
v0x16f1ba0_85 .array/port v0x16f1ba0, 85;
E_0x16d30e0/21 .event anyedge, v0x16f1ba0_82, v0x16f1ba0_83, v0x16f1ba0_84, v0x16f1ba0_85;
v0x16f1ba0_86 .array/port v0x16f1ba0, 86;
v0x16f1ba0_87 .array/port v0x16f1ba0, 87;
v0x16f1ba0_88 .array/port v0x16f1ba0, 88;
v0x16f1ba0_89 .array/port v0x16f1ba0, 89;
E_0x16d30e0/22 .event anyedge, v0x16f1ba0_86, v0x16f1ba0_87, v0x16f1ba0_88, v0x16f1ba0_89;
v0x16f1ba0_90 .array/port v0x16f1ba0, 90;
v0x16f1ba0_91 .array/port v0x16f1ba0, 91;
v0x16f1ba0_92 .array/port v0x16f1ba0, 92;
v0x16f1ba0_93 .array/port v0x16f1ba0, 93;
E_0x16d30e0/23 .event anyedge, v0x16f1ba0_90, v0x16f1ba0_91, v0x16f1ba0_92, v0x16f1ba0_93;
v0x16f1ba0_94 .array/port v0x16f1ba0, 94;
v0x16f1ba0_95 .array/port v0x16f1ba0, 95;
v0x16f1ba0_96 .array/port v0x16f1ba0, 96;
v0x16f1ba0_97 .array/port v0x16f1ba0, 97;
E_0x16d30e0/24 .event anyedge, v0x16f1ba0_94, v0x16f1ba0_95, v0x16f1ba0_96, v0x16f1ba0_97;
v0x16f1ba0_98 .array/port v0x16f1ba0, 98;
v0x16f1ba0_99 .array/port v0x16f1ba0, 99;
v0x16f1ba0_100 .array/port v0x16f1ba0, 100;
v0x16f1ba0_101 .array/port v0x16f1ba0, 101;
E_0x16d30e0/25 .event anyedge, v0x16f1ba0_98, v0x16f1ba0_99, v0x16f1ba0_100, v0x16f1ba0_101;
v0x16f1ba0_102 .array/port v0x16f1ba0, 102;
v0x16f1ba0_103 .array/port v0x16f1ba0, 103;
v0x16f1ba0_104 .array/port v0x16f1ba0, 104;
v0x16f1ba0_105 .array/port v0x16f1ba0, 105;
E_0x16d30e0/26 .event anyedge, v0x16f1ba0_102, v0x16f1ba0_103, v0x16f1ba0_104, v0x16f1ba0_105;
v0x16f1ba0_106 .array/port v0x16f1ba0, 106;
v0x16f1ba0_107 .array/port v0x16f1ba0, 107;
v0x16f1ba0_108 .array/port v0x16f1ba0, 108;
v0x16f1ba0_109 .array/port v0x16f1ba0, 109;
E_0x16d30e0/27 .event anyedge, v0x16f1ba0_106, v0x16f1ba0_107, v0x16f1ba0_108, v0x16f1ba0_109;
v0x16f1ba0_110 .array/port v0x16f1ba0, 110;
v0x16f1ba0_111 .array/port v0x16f1ba0, 111;
v0x16f1ba0_112 .array/port v0x16f1ba0, 112;
v0x16f1ba0_113 .array/port v0x16f1ba0, 113;
E_0x16d30e0/28 .event anyedge, v0x16f1ba0_110, v0x16f1ba0_111, v0x16f1ba0_112, v0x16f1ba0_113;
v0x16f1ba0_114 .array/port v0x16f1ba0, 114;
v0x16f1ba0_115 .array/port v0x16f1ba0, 115;
v0x16f1ba0_116 .array/port v0x16f1ba0, 116;
v0x16f1ba0_117 .array/port v0x16f1ba0, 117;
E_0x16d30e0/29 .event anyedge, v0x16f1ba0_114, v0x16f1ba0_115, v0x16f1ba0_116, v0x16f1ba0_117;
v0x16f1ba0_118 .array/port v0x16f1ba0, 118;
v0x16f1ba0_119 .array/port v0x16f1ba0, 119;
v0x16f1ba0_120 .array/port v0x16f1ba0, 120;
v0x16f1ba0_121 .array/port v0x16f1ba0, 121;
E_0x16d30e0/30 .event anyedge, v0x16f1ba0_118, v0x16f1ba0_119, v0x16f1ba0_120, v0x16f1ba0_121;
v0x16f1ba0_122 .array/port v0x16f1ba0, 122;
v0x16f1ba0_123 .array/port v0x16f1ba0, 123;
v0x16f1ba0_124 .array/port v0x16f1ba0, 124;
v0x16f1ba0_125 .array/port v0x16f1ba0, 125;
E_0x16d30e0/31 .event anyedge, v0x16f1ba0_122, v0x16f1ba0_123, v0x16f1ba0_124, v0x16f1ba0_125;
v0x16f1ba0_126 .array/port v0x16f1ba0, 126;
v0x16f1ba0_127 .array/port v0x16f1ba0, 127;
E_0x16d30e0/32 .event anyedge, v0x16f1ba0_126, v0x16f1ba0_127, v0x16f1b00_0;
E_0x16d30e0 .event/or E_0x16d30e0/0, E_0x16d30e0/1, E_0x16d30e0/2, E_0x16d30e0/3, E_0x16d30e0/4, E_0x16d30e0/5, E_0x16d30e0/6, E_0x16d30e0/7, E_0x16d30e0/8, E_0x16d30e0/9, E_0x16d30e0/10, E_0x16d30e0/11, E_0x16d30e0/12, E_0x16d30e0/13, E_0x16d30e0/14, E_0x16d30e0/15, E_0x16d30e0/16, E_0x16d30e0/17, E_0x16d30e0/18, E_0x16d30e0/19, E_0x16d30e0/20, E_0x16d30e0/21, E_0x16d30e0/22, E_0x16d30e0/23, E_0x16d30e0/24, E_0x16d30e0/25, E_0x16d30e0/26, E_0x16d30e0/27, E_0x16d30e0/28, E_0x16d30e0/29, E_0x16d30e0/30, E_0x16d30e0/31, E_0x16d30e0/32;
S_0x16f0e40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 33, 4 33 0, S_0x16f06f0;
 .timescale 0 0;
v0x16f1040_0 .var/2s "i", 31 0;
S_0x16f1140 .scope begin, "$unm_blk_10" "$unm_blk_10" 4 60, 4 60 0, S_0x16f06f0;
 .timescale 0 0;
v0x16f1340_0 .var/2s "index", 31 0;
S_0x16f1420 .scope function.vec4.s7, "hash" "hash" 4 24, 4 24 0, S_0x16f06f0;
 .timescale 0 0;
; Variable hash is vec4 return value of scope S_0x16f1420
v0x16f1710_0 .var "history", 6 0;
v0x16f17f0_0 .var "pc", 6 0;
TD_tb.top_module1.hash ;
    %load/vec4 v0x16f17f0_0;
    %load/vec4 v0x16f1710_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash (store_vec4_to_lval)
    %end;
S_0x16f36b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x167d5c0;
 .timescale -12 -12;
E_0x16d33d0 .event anyedge, v0x16f44b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16f44b0_0;
    %nor/r;
    %assign/vec4 v0x16f44b0_0, 0;
    %wait E_0x16d33d0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16ee4a0;
T_5 ;
    %wait E_0x168cbc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16ef970_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16ef970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16ef8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16efd50_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x16efbc0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x16efff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16ef8a0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x16ef800_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16eea50_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x16ee710;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16eef50;
    %join;
    %wait E_0x168cbc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16ef970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16ef8a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16ef800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16ef8a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16efbc0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16efff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16efd50_0, 0;
    %wait E_0x166f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16ef970_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x16efbc0_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168cbc0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16efbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168cbc0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16eef50;
    %join;
    %wait E_0x168cbc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16ef970_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16ef800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16ef8a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16efbc0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x16efff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16efd50_0, 0;
    %wait E_0x166f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16ef970_0, 0;
    %wait E_0x168cbc0;
    %wait E_0x168cbc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x16efbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0180_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168cbc0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16efbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x16efbc0_0, 0;
    %wait E_0x168cbc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16f0220_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168cbc0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16eef50;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x168ce10;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x16f0220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f0180_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x16efff0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x16ef800_0, 0;
    %assign/vec4 v0x16ef8a0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x16efbc0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x16efd50_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1681f80;
T_6 ;
    %wait E_0x168d970;
    %load/vec4 v0x16ed720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x16b52f0;
    %jmp t_0;
    .scope S_0x16b52f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16bb460_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x16bb460_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x16bb460_0;
    %store/vec4a v0x16ed8a0, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x16bb460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x16bb460_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x1681f80;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x16eda40_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x16edda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x16eda40_0;
    %load/vec4 v0x16edce0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x16eda40_0, 0;
T_6.5 ;
    %load/vec4 v0x16ee280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x16edf40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16ed8a0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x16ee1c0_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x16edf40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16ed8a0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x16edf40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16ed8a0, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x16edf40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16ed8a0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x16ee1c0_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x16edf40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x16ed8a0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x16edf40_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16ed8a0, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x16ee020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x16ede60_0;
    %load/vec4 v0x16ee1c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x16eda40_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x16f06f0;
T_7 ;
    %wait E_0x168d970;
    %load/vec4 v0x16f18e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x16f0e40;
    %jmp t_2;
    .scope S_0x16f0e40;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16f1040_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x16f1040_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x16f1040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16f1ba0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x16f1040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x16f1040_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x16f06f0;
t_2 %join;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x16f1b00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x16f2f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x16f1b00_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x16f2ea0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16f1b00_0, 0;
T_7.5 ;
    %load/vec4 v0x16f3400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x16f3310_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %load/vec4 v0x16f3200_0;
    %load/vec4 v0x16f3050_0;
    %store/vec4 v0x16f1710_0, 0, 7;
    %store/vec4 v0x16f17f0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash, S_0x16f1420;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x16f1ba0, 0, 4;
    %load/vec4 v0x16f3110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v0x16f3050_0;
    %assign/vec4 v0x16f1b00_0, 0;
T_7.11 ;
T_7.7 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x16f1140;
T_8 ;
    %load/vec4 v0x16f2d90_0;
    %load/vec4 v0x16f1b00_0;
    %store/vec4 v0x16f1710_0, 0, 7;
    %store/vec4 v0x16f17f0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash, S_0x16f1420;
    %pad/u 32;
    %cast2;
    %store/vec4 v0x16f1340_0, 0, 32;
    %end;
    .thread T_8, $init;
    .scope S_0x16f06f0;
T_9 ;
    %wait E_0x16d30e0;
    %load/vec4 v0x16f2f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_5, S_0x16f1140;
    %jmp t_4;
    .scope S_0x16f1140;
t_5 ;
    %ix/getv/s 4, v0x16f1340_0;
    %load/vec4a v0x16f1ba0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x16f2ea0_0, 0, 1;
    %load/vec4 v0x16f1b00_0;
    %store/vec4 v0x16f2c60_0, 0, 7;
    %end;
    .scope S_0x16f06f0;
t_4 %join;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f2ea0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x16f2c60_0, 0, 7;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x167d5c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f44b0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x167d5c0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x16f3f00_0;
    %inv;
    %store/vec4 v0x16f3f00_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x167d5c0;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16ef660_0, v0x16f4720_0, v0x16f3f00_0, v0x16f3e60_0, v0x16f4370_0, v0x16f4190_0, v0x16f4a80_0, v0x16f49e0_0, v0x16f4880_0, v0x16f47c0_0, v0x16f4920_0, v0x16f42d0_0, v0x16f4230_0, v0x16f40f0_0, v0x16f3fa0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x167d5c0;
T_13 ;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x167d5c0;
T_14 ;
    %wait E_0x168ce10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f4410_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f4410_0, 4, 32;
    %load/vec4 v0x16f4570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f4410_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f4410_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f4410_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x16f42d0_0;
    %load/vec4 v0x16f42d0_0;
    %load/vec4 v0x16f4230_0;
    %xor;
    %load/vec4 v0x16f42d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f4410_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f4410_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x16f40f0_0;
    %load/vec4 v0x16f40f0_0;
    %load/vec4 v0x16f3fa0_0;
    %xor;
    %load/vec4 v0x16f40f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f4410_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x16f4410_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f4410_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/gshare/iter0/response1/top_module.sv";
