--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9283 paths analyzed, 136 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.186ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X9Y157.F3), 4413 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      7.838ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.663ns (0.421 - 5.084)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y19.DOA3    Trcko_DOWA            1.830   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
    SLICE_X4Y152.G1      net (fanout=2)        0.560   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do<3>
    SLICE_X4Y152.COUT    Topcyg                0.478   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.COUT    Tbyp                  0.076   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<2>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.XB      Tcinxb                0.339   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.F4      net (fanout=44)       0.742   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.X       Tilo                  0.166   u1_plasma_top/u2_ddr/address_ddr<11>1
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X3Y159.BX      net (fanout=13)       0.665   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X3Y159.XMUX    Tbxx                  0.435   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11
    SLICE_X7Y156.F4      net (fanout=1)        0.679   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
    SLICE_X7Y156.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y157.G4      net (fanout=7)        0.359   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y157.Y       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X9Y157.F3      net (fanout=2)        0.351   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X9Y157.CLK     Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      7.838ns (4.482ns logic, 3.356ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      7.807ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.663ns (0.421 - 5.084)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y19.DOA7    Trcko_DOWA            1.830   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
    SLICE_X4Y153.G3      net (fanout=2)        0.605   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do<7>
    SLICE_X4Y153.COUT    Topcyg                0.478   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.XB      Tcinxb                0.339   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.F4      net (fanout=44)       0.742   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.X       Tilo                  0.166   u1_plasma_top/u2_ddr/address_ddr<11>1
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X3Y159.BX      net (fanout=13)       0.665   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X3Y159.XMUX    Tbxx                  0.435   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11
    SLICE_X7Y156.F4      net (fanout=1)        0.679   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
    SLICE_X7Y156.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y157.G4      net (fanout=7)        0.359   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y157.Y       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X9Y157.F3      net (fanout=2)        0.351   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X9Y157.CLK     Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (4.406ns logic, 3.401ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      7.784ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.663ns (0.421 - 5.084)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y19.DOA3    Trcko_DOWA            1.830   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
    SLICE_X4Y152.G1      net (fanout=2)        0.560   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do<3>
    SLICE_X4Y152.COUT    Topcyg                0.478   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.COUT    Tbyp                  0.076   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<2>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.XB      Tcinxb                0.339   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.F4      net (fanout=44)       0.742   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.X       Tilo                  0.166   u1_plasma_top/u2_ddr/address_ddr<11>1
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X2Y153.BX      net (fanout=13)       0.507   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X2Y153.XMUX    Tbxx                  0.437   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7
    SLICE_X7Y155.F3      net (fanout=1)        0.707   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<5>
    SLICE_X7Y155.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X7Y156.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X7Y156.COUT    Tbyp                  0.074   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y157.G4      net (fanout=7)        0.359   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y157.Y       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X9Y157.F3      net (fanout=2)        0.351   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X9Y157.CLK     Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (4.558ns logic, 3.226ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X9Y157.F4), 4167 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      7.616ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.663ns (0.421 - 5.084)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y19.DOA3    Trcko_DOWA            1.830   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
    SLICE_X4Y152.G1      net (fanout=2)        0.560   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do<3>
    SLICE_X4Y152.COUT    Topcyg                0.478   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.COUT    Tbyp                  0.076   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<2>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.XB      Tcinxb                0.339   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.F4      net (fanout=44)       0.742   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.X       Tilo                  0.166   u1_plasma_top/u2_ddr/address_ddr<11>1
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X3Y159.BX      net (fanout=13)       0.665   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X3Y159.XMUX    Tbxx                  0.435   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11
    SLICE_X7Y156.F4      net (fanout=1)        0.679   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
    SLICE_X7Y156.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X9Y157.G4      net (fanout=7)        0.348   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X9Y157.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X9Y157.F4      net (fanout=2)        0.141   N786
    SLICE_X9Y157.CLK     Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (4.481ns logic, 3.135ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      7.585ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.663ns (0.421 - 5.084)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y19.DOA7    Trcko_DOWA            1.830   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
    SLICE_X4Y153.G3      net (fanout=2)        0.605   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do<7>
    SLICE_X4Y153.COUT    Topcyg                0.478   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.XB      Tcinxb                0.339   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.F4      net (fanout=44)       0.742   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.X       Tilo                  0.166   u1_plasma_top/u2_ddr/address_ddr<11>1
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X3Y159.BX      net (fanout=13)       0.665   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X3Y159.XMUX    Tbxx                  0.435   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11
    SLICE_X7Y156.F4      net (fanout=1)        0.679   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<9>
    SLICE_X7Y156.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X9Y157.G4      net (fanout=7)        0.348   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X9Y157.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X9Y157.F4      net (fanout=2)        0.141   N786
    SLICE_X9Y157.CLK     Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      7.585ns (4.405ns logic, 3.180ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      7.562ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.663ns (0.421 - 5.084)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y19.DOA3    Trcko_DOWA            1.830   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
    SLICE_X4Y152.G1      net (fanout=2)        0.560   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do<3>
    SLICE_X4Y152.COUT    Topcyg                0.478   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.COUT    Tbyp                  0.076   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<2>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.XB      Tcinxb                0.339   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.F4      net (fanout=44)       0.742   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X4Y150.X       Tilo                  0.166   u1_plasma_top/u2_ddr/address_ddr<11>1
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X2Y153.BX      net (fanout=13)       0.507   u1_plasma_top/u2_ddr/address_ddr<11>1
    SLICE_X2Y153.XMUX    Tbxx                  0.437   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7
    SLICE_X7Y155.F3      net (fanout=1)        0.707   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<5>
    SLICE_X7Y155.COUT    Topcyf                0.489   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X7Y156.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X7Y156.COUT    Tbyp                  0.074   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X7Y157.XB      Tcinxb                0.261   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X9Y157.G4      net (fanout=7)        0.348   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X9Y157.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X9Y157.F4      net (fanout=2)        0.141   N786
    SLICE_X9Y157.CLK     Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      7.562ns (4.557ns logic, 3.005ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X9Y157.F1), 186 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      6.406ns (Levels of Logic = 7)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.663ns (0.421 - 5.084)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y19.DOA3    Trcko_DOWA            1.830   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
    SLICE_X4Y152.G1      net (fanout=2)        0.560   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do<3>
    SLICE_X4Y152.COUT    Topcyg                0.478   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<1>
    SLICE_X4Y153.COUT    Tbyp                  0.076   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<2>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.XB      Tcinxb                0.339   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X11Y154.G4     net (fanout=44)       0.762   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X11Y154.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/address_ddr<6>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_wb1
    SLICE_X10Y152.BX     net (fanout=20)       0.298   u1_plasma_top/byte_we<0>
    SLICE_X10Y152.XMUX   Tbxx                  0.437   u1_plasma_top/u2_ddr/address_ddr<4>
                                                       u1_plasma_top/u2_ddr/address_ddr<4>27
    SLICE_X8Y156.F3      net (fanout=2)        0.579   u1_plasma_top/u2_ddr/address_ddr<4>
    SLICE_X8Y156.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/state_prev_FSM_FFd7
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X9Y157.F1      net (fanout=2)        0.474   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X9Y157.CLK     Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (3.733ns logic, 2.673ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      6.375ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.663ns (0.421 - 5.084)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y19.DOA7    Trcko_DOWA            1.830   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
    SLICE_X4Y153.G3      net (fanout=2)        0.605   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do<7>
    SLICE_X4Y153.COUT    Topcyg                0.478   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.XB      Tcinxb                0.339   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X11Y154.G4     net (fanout=44)       0.762   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X11Y154.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/address_ddr<6>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_wb1
    SLICE_X10Y152.BX     net (fanout=20)       0.298   u1_plasma_top/byte_we<0>
    SLICE_X10Y152.XMUX   Tbxx                  0.437   u1_plasma_top/u2_ddr/address_ddr<4>
                                                       u1_plasma_top/u2_ddr/address_ddr<4>27
    SLICE_X8Y156.F3      net (fanout=2)        0.579   u1_plasma_top/u2_ddr/address_ddr<4>
    SLICE_X8Y156.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/state_prev_FSM_FFd7
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X9Y157.F1      net (fanout=2)        0.474   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X9Y157.CLK     Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      6.375ns (3.657ns logic, 2.718ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag (RAM)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      6.342ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.663ns (0.421 - 5.084)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y19.DOA6    Trcko_DOWA            1.830   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag
    SLICE_X4Y153.G4      net (fanout=2)        0.572   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_do<6>
    SLICE_X4Y153.COUT    Topcyg                0.478   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_lut<3>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<3>
    SLICE_X4Y154.XB      Tcinxb                0.339   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X11Y154.G4     net (fanout=44)       0.762   u1_plasma_top/u1_plasma/opt_cache2.u_cache/Mcompar_c_miss_cmp_ne0000_cy<4>
    SLICE_X11Y154.Y      Tilo                  0.165   u1_plasma_top/u2_ddr/address_ddr<6>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_wb1
    SLICE_X10Y152.BX     net (fanout=20)       0.298   u1_plasma_top/byte_we<0>
    SLICE_X10Y152.XMUX   Tbxx                  0.437   u1_plasma_top/u2_ddr/address_ddr<4>
                                                       u1_plasma_top/u2_ddr/address_ddr<4>27
    SLICE_X8Y156.F3      net (fanout=2)        0.579   u1_plasma_top/u2_ddr/address_ddr<4>
    SLICE_X8Y156.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/state_prev_FSM_FFd7
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X9Y157.F1      net (fanout=2)        0.474   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X9Y157.CLK     Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      6.342ns (3.657ns logic, 2.685ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_125 (SLICE_X18Y214.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_125 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.988ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (1.058 - 1.138)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y204.XQ      Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X14Y214.G3     net (fanout=13)       1.206   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X14Y214.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001
    SLICE_X18Y214.CE     net (fanout=8)        0.363   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
    SLICE_X18Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<125>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_125
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.419ns logic, 1.569ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_125 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (2.008 - 2.049)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y189.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X14Y214.G2     net (fanout=14)       1.233   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X14Y214.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001
    SLICE_X18Y214.CE     net (fanout=8)        0.363   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
    SLICE_X18Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<125>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_125
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.434ns logic, 1.596ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_125 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.080ns (1.058 - 1.138)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y205.YQ      Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X16Y214.G3     net (fanout=6)        1.220   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X16Y214.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X14Y214.G4     net (fanout=4)        0.312   N3
    SLICE_X14Y214.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001
    SLICE_X18Y214.CE     net (fanout=8)        0.363   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
    SLICE_X18Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<125>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_125
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (0.572ns logic, 1.895ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_124 (SLICE_X18Y214.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_124 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.988ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (1.058 - 1.138)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y204.XQ      Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X14Y214.G3     net (fanout=13)       1.206   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X14Y214.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001
    SLICE_X18Y214.CE     net (fanout=8)        0.363   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
    SLICE_X18Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<125>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_124
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (0.419ns logic, 1.569ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_124 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (2.008 - 2.049)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y189.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X14Y214.G2     net (fanout=14)       1.233   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X14Y214.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001
    SLICE_X18Y214.CE     net (fanout=8)        0.363   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
    SLICE_X18Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<125>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_124
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (0.434ns logic, 1.596ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_124 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.080ns (1.058 - 1.138)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y205.YQ      Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X16Y214.G3     net (fanout=6)        1.220   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X16Y214.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X14Y214.G4     net (fanout=4)        0.312   N3
    SLICE_X14Y214.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and00001
    SLICE_X18Y214.CE     net (fanout=8)        0.363   u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000
    SLICE_X18Y214.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<125>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_124
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (0.572ns logic, 1.895ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_95 (SLICE_X14Y210.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_95 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.015ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (1.064 - 1.138)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y204.XQ      Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X16Y214.F3     net (fanout=13)       1.195   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X16Y214.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and00001
    SLICE_X14Y210.CE     net (fanout=8)        0.401   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
    SLICE_X14Y210.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<95>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_95
    -------------------------------------------------  ---------------------------
    Total                                      2.015ns (0.419ns logic, 1.596ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_95 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.208ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (2.014 - 2.049)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y189.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X16Y214.F2     net (fanout=14)       1.373   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X16Y214.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and00001
    SLICE_X14Y210.CE     net (fanout=8)        0.401   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
    SLICE_X14Y210.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<95>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_95
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.434ns logic, 1.774ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_95 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.326ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (1.064 - 1.138)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y205.YQ      Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X16Y214.G3     net (fanout=6)        1.220   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X16Y214.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X16Y214.F4     net (fanout=4)        0.133   N3
    SLICE_X16Y214.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and00001
    SLICE_X14Y210.CE     net (fanout=8)        0.401   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
    SLICE_X14Y210.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<95>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_95
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.572ns logic, 1.754ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<131>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_131/SR
  Location pin: SLICE_X47Y171.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<131>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_131/SR
  Location pin: SLICE_X47Y171.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2<131>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/data_write2_130/SR
  Location pin: SLICE_X47Y171.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 954110326 paths analyzed, 5430 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.210ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAMB16_X3Y22.DIA13), 4668317 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      25.210ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y114.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X55Y100.F3     net (fanout=19)       1.052   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X55Y100.X      Tilo                  0.165   N830
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X45Y101.G1     net (fanout=2)        1.224   N830
    SLICE_X45Y101.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X45Y101.F3     net (fanout=97)       0.441   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X45Y101.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X18Y154.F3     net (fanout=69)       3.429   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X18Y154.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[14].reg_bit2b.SLICEM_F
    SLICE_X30Y117.G1     net (fanout=1)        1.720   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<14>
    SLICE_X30Y117.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<14>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<14>1
    SLICE_X19Y94.G4      net (fanout=4)        1.463   u1_plasma_top/u1_plasma/u1_cpu/reg_target<14>
    SLICE_X19Y94.COUT    Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.G2     net (fanout=11)       0.928   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.Y      Tilo                  0.165   N649
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X21Y108.G1     net (fanout=13)       0.937   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X21Y108.Y      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<29>11
    SLICE_X21Y108.F3     net (fanout=2)        0.195   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21
    SLICE_X21Y108.X      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11_SW3_SW0_SW0
    SLICE_X20Y137.G1     net (fanout=1)        1.266   N1059
    SLICE_X20Y137.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0
    SLICE_X20Y137.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0/O
    SLICE_X20Y137.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>
    SLICE_X8Y155.G3      net (fanout=8)        1.679   u1_plasma_top/u1_plasma/address_next<29>
    SLICE_X8Y155.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0
    SLICE_X18Y174.G4     net (fanout=4)        1.362   N1572
    SLICE_X18Y174.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>9
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1
    SLICE_X31Y207.F2     net (fanout=17)       2.521   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101
    SLICE_X31Y207.X      Tilo                  0.165   u1_plasma_top/u1_plasma/N0
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112
    SLICE_X27Y151.G4     net (fanout=96)       1.079   u1_plasma_top/u1_plasma/N0
    SLICE_X27Y151.XMUX   Tif5x                 0.488   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>54_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>54
    RAMB16_X3Y22.DIA13   net (fanout=1)        1.815   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>
    RAMB16_X3Y22.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                     25.210ns (3.918ns logic, 21.292ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      25.139ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y114.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X55Y100.F3     net (fanout=19)       1.052   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X55Y100.X      Tilo                  0.165   N830
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X45Y101.G1     net (fanout=2)        1.224   N830
    SLICE_X45Y101.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X45Y101.F3     net (fanout=97)       0.441   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X45Y101.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X18Y165.F3     net (fanout=69)       3.746   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X18Y165.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[9].reg_bit2b.SLICEM_F
    SLICE_X26Y145.G4     net (fanout=1)        0.921   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<9>
    SLICE_X26Y145.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/cpu_data_w<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<9>1
    SLICE_X19Y93.F4      net (fanout=4)        1.787   u1_plasma_top/u1_plasma/u1_cpu/reg_target<9>
    SLICE_X19Y93.COUT    Topcyf                0.489   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>
    SLICE_X19Y94.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>
    SLICE_X19Y94.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<6>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.G2     net (fanout=11)       0.928   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.Y      Tilo                  0.165   N649
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X21Y108.G1     net (fanout=13)       0.937   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X21Y108.Y      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<29>11
    SLICE_X21Y108.F3     net (fanout=2)        0.195   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21
    SLICE_X21Y108.X      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11_SW3_SW0_SW0
    SLICE_X20Y137.G1     net (fanout=1)        1.266   N1059
    SLICE_X20Y137.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0
    SLICE_X20Y137.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0/O
    SLICE_X20Y137.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>
    SLICE_X8Y155.G3      net (fanout=8)        1.679   u1_plasma_top/u1_plasma/address_next<29>
    SLICE_X8Y155.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0
    SLICE_X18Y174.G4     net (fanout=4)        1.362   N1572
    SLICE_X18Y174.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>9
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1
    SLICE_X31Y207.F2     net (fanout=17)       2.521   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101
    SLICE_X31Y207.X      Tilo                  0.165   u1_plasma_top/u1_plasma/N0
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112
    SLICE_X27Y151.G4     net (fanout=96)       1.079   u1_plasma_top/u1_plasma/N0
    SLICE_X27Y151.XMUX   Tif5x                 0.488   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>54_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>54
    RAMB16_X3Y22.DIA13   net (fanout=1)        1.815   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>
    RAMB16_X3Y22.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                     25.139ns (4.005ns logic, 21.134ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      25.117ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y114.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X55Y100.F3     net (fanout=19)       1.052   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X55Y100.X      Tilo                  0.165   N830
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X45Y73.G1      net (fanout=2)        1.910   N830
    SLICE_X45Y73.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N16
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X44Y57.G2      net (fanout=5)        0.955   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X44Y57.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1_2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<1>
    SLICE_X36Y48.F1      net (fanout=17)       1.327   u1_plasma_top/u1_plasma/u1_cpu/rs_index<1>
    SLICE_X36Y48.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
    SLICE_X18Y83.F2      net (fanout=35)       2.534   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
    SLICE_X18Y83.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[23].reg_bit1b.SLICEM_F
    SLICE_X19Y80.G1      net (fanout=1)        0.606   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<23>
    SLICE_X19Y80.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<23>1
    SLICE_X19Y96.G1      net (fanout=2)        0.834   u1_plasma_top/u1_plasma/u1_cpu/reg_source<23>
    SLICE_X19Y96.COUT    Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.G2     net (fanout=11)       0.928   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.Y      Tilo                  0.165   N649
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X21Y108.G1     net (fanout=13)       0.937   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X21Y108.Y      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<29>11
    SLICE_X21Y108.F3     net (fanout=2)        0.195   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21
    SLICE_X21Y108.X      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11_SW3_SW0_SW0
    SLICE_X20Y137.G1     net (fanout=1)        1.266   N1059
    SLICE_X20Y137.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0
    SLICE_X20Y137.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0/O
    SLICE_X20Y137.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>
    SLICE_X8Y155.G3      net (fanout=8)        1.679   u1_plasma_top/u1_plasma/address_next<29>
    SLICE_X8Y155.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0
    SLICE_X18Y174.G4     net (fanout=4)        1.362   N1572
    SLICE_X18Y174.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>9
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1
    SLICE_X31Y207.F2     net (fanout=17)       2.521   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101
    SLICE_X31Y207.X      Tilo                  0.165   u1_plasma_top/u1_plasma/N0
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112
    SLICE_X27Y151.G4     net (fanout=96)       1.079   u1_plasma_top/u1_plasma/N0
    SLICE_X27Y151.XMUX   Tif5x                 0.488   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>54_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>54
    RAMB16_X3Y22.DIA13   net (fanout=1)        1.815   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<13>
    RAMB16_X3Y22.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                     25.117ns (3.936ns logic, 21.181ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAMB16_X3Y22.DIA5), 4667717 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      25.182ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y114.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X55Y100.F3     net (fanout=19)       1.052   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X55Y100.X      Tilo                  0.165   N830
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X45Y101.G1     net (fanout=2)        1.224   N830
    SLICE_X45Y101.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X45Y101.F3     net (fanout=97)       0.441   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X45Y101.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X18Y154.F3     net (fanout=69)       3.429   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X18Y154.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[14].reg_bit2b.SLICEM_F
    SLICE_X30Y117.G1     net (fanout=1)        1.720   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<14>
    SLICE_X30Y117.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<14>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<14>1
    SLICE_X19Y94.G4      net (fanout=4)        1.463   u1_plasma_top/u1_plasma/u1_cpu/reg_target<14>
    SLICE_X19Y94.COUT    Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.G2     net (fanout=11)       0.928   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.Y      Tilo                  0.165   N649
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X21Y108.G1     net (fanout=13)       0.937   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X21Y108.Y      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<29>11
    SLICE_X21Y108.F3     net (fanout=2)        0.195   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21
    SLICE_X21Y108.X      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11_SW3_SW0_SW0
    SLICE_X20Y137.G1     net (fanout=1)        1.266   N1059
    SLICE_X20Y137.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0
    SLICE_X20Y137.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0/O
    SLICE_X20Y137.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>
    SLICE_X8Y155.G3      net (fanout=8)        1.679   u1_plasma_top/u1_plasma/address_next<29>
    SLICE_X8Y155.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0
    SLICE_X18Y174.G4     net (fanout=4)        1.362   N1572
    SLICE_X18Y174.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>9
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1
    SLICE_X31Y207.F2     net (fanout=17)       2.521   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101
    SLICE_X31Y207.X      Tilo                  0.165   u1_plasma_top/u1_plasma/N0
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112
    SLICE_X18Y179.G4     net (fanout=96)       1.383   u1_plasma_top/u1_plasma/N0
    SLICE_X18Y179.XMUX   Tif5x                 0.477   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>54_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>54
    RAMB16_X3Y22.DIA5    net (fanout=1)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>
    RAMB16_X3Y22.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                     25.182ns (3.907ns logic, 21.275ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      25.111ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y114.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X55Y100.F3     net (fanout=19)       1.052   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X55Y100.X      Tilo                  0.165   N830
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X45Y101.G1     net (fanout=2)        1.224   N830
    SLICE_X45Y101.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X45Y101.F3     net (fanout=97)       0.441   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X45Y101.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X18Y165.F3     net (fanout=69)       3.746   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X18Y165.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[9].reg_bit2b.SLICEM_F
    SLICE_X26Y145.G4     net (fanout=1)        0.921   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<9>
    SLICE_X26Y145.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/cpu_data_w<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<9>1
    SLICE_X19Y93.F4      net (fanout=4)        1.787   u1_plasma_top/u1_plasma/u1_cpu/reg_target<9>
    SLICE_X19Y93.COUT    Topcyf                0.489   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>
    SLICE_X19Y94.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>
    SLICE_X19Y94.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<6>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.G2     net (fanout=11)       0.928   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.Y      Tilo                  0.165   N649
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X21Y108.G1     net (fanout=13)       0.937   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X21Y108.Y      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<29>11
    SLICE_X21Y108.F3     net (fanout=2)        0.195   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21
    SLICE_X21Y108.X      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11_SW3_SW0_SW0
    SLICE_X20Y137.G1     net (fanout=1)        1.266   N1059
    SLICE_X20Y137.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0
    SLICE_X20Y137.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0/O
    SLICE_X20Y137.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>
    SLICE_X8Y155.G3      net (fanout=8)        1.679   u1_plasma_top/u1_plasma/address_next<29>
    SLICE_X8Y155.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0
    SLICE_X18Y174.G4     net (fanout=4)        1.362   N1572
    SLICE_X18Y174.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>9
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1
    SLICE_X31Y207.F2     net (fanout=17)       2.521   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101
    SLICE_X31Y207.X      Tilo                  0.165   u1_plasma_top/u1_plasma/N0
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112
    SLICE_X18Y179.G4     net (fanout=96)       1.383   u1_plasma_top/u1_plasma/N0
    SLICE_X18Y179.XMUX   Tif5x                 0.477   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>54_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>54
    RAMB16_X3Y22.DIA5    net (fanout=1)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>
    RAMB16_X3Y22.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                     25.111ns (3.994ns logic, 21.117ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      25.089ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y114.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X55Y100.F3     net (fanout=19)       1.052   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X55Y100.X      Tilo                  0.165   N830
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X45Y73.G1      net (fanout=2)        1.910   N830
    SLICE_X45Y73.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N16
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X44Y57.G2      net (fanout=5)        0.955   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X44Y57.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1_2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<1>
    SLICE_X36Y48.F1      net (fanout=17)       1.327   u1_plasma_top/u1_plasma/u1_cpu/rs_index<1>
    SLICE_X36Y48.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
    SLICE_X18Y83.F2      net (fanout=35)       2.534   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
    SLICE_X18Y83.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[23].reg_bit1b.SLICEM_F
    SLICE_X19Y80.G1      net (fanout=1)        0.606   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<23>
    SLICE_X19Y80.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<23>1
    SLICE_X19Y96.G1      net (fanout=2)        0.834   u1_plasma_top/u1_plasma/u1_cpu/reg_source<23>
    SLICE_X19Y96.COUT    Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.G2     net (fanout=11)       0.928   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.Y      Tilo                  0.165   N649
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X21Y108.G1     net (fanout=13)       0.937   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X21Y108.Y      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<29>11
    SLICE_X21Y108.F3     net (fanout=2)        0.195   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21
    SLICE_X21Y108.X      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11_SW3_SW0_SW0
    SLICE_X20Y137.G1     net (fanout=1)        1.266   N1059
    SLICE_X20Y137.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0
    SLICE_X20Y137.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0/O
    SLICE_X20Y137.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>
    SLICE_X8Y155.G3      net (fanout=8)        1.679   u1_plasma_top/u1_plasma/address_next<29>
    SLICE_X8Y155.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0
    SLICE_X18Y174.G4     net (fanout=4)        1.362   N1572
    SLICE_X18Y174.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>9
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1
    SLICE_X31Y207.F2     net (fanout=17)       2.521   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101
    SLICE_X31Y207.X      Tilo                  0.165   u1_plasma_top/u1_plasma/N0
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112
    SLICE_X18Y179.G4     net (fanout=96)       1.383   u1_plasma_top/u1_plasma/N0
    SLICE_X18Y179.XMUX   Tif5x                 0.477   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>54_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>54
    RAMB16_X3Y22.DIA5    net (fanout=1)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<5>
    RAMB16_X3Y22.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                     25.089ns (3.925ns logic, 21.164ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAMB16_X3Y22.DIA6), 4667717 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      25.132ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y114.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X55Y100.F3     net (fanout=19)       1.052   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X55Y100.X      Tilo                  0.165   N830
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X45Y101.G1     net (fanout=2)        1.224   N830
    SLICE_X45Y101.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X45Y101.F3     net (fanout=97)       0.441   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X45Y101.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X18Y154.F3     net (fanout=69)       3.429   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X18Y154.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[14].reg_bit2b.SLICEM_F
    SLICE_X30Y117.G1     net (fanout=1)        1.720   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<14>
    SLICE_X30Y117.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<14>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<14>1
    SLICE_X19Y94.G4      net (fanout=4)        1.463   u1_plasma_top/u1_plasma/u1_cpu/reg_target<14>
    SLICE_X19Y94.COUT    Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.G2     net (fanout=11)       0.928   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.Y      Tilo                  0.165   N649
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X21Y108.G1     net (fanout=13)       0.937   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X21Y108.Y      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<29>11
    SLICE_X21Y108.F3     net (fanout=2)        0.195   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21
    SLICE_X21Y108.X      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11_SW3_SW0_SW0
    SLICE_X20Y137.G1     net (fanout=1)        1.266   N1059
    SLICE_X20Y137.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0
    SLICE_X20Y137.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0/O
    SLICE_X20Y137.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>
    SLICE_X8Y155.G3      net (fanout=8)        1.679   u1_plasma_top/u1_plasma/address_next<29>
    SLICE_X8Y155.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0
    SLICE_X18Y174.G4     net (fanout=4)        1.362   N1572
    SLICE_X18Y174.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>9
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1
    SLICE_X31Y207.F2     net (fanout=17)       2.521   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101
    SLICE_X31Y207.X      Tilo                  0.165   u1_plasma_top/u1_plasma/N0
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112
    SLICE_X18Y184.G4     net (fanout=96)       1.262   u1_plasma_top/u1_plasma/N0
    SLICE_X18Y184.XMUX   Tif5x                 0.477   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>54_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>54
    RAMB16_X3Y22.DIA6    net (fanout=1)        1.565   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>
    RAMB16_X3Y22.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                     25.132ns (3.907ns logic, 21.225ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      25.061ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y114.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X55Y100.F3     net (fanout=19)       1.052   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X55Y100.X      Tilo                  0.165   N830
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X45Y101.G1     net (fanout=2)        1.224   N830
    SLICE_X45Y101.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X45Y101.F3     net (fanout=97)       0.441   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X45Y101.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<2>1
    SLICE_X18Y165.F3     net (fanout=69)       3.746   u1_plasma_top/u1_plasma/u1_cpu/rt_index<2>
    SLICE_X18Y165.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[9].reg_bit2b.SLICEM_F
    SLICE_X26Y145.G4     net (fanout=1)        0.921   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<9>
    SLICE_X26Y145.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/cpu_data_w<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<9>1
    SLICE_X19Y93.F4      net (fanout=4)        1.787   u1_plasma_top/u1_plasma/u1_cpu/reg_target<9>
    SLICE_X19Y93.COUT    Topcyf                0.489   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>
    SLICE_X19Y94.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<5>
    SLICE_X19Y94.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<6>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<7>
    SLICE_X19Y95.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<9>
    SLICE_X19Y96.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<10>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.G2     net (fanout=11)       0.928   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.Y      Tilo                  0.165   N649
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X21Y108.G1     net (fanout=13)       0.937   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X21Y108.Y      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<29>11
    SLICE_X21Y108.F3     net (fanout=2)        0.195   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21
    SLICE_X21Y108.X      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11_SW3_SW0_SW0
    SLICE_X20Y137.G1     net (fanout=1)        1.266   N1059
    SLICE_X20Y137.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0
    SLICE_X20Y137.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0/O
    SLICE_X20Y137.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>
    SLICE_X8Y155.G3      net (fanout=8)        1.679   u1_plasma_top/u1_plasma/address_next<29>
    SLICE_X8Y155.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0
    SLICE_X18Y174.G4     net (fanout=4)        1.362   N1572
    SLICE_X18Y174.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>9
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1
    SLICE_X31Y207.F2     net (fanout=17)       2.521   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101
    SLICE_X31Y207.X      Tilo                  0.165   u1_plasma_top/u1_plasma/N0
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112
    SLICE_X18Y184.G4     net (fanout=96)       1.262   u1_plasma_top/u1_plasma/N0
    SLICE_X18Y184.XMUX   Tif5x                 0.477   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>54_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>54
    RAMB16_X3Y22.DIA6    net (fanout=1)        1.565   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>
    RAMB16_X3Y22.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                     25.061ns (3.994ns logic, 21.067ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      25.039ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y114.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X55Y100.F3     net (fanout=19)       1.052   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X55Y100.X      Tilo                  0.165   N830
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X45Y73.G1      net (fanout=2)        1.910   N830
    SLICE_X45Y73.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N16
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X44Y57.G2      net (fanout=5)        0.955   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X44Y57.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<3>1_2
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rs_index<1>
    SLICE_X36Y48.F1      net (fanout=17)       1.327   u1_plasma_top/u1_plasma/u1_cpu/rs_index<1>
    SLICE_X36Y48.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>1
    SLICE_X18Y83.F2      net (fanout=35)       2.534   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1<1>
    SLICE_X18Y83.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<23>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[23].reg_bit1b.SLICEM_F
    SLICE_X19Y80.G1      net (fanout=1)        0.606   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B<23>
    SLICE_X19Y80.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_source<24>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out<23>1
    SLICE_X19Y96.G1      net (fanout=2)        0.834   u1_plasma_top/u1_plasma/u1_cpu/reg_source<23>
    SLICE_X19Y96.COUT    Topcyg                0.476   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut<11>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<11>
    SLICE_X19Y97.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.CIN     net (fanout=1)        0.000   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<13>
    SLICE_X19Y98.COUT    Tbyp                  0.074   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.G2     net (fanout=11)       0.928   u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy<15>
    SLICE_X19Y107.Y      Tilo                  0.165   N649
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001<29>11
    SLICE_X21Y108.G1     net (fanout=13)       0.937   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N01
    SLICE_X21Y108.Y      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<29>11
    SLICE_X21Y108.F3     net (fanout=2)        0.195   u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N21
    SLICE_X21Y108.X      Tilo                  0.165   N1059
                                                       u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future<10>11_SW3_SW0_SW0
    SLICE_X20Y137.G1     net (fanout=1)        1.266   N1059
    SLICE_X20Y137.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0
    SLICE_X20Y137.F3     net (fanout=1)        0.181   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>_SW0/O
    SLICE_X20Y137.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<29>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003<27>
    SLICE_X8Y155.G3      net (fanout=8)        1.679   u1_plasma_top/u1_plasma/address_next<29>
    SLICE_X8Y155.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_reg<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access52_SW0_SW0_SW0
    SLICE_X18Y174.G4     net (fanout=4)        1.362   N1572
    SLICE_X18Y174.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next<1>9
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101_1
    SLICE_X31Y207.F2     net (fanout=17)       2.521   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access101
    SLICE_X31Y207.X      Tilo                  0.165   u1_plasma_top/u1_plasma/N0
                                                       u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w10112
    SLICE_X18Y184.G4     net (fanout=96)       1.262   u1_plasma_top/u1_plasma/N0
    SLICE_X18Y184.XMUX   Tif5x                 0.477   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>54_F
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>54
    RAMB16_X3Y22.DIA6    net (fanout=1)        1.565   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block2_di<6>
    RAMB16_X3Y22.CLKA    Trdck_DIA             0.200   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2
    -------------------------------------------------  ---------------------------
    Total                                     25.039ns (3.925ns logic, 21.114ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 (SLICE_X42Y196.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_5 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 38.204ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 38.204ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_5 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y196.XQ     Tcko                  0.225   u1_plasma_top/u2_ddr/u2_ddr/data_write2<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_5
    SLICE_X42Y196.F4     net (fanout=1)        0.262   u1_plasma_top/u2_ddr/u2_ddr/data_write2<5>
    SLICE_X42Y196.CLK    Tckf        (-Th)     0.075   u1_plasma_top/u2_ddr/u2_ddr/data_write2<21>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_21_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_21
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.150ns logic, 0.262ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (SLICE_X40Y200.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.112 - 0.108)
  Source Clock:         u1_plasma_top/clk_2x falling at 38.204ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 38.204ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_23 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y202.XQ     Tcko                  0.225   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_23
    SLICE_X40Y200.F4     net (fanout=1)        0.269   u1_plasma_top/u2_ddr/u2_ddr/data_write2<23>
    SLICE_X40Y200.CLK    Tckf        (-Th)     0.075   u1_plasma_top/u2_ddr/u2_ddr/data_write2<39>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_39_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_39
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.150ns logic, 0.269ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0 (SLICE_X70Y151.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_save_reg_9 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_save_reg_9 to u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y151.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<9>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_9
    SLICE_X70Y151.G4     net (fanout=1)        0.272   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<9>
    SLICE_X70Y151.CLK    Tckg        (-Th)     0.121   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<1>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0_mux00002
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.147ns logic, 0.272ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y18.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Location pin: RAMB16_X3Y17.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|     21.522ns|            0|            4|            0|    954119609|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|     27.186ns|     12.605ns|            4|            0|         9283|    954110326|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     25.210ns|          N/A|            0|            0|    954110326|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    7.200|         |    9.048|    6.388|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 19414  (Setup/Max: 19414, Hold: 0)

Constraints cover 954119609 paths, 0 nets, and 18715 connections

Design statistics:
   Minimum period:  27.186ns{1}   (Maximum frequency:  36.784MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 08 21:55:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 436 MB



