\subsection{arch Architecture Reference}
\label{classpackets2data_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=200pt]{dc/d1a/classpackets2data_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+551}{\bfseries  ( {\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+552}{\bfseries  ( {\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+553}{\bfseries  ( {\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+554}{\bfseries  ( {\bfseries {\bfseries {\bf wclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+555}{\bfseries  ( {\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf proc\+\_\+name}{\bfseries  ( {\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+556}{\bfseries  ( {\bfseries {\bfseries {\bf instx\+\_\+q\+\_\+valid}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf instx\+\_\+q}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf instx\+\_\+rdusedw\+\_\+array}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf instx\+\_\+q\+\_\+array}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+data\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+in\+\_\+pct\+\_\+wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+dis\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk\+\_\+stage0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk\+\_\+stage0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pct\+\_\+data\+\_\+clr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf isnt2\+\_\+pct\+\_\+buff\+\_\+rd\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst3\+\_\+pct\+\_\+data\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst3\+\_\+pct\+\_\+data\+\_\+rdstate} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst3\+\_\+pct\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst3\+\_\+rd\+\_\+fsm\+\_\+rd\+\_\+hold} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf instx\+\_\+wrempty} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf instx\+\_\+rdusedw} {\bfseries {\bfseries {\bf instx\+\_\+rdusedw\+\_\+array}} \textcolor{vhdlchar}{ }} 
\item 
{\bf instx\+\_\+q} {\bfseries {\bfseries {\bf instx\+\_\+q\+\_\+array}} \textcolor{vhdlchar}{ }} 
\item 
{\bf instx\+\_\+q\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+smpl\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rdy\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+size\+\_\+only\+\_\+data} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf half\+\_\+pct\+\_\+size\+\_\+only\+\_\+data} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+buff\+\_\+valid\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf bus\+\_\+sync\+\_\+reg0}  {\bfseries entity bus\+\_\+sync\+\_\+reg}   
\item 
{\bf bus\+\_\+sync\+\_\+reg1}  {\bfseries entity bus\+\_\+sync\+\_\+reg}   
\item 
{\bf handake\+\_\+sync\+\_\+insx}  {\bfseries entity handshake\+\_\+sync}   
\item 
{\bf bus\+\_\+sync\+\_\+reg2}  {\bfseries entity bus\+\_\+sync\+\_\+reg}   
\item 
{\bf bus\+\_\+sync\+\_\+reg3}  {\bfseries entity bus\+\_\+sync\+\_\+reg}   
\item 
{\bf handake\+\_\+sync\+\_\+insx}  {\bfseries entity handshake\+\_\+sync}   
\item 
{\bf sync\+\_\+reg1}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf p2d\+\_\+wr\+\_\+fsm\+\_\+inst0}  {\bfseries entity p2d\+\_\+wr\+\_\+fsm}   
\item 
{\bf fifo\+\_\+inst\+\_\+isntx}  {\bfseries entity fifo\+\_\+inst}   
\item 
{\bf p2d\+\_\+clr\+\_\+fsm\+\_\+inst1}  {\bfseries entity p2d\+\_\+clr\+\_\+fsm}   
\item 
{\bf p2d\+\_\+sync\+\_\+fsm\+\_\+inst2}  {\bfseries entity p2d\+\_\+sync\+\_\+fsm}   
\item 
{\bf p2d\+\_\+rd\+\_\+fsm\+\_\+inst3}  {\bfseries entity p2d\+\_\+rd\+\_\+fsm}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 63} of file {\bf packets2data.\+vhd}.



\subsubsection{Member Function Documentation}
\index{packets2data\+::arch@{packets2data\+::arch}!proc\+\_\+name@{proc\+\_\+name}}
\index{proc\+\_\+name@{proc\+\_\+name}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{proc\+\_\+namerclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}proc\+\_\+name (
\begin{DoxyParamCaption}
\item[{}]{rclk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classpackets2data_1_1arch_afb491904f7b771f453514147bf3cdc23}


Definition at line {\bf 408} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+551@{P\+R\+O\+C\+E\+S\+S\+\_\+551}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+551@{P\+R\+O\+C\+E\+S\+S\+\_\+551}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+551rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+551 (
\begin{DoxyParamCaption}
\item[{}]{rclk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classpackets2data_1_1arch_a79acb909290e0fbf51b9c301f79f0565}


Definition at line {\bf 180} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+552@{P\+R\+O\+C\+E\+S\+S\+\_\+552}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+552@{P\+R\+O\+C\+E\+S\+S\+\_\+552}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+552rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+552(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpackets2data_1_1arch_afc3668fbac26d19a85d78e36a077b4cf}


Definition at line {\bf 189} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+553@{P\+R\+O\+C\+E\+S\+S\+\_\+553}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+553@{P\+R\+O\+C\+E\+S\+S\+\_\+553}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+553rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+553(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpackets2data_1_1arch_aa3c31d5dc2c5fc14f8e3920032d0272f}


Definition at line {\bf 201} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+554@{P\+R\+O\+C\+E\+S\+S\+\_\+554}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+554@{P\+R\+O\+C\+E\+S\+S\+\_\+554}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+554wclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+554 (
\begin{DoxyParamCaption}
\item[{}]{wclk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classpackets2data_1_1arch_a9b5bc3a89a80f0d943cf4e3ff5e81c44}


Definition at line {\bf 283} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+555@{P\+R\+O\+C\+E\+S\+S\+\_\+555}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+555@{P\+R\+O\+C\+E\+S\+S\+\_\+555}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+555rclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+555(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpackets2data_1_1arch_a51e6f566eedadcd2369de46bea941e91}


Definition at line {\bf 297} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+556@{P\+R\+O\+C\+E\+S\+S\+\_\+556}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+556@{P\+R\+O\+C\+E\+S\+S\+\_\+556}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+556instx\+\_\+q\+\_\+valid,instx\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+556(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf instx\+\_\+q\+\_\+valid}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf instx\+\_\+q}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpackets2data_1_1arch_a530a63a8ea19950fec8dd1d65aa584b8}


Definition at line {\bf 421} of file {\bf packets2data.\+vhd}.



\subsubsection{Member Data Documentation}
\index{packets2data\+::arch@{packets2data\+::arch}!bus\+\_\+sync\+\_\+reg0@{bus\+\_\+sync\+\_\+reg0}}
\index{bus\+\_\+sync\+\_\+reg0@{bus\+\_\+sync\+\_\+reg0}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{bus\+\_\+sync\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\+\_\+sync\+\_\+reg0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bus\+\_\+sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_ab4c40aac4a7c660b0e025e7682ee4bb4}


Definition at line {\bf 125} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!bus\+\_\+sync\+\_\+reg1@{bus\+\_\+sync\+\_\+reg1}}
\index{bus\+\_\+sync\+\_\+reg1@{bus\+\_\+sync\+\_\+reg1}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{bus\+\_\+sync\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\+\_\+sync\+\_\+reg1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bus\+\_\+sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_a07ed000d8c6d58a6438ff28822e7ff7b}


Definition at line {\bf 129} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!bus\+\_\+sync\+\_\+reg2@{bus\+\_\+sync\+\_\+reg2}}
\index{bus\+\_\+sync\+\_\+reg2@{bus\+\_\+sync\+\_\+reg2}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{bus\+\_\+sync\+\_\+reg2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\+\_\+sync\+\_\+reg2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bus\+\_\+sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_a2a3b3c53d21a3f7ac9d60f1270d56b18}


Definition at line {\bf 152} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!bus\+\_\+sync\+\_\+reg3@{bus\+\_\+sync\+\_\+reg3}}
\index{bus\+\_\+sync\+\_\+reg3@{bus\+\_\+sync\+\_\+reg3}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{bus\+\_\+sync\+\_\+reg3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\+\_\+sync\+\_\+reg3} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bus\+\_\+sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_aa1cbf31d0c793511fb15635508103769}


Definition at line {\bf 156} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!fifo\+\_\+inst\+\_\+isntx@{fifo\+\_\+inst\+\_\+isntx}}
\index{fifo\+\_\+inst\+\_\+isntx@{fifo\+\_\+inst\+\_\+isntx}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{fifo\+\_\+inst\+\_\+isntx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst\+\_\+isntx} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_afe5cccbb32e0750f7bf86ef157cbc73d}


Definition at line {\bf 278} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!half\+\_\+pct\+\_\+size\+\_\+only\+\_\+data@{half\+\_\+pct\+\_\+size\+\_\+only\+\_\+data}}
\index{half\+\_\+pct\+\_\+size\+\_\+only\+\_\+data@{half\+\_\+pct\+\_\+size\+\_\+only\+\_\+data}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{half\+\_\+pct\+\_\+size\+\_\+only\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf half\+\_\+pct\+\_\+size\+\_\+only\+\_\+data} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a389f67d40ee7228c1a092a31b45a2422}


Definition at line {\bf 113} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!handake\+\_\+sync\+\_\+insx@{handake\+\_\+sync\+\_\+insx}}
\index{handake\+\_\+sync\+\_\+insx@{handake\+\_\+sync\+\_\+insx}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{handake\+\_\+sync\+\_\+insx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf handake\+\_\+sync\+\_\+insx} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{handshake\+\_\+sync}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_aaf1584cf7b66b027ffdb9093c7eb57cc}


Definition at line {\bf 143} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!handake\+\_\+sync\+\_\+insx@{handake\+\_\+sync\+\_\+insx}}
\index{handake\+\_\+sync\+\_\+insx@{handake\+\_\+sync\+\_\+insx}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{handake\+\_\+sync\+\_\+insx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf handake\+\_\+sync\+\_\+insx} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{handshake\+\_\+sync}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_aaf1584cf7b66b027ffdb9093c7eb57cc}


Definition at line {\bf 170} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+in\+\_\+pct\+\_\+wrfull@{inst0\+\_\+in\+\_\+pct\+\_\+wrfull}}
\index{inst0\+\_\+in\+\_\+pct\+\_\+wrfull@{inst0\+\_\+in\+\_\+pct\+\_\+wrfull}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+in\+\_\+pct\+\_\+wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+in\+\_\+pct\+\_\+wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a91c982eb7ff63cc8352e6931ad0f8bf7}


Definition at line {\bf 74} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+buff\+\_\+rdy@{inst0\+\_\+pct\+\_\+buff\+\_\+rdy}}
\index{inst0\+\_\+pct\+\_\+buff\+\_\+rdy@{inst0\+\_\+pct\+\_\+buff\+\_\+rdy}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_aeaeb7850c98229df07120c40e77b51ea}


Definition at line {\bf 73} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+data@{inst0\+\_\+pct\+\_\+data}}
\index{inst0\+\_\+pct\+\_\+data@{inst0\+\_\+pct\+\_\+data}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_af4eff4cc5d7bcb78e97fa076102aacf3}


Definition at line {\bf 71} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+data\+\_\+wrreq@{inst0\+\_\+pct\+\_\+data\+\_\+wrreq}}
\index{inst0\+\_\+pct\+\_\+data\+\_\+wrreq@{inst0\+\_\+pct\+\_\+data\+\_\+wrreq}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+data\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+data\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a4cea74d531873ff27ebc29f0e4648f6a}


Definition at line {\bf 72} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+0@{inst0\+\_\+pct\+\_\+hdr\+\_\+0}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+0@{inst0\+\_\+pct\+\_\+hdr\+\_\+0}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a1c7fd9a9902c5641b0ac15093229bac5}


Definition at line {\bf 67} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk@{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk@{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ad6b9675f08306e4f9f6db54b5f7d9641}


Definition at line {\bf 79} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk\+\_\+stage0@{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk\+\_\+stage0}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk\+\_\+stage0@{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk\+\_\+stage0}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk\+\_\+stage0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+rclk\+\_\+stage0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a6bda3d2c5035fb60d2ac1b5f65e7dd29}


Definition at line {\bf 80} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid@{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid@{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ab277cdd31c53706f7fde70266ec8d0a1}


Definition at line {\bf 68} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+rclk@{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+rclk}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+rclk@{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+rclk}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ae6d05f5ee84abdf772d4700b186ae1c7}


Definition at line {\bf 81} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+1@{inst0\+\_\+pct\+\_\+hdr\+\_\+1}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+1@{inst0\+\_\+pct\+\_\+hdr\+\_\+1}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a63be3d2c0b0d62829e442744a9d28b83}


Definition at line {\bf 69} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk@{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk@{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ad1e289163ee70601f20b47cd9d69d817}


Definition at line {\bf 82} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk\+\_\+stage0@{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk\+\_\+stage0}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk\+\_\+stage0@{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk\+\_\+stage0}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk\+\_\+stage0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+rclk\+\_\+stage0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a9f238057b108f899a53de1604d67b9a6}


Definition at line {\bf 83} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid@{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid@{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ada2875f390273723025a3395f6e8af50}


Definition at line {\bf 70} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+rclk@{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+rclk}}
\index{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+rclk@{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+rclk}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ac897544b4982701070c637abb49b25dc}


Definition at line {\bf 84} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst1\+\_\+pct\+\_\+buff\+\_\+rdy@{inst1\+\_\+pct\+\_\+buff\+\_\+rdy}}
\index{inst1\+\_\+pct\+\_\+buff\+\_\+rdy@{inst1\+\_\+pct\+\_\+buff\+\_\+rdy}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst1\+\_\+pct\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ab30fa69ec1b3bcf5f1c658a0ddc124ff}


Definition at line {\bf 87} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst1\+\_\+pct\+\_\+data\+\_\+clr@{inst1\+\_\+pct\+\_\+data\+\_\+clr}}
\index{inst1\+\_\+pct\+\_\+data\+\_\+clr@{inst1\+\_\+pct\+\_\+data\+\_\+clr}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst1\+\_\+pct\+\_\+data\+\_\+clr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pct\+\_\+data\+\_\+clr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_aea90c8d96dfdb4038ab73ce67dccb56a}


Definition at line {\bf 89} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+dis@{inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+dis}}
\index{inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+dis@{inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+dis}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ae874ed9e8bc4829255aabff2a002486b}


Definition at line {\bf 90} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+n@{inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+n}}
\index{inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+n@{inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+n}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pct\+\_\+data\+\_\+clr\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a0bafc685fa215e0b3cfe94c43be539eb}


Definition at line {\bf 88} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst3\+\_\+pct\+\_\+data\+\_\+rdreq@{inst3\+\_\+pct\+\_\+data\+\_\+rdreq}}
\index{inst3\+\_\+pct\+\_\+data\+\_\+rdreq@{inst3\+\_\+pct\+\_\+data\+\_\+rdreq}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst3\+\_\+pct\+\_\+data\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+pct\+\_\+data\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_aa1420ccd73968382597c869905f4b92a}


Definition at line {\bf 96} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst3\+\_\+pct\+\_\+data\+\_\+rdstate@{inst3\+\_\+pct\+\_\+data\+\_\+rdstate}}
\index{inst3\+\_\+pct\+\_\+data\+\_\+rdstate@{inst3\+\_\+pct\+\_\+data\+\_\+rdstate}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst3\+\_\+pct\+\_\+data\+\_\+rdstate}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+pct\+\_\+data\+\_\+rdstate} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_aa9d2da52a4c5f1e4cf4c1c2f6729d8e4}


Definition at line {\bf 97} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst3\+\_\+pct\+\_\+size@{inst3\+\_\+pct\+\_\+size}}
\index{inst3\+\_\+pct\+\_\+size@{inst3\+\_\+pct\+\_\+size}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst3\+\_\+pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+pct\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_adfbdff97c50b961d0fed257d05fa4530}


Definition at line {\bf 98} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!inst3\+\_\+rd\+\_\+fsm\+\_\+rd\+\_\+hold@{inst3\+\_\+rd\+\_\+fsm\+\_\+rd\+\_\+hold}}
\index{inst3\+\_\+rd\+\_\+fsm\+\_\+rd\+\_\+hold@{inst3\+\_\+rd\+\_\+fsm\+\_\+rd\+\_\+hold}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{inst3\+\_\+rd\+\_\+fsm\+\_\+rd\+\_\+hold}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+rd\+\_\+fsm\+\_\+rd\+\_\+hold} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_aab86900c414115e493d86475604016e6}


Definition at line {\bf 99} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!instx\+\_\+q@{instx\+\_\+q}}
\index{instx\+\_\+q@{instx\+\_\+q}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{instx\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf instx\+\_\+q} {\bfseries {\bfseries {\bf instx\+\_\+q\+\_\+array}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_afae4813f0483a43045a28185e9ddaad3}


Definition at line {\bf 106} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!instx\+\_\+q\+\_\+array@{instx\+\_\+q\+\_\+array}}
\index{instx\+\_\+q\+\_\+array@{instx\+\_\+q\+\_\+array}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{instx\+\_\+q\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf instx\+\_\+q\+\_\+array} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classpackets2data_1_1arch_af1910b4f829fb8d182916d2f4cb2d594}


Definition at line {\bf 105} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!instx\+\_\+q\+\_\+valid@{instx\+\_\+q\+\_\+valid}}
\index{instx\+\_\+q\+\_\+valid@{instx\+\_\+q\+\_\+valid}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{instx\+\_\+q\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf instx\+\_\+q\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ab80744c7524ea72f40f5a79b875173f0}


Definition at line {\bf 107} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!instx\+\_\+rdusedw@{instx\+\_\+rdusedw}}
\index{instx\+\_\+rdusedw@{instx\+\_\+rdusedw}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{instx\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf instx\+\_\+rdusedw} {\bfseries {\bfseries {\bf instx\+\_\+rdusedw\+\_\+array}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a7d4ab411fe2c3953ca879a13ca3ec5f9}


Definition at line {\bf 104} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!instx\+\_\+rdusedw\+\_\+array@{instx\+\_\+rdusedw\+\_\+array}}
\index{instx\+\_\+rdusedw\+\_\+array@{instx\+\_\+rdusedw\+\_\+array}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{instx\+\_\+rdusedw\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf instx\+\_\+rdusedw\+\_\+array} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classpackets2data_1_1arch_a26524d34ecad88c01ba721620e257b66}


Definition at line {\bf 103} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!instx\+\_\+wrempty@{instx\+\_\+wrempty}}
\index{instx\+\_\+wrempty@{instx\+\_\+wrempty}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{instx\+\_\+wrempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf instx\+\_\+wrempty} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_af74eb04589c530ee9c8bdcdab1251e77}


Definition at line {\bf 102} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!isnt2\+\_\+pct\+\_\+buff\+\_\+rd\+\_\+en@{isnt2\+\_\+pct\+\_\+buff\+\_\+rd\+\_\+en}}
\index{isnt2\+\_\+pct\+\_\+buff\+\_\+rd\+\_\+en@{isnt2\+\_\+pct\+\_\+buff\+\_\+rd\+\_\+en}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{isnt2\+\_\+pct\+\_\+buff\+\_\+rd\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf isnt2\+\_\+pct\+\_\+buff\+\_\+rd\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ad762fab758d8a5711f3c15b944cc293f}


Definition at line {\bf 93} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!p2d\+\_\+clr\+\_\+fsm\+\_\+inst1@{p2d\+\_\+clr\+\_\+fsm\+\_\+inst1}}
\index{p2d\+\_\+clr\+\_\+fsm\+\_\+inst1@{p2d\+\_\+clr\+\_\+fsm\+\_\+inst1}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{p2d\+\_\+clr\+\_\+fsm\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf p2d\+\_\+clr\+\_\+fsm\+\_\+inst1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{p2d\+\_\+clr\+\_\+fsm}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_aa82f002f2746f552cf0258ee389b61c8}


Definition at line {\bf 342} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!p2d\+\_\+rd\+\_\+fsm\+\_\+inst3@{p2d\+\_\+rd\+\_\+fsm\+\_\+inst3}}
\index{p2d\+\_\+rd\+\_\+fsm\+\_\+inst3@{p2d\+\_\+rd\+\_\+fsm\+\_\+inst3}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{p2d\+\_\+rd\+\_\+fsm\+\_\+inst3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf p2d\+\_\+rd\+\_\+fsm\+\_\+inst3} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{p2d\+\_\+rd\+\_\+fsm}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_a96d10abc67e84af00310b16fdc687e0f}


Definition at line {\bf 405} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!p2d\+\_\+sync\+\_\+fsm\+\_\+inst2@{p2d\+\_\+sync\+\_\+fsm\+\_\+inst2}}
\index{p2d\+\_\+sync\+\_\+fsm\+\_\+inst2@{p2d\+\_\+sync\+\_\+fsm\+\_\+inst2}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{p2d\+\_\+sync\+\_\+fsm\+\_\+inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf p2d\+\_\+sync\+\_\+fsm\+\_\+inst2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{p2d\+\_\+sync\+\_\+fsm}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_a6f30a29871d72316454f16038e9539b8}


Definition at line {\bf 383} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!p2d\+\_\+wr\+\_\+fsm\+\_\+inst0@{p2d\+\_\+wr\+\_\+fsm\+\_\+inst0}}
\index{p2d\+\_\+wr\+\_\+fsm\+\_\+inst0@{p2d\+\_\+wr\+\_\+fsm\+\_\+inst0}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{p2d\+\_\+wr\+\_\+fsm\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf p2d\+\_\+wr\+\_\+fsm\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{p2d\+\_\+wr\+\_\+fsm}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_a3150ab2b9b63f2eba9501165c1530b60}


Definition at line {\bf 247} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!pct\+\_\+buff\+\_\+rdy\+\_\+int@{pct\+\_\+buff\+\_\+rdy\+\_\+int}}
\index{pct\+\_\+buff\+\_\+rdy\+\_\+int@{pct\+\_\+buff\+\_\+rdy\+\_\+int}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{pct\+\_\+buff\+\_\+rdy\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rdy\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ae3f911b178a078828355cfa5d63fcf62}


Definition at line {\bf 111} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!pct\+\_\+size\+\_\+only\+\_\+data@{pct\+\_\+size\+\_\+only\+\_\+data}}
\index{pct\+\_\+size\+\_\+only\+\_\+data@{pct\+\_\+size\+\_\+only\+\_\+data}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{pct\+\_\+size\+\_\+only\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size\+\_\+only\+\_\+data} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a9ef085ed8ea98f5394fc6cf218861ff2}


Definition at line {\bf 112} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!pct\+\_\+smpl\+\_\+mux@{pct\+\_\+smpl\+\_\+mux}}
\index{pct\+\_\+smpl\+\_\+mux@{pct\+\_\+smpl\+\_\+mux}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{pct\+\_\+smpl\+\_\+mux}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+smpl\+\_\+mux} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a769bf310edd6b1ad706880cd9b2e588a}


Definition at line {\bf 109} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!pct\+\_\+sync\+\_\+dis\+\_\+rclk@{pct\+\_\+sync\+\_\+dis\+\_\+rclk}}
\index{pct\+\_\+sync\+\_\+dis\+\_\+rclk@{pct\+\_\+sync\+\_\+dis\+\_\+rclk}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{pct\+\_\+sync\+\_\+dis\+\_\+rclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+dis\+\_\+rclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_ac75c18d774d5d24188592837da2e59e7}


Definition at line {\bf 78} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!smpl\+\_\+buff\+\_\+valid\+\_\+int@{smpl\+\_\+buff\+\_\+valid\+\_\+int}}
\index{smpl\+\_\+buff\+\_\+valid\+\_\+int@{smpl\+\_\+buff\+\_\+valid\+\_\+int}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{smpl\+\_\+buff\+\_\+valid\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+valid\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpackets2data_1_1arch_a251f43f3f312109d3c4f4ecca624fa33}


Definition at line {\bf 115} of file {\bf packets2data.\+vhd}.

\index{packets2data\+::arch@{packets2data\+::arch}!sync\+\_\+reg1@{sync\+\_\+reg1}}
\index{sync\+\_\+reg1@{sync\+\_\+reg1}!packets2data\+::arch@{packets2data\+::arch}}
\paragraph[{sync\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpackets2data_1_1arch_a8fc8454c91408892606d3cf049de8638}


Definition at line {\bf 177} of file {\bf packets2data.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/synth/{\bf packets2data.\+vhd}\end{DoxyCompactItemize}
