<stg><name>fpadd503.11</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:0 %b_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b_offset

]]></Node>
<StgValue><ssdm name="b_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %c_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_offset

]]></Node>
<StgValue><ssdm name="c_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32">
<![CDATA[
entry:2 %carry_214_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="carry_214_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="9" op_4_bw="64">
<![CDATA[
entry:4 %call_ln0 = call void @fpadd503.11_Pipeline_VITIS_LOOP_23_1, i1 %c_offset_read, i64 %c, i9 %b_offset_read, i64 %PKB

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="9" op_4_bw="64">
<![CDATA[
entry:4 %call_ln0 = call void @fpadd503.11_Pipeline_VITIS_LOOP_23_1, i1 %c_offset_read, i64 %c, i9 %b_offset_read, i64 %PKB

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="1" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:5 %call_ln0 = call void @fpadd503.11_Pipeline_VITIS_LOOP_28_2, i1 %c_offset_read, i64 %c, i1 %carry_214_loc, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="1" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:5 %call_ln0 = call void @fpadd503.11_Pipeline_VITIS_LOOP_28_2, i1 %c_offset_read, i64 %c, i1 %carry_214_loc, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="14" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:6 %carry_214_loc_load = load i1 %carry_214_loc

]]></Node>
<StgValue><ssdm name="carry_214_loc_load"/></StgValue>
</operation>

<operation id="15" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="1" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @fpadd503.11_Pipeline_VITIS_LOOP_34_3, i1 %c_offset_read, i64 %c, i1 %carry_214_loc_load, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="16" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="17" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="1" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @fpadd503.11_Pipeline_VITIS_LOOP_34_3, i1 %c_offset_read, i64 %c, i1 %carry_214_loc_load, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0">
<![CDATA[
entry:8 %ret_ln37 = ret

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="24" name="c" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="25" name="c_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c_offset"/></StgValue>
</port>
<port id="26" name="PKB" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="27" name="b_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_offset"/></StgValue>
</port>
<port id="28" name="p503x2_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="30" from="_ssdm_op_Read.ap_auto.i9" to="b_offset_read" fromId="29" toId="7">
</dataflow>
<dataflow id="31" from="b_offset" to="b_offset_read" fromId="27" toId="7">
</dataflow>
<dataflow id="33" from="_ssdm_op_Read.ap_auto.i1" to="c_offset_read" fromId="32" toId="8">
</dataflow>
<dataflow id="34" from="c_offset" to="c_offset_read" fromId="25" toId="8">
</dataflow>
<dataflow id="36" from="StgValue_35" to="carry_214_loc" fromId="35" toId="9">
</dataflow>
<dataflow id="38" from="fpadd503.11_Pipeline_VITIS_LOOP_23_1" to="call_ln0" fromId="37" toId="10">
</dataflow>
<dataflow id="39" from="c_offset_read" to="call_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="40" from="c" to="call_ln0" fromId="24" toId="10">
</dataflow>
<dataflow id="41" from="b_offset_read" to="call_ln0" fromId="7" toId="10">
</dataflow>
<dataflow id="42" from="PKB" to="call_ln0" fromId="26" toId="10">
</dataflow>
<dataflow id="43" from="fpadd503.11_Pipeline_VITIS_LOOP_23_1" to="call_ln0" fromId="37" toId="11">
</dataflow>
<dataflow id="44" from="c_offset_read" to="call_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="45" from="c" to="call_ln0" fromId="24" toId="11">
</dataflow>
<dataflow id="46" from="b_offset_read" to="call_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="47" from="PKB" to="call_ln0" fromId="26" toId="11">
</dataflow>
<dataflow id="49" from="fpadd503.11_Pipeline_VITIS_LOOP_28_2" to="call_ln0" fromId="48" toId="12">
</dataflow>
<dataflow id="50" from="c_offset_read" to="call_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="51" from="c" to="call_ln0" fromId="24" toId="12">
</dataflow>
<dataflow id="52" from="carry_214_loc" to="call_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="53" from="p503x2_1" to="call_ln0" fromId="28" toId="12">
</dataflow>
<dataflow id="54" from="fpadd503.11_Pipeline_VITIS_LOOP_28_2" to="call_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="55" from="c_offset_read" to="call_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="56" from="c" to="call_ln0" fromId="24" toId="13">
</dataflow>
<dataflow id="57" from="carry_214_loc" to="call_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="58" from="p503x2_1" to="call_ln0" fromId="28" toId="13">
</dataflow>
<dataflow id="59" from="carry_214_loc" to="carry_214_loc_load" fromId="9" toId="14">
</dataflow>
<dataflow id="61" from="fpadd503.11_Pipeline_VITIS_LOOP_34_3" to="call_ln0" fromId="60" toId="15">
</dataflow>
<dataflow id="62" from="c_offset_read" to="call_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="63" from="c" to="call_ln0" fromId="24" toId="15">
</dataflow>
<dataflow id="64" from="carry_214_loc_load" to="call_ln0" fromId="14" toId="15">
</dataflow>
<dataflow id="65" from="p503x2_1" to="call_ln0" fromId="28" toId="15">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="66" toId="16">
</dataflow>
<dataflow id="68" from="PKB" to="specbramwithbyteenable_ln0" fromId="26" toId="16">
</dataflow>
<dataflow id="69" from="fpadd503.11_Pipeline_VITIS_LOOP_34_3" to="call_ln0" fromId="60" toId="17">
</dataflow>
<dataflow id="70" from="c_offset_read" to="call_ln0" fromId="8" toId="17">
</dataflow>
<dataflow id="71" from="c" to="call_ln0" fromId="24" toId="17">
</dataflow>
<dataflow id="72" from="carry_214_loc_load" to="call_ln0" fromId="14" toId="17">
</dataflow>
<dataflow id="73" from="p503x2_1" to="call_ln0" fromId="28" toId="17">
</dataflow>
</dataflows>


</stg>
