--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml password.twx password.ncd -o password.twr password.pcf

Design file:              password.ncd
Physical constraint file: password.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    2.673(R)|      SLOW  |   -0.045(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock badge<0> to Pad
------------+-----------------+------------+-----------------+------------+---------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                 | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                | Phase  |
------------+-----------------+------------+-----------------+------------+---------------------------------+--------+
porta_aperta|         7.241(F)|      SLOW  |         4.150(F)|      FAST  |current_state[3]_PWR_9_o_Mux_81_o|   0.000|
------------+-----------------+------------+-----------------+------------+---------------------------------+--------+

Clock to Setup on destination clock badge<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    2.599|    0.322|    2.285|    2.285|
badge<1>       |    2.599|    0.132|    2.096|    2.096|
clk            |    2.599|         |    4.319|         |
col<0>         |    2.599|   -0.432|    1.339|    1.339|
col<1>         |    2.599|   -0.133|    1.792|    1.792|
col<2>         |    2.599|   -0.136|    1.750|    1.750|
row<0>         |    2.599|   -0.381|    1.328|    1.328|
row<1>         |    2.599|   -0.188|    1.676|    1.676|
row<2>         |    2.599|    0.125|    2.031|    2.031|
row<3>         |    2.599|   -0.498|    1.282|    1.282|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock badge<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    2.599|    0.432|         |         |
badge<1>       |    2.599|    0.242|         |         |
clk            |    2.599|         |         |         |
col<0>         |    2.599|   -0.382|         |         |
col<1>         |    2.599|   -0.062|         |         |
col<2>         |    2.599|   -0.086|         |         |
row<0>         |    2.599|   -0.331|         |         |
row<1>         |    2.599|   -0.138|         |         |
row<2>         |    2.599|    0.177|         |         |
row<3>         |    2.599|   -0.448|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    5.626|    3.090|         |         |
badge<1>       |    5.626|    2.901|         |         |
clk            |    5.626|         |         |         |
col<0>         |    5.626|    2.617|         |         |
col<1>         |    5.626|    2.919|         |         |
col<2>         |    5.626|    2.714|         |         |
row<0>         |    5.626|    2.643|         |         |
row<1>         |    5.626|    2.481|         |         |
row<2>         |    5.626|    2.836|         |         |
row<3>         |    5.626|    2.354|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock col<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    2.599|    0.566|         |         |
badge<1>       |    2.599|    0.376|         |         |
clk            |    2.599|         |         |         |
col<0>         |    2.599|   -0.264|         |         |
col<1>         |    2.599|    0.072|         |         |
col<2>         |    2.599|    0.032|         |         |
row<0>         |    2.599|   -0.213|         |         |
row<1>         |    2.599|   -0.020|         |         |
row<2>         |    2.599|    0.311|         |         |
row<3>         |    2.599|   -0.330|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock col<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    2.599|    0.138|         |         |
badge<1>       |    2.599|   -0.039|         |         |
clk            |    2.599|         |         |         |
col<0>         |    2.599|   -0.556|         |         |
col<1>         |    2.599|   -0.257|         |         |
col<2>         |    2.599|   -0.260|         |         |
row<0>         |    2.599|   -0.505|         |         |
row<1>         |    2.599|   -0.312|         |         |
row<2>         |    2.599|    0.001|         |         |
row<3>         |    2.599|   -0.622|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock col<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    2.599|    0.169|         |         |
badge<1>       |    2.599|   -0.021|         |         |
clk            |    2.599|         |         |         |
col<0>         |    2.599|   -0.553|         |         |
col<1>         |    2.599|   -0.254|         |         |
col<2>         |    2.599|   -0.257|         |         |
row<0>         |    2.599|   -0.502|         |         |
row<1>         |    2.599|   -0.309|         |         |
row<2>         |    2.599|    0.004|         |         |
row<3>         |    2.599|   -0.619|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    2.599|    0.573|         |         |
badge<1>       |    2.599|    0.383|         |         |
clk            |    2.599|         |         |         |
col<0>         |    2.599|   -0.271|         |         |
col<1>         |    2.599|    0.079|         |         |
col<2>         |    2.599|    0.037|         |         |
row<0>         |    2.599|   -0.220|         |         |
row<1>         |    2.599|   -0.027|         |         |
row<2>         |    2.599|    0.318|         |         |
row<3>         |    2.599|   -0.337|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    2.599|    0.245|         |         |
badge<1>       |    2.599|    0.055|         |         |
clk            |    2.599|         |         |         |
col<0>         |    2.599|   -0.497|         |         |
col<1>         |    2.599|   -0.198|         |         |
col<2>         |    2.599|   -0.201|         |         |
row<0>         |    2.599|   -0.446|         |         |
row<1>         |    2.599|   -0.253|         |         |
row<2>         |    2.599|    0.060|         |         |
row<3>         |    2.599|   -0.563|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    2.599|   -0.097|         |         |
badge<1>       |    2.599|   -0.284|         |         |
clk            |    2.599|         |         |         |
col<0>         |    2.599|   -0.801|         |         |
col<1>         |    2.599|   -0.502|         |         |
col<2>         |    2.599|   -0.505|         |         |
row<0>         |    2.599|   -0.750|         |         |
row<1>         |    2.599|   -0.557|         |         |
row<2>         |    2.599|   -0.244|         |         |
row<3>         |    2.599|   -0.867|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock row<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
badge<0>       |    2.599|    0.620|         |         |
badge<1>       |    2.599|    0.430|         |         |
clk            |    2.599|         |         |         |
col<0>         |    2.599|   -0.202|         |         |
col<1>         |    2.599|    0.126|         |         |
col<2>         |    2.599|    0.094|         |         |
row<0>         |    2.599|   -0.151|         |         |
row<1>         |    2.599|    0.042|         |         |
row<2>         |    2.599|    0.365|         |         |
row<3>         |    2.599|   -0.268|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
badge<0>       |badge_bug      |    8.012|
badge<1>       |badge_bug      |    7.461|
---------------+---------------+---------+


Analysis completed Wed Dec 26 21:22:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4555 MB



