INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sim_2/new/sseg4_TDM_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_TDM_test
