!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A	Library/rtl_logic/edge_detect.v	/^	input							A,$/;"	p
A	Library/rtl_logic/sync_ff.v	/^	input [WIDTH-1:0]				A,$/;"	p
A1	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A1	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
A10	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A10	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
A2	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A2	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
A3	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A3	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
A4	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A4	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
A5	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A5	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
A6	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A6	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
A7	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A7	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
A8	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A8	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
A9	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
A9	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
ADDER_ROUND_BITS	Library/altera_sim/altera_mf.v	/^    `define ADDER_ROUND_BITS (((adder1_rounding == "NO") && (adder3_rounding == "NO"))? 1 :(int_width_a + int_width_b) - 17)$/;"	c
ADDR_WIDTH	Library/rtl_logic/fifo_gen.v	/^	parameter										ADDR_WIDTH, DATA_WIDTH$/;"	c
ADDR_WIDTH	Library/rtl_logic/ram_gen.v	/^	parameter										ADDR_WIDTH, DATA_WIDTH$/;"	c
ALTERA_DEVICE_FAMILIES	Library/altera_sim/altera_mf.v	/^module ALTERA_DEVICE_FAMILIES;$/;"	m
ALTERA_MF_HINT_EVALUATION	Library/altera_sim/altera_mf.v	/^module ALTERA_MF_HINT_EVALUATION;$/;"	m
ALTERA_MF_MEMORY_INITIALIZATION	Library/altera_sim/altera_mf.v	/^module ALTERA_MF_MEMORY_INITIALIZATION;$/;"	m
ARRIAII_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter ARRIAII_RX_STYLE = ((((intended_device_family == "Arria II GX") || (intended_device_family == "ARRIA II GX") || (intended_device_family == "arria ii gx") || (intended_device_family == "ArriaIIGX") || (intended_device_family == "ARRIAIIGX") || (intended_device_family == "arriaiigx") || (intended_device_family == "Arria IIGX") || (intended_device_family == "ARRIA IIGX") || (intended_device_family == "arria iigx") || (intended_device_family == "ArriaII GX") || (intended_device_family == "ARRIAII GX") || (intended_device_family == "arriaii gx") || (intended_device_family == "Arria II") || (intended_device_family == "ARRIA II") || (intended_device_family == "arria ii") || (intended_device_family == "ArriaII") || (intended_device_family == "ARRIAII") || (intended_device_family == "arriaii") || (intended_device_family == "Arria II (GX\/E)") || (intended_device_family == "ARRIA II (GX\/E)") || (intended_device_family == "arria ii (gx\/e)") || (intended_device_family == "ArriaII(GX\/E)") || (intended_device_family == "ARRIAII(GX\/E)") || (intended_device_family == "arriaii(gx\/e)") || (intended_device_family == "PIRANHA") || (intended_device_family == "piranha"))$/;"	c
ARRIAII_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter ARRIAII_RX_STYLE = 0;$/;"	c
AWORD	Library/altera_sim/altera_mf.v	/^`define AWORD           8$/;"	c
A_2d	Library/rtl_logic/sync_ff.v	/^reg [WIDTH-1:0]						A_2d;$/;"	r
A_d	Library/rtl_logic/edge_detect.v	/^reg									A_d;$/;"	r
A_d	Library/rtl_logic/sync_ff.v	/^reg [WIDTH-1:0]						A_d;$/;"	r
ArithShift	Library/altera_sim/220model.v	/^    function [lpm_width+1:0] ArithShift;$/;"	f
BURST_MODE_LATENCY_COUNT	Library/altera_sim/altera_mf.v	/^    parameter    BURST_MODE_LATENCY_COUNT    =    4;$/;"	c
C0	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C0	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C0	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C0	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r
C0_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C0_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C0_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
C0_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r
C1	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C1	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C1	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C1	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r
C1_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C1_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C1_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
C1_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r
C2	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C2	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C2	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C2	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r
C2_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C2_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C2_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
C2_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r
C3	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C3	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C3	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C3	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r
C3_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C3_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C3_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
C3_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r
C4	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C4	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C4	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C4	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r
C4_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C4_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C4_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
C4_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r
C5	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C5	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C5	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C5	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5;$/;"	r
C5_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C5_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
C5_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
C5_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode;$/;"	r
C6	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C6	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C6_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C6_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
C7	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C7	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C7_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C7_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
C8	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C8	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C8_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C8_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
C9	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C9	Library/altera_sim/altera_mf.v	/^    integer C0, C1, C2, C3, C4, C5, C6, C7, C8, C9;$/;"	r
C9_mode	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
C9_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] C0_mode, C1_mode, C2_mode, C3_mode, C4_mode, C5_mode, C6_mode, C7_mode, C8_mode, C9_mode;$/;"	r
CARRIAGE_RETURN	Library/altera_sim/altera_mf.v	/^`define CARRIAGE_RETURN  8'h0D$/;"	c
CDR_ST	Library/altera_sim/altera_mf.v	/^`define CDR_ST  5'b00111$/;"	c
CIR_ST	Library/altera_sim/altera_mf.v	/^`define CIR_ST  5'b01010$/;"	c
CLK_PERIOD	Library/altera_sim/altera_mf.v	/^`define CLK_PERIOD 100000$/;"	c
CLOCK_PERIOD	Library/altera_sim/altera_mf.v	/^    parameter CLOCK_PERIOD = (deserialization_factor > 2) ? inclock_period : 10000;$/;"	c
CLOCK_PERIOD	Library/altera_sim/altera_mf.v	/^    parameter CLOCK_PERIOD = (deserialization_factor > 2)$/;"	c
CLOSE_BRACKET	Library/altera_sim/altera_mf.v	/^`define CLOSE_BRACKET   "]"$/;"	c
COLON	Library/altera_sim/altera_mf.v	/^`define COLON           ":"$/;"	c
CYCIIIGL_PLL_WORD_LENGTH	Library/altera_sim/altera_mf.v	/^`define CYCIIIGL_PLL_WORD_LENGTH 18$/;"	c
CYCIII_PLL_WORD_LENGTH	Library/altera_sim/altera_mf.v	/^`define CYCIII_PLL_WORD_LENGTH 18$/;"	c
CYCLONEIII_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter CYCLONEIII_RX_STYLE = ((((intended_device_family == "Cyclone III") || (intended_device_family == "CYCLONE III") || (intended_device_family == "cyclone iii") || (intended_device_family == "CycloneIII") || (intended_device_family == "CYCLONEIII") || (intended_device_family == "cycloneiii") || (intended_device_family == "Barracuda") || (intended_device_family == "BARRACUDA") || (intended_device_family == "barracuda") || (intended_device_family == "Cuda") || (intended_device_family == "CUDA") || (intended_device_family == "cuda") || (intended_device_family == "CIII") || (intended_device_family == "ciii"))$/;"	c
CYCLONEIII_TX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter CYCLONEIII_TX_STYLE = ((((intended_device_family == "Cyclone III") || (intended_device_family == "CYCLONE III") || (intended_device_family == "cyclone iii") || (intended_device_family == "CycloneIII") || (intended_device_family == "CYCLONEIII") || (intended_device_family == "cycloneiii") || (intended_device_family == "Barracuda") || (intended_device_family == "BARRACUDA") || (intended_device_family == "barracuda") || (intended_device_family == "Cuda") || (intended_device_family == "CUDA") || (intended_device_family == "cuda") || (intended_device_family == "CIII") || (intended_device_family == "ciii"))$/;"	c
CYCLONEII_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter CYCLONEII_RX_STYLE = ((((intended_device_family == "Cyclone II") || (intended_device_family == "CYCLONE II") || (intended_device_family == "cyclone ii") || (intended_device_family == "Cycloneii") || (intended_device_family == "CYCLONEII") || (intended_device_family == "cycloneii") || (intended_device_family == "Magellan") || (intended_device_family == "MAGELLAN") || (intended_device_family == "magellan") || (intended_device_family == "CycloneII") || (intended_device_family == "CYCLONEII") || (intended_device_family == "cycloneii"))$/;"	c
CYCLONEII_TX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter CYCLONEII_TX_STYLE = ((((intended_device_family == "Cyclone II") || (intended_device_family == "CYCLONE II") || (intended_device_family == "cyclone ii") || (intended_device_family == "Cycloneii") || (intended_device_family == "CYCLONEII") || (intended_device_family == "cycloneii") || (intended_device_family == "Magellan") || (intended_device_family == "MAGELLAN") || (intended_device_family == "magellan") || (intended_device_family == "CycloneII") || (intended_device_family == "CYCLONEII") || (intended_device_family == "cycloneii"))$/;"	c
CYCLONE_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter CYCLONE_RX_STYLE = ((((intended_device_family == "Cyclone") || (intended_device_family == "CYCLONE") || (intended_device_family == "cyclone") || (intended_device_family == "ACEX2K") || (intended_device_family == "acex2k") || (intended_device_family == "ACEX 2K") || (intended_device_family == "acex 2k") || (intended_device_family == "Tornado") || (intended_device_family == "TORNADO") || (intended_device_family == "tornado"))$/;"	c
CYCLONE_TX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter CYCLONE_TX_STYLE = ((((intended_device_family == "Cyclone") || (intended_device_family == "CYCLONE") || (intended_device_family == "cyclone") || (intended_device_family == "ACEX2K") || (intended_device_family == "acex2k") || (intended_device_family == "ACEX 2K") || (intended_device_family == "acex 2k") || (intended_device_family == "Tornado") || (intended_device_family == "TORNADO") || (intended_device_family == "tornado"))$/;"	c
DATA_WIDTH	Library/rtl_logic/fifo_gen.v	/^	parameter										ADDR_WIDTH, DATA_WIDTH$/;"	c
DATA_WIDTH	Library/rtl_logic/ram_gen.v	/^	parameter										ADDR_WIDTH, DATA_WIDTH$/;"	c
DECODED_SCANS_LENGTH	Library/altera_sim/altera_mf.v	/^`define DECODED_SCANS_LENGTH (sld_node_total_length + ((sld_node_n_scan * `DEFAULT_BIT_LENGTH) * 2) + (sld_node_n_scan * `TYPE_BIT_LENGTH) - 1)$/;"	c
DEFAULT_BIT_LENGTH	Library/altera_sim/altera_mf.v	/^`define DEFAULT_BIT_LENGTH 32$/;"	c
DEFAULT_SCAN_LENGTH	Library/altera_sim/altera_mf.v	/^`define DEFAULT_SCAN_LENGTH (sld_node_n_scan * `DEFAULT_BIT_LENGTH)$/;"	c
DELAY_RESOLUTION	Library/altera_sim/altera_mf.v	/^`define DELAY_RESOLUTION 10000$/;"	c
DOT	Library/altera_sim/altera_mf.v	/^`define DOT             "."$/;"	c
DOUBLE_DESER	Library/altera_sim/altera_mf.v	/^    parameter DOUBLE_DESER = deserialization_factor*2;$/;"	c
DRS_ST	Library/altera_sim/altera_mf.v	/^`define DRS_ST  5'b00011$/;"	c
E0	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
E0	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
E0_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
E0_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
E1	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
E1	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
E1DR_ST	Library/altera_sim/altera_mf.v	/^`define E1DR_ST 5'b01011$/;"	c
E1IR_ST	Library/altera_sim/altera_mf.v	/^`define E1IR_ST 5'b00100$/;"	c
E1_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
E1_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
E2	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
E2	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
E2DR_ST	Library/altera_sim/altera_mf.v	/^`define E2DR_ST 5'b01000$/;"	c
E2IR_ST	Library/altera_sim/altera_mf.v	/^`define E2IR_ST 5'b00110$/;"	c
E2_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
E2_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
E3	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
E3	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
E3_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
E3_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
EGPP_SCAN_CHAIN	Library/altera_sim/altera_mf.v	/^    parameter EGPP_SCAN_CHAIN = 289;$/;"	c
EOF	Library/altera_sim/altera_mf.v	/^`define EOF -1$/;"	c
EQUAL	Library/altera_sim/altera_mf.v	/^`define EQUAL           "="$/;"	c
EXT_STR	Library/altera_sim/altera_mf.v	/^`define EXT_STR         "ver"$/;"	c
FALSE	Library/altera_sim/altera_mf.v	/^`define FALSE 0 $/;"	c
FAMILY_HAS_FLEXIBLE_LVDS	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_FLEXIBLE_LVDS = ((CYCLONE_RX_STYLE == 1) ||$/;"	c
FAMILY_HAS_FLEXIBLE_LVDS	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_FLEXIBLE_LVDS = ((CYCLONE_TX_STYLE == 1) ||$/;"	c
FAMILY_HAS_STRATIXIII_STYLE_PLL	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXIII_STYLE_PLL = ((STRATIXIII_RX_STYLE == 1) || (CYCLONEIII_RX_STYLE == 1))$/;"	c
FAMILY_HAS_STRATIXIII_STYLE_PLL	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXIII_STYLE_PLL = ((STRATIXIII_TX_STYLE == 1) || (CYCLONEIII_TX_STYLE == 1))$/;"	c
FAMILY_HAS_STRATIXIII_STYLE_RAM	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXIII_STYLE_RAM = (((((intended_device_family == "Stratix III") || (intended_device_family == "STRATIX III") || (intended_device_family == "stratix iii") || (intended_device_family == "StratixIII") || (intended_device_family == "STRATIXIII") || (intended_device_family == "stratixiii") || (intended_device_family == "Titan") || (intended_device_family == "TITAN") || (intended_device_family == "titan") || (intended_device_family == "SIII") || (intended_device_family == "siii"))$/;"	c
FAMILY_HAS_STRATIXII_STYLE_PLL	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXII_STYLE_PLL = ((STRATIXII_RX_STYLE == 1) ||$/;"	c
FAMILY_HAS_STRATIXII_STYLE_PLL	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXII_STYLE_PLL = ((STRATIXII_TX_STYLE == 1) ||$/;"	c
FAMILY_HAS_STRATIXII_STYLE_RAM	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_STRATIXII_STYLE_RAM = (((((intended_device_family == "Stratix II") || (intended_device_family == "STRATIX II") || (intended_device_family == "stratix ii") || (intended_device_family == "StratixII") || (intended_device_family == "STRATIXII") || (intended_device_family == "stratixii") || (intended_device_family == "Armstrong") || (intended_device_family == "ARMSTRONG") || (intended_device_family == "armstrong"))$/;"	c
FAMILY_HAS_STRATIX_STYLE_PLL	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_STRATIX_STYLE_PLL = ((STRATIX_RX_STYLE == 1) ||$/;"	c
FAMILY_HAS_STRATIX_STYLE_PLL	Library/altera_sim/altera_mf.v	/^    parameter FAMILY_HAS_STRATIX_STYLE_PLL = ((STRATIX_TX_STYLE == 1) ||$/;"	c
FAST_CLK_ENA_PHASE_SHIFT	Library/altera_sim/altera_mf.v	/^    parameter FAST_CLK_ENA_PHASE_SHIFT = (deserialization_factor*2-3) * (inclock_period\/(2*STRATIX_INCLOCK_BOOST));$/;"	c
FAST_SCAN_CHAIN	Library/altera_sim/altera_mf.v	/^    parameter FAST_SCAN_CHAIN = 180;$/;"	c
FAST_SCAN_CHAIN	Library/altera_sim/altera_mf.v	/^    parameter FAST_SCAN_CHAIN = 75;$/;"	c
FEATURE_FAMILY_ARRIA10	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_ARRIA10;$/;"	f
FEATURE_FAMILY_ARRIAIIGX	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_ARRIAIIGX;$/;"	f
FEATURE_FAMILY_ARRIAIIGZ	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_ARRIAIIGZ;$/;"	f
FEATURE_FAMILY_ARRIAV	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_ARRIAV;$/;"	f
FEATURE_FAMILY_ARRIAVGZ	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_ARRIAVGZ;$/;"	f
FEATURE_FAMILY_BASE_CYCLONE	Library/altera_sim/220model.v	/^function FEATURE_FAMILY_BASE_CYCLONE;$/;"	f
FEATURE_FAMILY_BASE_CYCLONE	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_BASE_CYCLONE;$/;"	f
FEATURE_FAMILY_BASE_CYCLONEII	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_BASE_CYCLONEII;$/;"	f
FEATURE_FAMILY_BASE_STRATIX	Library/altera_sim/220model.v	/^function FEATURE_FAMILY_BASE_STRATIX;$/;"	f
FEATURE_FAMILY_BASE_STRATIX	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_BASE_STRATIX;$/;"	f
FEATURE_FAMILY_BASE_STRATIXII	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_BASE_STRATIXII;$/;"	f
FEATURE_FAMILY_CYCLONE	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_CYCLONE;$/;"	f
FEATURE_FAMILY_CYCLONEII	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEII;$/;"	f
FEATURE_FAMILY_CYCLONEIII	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEIII;$/;"	f
FEATURE_FAMILY_CYCLONEIVE	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEIVE;$/;"	f
FEATURE_FAMILY_CYCLONEIVGX	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEIVGX;$/;"	f
FEATURE_FAMILY_CYCLONEV	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_CYCLONEV;$/;"	f
FEATURE_FAMILY_HARDCOPYIII	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_HARDCOPYIII;$/;"	f
FEATURE_FAMILY_HARDCOPYIV	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_HARDCOPYIV;$/;"	f
FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_HAS_ALTERA_MULT_ADD_FLOW;$/;"	f
FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_HAS_INVERTED_OUTPUT_DDIO;$/;"	f
FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_HAS_STRATIXIII_STYLE_RAM;$/;"	f
FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_HAS_STRATIXII_STYLE_PLL;$/;"	f
FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_HAS_STRATIXII_STYLE_RAM;$/;"	f
FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_HAS_STRATIX_STYLE_PLL;$/;"	f
FEATURE_FAMILY_IS_ALTMULT_ADD_EOL	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_IS_ALTMULT_ADD_EOL;$/;"	f
FEATURE_FAMILY_MAX	Library/altera_sim/220model.v	/^function FEATURE_FAMILY_MAX;$/;"	f
FEATURE_FAMILY_MAX10FPGA	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_MAX10FPGA;$/;"	f
FEATURE_FAMILY_MAXII	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_MAXII;$/;"	f
FEATURE_FAMILY_MAXV	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_MAXV;$/;"	f
FEATURE_FAMILY_STRATIX	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_STRATIX;$/;"	f
FEATURE_FAMILY_STRATIXGX	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_STRATIXGX;$/;"	f
FEATURE_FAMILY_STRATIXII	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_STRATIXII;$/;"	f
FEATURE_FAMILY_STRATIXIIGX	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_STRATIXIIGX;$/;"	f
FEATURE_FAMILY_STRATIXIII	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_STRATIXIII;$/;"	f
FEATURE_FAMILY_STRATIXIV	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_STRATIXIV;$/;"	f
FEATURE_FAMILY_STRATIXV	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_STRATIXV;$/;"	f
FEATURE_FAMILY_STRATIX_HC	Library/altera_sim/altera_mf.v	/^function FEATURE_FAMILY_STRATIX_HC;$/;"	f
FIFO_DEPTH	Library/altera_sim/altera_mf.v	/^    parameter FIFO_DEPTH = (add_usedw_msb_bit == "OFF") ? lpm_widthu_r : lpm_widthu_r -1;$/;"	c
FPGA	Project/Fpga_syn/Verilog/fpga_syn_def.v	/^`define FPGA$/;"	c
FPGA_FIFO	Project/Fpga_syn/Verilog/fpga_syn_def.v	/^`define FPGA_FIFO$/;"	c
FPGA_FIFO_STP	Project/Fpga_syn/Verilog/fpga_syn_def.v	/^`define FPGA_FIFO_STP$/;"	c
FPGA_PLL	Project/Fpga_syn/Verilog/fpga_syn_def.v	/^`define FPGA_PLL$/;"	c
FPGA_RAM	Project/Fpga_syn/Verilog/fpga_syn_def.v	/^`define FPGA_RAM$/;"	c
FPGA_RAM_STP	Project/Fpga_syn/Verilog/fpga_syn_def.v	/^`define FPGA_RAM_STP$/;"	c
G	Library/altera_sim/altera_mf.v	/^    integer L, S, R, G;$/;"	r
G0	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
G0	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
G0_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
G0_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
G1	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
G1	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
G1_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
G1_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
G2	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
G2	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
G2_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
G2_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
G3	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
G3	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
G3_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
G3_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
GATE_LOCK_CYCLES	Library/altera_sim/altera_mf.v	/^    parameter GATE_LOCK_CYCLES = 7;$/;"	c
GET_PARAMETER_VALUE	Library/altera_sim/220model.v	/^function [8*200:1] GET_PARAMETER_VALUE;$/;"	f
GET_PARAMETER_VALUE	Library/altera_sim/altera_mf.v	/^function [8*200:1] GET_PARAMETER_VALUE;$/;"	f
GPP_SCAN_CHAIN	Library/altera_sim/altera_mf.v	/^    parameter GPP_SCAN_CHAIN  = 234;$/;"	c
GPP_SCAN_CHAIN	Library/altera_sim/altera_mf.v	/^    parameter GPP_SCAN_CHAIN = 174;$/;"	c
GPP_SCAN_CHAIN	Library/altera_sim/altera_mf.v	/^    parameter GPP_SCAN_CHAIN = 193;$/;"	c
H10	Library/altera_sim/altera_mf.v	/^`define H10             8'h10$/;"	c
H10000	Library/altera_sim/altera_mf.v	/^`define H10000          20'h10000$/;"	c
INITIAL_PHASE_SELECT	Library/altera_sim/altera_mf.v	/^    parameter INITIAL_PHASE_SELECT = (enable_dpa_initial_phase_selection == "ON") &&$/;"	c
INIT_ST	Library/altera_sim/altera_mf.v	/^`define INIT_ST 5'b10000$/;"	c
INT_CLOCK_BOOST	Library/altera_sim/altera_mf.v	/^    parameter INT_CLOCK_BOOST = ( (inclock_boost == 0)$/;"	c
INT_CLOCK_BOOST	Library/altera_sim/altera_mf.v	/^    parameter INT_CLOCK_BOOST = ((inclock_boost == 0)$/;"	c
IRS_ST	Library/altera_sim/altera_mf.v	/^`define IRS_ST  5'b01100$/;"	c
IR_REGISTER_WIDTH	Library/altera_sim/altera_mf.v	/^`define IR_REGISTER_WIDTH 10;$/;"	c
IS_FAMILY_ARRIA10	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_ARRIA10;$/;"	f
IS_FAMILY_ARRIAGX	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_ARRIAGX;$/;"	f
IS_FAMILY_ARRIAIIGX	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_ARRIAIIGX;$/;"	f
IS_FAMILY_ARRIAIIGZ	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_ARRIAIIGZ;$/;"	f
IS_FAMILY_ARRIAV	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_ARRIAV;$/;"	f
IS_FAMILY_ARRIAVGZ	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_ARRIAVGZ;$/;"	f
IS_FAMILY_CYCLONE	Library/altera_sim/220model.v	/^function IS_FAMILY_CYCLONE;$/;"	f
IS_FAMILY_CYCLONE	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_CYCLONE;$/;"	f
IS_FAMILY_CYCLONEII	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_CYCLONEII;$/;"	f
IS_FAMILY_CYCLONEIII	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_CYCLONEIII;$/;"	f
IS_FAMILY_CYCLONEIIILS	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_CYCLONEIIILS;$/;"	f
IS_FAMILY_CYCLONEIVE	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_CYCLONEIVE;$/;"	f
IS_FAMILY_CYCLONEIVGX	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_CYCLONEIVGX;$/;"	f
IS_FAMILY_CYCLONEV	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_CYCLONEV;$/;"	f
IS_FAMILY_HARDCOPYII	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_HARDCOPYII;$/;"	f
IS_FAMILY_HARDCOPYIII	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_HARDCOPYIII;$/;"	f
IS_FAMILY_HARDCOPYIV	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_HARDCOPYIV;$/;"	f
IS_FAMILY_MAX10FPGA	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_MAX10FPGA;$/;"	f
IS_FAMILY_MAX3000A	Library/altera_sim/220model.v	/^function IS_FAMILY_MAX3000A;$/;"	f
IS_FAMILY_MAX7000A	Library/altera_sim/220model.v	/^function IS_FAMILY_MAX7000A;$/;"	f
IS_FAMILY_MAX7000AE	Library/altera_sim/220model.v	/^function IS_FAMILY_MAX7000AE;$/;"	f
IS_FAMILY_MAX7000B	Library/altera_sim/220model.v	/^function IS_FAMILY_MAX7000B;$/;"	f
IS_FAMILY_MAX7000S	Library/altera_sim/220model.v	/^function IS_FAMILY_MAX7000S;$/;"	f
IS_FAMILY_MAXII	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_MAXII;$/;"	f
IS_FAMILY_MAXV	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_MAXV;$/;"	f
IS_FAMILY_STRATIX	Library/altera_sim/220model.v	/^function IS_FAMILY_STRATIX;$/;"	f
IS_FAMILY_STRATIX	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_STRATIX;$/;"	f
IS_FAMILY_STRATIXGX	Library/altera_sim/220model.v	/^function IS_FAMILY_STRATIXGX;$/;"	f
IS_FAMILY_STRATIXGX	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_STRATIXGX;$/;"	f
IS_FAMILY_STRATIXII	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_STRATIXII;$/;"	f
IS_FAMILY_STRATIXIIGX	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_STRATIXIIGX;$/;"	f
IS_FAMILY_STRATIXIII	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_STRATIXIII;$/;"	f
IS_FAMILY_STRATIXIV	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_STRATIXIV;$/;"	f
IS_FAMILY_STRATIXV	Library/altera_sim/altera_mf.v	/^function IS_FAMILY_STRATIXV;$/;"	f
IS_VALID_FAMILY	Library/altera_sim/220model.v	/^function IS_VALID_FAMILY;$/;"	f
IS_VALID_FAMILY	Library/altera_sim/altera_mf.v	/^function IS_VALID_FAMILY;$/;"	f
JTAG_USR1_INSTR	Library/altera_sim/altera_mf.v	/^`define JTAG_USR1_INSTR 10'b0000001110$/;"	c
KEY_NUM	User/Verilog/key/key_top.v	/^parameter						KEY_NUM = 4$/;"	c
KEY_NUM	User/Verilog/top.v	/^parameter						KEY_NUM = 4;$/;"	c
L	Library/altera_sim/altera_mf.v	/^    integer L, S, R, G;$/;"	r
L0	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
L0	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
L0_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
L0_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
L1	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
L1	Library/altera_sim/altera_mf.v	/^    integer L0, L1, G0, G1, G2, G3, E0, E1, E2, E3;$/;"	r
L1_mode	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
L1_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] L0_mode, L1_mode, G0_mode, G1_mode, G2_mode, G3_mode, E0_mode, E1_mode, E2_mode, E3_mode;$/;"	r
LATENCY	Library/altera_sim/altera_mf.v	/^    parameter LATENCY = (deserialization_factor % 2 == 1) ? (deserialization_factor \/ 2 + 1) : (deserialization_factor \/ 2);$/;"	c
LATENCY	Library/altera_sim/altera_mf.v	/^    parameter LATENCY = pipeline -1;$/;"	c
LED_NUM	User/Verilog/led_top.v	/^	parameter					LED_NUM$/;"	c
LED_NUM	User/Verilog/top.v	/^parameter						LED_NUM = 2;$/;"	c
LENGTHSTATE	Library/altera_sim/altera_mf.v	/^`define LENGTHSTATE   3'b001$/;"	c
LOAD_CNTR_MODULUS	Library/altera_sim/altera_mf.v	/^    parameter LOAD_CNTR_MODULUS = (deserialization_factor % 2 == 1) ?$/;"	c
LOOPBACK_WIRE_WIDTH	Library/altera_sim/altera_mf.v	/^    `define LOOPBACK_WIRE_WIDTH (input_source_b0 == "LOOPBACK")? (width_a + 18) : (int_width_result < width_a + 18) ? (width_a + 18) : int_width_result$/;"	c
LPM_AWORD	Library/altera_sim/220model.v	/^`define LPM_AWORD           8$/;"	c
LPM_CARRIAGE_RETURN	Library/altera_sim/220model.v	/^`define LPM_CARRIAGE_RETURN  8'h0D$/;"	c
LPM_CLOSE_BRACKET	Library/altera_sim/220model.v	/^`define LPM_CLOSE_BRACKET   "]"$/;"	c
LPM_COLON	Library/altera_sim/220model.v	/^`define LPM_COLON           ":"$/;"	c
LPM_DEVICE_FAMILIES	Library/altera_sim/220model.v	/^module LPM_DEVICE_FAMILIES;$/;"	m
LPM_DOT	Library/altera_sim/220model.v	/^`define LPM_DOT             "."$/;"	c
LPM_EOF	Library/altera_sim/220model.v	/^`define LPM_EOF -1$/;"	c
LPM_EQUAL	Library/altera_sim/220model.v	/^`define LPM_EQUAL           "="$/;"	c
LPM_EXT_STR	Library/altera_sim/220model.v	/^`define LPM_EXT_STR         "ver"$/;"	c
LPM_FALSE	Library/altera_sim/220model.v	/^`define LPM_FALSE 0 $/;"	c
LPM_H10	Library/altera_sim/220model.v	/^`define LPM_H10             8'h10$/;"	c
LPM_H10000	Library/altera_sim/220model.v	/^`define LPM_H10000          20'h10000$/;"	c
LPM_HINT_EVALUATION	Library/altera_sim/220model.v	/^module LPM_HINT_EVALUATION;$/;"	m
LPM_MASK15	Library/altera_sim/220model.v	/^`define LPM_MASK15          32'h000000FF$/;"	c
LPM_MAX_NAME_SZ	Library/altera_sim/220model.v	/^`define LPM_MAX_NAME_SZ     128$/;"	c
LPM_MAX_WIDTH	Library/altera_sim/220model.v	/^`define LPM_MAX_WIDTH       256$/;"	c
LPM_MEMORY_INITIALIZATION	Library/altera_sim/220model.v	/^module LPM_MEMORY_INITIALIZATION;$/;"	m
LPM_MINUS	Library/altera_sim/220model.v	/^`define LPM_MINUS           "-"$/;"	c
LPM_NEWLINE	Library/altera_sim/220model.v	/^`define LPM_NEWLINE         "\\n"$/;"	c
LPM_NULL	Library/altera_sim/220model.v	/^`define LPM_NULL 0$/;"	c
LPM_OFFSET	Library/altera_sim/220model.v	/^`define LPM_OFFSET          9$/;"	c
LPM_OPEN_BRACKET	Library/altera_sim/220model.v	/^`define LPM_OPEN_BRACKET    "["$/;"	c
LPM_PERCENT	Library/altera_sim/220model.v	/^`define LPM_PERCENT         "%"$/;"	c
LPM_SEMICOLON	Library/altera_sim/220model.v	/^`define LPM_SEMICOLON       ";"$/;"	c
LPM_SPACE	Library/altera_sim/220model.v	/^`define LPM_SPACE           " "$/;"	c
LPM_TAB	Library/altera_sim/220model.v	/^`define LPM_TAB             "\\t"$/;"	c
LPM_TRUE	Library/altera_sim/220model.v	/^`define LPM_TRUE 1 $/;"	c
LogicShift	Library/altera_sim/220model.v	/^    function [lpm_width+1:0] LogicShift;$/;"	f
M	Library/altera_sim/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p
M	Library/altera_sim/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r
M1	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
M2	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
M3	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
M4	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
M5	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
M6	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
M7	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
M8	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
M9	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
MASK15	Library/altera_sim/altera_mf.v	/^`define MASK15          32'h000000FF$/;"	c
MAXV_TX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter MAXV_TX_STYLE = ((((intended_device_family == "MAX V") || (intended_device_family == "max v") || (intended_device_family == "MAXV") || (intended_device_family == "maxv") || (intended_device_family == "Jade") || (intended_device_family == "JADE") || (intended_device_family == "jade"))$/;"	c
MAX_BUFFER_SZ	Library/altera_sim/altera_mf.v	/^`define MAX_BUFFER_SZ   2048$/;"	c
MAX_CHANNEL	Library/altera_sim/altera_mf.v	/^`define MAX_CHANNEL 132$/;"	c
MAX_DESER	Library/altera_sim/altera_mf.v	/^`define MAX_DESER 44$/;"	c
MAX_NAME_SZ	Library/altera_sim/altera_mf.v	/^`define MAX_NAME_SZ     256$/;"	c
MAX_WIDTH	Library/altera_sim/altera_mf.v	/^`define MAX_WIDTH       1024$/;"	c
MF_cycloneiii_pll	Library/altera_sim/altera_mf.v	/^module MF_cycloneiii_pll (inclk,$/;"	m
MF_cycloneiiigl_m_cntr	Library/altera_sim/altera_mf.v	/^module MF_cycloneiiigl_m_cntr   ( clk,$/;"	m
MF_cycloneiiigl_n_cntr	Library/altera_sim/altera_mf.v	/^module MF_cycloneiiigl_n_cntr   ( clk,$/;"	m
MF_cycloneiiigl_pll	Library/altera_sim/altera_mf.v	/^module MF_cycloneiiigl_pll (inclk,$/;"	m
MF_cycloneiiigl_scale_cntr	Library/altera_sim/altera_mf.v	/^module MF_cycloneiiigl_scale_cntr   ( clk,$/;"	m
MF_pll_reg	Library/altera_sim/altera_mf.v	/^module MF_pll_reg (q,$/;"	m
MF_stratix_pll	Library/altera_sim/altera_mf.v	/^module MF_stratix_pll (inclk,$/;"	m
MF_stratixii_pll	Library/altera_sim/altera_mf.v	/^module MF_stratixii_pll (inclk,$/;"	m
MF_stratixiii_pll	Library/altera_sim/altera_mf.v	/^module MF_stratixiii_pll (inclk,$/;"	m
MINUS	Library/altera_sim/altera_mf.v	/^`define MINUS           "-"$/;"	c
MULT_ROUND_BITS	Library/altera_sim/altera_mf.v	/^    `define MULT_ROUND_BITS  (((multiplier01_rounding == "NO") && (multiplier23_rounding == "NO"))? 1 : (int_width_a + int_width_b) - 17) $/;"	c
MUX_WIDTH	Library/altera_sim/altera_mf.v	/^    parameter MUX_WIDTH = 12;$/;"	c
N	Library/altera_sim/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p
N	Library/altera_sim/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r
N	Library/rtl_logic/clock_gen.v	/^	parameter					N$/;"	c
NEWLINE	Library/altera_sim/altera_mf.v	/^`define NEWLINE         "\\n"$/;"	c
NULL	Library/altera_sim/altera_mf.v	/^`define NULL 0$/;"	c
NUM_OF_SYNC_STAGES	Library/altera_sim/altera_mf.v	/^    parameter NUM_OF_SYNC_STAGES = ((deserialization_factor == 4 && (add_latency == "YES")) ? 1 : (LATENCY - 3) + ((add_latency == "NO") ? 1 : 0) ) +$/;"	c
NUM_SELECTION_BITS	Library/altera_sim/altera_mf.v	/^`define NUM_SELECTION_BITS 4$/;"	c
NUM_WORDS	Library/altera_sim/220model.v	/^    parameter NUM_WORDS = (lpm_numwords == 0) ? (1 << lpm_widthad) : lpm_numwords;$/;"	c
N_FLASH_BITS	Library/altera_sim/altera_mf.v	/^    parameter    N_FLASH_BITS    =    4;$/;"	c
OFFSET	Library/altera_sim/altera_mf.v	/^`define OFFSET          9$/;"	c
ONES	Library/altera_sim/220model.v	/^    reg    [lpm_width-1:0] ONES;$/;"	r
ONES	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0]  ZEROS, ONES, UNKNOWN;$/;"	r
OPEN_BRACKET	Library/altera_sim/altera_mf.v	/^`define OPEN_BRACKET    "["$/;"	c
P	Library/altera_sim/altera_mf.v	/^    input A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	p
P	Library/altera_sim/altera_mf.v	/^    integer A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, P;$/;"	r
PDR_ST	Library/altera_sim/altera_mf.v	/^`define PDR_ST  5'b01101$/;"	c
PERCENT	Library/altera_sim/altera_mf.v	/^`define PERCENT         "%"$/;"	c
PFL_CFI_FLASH_IR_BITS	Library/altera_sim/altera_mf.v	/^    parameter    PFL_CFI_FLASH_IR_BITS    =    5;$/;"	c
PFL_NAND_FLASH_IR_BITS	Library/altera_sim/altera_mf.v	/^    parameter    PFL_NAND_FLASH_IR_BITS    =    4;$/;"	c
PFL_QUAD_IO_FLASH_IR_BITS	Library/altera_sim/altera_mf.v	/^    parameter    PFL_QUAD_IO_FLASH_IR_BITS    =    8;$/;"	c
PHASE_INCLOCK	Library/altera_sim/altera_mf.v	/^    parameter PHASE_INCLOCK = (inclock_data_alignment == "UNUSED") ?$/;"	c
PHASE_NUM	Library/altera_sim/altera_mf.v	/^    parameter PHASE_NUM = 8;$/;"	c
PHASE_OUTCLOCK	Library/altera_sim/altera_mf.v	/^    parameter PHASE_OUTCLOCK = (outclock_alignment == "UNUSED") ?$/;"	c
PHASE_SHIFT	Library/altera_sim/altera_mf.v	/^    parameter PHASE_SHIFT =$/;"	c
PIR_ST	Library/altera_sim/altera_mf.v	/^`define PIR_ST  5'b00010$/;"	c
PLL_D_VALUE	Library/altera_sim/altera_mf.v	/^    parameter PLL_D_VALUE = (FAMILY_HAS_FLEXIBLE_LVDS == 1)$/;"	c
PLL_M_VALUE	Library/altera_sim/altera_mf.v	/^    parameter PLL_M_VALUE = (((input_data_rate * inclock_period)$/;"	c
PLL_M_VALUE	Library/altera_sim/altera_mf.v	/^    parameter PLL_M_VALUE = (((output_data_rate * inclock_period)$/;"	c
R	Library/altera_sim/altera_mf.v	/^    integer L, S, R, G;$/;"	r
R	Library/altera_sim/altera_mf.v	/^    integer M1, M2, M3, M4, M5 , M6, M7, M8, M9, R;$/;"	r
R	Library/altera_sim/altera_mf.v	/^    integer R;$/;"	r
R	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] R;$/;"	r
RAM_WIDTH	Library/altera_sim/altera_mf.v	/^    parameter RAM_WIDTH = 6;$/;"	c
RAM_WIDTH	Library/altera_sim/altera_mf.v	/^    parameter RAM_WIDTH = width * number_of_taps;$/;"	c
RANDOM_SEED	Library/altera_sim/altera_mf.v	/^    reg[31:0]  RANDOM_SEED = 123456;      $/;"	r
READ_SIDE_SYNCHRONIZERS	Library/altera_sim/altera_mf.v	/^    parameter READ_SIDE_SYNCHRONIZERS = (rdsync_delaypipe != 0) ? rdsync_delaypipe :$/;"	c
REGISTER_WIDTH	Library/altera_sim/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor * number_of_channels;$/;"	c
REGISTER_WIDTH	Library/altera_sim/altera_mf.v	/^    parameter REGISTER_WIDTH = deserialization_factor*number_of_channels;$/;"	c
RESULT_WIDTH	Library/altera_sim/altera_mf.v	/^    `define RESULT_WIDTH 44$/;"	c
RTI_ST	Library/altera_sim/altera_mf.v	/^`define RTI_ST  5'b00001$/;"	c
RotateShift	Library/altera_sim/220model.v	/^    function [lpm_width+1:0] RotateShift;$/;"	f
S	Library/altera_sim/altera_mf.v	/^    integer L, S, R, G;$/;"	r
SCAN_CHAIN	Library/altera_sim/altera_mf.v	/^    parameter SCAN_CHAIN = 144;$/;"	c
SDR_ST	Library/altera_sim/altera_mf.v	/^`define SDR_ST  5'b01111$/;"	c
SEMICOLON	Library/altera_sim/altera_mf.v	/^`define SEMICOLON       ";"$/;"	c
SHIFT_MODE_WIDTH	Library/altera_sim/altera_mf.v	/^    `define SHIFT_MODE_WIDTH (shift_mode != "NO")? 31 : width_result - 1$/;"	c
SIR_ST	Library/altera_sim/altera_mf.v	/^`define SIR_ST  5'b00101$/;"	c
SLD_ADVANCED_TRIGGER_1	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_1    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_10	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_10    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_2	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_2    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_3	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_3    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_4	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_4    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_5	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_5    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_6	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_6    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_7	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_7    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_8	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_8    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_9	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_9    =    "NONE";$/;"	c
SLD_ADVANCED_TRIGGER_ENTITY	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ADVANCED_TRIGGER_ENTITY    =    "basic";$/;"	c
SLD_ATTRIBUTE_MEM_MODE	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ATTRIBUTE_MEM_MODE    =    "OFF";$/;"	c
SLD_BUFFER_FULL_STOP	Library/altera_sim/altera_mf.v	/^    parameter    SLD_BUFFER_FULL_STOP    =    1;$/;"	c
SLD_CURRENT_RESOURCE_WIDTH	Library/altera_sim/altera_mf.v	/^    parameter    SLD_CURRENT_RESOURCE_WIDTH    =    0;$/;"	c
SLD_DATA_BITS	Library/altera_sim/altera_mf.v	/^    parameter    SLD_DATA_BITS    =    1;$/;"	c
SLD_DATA_BIT_CNTR_BITS	Library/altera_sim/altera_mf.v	/^    parameter    SLD_DATA_BIT_CNTR_BITS    =    4;$/;"	c
SLD_ENABLE_ADVANCED_TRIGGER	Library/altera_sim/altera_mf.v	/^    parameter    SLD_ENABLE_ADVANCED_TRIGGER    =    0;$/;"	c
SLD_HPS_EVENT_ENABLED	Library/altera_sim/altera_mf.v	/^    parameter    SLD_HPS_EVENT_ENABLED    =    0;$/;"	c
SLD_HPS_EVENT_ID	Library/altera_sim/altera_mf.v	/^    parameter    SLD_HPS_EVENT_ID    =    0;$/;"	c
SLD_HPS_TRIGGER_IN_ENABLED	Library/altera_sim/altera_mf.v	/^    parameter    SLD_HPS_TRIGGER_IN_ENABLED    =    0;$/;"	c
SLD_HPS_TRIGGER_OUT_ENABLED	Library/altera_sim/altera_mf.v	/^    parameter    SLD_HPS_TRIGGER_OUT_ENABLED    =    0;$/;"	c
SLD_INCREMENTAL_ROUTING	Library/altera_sim/altera_mf.v	/^    parameter    SLD_INCREMENTAL_ROUTING    =    0;$/;"	c
SLD_INVERSION_MASK	Library/altera_sim/altera_mf.v	/^    parameter    SLD_INVERSION_MASK    =    "0";$/;"	c
SLD_INVERSION_MASK_LENGTH	Library/altera_sim/altera_mf.v	/^    parameter    SLD_INVERSION_MASK_LENGTH    =    1;$/;"	c
SLD_IR_BITS	Library/altera_sim/altera_mf.v	/^    parameter    SLD_IR_BITS    =    10;$/;"	c
SLD_MEM_ADDRESS_BITS	Library/altera_sim/altera_mf.v	/^    parameter    SLD_MEM_ADDRESS_BITS    =    7;$/;"	c
SLD_NODE_CRC_BITS	Library/altera_sim/altera_mf.v	/^    parameter    SLD_NODE_CRC_BITS    =    32;$/;"	c
SLD_NODE_CRC_HIWORD	Library/altera_sim/altera_mf.v	/^    parameter    SLD_NODE_CRC_HIWORD    =    41394;$/;"	c
SLD_NODE_CRC_LOWORD	Library/altera_sim/altera_mf.v	/^    parameter    SLD_NODE_CRC_LOWORD    =    50132;$/;"	c
SLD_NODE_INFO	Library/altera_sim/altera_mf.v	/^    parameter    SLD_NODE_INFO    =    0;$/;"	c
SLD_NODE_INFO	Library/altera_sim/altera_mf.v	/^    parameter    SLD_NODE_INFO    =    4746752;$/;"	c
SLD_NODE_IR_WIDTH_I	Library/altera_sim/altera_mf.v	/^`define SLD_NODE_IR_WIDTH_I sld_node_ir_width + `NUM_SELECTION_BITS \/\/ internal ir width    $/;"	c
SLD_POWER_UP_TRIGGER	Library/altera_sim/altera_mf.v	/^    parameter    SLD_POWER_UP_TRIGGER    =    0;$/;"	c
SLD_RAM_BLOCK_TYPE	Library/altera_sim/altera_mf.v	/^    parameter    SLD_RAM_BLOCK_TYPE    =    "AUTO";$/;"	c
SLD_SAMPLE_DEPTH	Library/altera_sim/altera_mf.v	/^    parameter    SLD_SAMPLE_DEPTH    =    16;$/;"	c
SLD_SEGMENT_SIZE	Library/altera_sim/altera_mf.v	/^    parameter    SLD_SEGMENT_SIZE    =    0;$/;"	c
SLD_STATE_BITS	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STATE_BITS    =    11;$/;"	c
SLD_STATE_FLOW_MGR_ENTITY	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STATE_FLOW_MGR_ENTITY    =    "state_flow_mgr_entity.vhd";$/;"	c
SLD_STATE_FLOW_USE_GENERATED	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STATE_FLOW_USE_GENERATED    =    0;$/;"	c
SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY    =    "basic";$/;"	c
SLD_STORAGE_QUALIFIER_BITS	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_BITS    =    1;$/;"	c
SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION    =    0;$/;"	c
SLD_STORAGE_QUALIFIER_GAP_RECORD	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_GAP_RECORD    =    0;$/;"	c
SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH    =    0;$/;"	c
SLD_STORAGE_QUALIFIER_MODE	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_MODE    =    "OFF";$/;"	c
SLD_STORAGE_QUALIFIER_PIPELINE	Library/altera_sim/altera_mf.v	/^    parameter    SLD_STORAGE_QUALIFIER_PIPELINE    =    0;$/;"	c
SLD_TRIGGER_BITS	Library/altera_sim/altera_mf.v	/^    parameter    SLD_TRIGGER_BITS    =    1;$/;"	c
SLD_TRIGGER_IN_ENABLED	Library/altera_sim/altera_mf.v	/^    parameter    SLD_TRIGGER_IN_ENABLED    =    0;$/;"	c
SLD_TRIGGER_LEVEL	Library/altera_sim/altera_mf.v	/^    parameter    SLD_TRIGGER_LEVEL    =    10;$/;"	c
SLD_TRIGGER_LEVEL_PIPELINE	Library/altera_sim/altera_mf.v	/^    parameter    SLD_TRIGGER_LEVEL_PIPELINE    =    1;$/;"	c
SPACE	Library/altera_sim/altera_mf.v	/^`define SPACE           " "$/;"	c
STARTSTATE	Library/altera_sim/altera_mf.v	/^`define STARTSTATE    3'b000$/;"	c
STRATIXGX_DPA_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter STRATIXGX_DPA_RX_STYLE =((((intended_device_family == "Stratix GX") || (intended_device_family == "STRATIX GX") || (intended_device_family == "stratix gx") || (intended_device_family == "Stratix-GX") || (intended_device_family == "STRATIX-GX") || (intended_device_family == "stratix-gx") || (intended_device_family == "StratixGX") || (intended_device_family == "STRATIXGX") || (intended_device_family == "stratixgx") || (intended_device_family == "Aurora") || (intended_device_family == "AURORA") || (intended_device_family == "aurora"))$/;"	c
STRATIXIII_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter STRATIXIII_RX_STYLE = ((((intended_device_family == "Stratix III") || (intended_device_family == "STRATIX III") || (intended_device_family == "stratix iii") || (intended_device_family == "StratixIII") || (intended_device_family == "STRATIXIII") || (intended_device_family == "stratixiii") || (intended_device_family == "Titan") || (intended_device_family == "TITAN") || (intended_device_family == "titan") || (intended_device_family == "SIII") || (intended_device_family == "siii"))$/;"	c
STRATIXIII_TX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter STRATIXIII_TX_STYLE = ((((intended_device_family == "Stratix III") || (intended_device_family == "STRATIX III") || (intended_device_family == "stratix iii") || (intended_device_family == "StratixIII") || (intended_device_family == "STRATIXIII") || (intended_device_family == "stratixiii") || (intended_device_family == "Titan") || (intended_device_family == "TITAN") || (intended_device_family == "titan") || (intended_device_family == "SIII") || (intended_device_family == "siii"))$/;"	c
STRATIXII_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter STRATIXII_RX_STYLE = ((((intended_device_family == "Stratix II") || (intended_device_family == "STRATIX II") || (intended_device_family == "stratix ii") || (intended_device_family == "StratixII") || (intended_device_family == "STRATIXII") || (intended_device_family == "stratixii") || (intended_device_family == "Armstrong") || (intended_device_family == "ARMSTRONG") || (intended_device_family == "armstrong"))$/;"	c
STRATIXII_TX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter STRATIXII_TX_STYLE = ((((intended_device_family == "Stratix II") || (intended_device_family == "STRATIX II") || (intended_device_family == "stratix ii") || (intended_device_family == "StratixII") || (intended_device_family == "STRATIXII") || (intended_device_family == "stratixii") || (intended_device_family == "Armstrong") || (intended_device_family == "ARMSTRONG") || (intended_device_family == "armstrong"))$/;"	c
STRATIXV_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter STRATIXV_RX_STYLE = ((((intended_device_family == "Stratix V") || (intended_device_family == "STRATIX V") || (intended_device_family == "stratix v") || (intended_device_family == "StratixV") || (intended_device_family == "STRATIXV") || (intended_device_family == "stratixv") || (intended_device_family == "Stratix V (GS)") || (intended_device_family == "STRATIX V (GS)") || (intended_device_family == "stratix v (gs)") || (intended_device_family == "StratixV(GS)") || (intended_device_family == "STRATIXV(GS)") || (intended_device_family == "stratixv(gs)") || (intended_device_family == "Stratix V (GT)") || (intended_device_family == "STRATIX V (GT)") || (intended_device_family == "stratix v (gt)") || (intended_device_family == "StratixV(GT)") || (intended_device_family == "STRATIXV(GT)") || (intended_device_family == "stratixv(gt)") || (intended_device_family == "Stratix V (GX)") || (intended_device_family == "STRATIX V (GX)") || (intended_device_family == "stratix v (gx)") || (intended_device_family == "StratixV(GX)") || (intended_device_family == "STRATIXV(GX)") || (intended_device_family == "stratixv(gx)") || (intended_device_family == "Stratix V (GS\/GX)") || (intended_device_family == "STRATIX V (GS\/GX)") || (intended_device_family == "stratix v (gs\/gx)") || (intended_device_family == "StratixV(GS\/GX)") || (intended_device_family == "STRATIXV(GS\/GX)") || (intended_device_family == "stratixv(gs\/gx)") || (intended_device_family == "Stratix V (GS\/GT)") || (intended_device_family == "STRATIX V (GS\/GT)") || (intended_device_family == "stratix v (gs\/gt)") || (intended_device_family == "StratixV(GS\/GT)") || (intended_device_family == "STRATIXV(GS\/GT)") || (intended_device_family == "stratixv(gs\/gt)") || (intended_device_family == "Stratix V (GT\/GX)") || (intended_device_family == "STRATIX V (GT\/GX)") || (intended_device_family == "stratix v (gt\/gx)") || (intended_device_family == "StratixV(GT\/GX)") || (intended_device_family == "STRATIXV(GT\/GX)") || (intended_device_family == "stratixv(gt\/gx)") || (intended_device_family == "Stratix V (GX\/GS)") || (intended_device_family == "STRATIX V (GX\/GS)") || (intended_device_family == "stratix v (gx\/gs)") || (intended_device_family == "StratixV(GX\/GS)") || (intended_device_family == "STRATIXV(GX\/GS)") || (intended_device_family == "stratixv(gx\/gs)") || (intended_device_family == "Stratix V (GT\/GS)") || (intended_device_family == "STRATIX V (GT\/GS)") || (intended_device_family == "stratix v (gt\/gs)") || (intended_device_family == "StratixV(GT\/GS)") || (intended_device_family == "STRATIXV(GT\/GS)") || (intended_device_family == "stratixv(gt\/gs)") || (intended_device_family == "Stratix V (GX\/GT)") || (intended_device_family == "STRATIX V (GX\/GT)") || (intended_device_family == "stratix v (gx\/gt)") || (intended_device_family == "StratixV(GX\/GT)") || (intended_device_family == "STRATIXV(GX\/GT)") || (intended_device_family == "stratixv(gx\/gt)") || (intended_device_family == "Stratix V (GS\/GT\/GX)") || (intended_device_family == "STRATIX V (GS\/GT\/GX)") || (intended_device_family == "stratix v (gs\/gt\/gx)") || (intended_device_family == "Stratix V (GS\/GX\/GT)") || (intended_device_family == "STRATIX V (GS\/GX\/GT)") || (intended_device_family == "stratix v (gs\/gx\/gt)") || (intended_device_family == "Stratix V (GT\/GS\/GX)") || (intended_device_family == "STRATIX V (GT\/GS\/GX)") || (intended_device_family == "stratix v (gt\/gs\/gx)") || (intended_device_family == "Stratix V (GT\/GX\/GS)") || (intended_device_family == "STRATIX V (GT\/GX\/GS)") || (intended_device_family == "stratix v (gt\/gx\/gs)") || (intended_device_family == "Stratix V (GX\/GS\/GT)") || (intended_device_family == "STRATIX V (GX\/GS\/GT)") || (intended_device_family == "stratix v (gx\/gs\/gt)") || (intended_device_family == "Stratix V (GX\/GT\/GS)") || (intended_device_family == "STRATIX V (GX\/GT\/GS)") || (intended_device_family == "stratix v (gx\/gt\/gs)") || (intended_device_family == "StratixV(GS\/GT\/GX)") || (intended_device_family == "STRATIXV(GS\/GT\/GX)") || (intended_device_family == "stratixv(gs\/gt\/gx)") || (intended_device_family == "StratixV(GS\/GX\/GT)") || (intended_device_family == "STRATIXV(GS\/GX\/GT)") || (intended_device_family == "stratixv(gs\/gx\/gt)") || (intended_device_family == "StratixV(GT\/GS\/GX)") || (intended_device_family == "STRATIXV(GT\/GS\/GX)") || (intended_device_family == "stratixv(gt\/gs\/gx)") || (intended_device_family == "StratixV(GT\/GX\/GS)") || (intended_device_family == "STRATIXV(GT\/GX\/GS)") || (intended_device_family == "stratixv(gt\/gx\/gs)") || (intended_device_family == "StratixV(GX\/GS\/GT)") || (intended_device_family == "STRATIXV(GX\/GS\/GT)") || (intended_device_family == "stratixv(gx\/gs\/gt)") || (intended_device_family == "StratixV(GX\/GT\/GS)") || (intended_device_family == "STRATIXV(GX\/GT\/GS)") || (intended_device_family == "stratixv(gx\/gt\/gs)") || (intended_device_family == "Stratix V (GS\/GT\/GX\/E)") || (intended_device_family == "STRATIX V (GS\/GT\/GX\/E)") || (intended_device_family == "stratix v (gs\/gt\/gx\/e)") || (intended_device_family == "StratixV(GS\/GT\/GX\/E)") || (intended_device_family == "STRATIXV(GS\/GT\/GX\/E)") || (intended_device_family == "stratixv(gs\/gt\/gx\/e)") || (intended_device_family == "Stratix V (E)") || (intended_device_family == "STRATIX V (E)") || (intended_device_family == "stratix v (e)") || (intended_device_family == "StratixV(E)") || (intended_device_family == "STRATIXV(E)") || (intended_device_family == "stratixv(e)"))$/;"	c
STRATIXV_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter STRATIXV_RX_STYLE = 0;$/;"	c
STRATIXV_RX_STYLE	Library/altera_sim/altera_mf.v	/^parameter STRATIXV_RX_STYLE = 0;$/;"	c
STRATIX_INCLOCK_BOOST	Library/altera_sim/altera_mf.v	/^    parameter STRATIX_INCLOCK_BOOST = ((input_data_rate !=0) &&$/;"	c
STRATIX_INCLOCK_BOOST	Library/altera_sim/altera_mf.v	/^    parameter STRATIX_INCLOCK_BOOST =$/;"	c
STRATIX_RX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter STRATIX_RX_STYLE =  (((((intended_device_family == "Stratix") || (intended_device_family == "STRATIX") || (intended_device_family == "stratix") || (intended_device_family == "Yeager") || (intended_device_family == "YEAGER") || (intended_device_family == "yeager"))$/;"	c
STRATIX_TX_STYLE	Library/altera_sim/altera_mf.v	/^    parameter STRATIX_TX_STYLE = ((((intended_device_family == "Stratix") || (intended_device_family == "STRATIX") || (intended_device_family == "stratix") || (intended_device_family == "Yeager") || (intended_device_family == "YEAGER") || (intended_device_family == "yeager"))$/;"	c
STR_LENGTH	Library/altera_sim/altera_mf.v	/^`define STR_LENGTH 18$/;"	c
STXIII_LE_PHASE_INCLOCK	Library/altera_sim/altera_mf.v	/^    parameter STXIII_LE_PHASE_INCLOCK = PHASE_INCLOCK - (0.25 * inclock_period \/ STRATIX_INCLOCK_BOOST);$/;"	c
STXIII_LE_PHASE_OUTCLOCK	Library/altera_sim/altera_mf.v	/^    parameter STXIII_LE_PHASE_OUTCLOCK = PHASE_OUTCLOCK - (0.25 * inclock_period \/ STRATIX_INCLOCK_BOOST);$/;"	c
STXIII_LE_PHASE_SHIFT	Library/altera_sim/altera_mf.v	/^    parameter STXIII_LE_PHASE_SHIFT = PHASE_SHIFT - (PLL_D_VALUE * inclock_period \/ STRATIX_INCLOCK_BOOST\/4);$/;"	c
STXIII_PLL_WORD_LENGTH	Library/altera_sim/altera_mf.v	/^`define STXIII_PLL_WORD_LENGTH 18$/;"	c
STXII_LE_PHASE_INCLOCK	Library/altera_sim/altera_mf.v	/^    parameter STXII_LE_PHASE_INCLOCK = (use_no_phase_shift == "ON") ? PHASE_INCLOCK : PHASE_INCLOCK - (0.25 * inclock_period \/ STRATIX_INCLOCK_BOOST);$/;"	c
STXII_LE_PHASE_OUTCLOCK	Library/altera_sim/altera_mf.v	/^    parameter STXII_LE_PHASE_OUTCLOCK = (use_no_phase_shift == "ON") ? PHASE_OUTCLOCK : PHASE_OUTCLOCK - (0.25 * inclock_period \/ STRATIX_INCLOCK_BOOST);$/;"	c
STXII_LE_PHASE_SHIFT	Library/altera_sim/altera_mf.v	/^    parameter STXII_LE_PHASE_SHIFT = ((use_no_phase_shift == "OFF") && (pll_operation_mode == "SOURCE_SYNCHRONOUS"))$/;"	c
STXII_PHASE_INCLOCK	Library/altera_sim/altera_mf.v	/^    parameter STXII_PHASE_INCLOCK = PHASE_INCLOCK - (0.5 * inclock_period \/ STRATIX_INCLOCK_BOOST);$/;"	c
STXII_PHASE_OUTCLOCK	Library/altera_sim/altera_mf.v	/^    parameter STXII_PHASE_OUTCLOCK = STX_PHASE_OUTCLOCK - (0.5 * inclock_period \/ STRATIX_INCLOCK_BOOST);$/;"	c
STXII_PHASE_SHIFT	Library/altera_sim/altera_mf.v	/^    parameter STXII_PHASE_SHIFT = PHASE_SHIFT -$/;"	c
STXII_PLL_WORD_LENGTH	Library/altera_sim/altera_mf.v	/^`define STXII_PLL_WORD_LENGTH 18$/;"	c
STX_PHASE_OUTCLOCK	Library/altera_sim/altera_mf.v	/^    parameter STX_PHASE_OUTCLOCK  = ((outclock_divide_by == 1) ||$/;"	c
STX_PLL_WORD_LENGTH	Library/altera_sim/altera_mf.v	/^`define STX_PLL_WORD_LENGTH 18$/;"	c
ST_IDLE	Library/altera_sim/altera_mf.v	/^  parameter ST_IDLE  = 2'd0,$/;"	c
ST_READ	Library/altera_sim/altera_mf.v	/^  parameter ST_READ  = 2'd2$/;"	c
TAB	Library/altera_sim/altera_mf.v	/^`define TAB             "\\t"$/;"	c
TIMESTATE	Library/altera_sim/altera_mf.v	/^`define TIMESTATE     3'b101$/;"	c
TIME_BIT_LENGTH	Library/altera_sim/altera_mf.v	/^`define TIME_BIT_LENGTH 64$/;"	c
TLR_ST	Library/altera_sim/altera_mf.v	/^`define TLR_ST  5'b00000$/;"	c
TOTAL_TAP_DISTANCE	Library/altera_sim/altera_mf.v	/^    parameter TOTAL_TAP_DISTANCE = number_of_taps * tap_distance;$/;"	c
TRST	Library/altera_sim/altera_mf.v	/^    parameter TRST = 5000;$/;"	c
TRSTCLK	Library/altera_sim/altera_mf.v	/^    parameter TRSTCLK = 5000;$/;"	c
TRUE	Library/altera_sim/altera_mf.v	/^`define TRUE 1 $/;"	c
TYPESTATE	Library/altera_sim/altera_mf.v	/^`define TYPESTATE     3'b111$/;"	c
TYPE_BIT_LENGTH	Library/altera_sim/altera_mf.v	/^`define TYPE_BIT_LENGTH 4$/;"	c
TYPE_SCAN_LENGTH	Library/altera_sim/altera_mf.v	/^`define TYPE_SCAN_LENGTH (sld_node_n_scan * `TYPE_BIT_LENGTH) - 1$/;"	c
UDR_ST	Library/altera_sim/altera_mf.v	/^`define UDR_ST  5'b01001$/;"	c
UIR_ST	Library/altera_sim/altera_mf.v	/^`define UIR_ST  5'b01110$/;"	c
UNKNOWN	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0]  ZEROS, ONES, UNKNOWN;$/;"	r
USE_NEW_CORECLK_CKT	Library/altera_sim/altera_mf.v	/^    parameter USE_NEW_CORECLK_CKT = (deserialization_factor%2 == 1) && (coreclock_divide_by == 1) ? "TRUE" : "FALSE";$/;"	c
VALUESTATE	Library/altera_sim/altera_mf.v	/^`define VALUESTATE    3'b011$/;"	c
VSERIES_FAMILY	Library/altera_sim/altera_mf.v	/^    parameter VSERIES_FAMILY = ((((intended_device_family == "Stratix V") || (intended_device_family == "STRATIX V") || (intended_device_family == "stratix v") || (intended_device_family == "StratixV") || (intended_device_family == "STRATIXV") || (intended_device_family == "stratixv") || (intended_device_family == "Stratix V (GS)") || (intended_device_family == "STRATIX V (GS)") || (intended_device_family == "stratix v (gs)") || (intended_device_family == "StratixV(GS)") || (intended_device_family == "STRATIXV(GS)") || (intended_device_family == "stratixv(gs)") || (intended_device_family == "Stratix V (GT)") || (intended_device_family == "STRATIX V (GT)") || (intended_device_family == "stratix v (gt)") || (intended_device_family == "StratixV(GT)") || (intended_device_family == "STRATIXV(GT)") || (intended_device_family == "stratixv(gt)") || (intended_device_family == "Stratix V (GX)") || (intended_device_family == "STRATIX V (GX)") || (intended_device_family == "stratix v (gx)") || (intended_device_family == "StratixV(GX)") || (intended_device_family == "STRATIXV(GX)") || (intended_device_family == "stratixv(gx)") || (intended_device_family == "Stratix V (GS\/GX)") || (intended_device_family == "STRATIX V (GS\/GX)") || (intended_device_family == "stratix v (gs\/gx)") || (intended_device_family == "StratixV(GS\/GX)") || (intended_device_family == "STRATIXV(GS\/GX)") || (intended_device_family == "stratixv(gs\/gx)") || (intended_device_family == "Stratix V (GS\/GT)") || (intended_device_family == "STRATIX V (GS\/GT)") || (intended_device_family == "stratix v (gs\/gt)") || (intended_device_family == "StratixV(GS\/GT)") || (intended_device_family == "STRATIXV(GS\/GT)") || (intended_device_family == "stratixv(gs\/gt)") || (intended_device_family == "Stratix V (GT\/GX)") || (intended_device_family == "STRATIX V (GT\/GX)") || (intended_device_family == "stratix v (gt\/gx)") || (intended_device_family == "StratixV(GT\/GX)") || (intended_device_family == "STRATIXV(GT\/GX)") || (intended_device_family == "stratixv(gt\/gx)") || (intended_device_family == "Stratix V (GX\/GS)") || (intended_device_family == "STRATIX V (GX\/GS)") || (intended_device_family == "stratix v (gx\/gs)") || (intended_device_family == "StratixV(GX\/GS)") || (intended_device_family == "STRATIXV(GX\/GS)") || (intended_device_family == "stratixv(gx\/gs)") || (intended_device_family == "Stratix V (GT\/GS)") || (intended_device_family == "STRATIX V (GT\/GS)") || (intended_device_family == "stratix v (gt\/gs)") || (intended_device_family == "StratixV(GT\/GS)") || (intended_device_family == "STRATIXV(GT\/GS)") || (intended_device_family == "stratixv(gt\/gs)") || (intended_device_family == "Stratix V (GX\/GT)") || (intended_device_family == "STRATIX V (GX\/GT)") || (intended_device_family == "stratix v (gx\/gt)") || (intended_device_family == "StratixV(GX\/GT)") || (intended_device_family == "STRATIXV(GX\/GT)") || (intended_device_family == "stratixv(gx\/gt)") || (intended_device_family == "Stratix V (GS\/GT\/GX)") || (intended_device_family == "STRATIX V (GS\/GT\/GX)") || (intended_device_family == "stratix v (gs\/gt\/gx)") || (intended_device_family == "Stratix V (GS\/GX\/GT)") || (intended_device_family == "STRATIX V (GS\/GX\/GT)") || (intended_device_family == "stratix v (gs\/gx\/gt)") || (intended_device_family == "Stratix V (GT\/GS\/GX)") || (intended_device_family == "STRATIX V (GT\/GS\/GX)") || (intended_device_family == "stratix v (gt\/gs\/gx)") || (intended_device_family == "Stratix V (GT\/GX\/GS)") || (intended_device_family == "STRATIX V (GT\/GX\/GS)") || (intended_device_family == "stratix v (gt\/gx\/gs)") || (intended_device_family == "Stratix V (GX\/GS\/GT)") || (intended_device_family == "STRATIX V (GX\/GS\/GT)") || (intended_device_family == "stratix v (gx\/gs\/gt)") || (intended_device_family == "Stratix V (GX\/GT\/GS)") || (intended_device_family == "STRATIX V (GX\/GT\/GS)") || (intended_device_family == "stratix v (gx\/gt\/gs)") || (intended_device_family == "StratixV(GS\/GT\/GX)") || (intended_device_family == "STRATIXV(GS\/GT\/GX)") || (intended_device_family == "stratixv(gs\/gt\/gx)") || (intended_device_family == "StratixV(GS\/GX\/GT)") || (intended_device_family == "STRATIXV(GS\/GX\/GT)") || (intended_device_family == "stratixv(gs\/gx\/gt)") || (intended_device_family == "StratixV(GT\/GS\/GX)") || (intended_device_family == "STRATIXV(GT\/GS\/GX)") || (intended_device_family == "stratixv(gt\/gs\/gx)") || (intended_device_family == "StratixV(GT\/GX\/GS)") || (intended_device_family == "STRATIXV(GT\/GX\/GS)") || (intended_device_family == "stratixv(gt\/gx\/gs)") || (intended_device_family == "StratixV(GX\/GS\/GT)") || (intended_device_family == "STRATIXV(GX\/GS\/GT)") || (intended_device_family == "stratixv(gx\/gs\/gt)") || (intended_device_family == "StratixV(GX\/GT\/GS)") || (intended_device_family == "STRATIXV(GX\/GT\/GS)") || (intended_device_family == "stratixv(gx\/gt\/gs)") || (intended_device_family == "Stratix V (GS\/GT\/GX\/E)") || (intended_device_family == "STRATIX V (GS\/GT\/GX\/E)") || (intended_device_family == "stratix v (gs\/gt\/gx\/e)") || (intended_device_family == "StratixV(GS\/GT\/GX\/E)") || (intended_device_family == "STRATIXV(GS\/GT\/GX\/E)") || (intended_device_family == "stratixv(gs\/gt\/gx\/e)") || (intended_device_family == "Stratix V (E)") || (intended_device_family == "STRATIX V (E)") || (intended_device_family == "stratix v (e)") || (intended_device_family == "StratixV(E)") || (intended_device_family == "STRATIXV(E)") || (intended_device_family == "stratixv(e)"))$/;"	c
V_DR_SCAN_TYPE	Library/altera_sim/altera_mf.v	/^`define V_DR_SCAN_TYPE 4'b0010$/;"	c
V_IR_SCAN_TYPE	Library/altera_sim/altera_mf.v	/^`define V_IR_SCAN_TYPE 4'b0001$/;"	c
ValidAddress	Library/altera_sim/220model.v	/^    function ValidAddress;$/;"	f
WIDTH	Library/rtl_logic/sync_ff.v	/^	parameter								WIDTH$/;"	c
WIDTH_MAN_EXP	Library/altera_sim/altera_mf.v	/^    parameter WIDTH_MAN_EXP = width_exp + width_man;$/;"	c
WIDTH_RATIO	Library/altera_sim/altera_mf.v	/^    parameter WIDTH_RATIO = (lpm_width > lpm_width_r) ? lpm_width \/ lpm_width_r :$/;"	c
WRITE_SIDE_SYNCHRONIZERS	Library/altera_sim/altera_mf.v	/^    parameter WRITE_SIDE_SYNCHRONIZERS = (wrsync_delaypipe != 0) ? wrsync_delaypipe :$/;"	c
X	Library/altera_sim/altera_mf.v	/^    input X, Y;$/;"	p
X	Library/altera_sim/altera_mf.v	/^    input X,Y;$/;"	p
X	Library/altera_sim/altera_mf.v	/^    input X;$/;"	p
X	Library/altera_sim/altera_mf.v	/^    integer X, Y;$/;"	r
X	Library/altera_sim/altera_mf.v	/^    integer X,Y;$/;"	r
X	Library/altera_sim/altera_mf.v	/^    integer X;$/;"	r
Y	Library/altera_sim/altera_mf.v	/^    input X, Y;$/;"	p
Y	Library/altera_sim/altera_mf.v	/^    input X,Y;$/;"	p
Y	Library/altera_sim/altera_mf.v	/^    integer X, Y;$/;"	r
Y	Library/altera_sim/altera_mf.v	/^    integer X,Y;$/;"	r
ZEROS	Library/altera_sim/220model.v	/^    reg    [lpm_width-1:0] ZEROS;$/;"	r
ZEROS	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0]  ZEROS, ONES, UNKNOWN;$/;"	r
a	Library/altera_sim/altera_mf.v	/^    reg a;$/;"	r
a_graycounter	Library/altera_sim/altera_mf.v	/^module a_graycounter (clock, cnt_en, clk_en, updown, aclr, sclr,$/;"	m
aaaa	Library/altera_sim/220model.v	/^    integer off_addr, nn, aaaa, tt, cc, aah, aal, dd, sum ;$/;"	r
aaaa	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
aaaa_pre	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
aah	Library/altera_sim/220model.v	/^    integer off_addr, nn, aaaa, tt, cc, aah, aal, dd, sum ;$/;"	r
aah	Library/altera_sim/220model.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
aah	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
aah	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
aal	Library/altera_sim/220model.v	/^    integer off_addr, nn, aaaa, tt, cc, aah, aal, dd, sum ;$/;"	r
aal	Library/altera_sim/220model.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
aal	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
aal	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
abit	Library/altera_sim/220model.v	/^    reg  abit;$/;"	r
acc_feedback	Library/altera_sim/altera_mf.v	/^    wire [2*int_width_result - 1: 0] acc_feedback;$/;"	n
acc_feedback_reg	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result - 1: 0] acc_feedback_reg;$/;"	r
acc_feedback_temp	Library/altera_sim/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] acc_feedback_temp;$/;"	r
accum_direction	Library/altera_sim/altera_mf.v	/^    parameter accum_direction           = "ADD";$/;"	c
accum_direction	Library/altera_sim/altera_mf.v	/^    parameter accum_direction = "ADD";$/;"	c
accum_final_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_result -1 : 0] accum_final_out;$/;"	r
accum_is_saturated	Library/altera_sim/altera_mf.v	/^    output accum_is_saturated;$/;"	p
accum_is_saturated_latent	Library/altera_sim/altera_mf.v	/^    reg accum_is_saturated_latent;$/;"	r
accum_overflow	Library/altera_sim/altera_mf.v	/^    reg accum_overflow;$/;"	r
accum_overflow_int	Library/altera_sim/altera_mf.v	/^    reg accum_overflow_int;$/;"	r
accum_overflow_reg	Library/altera_sim/altera_mf.v	/^    reg accum_overflow_reg;$/;"	r
accum_overflow_stat_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg [extra_latency : 0] accum_overflow_stat_pipe_reg;$/;"	r
accum_regr_temp	Library/altera_sim/altera_mf.v	/^    reg [8 : 0] accum_regr_temp;$/;"	r
accum_res	Library/altera_sim/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] accum_res;$/;"	r
accum_res_temp	Library/altera_sim/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] accum_res_temp;$/;"	r
accum_result	Library/altera_sim/altera_mf.v	/^    reg [int_width_result -1 : 0] accum_result;$/;"	r
accum_result_sign_bits	Library/altera_sim/altera_mf.v	/^    reg  [int_width_result - int_width_a - int_width_b + 2 - 1 : 0] accum_result_sign_bits;$/;"	r
accum_round	Library/altera_sim/altera_mf.v	/^    input accum_round;$/;"	p
accum_round	Library/altera_sim/altera_mf.v	/^    tri0 accum_round;$/;"	n
accum_round_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_round_aclr = "ACLR3";$/;"	c
accum_round_int	Library/altera_sim/altera_mf.v	/^    wire accum_round_int;$/;"	n
accum_round_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_result -1 : 0] accum_round_out;$/;"	r
accum_round_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire accum_round_pipe_wire_clk;$/;"	n
accum_round_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 accum_round_pipe_wire_clr;$/;"	n
accum_round_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 accum_round_pipe_wire_en;$/;"	n
accum_round_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_round_pipeline_aclr = "ACLR3";$/;"	c
accum_round_pipeline_reg	Library/altera_sim/altera_mf.v	/^    parameter accum_round_pipeline_reg = "CLOCK0";$/;"	c
accum_round_reg	Library/altera_sim/altera_mf.v	/^    parameter accum_round_reg = "CLOCK0";$/;"	c
accum_round_tmp1	Library/altera_sim/altera_mf.v	/^    reg  accum_round_tmp1;$/;"	r
accum_round_tmp1_wire	Library/altera_sim/altera_mf.v	/^    wire accum_round_tmp1_wire;$/;"	n
accum_round_tmp2	Library/altera_sim/altera_mf.v	/^    reg  accum_round_tmp2;$/;"	r
accum_round_wire_clk	Library/altera_sim/altera_mf.v	/^    wire accum_round_wire_clk;$/;"	n
accum_round_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 accum_round_wire_clr;$/;"	n
accum_round_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 accum_round_wire_en;$/;"	n
accum_sat_for_limit	Library/altera_sim/altera_mf.v	/^    parameter accum_sat_for_limit = ((accumulator_saturation == "NO")? int_width_result - 1 : int_width_a + int_width_b - 33 );$/;"	c
accum_saturate_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_result -1 : 0] accum_saturate_out;$/;"	r
accum_saturate_overflow	Library/altera_sim/altera_mf.v	/^    reg accum_saturate_overflow;$/;"	r
accum_saturate_pipe	Library/altera_sim/altera_mf.v	/^    reg [extra_accumulator_latency : 0] accum_saturate_pipe;$/;"	r
accum_saturation	Library/altera_sim/altera_mf.v	/^    input accum_saturation;$/;"	p
accum_saturation	Library/altera_sim/altera_mf.v	/^    tri0 accum_saturation;$/;"	n
accum_saturation_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_saturation_aclr = "ACLR3";$/;"	c
accum_saturation_int	Library/altera_sim/altera_mf.v	/^    wire accum_saturation_int;$/;"	n
accum_saturation_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire accum_saturation_pipe_wire_clk;$/;"	n
accum_saturation_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 accum_saturation_pipe_wire_clr;$/;"	n
accum_saturation_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 accum_saturation_pipe_wire_en;$/;"	n
accum_saturation_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_saturation_pipeline_aclr = "ACLR3";$/;"	c
accum_saturation_pipeline_reg	Library/altera_sim/altera_mf.v	/^    parameter accum_saturation_pipeline_reg = "CLOCK0";$/;"	c
accum_saturation_reg	Library/altera_sim/altera_mf.v	/^    parameter accum_saturation_reg = "CLOCK0";$/;"	c
accum_saturation_tmp1	Library/altera_sim/altera_mf.v	/^    reg  accum_saturation_tmp1;$/;"	r
accum_saturation_tmp1_wire	Library/altera_sim/altera_mf.v	/^    wire accum_saturation_tmp1_wire;$/;"	n
accum_saturation_tmp2	Library/altera_sim/altera_mf.v	/^    reg  accum_saturation_tmp2;$/;"	r
accum_saturation_wire_clk	Library/altera_sim/altera_mf.v	/^    wire accum_saturation_wire_clk;$/;"	n
accum_saturation_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 accum_saturation_wire_clr;$/;"	n
accum_saturation_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 accum_saturation_wire_en;$/;"	n
accum_sload	Library/altera_sim/altera_mf.v	/^    input accum_sload;$/;"	p
accum_sload_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_aclr          = "ACLR3";$/;"	c
accum_sload_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_aclr = "NONE";$/;"	c
accum_sload_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_pipeline_aclr = "ACLR3";$/;"	c
accum_sload_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_pipeline_aclr = "NONE";$/;"	c
accum_sload_pipeline_reg	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_pipeline_reg  = "CLOCK0";$/;"	c
accum_sload_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_pipeline_register = "UNREGISTERED";$/;"	c
accum_sload_reg	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_reg           = "CLOCK0";$/;"	c
accum_sload_register	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_register = "UNREGISTERED";$/;"	c
accum_sload_upper_data	Library/altera_sim/altera_mf.v	/^    input [width_result -1 : width_result - width_upper_data] accum_sload_upper_data;$/;"	p
accum_sload_upper_data_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_upper_data_aclr = "ACLR3";$/;"	c
accum_sload_upper_data_int	Library/altera_sim/altera_mf.v	/^    wire [width_result -1 : width_result - width_upper_data] accum_sload_upper_data_int;$/;"	n
accum_sload_upper_data_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire accum_sload_upper_data_pipe_wire_clk;$/;"	n
accum_sload_upper_data_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 accum_sload_upper_data_pipe_wire_clr;$/;"	n
accum_sload_upper_data_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 accum_sload_upper_data_pipe_wire_en;$/;"	n
accum_sload_upper_data_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_upper_data_pipeline_aclr = "ACLR3";$/;"	c
accum_sload_upper_data_pipeline_reg	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_upper_data_pipeline_reg = "CLOCK0";$/;"	c
accum_sload_upper_data_reg	Library/altera_sim/altera_mf.v	/^    parameter accum_sload_upper_data_reg = "CLOCK0";$/;"	c
accum_sload_upper_data_wire_clk	Library/altera_sim/altera_mf.v	/^    wire accum_sload_upper_data_wire_clk;$/;"	n
accum_sload_upper_data_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 accum_sload_upper_data_wire_clr;$/;"	n
accum_sload_upper_data_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 accum_sload_upper_data_wire_en;$/;"	n
accum_width	Library/altera_sim/altera_mf.v	/^    parameter accum_width = (int_width_a + int_width_b < 44)? 44: int_width_a + int_width_b;$/;"	c
accumsload_int	Library/altera_sim/altera_mf.v	/^    tri0 accumsload_int;$/;"	n
accumsload_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg accumsload_pipe_reg;$/;"	r
accumsload_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire accumsload_pipe_wire;$/;"	n
accumsload_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire accumsload_pipe_wire_clk;$/;"	n
accumsload_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 accumsload_pipe_wire_clr;$/;"	n
accumsload_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 accumsload_pipe_wire_en;$/;"	n
accumsload_reg	Library/altera_sim/altera_mf.v	/^    reg accumsload_reg;$/;"	r
accumsload_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire accumsload_reg_wire_clk;$/;"	n
accumsload_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 accumsload_reg_wire_clr;$/;"	n
accumsload_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 accumsload_reg_wire_en;$/;"	n
accumsload_sel	Library/altera_sim/altera_mf.v	/^    wire [width_result - 1 : 0]accumsload_sel;$/;"	n
accumsload_wire	Library/altera_sim/altera_mf.v	/^    wire accumsload_wire;$/;"	n
accumulator	Library/altera_sim/altera_mf.v	/^    parameter accumulator = "NO";$/;"	c
accumulator_rounding	Library/altera_sim/altera_mf.v	/^    parameter accumulator_rounding = "NO";$/;"	c
accumulator_saturation	Library/altera_sim/altera_mf.v	/^    parameter accumulator_saturation = "NO";$/;"	c
aclr	Library/altera_sim/220model.v	/^    input  aclr;$/;"	p
aclr	Library/altera_sim/220model.v	/^    input aclr;$/;"	p
aclr	Library/altera_sim/220model.v	/^    tri0   aclr;$/;"	n
aclr	Library/altera_sim/220model.v	/^    tri0 aclr;$/;"	n
aclr	Library/altera_sim/altera_mf.v	/^    input                  aclr;$/;"	p
aclr	Library/altera_sim/altera_mf.v	/^    input  aclr;                 \/\/ Asynchronous clear input$/;"	p
aclr	Library/altera_sim/altera_mf.v	/^    input  aclr;$/;"	p
aclr	Library/altera_sim/altera_mf.v	/^    input aclr;                     \/\/ Asynchronous clear port$/;"	p
aclr	Library/altera_sim/altera_mf.v	/^    input aclr;                 \/\/ Default = 0$/;"	p
aclr	Library/altera_sim/altera_mf.v	/^    input aclr;$/;"	p
aclr	Library/altera_sim/altera_mf.v	/^    tri0                   aclr;$/;"	n
aclr	Library/altera_sim/altera_mf.v	/^    tri0 aclr;$/;"	n
aclr	Library/altera_sim/altera_mf.v	/^input aclr;$/;"	p
aclr	Library/altera_sim/altera_mf.v	/^tri0 aclr; \/\/ default aclr to 0$/;"	n
aclr	Library/altera_sim/altera_mf.v	/^tri0 aclr;$/;"	n
aclr0	Library/altera_sim/altera_mf.v	/^    input  aclr0;$/;"	p
aclr0	Library/altera_sim/altera_mf.v	/^    input aclr0;$/;"	p
aclr0	Library/altera_sim/altera_mf.v	/^    tri0 aclr0;$/;"	n
aclr1	Library/altera_sim/altera_mf.v	/^    input  aclr1;$/;"	p
aclr1	Library/altera_sim/altera_mf.v	/^    input aclr1;$/;"	p
aclr1	Library/altera_sim/altera_mf.v	/^    tri0 aclr1;$/;"	n
aclr2	Library/altera_sim/altera_mf.v	/^    input aclr2;$/;"	p
aclr2	Library/altera_sim/altera_mf.v	/^    tri0 aclr2;$/;"	n
aclr3	Library/altera_sim/altera_mf.v	/^    input aclr3;$/;"	p
aclr3	Library/altera_sim/altera_mf.v	/^    tri0 aclr3;$/;"	n
aclr_int	Library/altera_sim/altera_mf.v	/^    tri0 aclr_int;$/;"	n
aclr_on_indata	Library/altera_sim/altera_mf.v	/^    wire aclr_on_indata;$/;"	n
aclr_on_outdata	Library/altera_sim/altera_mf.v	/^    wire aclr_on_outdata;$/;"	n
aclr_on_rdaddress	Library/altera_sim/altera_mf.v	/^    wire aclr_on_rdaddress;$/;"	n
aclr_on_rdcontrol	Library/altera_sim/altera_mf.v	/^    wire aclr_on_rdcontrol;$/;"	n
aclr_on_wraddress	Library/altera_sim/altera_mf.v	/^    wire aclr_on_wraddress;$/;"	n
aclr_on_wrcontrol	Library/altera_sim/altera_mf.v	/^    wire aclr_on_wrcontrol;$/;"	n
aconst	Library/altera_sim/220model.v	/^    input  aconst;$/;"	p
aconst	Library/altera_sim/220model.v	/^    tri0 aconst;$/;"	n
acq_clk	Library/altera_sim/altera_mf.v	/^    input    acq_clk;$/;"	p
acq_clk	Project/Fpga_syn/Verilog/stp/fpga_training/fpga_training.v	/^	input	  acq_clk;$/;"	p
acq_clk	Project/Fpga_syn/Verilog/stp/fpga_training/fpga_training_bb.v	/^	input	  acq_clk;$/;"	p
acq_clk	Project/Fpga_syn/Verilog/stp/fpga_training_ram/fpga_training_ram.v	/^	input	  acq_clk;$/;"	p
acq_clk	Project/Fpga_syn/Verilog/stp/fpga_training_ram/fpga_training_ram_bb.v	/^	input	  acq_clk;$/;"	p
acq_clk	Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp.v	/^	input	  acq_clk;$/;"	p
acq_clk	Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp_bb.v	/^	input	  acq_clk;$/;"	p
acq_data_in	Library/altera_sim/altera_mf.v	/^    input    [SLD_DATA_BITS-1:0]    acq_data_in;$/;"	p
acq_data_in	Project/Fpga_syn/Verilog/stp/fpga_training/fpga_training.v	/^	input	[63:0]  acq_data_in;$/;"	p
acq_data_in	Project/Fpga_syn/Verilog/stp/fpga_training/fpga_training_bb.v	/^	input	[63:0]  acq_data_in;$/;"	p
acq_data_in	Project/Fpga_syn/Verilog/stp/fpga_training_ram/fpga_training_ram.v	/^	input	[63:0]  acq_data_in;$/;"	p
acq_data_in	Project/Fpga_syn/Verilog/stp/fpga_training_ram/fpga_training_ram_bb.v	/^	input	[63:0]  acq_data_in;$/;"	p
acq_data_in	Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp.v	/^	input	[63:0]  acq_data_in;$/;"	p
acq_data_in	Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp_bb.v	/^	input	[63:0]  acq_data_in;$/;"	p
acq_data_out	Library/altera_sim/altera_mf.v	/^    output    [SLD_DATA_BITS-1:0]    acq_data_out;$/;"	p
acq_storage_qualifier_in	Library/altera_sim/altera_mf.v	/^    input    [SLD_STORAGE_QUALIFIER_BITS-1:0]    acq_storage_qualifier_in;$/;"	p
acq_trigger_in	Library/altera_sim/altera_mf.v	/^    input    [SLD_TRIGGER_BITS-1:0]    acq_trigger_in;$/;"	p
acq_trigger_in	Project/Fpga_syn/Verilog/stp/fpga_training/fpga_training.v	/^	input	[63:0]  acq_trigger_in;$/;"	p
acq_trigger_in	Project/Fpga_syn/Verilog/stp/fpga_training/fpga_training_bb.v	/^	input	[63:0]  acq_trigger_in;$/;"	p
acq_trigger_in	Project/Fpga_syn/Verilog/stp/fpga_training_ram/fpga_training_ram.v	/^	input	[63:0]  acq_trigger_in;$/;"	p
acq_trigger_in	Project/Fpga_syn/Verilog/stp/fpga_training_ram/fpga_training_ram_bb.v	/^	input	[63:0]  acq_trigger_in;$/;"	p
acq_trigger_in	Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp.v	/^	input	[63:0]  acq_trigger_in;$/;"	p
acq_trigger_in	Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp_bb.v	/^	input	[63:0]  acq_trigger_in;$/;"	p
acq_trigger_out	Library/altera_sim/altera_mf.v	/^    output    [SLD_TRIGGER_BITS-1:0]    acq_trigger_out;$/;"	p
active_clk_was_switched	Library/altera_sim/altera_mf.v	/^    reg active_clk_was_switched;$/;"	r
active_clock	Library/altera_sim/altera_mf.v	/^    reg active_clock;$/;"	r
activeclock	Library/altera_sim/altera_mf.v	/^    output activeclock;$/;"	p
activeclock	Library/altera_sim/altera_mf.v	/^output        activeclock;$/;"	p
activeclock_wire	Library/altera_sim/altera_mf.v	/^wire activeclock_wire;$/;"	n
actual_clk_cycle	Library/altera_sim/altera_mf.v	/^real actual_clk_cycle;$/;"	r
adata	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] adata;$/;"	r
adce_continuous	Library/altera_sim/altera_mf.v	/^  input                             adce_continuous,$/;"	p
adce_done	Library/altera_sim/altera_mf.v	/^  input    [number_of_channels-1:0] adce_done,$/;"	p
add_bits	Library/altera_sim/altera_mf.v	/^    task add_bits;$/;"	t
add_latency	Library/altera_sim/altera_mf.v	/^    parameter add_latency = "YES";$/;"	c
add_ram_output_register	Library/altera_sim/altera_mf.v	/^    parameter add_ram_output_register = "OFF";$/;"	c
add_reg_a_mult_wa	Library/altera_sim/altera_mf.v	/^    reg [widthad_a + width_a - 1:0] add_reg_a_mult_wa;$/;"	r
add_reg_a_mult_wa_pl_wa	Library/altera_sim/altera_mf.v	/^    reg [widthad_a + width_a - 1:0] add_reg_a_mult_wa_pl_wa;$/;"	r
add_reg_b_mult_wb	Library/altera_sim/altera_mf.v	/^    reg [widthad_b + width_b -1:0] add_reg_b_mult_wb;$/;"	r
add_reg_b_mult_wb_pl_wb	Library/altera_sim/altera_mf.v	/^    reg [widthad_b + width_b -1:0] add_reg_b_mult_wb_pl_wb;$/;"	r
add_sub	Library/altera_sim/220model.v	/^    input  add_sub;$/;"	p
add_sub	Library/altera_sim/altera_mf.v	/^    input add_sub;              \/\/ Default = 1$/;"	p
add_sub_int	Library/altera_sim/altera_mf.v	/^    tri1 add_sub_int;$/;"	n
add_usedw_msb_bit	Library/altera_sim/altera_mf.v	/^    parameter add_usedw_msb_bit = "OFF";$/;"	c
add_width	Library/altera_sim/altera_mf.v	/^    parameter add_width = 1;$/;"	c
adder	Library/altera_sim/altera_mf.v	/^        input [32:0] adder;$/;"	p
adder1_reg	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result - 1: 0] adder1_reg;$/;"	r
adder1_res_ext	Library/altera_sim/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] adder1_res_ext;$/;"	r
adder1_res_reg_0	Library/altera_sim/altera_mf.v	/^    reg  [2*int_width_result - 1: 0] adder1_res_reg_0;$/;"	r
adder1_res_reg_1	Library/altera_sim/altera_mf.v	/^    reg  [2*int_width_result - 1: 0] adder1_res_reg_1;$/;"	r
adder1_res_wire	Library/altera_sim/altera_mf.v	/^    wire [2*int_width_result - 1: 0] adder1_res_wire;$/;"	n
adder1_result	Library/altera_sim/altera_mf.v	/^    reg [int_width_result : 0] adder1_result;$/;"	r
adder1_round_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_result : 0] adder1_round_out;$/;"	r
adder1_rounding	Library/altera_sim/altera_mf.v	/^    parameter adder1_rounding = "NO";$/;"	c
adder1_sum	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result - 1: 0] adder1_sum;$/;"	r
adder1_systolic	Library/altera_sim/altera_mf.v	/^    wire  [2*int_width_result - 1: 0] adder1_systolic;$/;"	n
adder1_systolic_register0	Library/altera_sim/altera_mf.v	/^    wire  [2*int_width_result - 1: 0] adder1_systolic_register0;$/;"	n
adder1_systolic_register1	Library/altera_sim/altera_mf.v	/^    wire  [2*int_width_result - 1: 0] adder1_systolic_register1;$/;"	n
adder2_result	Library/altera_sim/altera_mf.v	/^    reg [int_width_result : 0] adder2_result;$/;"	r
adder3_reg	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result - 1: 0] adder3_reg;$/;"	r
adder3_res_ext	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result: 0] adder3_res_ext;$/;"	r
adder3_res_temp	Library/altera_sim/altera_mf.v	/^    reg [accum_width + int_mult_diff_bit : 0] adder3_res_temp;$/;"	r
adder3_res_wire	Library/altera_sim/altera_mf.v	/^    wire [2*int_width_result - 1: 0] adder3_res_wire;$/;"	n
adder3_result	Library/altera_sim/altera_mf.v	/^    reg [int_width_result : 0] adder3_result;$/;"	r
adder3_round_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_result : 0] adder3_round_out;$/;"	r
adder3_rounding	Library/altera_sim/altera_mf.v	/^    parameter adder3_rounding = "NO";$/;"	c
adder3_sum	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result - 1: 0] adder3_sum;$/;"	r
addnsub	Library/altera_sim/altera_mf.v	/^    input addnsub;$/;"	p
addnsub1	Library/altera_sim/altera_mf.v	/^    input addnsub1;$/;"	p
addnsub1_round	Library/altera_sim/altera_mf.v	/^    input addnsub1_round;$/;"	p
addnsub1_round_aclr	Library/altera_sim/altera_mf.v	/^    parameter addnsub1_round_aclr                   = "ACLR3";$/;"	c
addnsub1_round_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg addnsub1_round_pipe_reg;$/;"	r
addnsub1_round_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire addnsub1_round_pipe_wire;$/;"	n
addnsub1_round_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addnsub1_round_pipe_wire_clk;$/;"	n
addnsub1_round_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addnsub1_round_pipe_wire_clr;$/;"	n
addnsub1_round_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addnsub1_round_pipe_wire_en;$/;"	n
addnsub1_round_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter addnsub1_round_pipeline_aclr          = "ACLR3";$/;"	c
addnsub1_round_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter addnsub1_round_pipeline_register      = "CLOCK0";$/;"	c
addnsub1_round_pre	Library/altera_sim/altera_mf.v	/^    wire addnsub1_round_pre;$/;"	n
addnsub1_round_reg	Library/altera_sim/altera_mf.v	/^    reg addnsub1_round_reg;$/;"	r
addnsub1_round_register	Library/altera_sim/altera_mf.v	/^    parameter addnsub1_round_register               = "CLOCK0";$/;"	c
addnsub1_round_wire	Library/altera_sim/altera_mf.v	/^    wire addnsub1_round_wire;$/;"	n
addnsub1_round_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addnsub1_round_wire_clk;$/;"	n
addnsub1_round_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addnsub1_round_wire_clr;$/;"	n
addnsub1_round_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addnsub1_round_wire_en;$/;"	n
addnsub1_z	Library/altera_sim/altera_mf.v	/^    tri1 addnsub1_z;$/;"	n
addnsub3	Library/altera_sim/altera_mf.v	/^    input addnsub3;$/;"	p
addnsub3_round	Library/altera_sim/altera_mf.v	/^    input addnsub3_round;$/;"	p
addnsub3_round_aclr	Library/altera_sim/altera_mf.v	/^    parameter addnsub3_round_aclr                   = "ACLR3";$/;"	c
addnsub3_round_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg addnsub3_round_pipe_reg;$/;"	r
addnsub3_round_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire addnsub3_round_pipe_wire;$/;"	n
addnsub3_round_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addnsub3_round_pipe_wire_clk;$/;"	n
addnsub3_round_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addnsub3_round_pipe_wire_clr;$/;"	n
addnsub3_round_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addnsub3_round_pipe_wire_en;$/;"	n
addnsub3_round_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter addnsub3_round_pipeline_aclr          = "ACLR3";$/;"	c
addnsub3_round_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter addnsub3_round_pipeline_register      = "CLOCK0";$/;"	c
addnsub3_round_pre	Library/altera_sim/altera_mf.v	/^    wire addnsub3_round_pre;$/;"	n
addnsub3_round_reg	Library/altera_sim/altera_mf.v	/^    reg addnsub3_round_reg;$/;"	r
addnsub3_round_register	Library/altera_sim/altera_mf.v	/^    parameter addnsub3_round_register               = "CLOCK0";$/;"	c
addnsub3_round_wire	Library/altera_sim/altera_mf.v	/^    wire addnsub3_round_wire;$/;"	n
addnsub3_round_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addnsub3_round_wire_clk;$/;"	n
addnsub3_round_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addnsub3_round_wire_clr;$/;"	n
addnsub3_round_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addnsub3_round_wire_en;$/;"	n
addnsub3_z	Library/altera_sim/altera_mf.v	/^    tri1 addnsub3_z; $/;"	n
addnsub_aclr	Library/altera_sim/altera_mf.v	/^    parameter addnsub_aclr              = "ACLR3";$/;"	c
addnsub_multiplier_aclr1	Library/altera_sim/altera_mf.v	/^    parameter addnsub_multiplier_aclr1              = "ACLR3";$/;"	c
addnsub_multiplier_aclr3	Library/altera_sim/altera_mf.v	/^    parameter addnsub_multiplier_aclr3              = "ACLR3";$/;"	c
addnsub_multiplier_pipeline_aclr1	Library/altera_sim/altera_mf.v	/^    parameter addnsub_multiplier_pipeline_aclr1     = "ACLR3";$/;"	c
addnsub_multiplier_pipeline_aclr3	Library/altera_sim/altera_mf.v	/^    parameter addnsub_multiplier_pipeline_aclr3     = "ACLR3";$/;"	c
addnsub_multiplier_pipeline_register1	Library/altera_sim/altera_mf.v	/^    parameter addnsub_multiplier_pipeline_register1 = "CLOCK0";$/;"	c
addnsub_multiplier_pipeline_register3	Library/altera_sim/altera_mf.v	/^    parameter addnsub_multiplier_pipeline_register3 = "CLOCK0";$/;"	c
addnsub_multiplier_register1	Library/altera_sim/altera_mf.v	/^    parameter addnsub_multiplier_register1          = "CLOCK0";$/;"	c
addnsub_multiplier_register3	Library/altera_sim/altera_mf.v	/^    parameter addnsub_multiplier_register3          = "CLOCK0";$/;"	c
addnsub_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter addnsub_pipeline_aclr     = "ACLR3";$/;"	c
addnsub_pipeline_reg	Library/altera_sim/altera_mf.v	/^    parameter addnsub_pipeline_reg      = "CLOCK0";$/;"	c
addnsub_reg	Library/altera_sim/altera_mf.v	/^    parameter addnsub_reg               = "CLOCK0";$/;"	c
addr	Library/rtl_logic/ram_gen.v	/^	input [ADDR_WIDTH-1:0]			addr,$/;"	p
addr_b	Library/rtl_logic/ram_gen.v	/^	input [ADDR_WIDTH-1:0]			addr_b,$/;"	p
addr_width	Library/altera_sim/altera_mf.v	/^    parameter    addr_width    =    20;$/;"	c
address	Library/altera_sim/220model.v	/^        input [lpm_widthad-1:0] address;$/;"	p
address	Library/altera_sim/220model.v	/^    input  [lpm_widthad-1:0] address;$/;"	p
address	Library/altera_sim/220model.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
address	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
address_a	Library/altera_sim/altera_mf.v	/^    input  [widthad_a-1:0] address_a; \/\/ Port A address input$/;"	p
address_a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   [4:0]  address_a;$/;"	p
address_a	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input   [4:0]  address_a;$/;"	p
address_a_wire	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [4:0]  address_a_wire;$/;"	n
address_a_wire	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [4:0]  address_a_wire;$/;"	n
address_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter address_aclr_a   = "NONE";$/;"	c
address_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter address_aclr_b            = "NONE";$/;"	c
address_b	Library/altera_sim/altera_mf.v	/^    input  [widthad_b-1:0] address_b; \/\/ Port B address input$/;"	p
address_b	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   [4:0]  address_b;$/;"	p
address_b	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri1   [4:0]  address_b;$/;"	n
address_b	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input   [4:0]  address_b;$/;"	p
address_b	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	tri1   [4:0]  address_b;$/;"	n
address_b_wire	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [4:0]  address_b_wire;$/;"	n
address_b_wire	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [4:0]  address_b_wire;$/;"	n
address_radix	Library/altera_sim/220model.v	/^    reg [24 : 1] address_radix, data_radix;$/;"	r
address_radix	Library/altera_sim/altera_mf.v	/^    reg [24 : 1] address_radix, data_radix;$/;"	r
address_radix_found	Library/altera_sim/220model.v	/^    reg address_radix_found;$/;"	r
address_radix_found	Library/altera_sim/altera_mf.v	/^    reg address_radix_found;$/;"	r
address_reg	Library/altera_sim/220model.v	/^    reg  [lpm_widthad-1:0] address_reg;$/;"	r
address_reg_b	Library/altera_sim/altera_mf.v	/^    parameter address_reg_b             = "CLOCK1";$/;"	c
addressstall_a	Library/altera_sim/altera_mf.v	/^    input addressstall_a;$/;"	p
addressstall_a	Library/altera_sim/altera_mf.v	/^    tri0 addressstall_a;$/;"	n
addressstall_b	Library/altera_sim/altera_mf.v	/^    input addressstall_b;$/;"	p
addressstall_b	Library/altera_sim/altera_mf.v	/^    tri0 addressstall_b;$/;"	n
addressstall_b	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   addressstall_b;$/;"	p
addressstall_b	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri0   addressstall_b;$/;"	n
addsub1_clr	Library/altera_sim/altera_mf.v	/^    parameter addsub1_clr = ((port_addnsub1 == "PORT_USED") || ((port_addnsub1 == "PORT_CONNECTIVITY")&&(multiplier1_direction== "UNUSED")))? 1 : 0;$/;"	c
addsub1_int	Library/altera_sim/altera_mf.v	/^    wire addsub1_int;$/;"	n
addsub1_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg addsub1_pipe_reg;$/;"	r
addsub1_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire addsub1_pipe_wire;$/;"	n
addsub1_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addsub1_pipe_wire_clk;$/;"	n
addsub1_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addsub1_pipe_wire_clr;$/;"	n
addsub1_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addsub1_pipe_wire_en;$/;"	n
addsub1_reg	Library/altera_sim/altera_mf.v	/^    reg addsub1_reg;$/;"	r
addsub1_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addsub1_reg_wire_clk;$/;"	n
addsub1_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addsub1_reg_wire_clr;$/;"	n
addsub1_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addsub1_reg_wire_en;$/;"	n
addsub1_wire	Library/altera_sim/altera_mf.v	/^    wire addsub1_wire;$/;"	n
addsub3_clr	Library/altera_sim/altera_mf.v	/^    parameter addsub3_clr = ((port_addnsub3 == "PORT_USED") || ((port_addnsub3 == "PORT_CONNECTIVITY")&&(multiplier3_direction== "UNUSED")))? 1 : 0;$/;"	c
addsub3_int	Library/altera_sim/altera_mf.v	/^    wire addsub3_int;$/;"	n
addsub3_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg addsub3_pipe_reg;  $/;"	r
addsub3_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire addsub3_pipe_wire;$/;"	n
addsub3_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addsub3_pipe_wire_clk;$/;"	n
addsub3_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addsub3_pipe_wire_clr;$/;"	n
addsub3_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addsub3_pipe_wire_en;$/;"	n
addsub3_reg	Library/altera_sim/altera_mf.v	/^    reg addsub3_reg;$/;"	r
addsub3_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addsub3_reg_wire_clk;$/;"	n
addsub3_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addsub3_reg_wire_clr;$/;"	n
addsub3_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addsub3_reg_wire_en;$/;"	n
addsub3_wire	Library/altera_sim/altera_mf.v	/^    wire addsub3_wire;$/;"	n
addsub_int	Library/altera_sim/altera_mf.v	/^    wire addsub_int;$/;"	n
addsub_latent	Library/altera_sim/altera_mf.v	/^    wire addsub_latent;$/;"	n
addsub_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg addsub_pipe_reg;$/;"	r
addsub_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire addsub_pipe_wire;$/;"	n
addsub_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addsub_pipe_wire_clk;$/;"	n
addsub_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addsub_pipe_wire_clr;$/;"	n
addsub_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addsub_pipe_wire_en;$/;"	n
addsub_reg	Library/altera_sim/altera_mf.v	/^    reg addsub_reg;$/;"	r
addsub_wire	Library/altera_sim/altera_mf.v	/^    wire addsub_wire;$/;"	n
addsub_wire_clk	Library/altera_sim/altera_mf.v	/^    wire addsub_wire_clk;$/;"	n
addsub_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 addsub_wire_clr;$/;"	n
addsub_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 addsub_wire_en;$/;"	n
aeb	Library/altera_sim/220model.v	/^    output aeb;$/;"	p
aeb	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   aeb;$/;"	p
aeb_pipe	Library/altera_sim/220model.v	/^    reg [lpm_pipeline+1:0] aeb_pipe;$/;"	r
aeb_result_wire	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]  aeb_result_wire;$/;"	n
agb	Library/altera_sim/220model.v	/^    output agb;$/;"	p
agb_pipe	Library/altera_sim/220model.v	/^    reg [lpm_pipeline+1:0] agb_pipe;$/;"	r
ageb	Library/altera_sim/220model.v	/^    output ageb;$/;"	p
ageb_pipe	Library/altera_sim/220model.v	/^    reg [lpm_pipeline+1:0] ageb_pipe;$/;"	r
alb	Library/altera_sim/220model.v	/^    output alb;$/;"	p
alb_pipe	Library/altera_sim/220model.v	/^    reg [lpm_pipeline+1:0] alb_pipe;$/;"	r
aleb	Library/altera_sim/220model.v	/^    output aleb;$/;"	p
aleb_pipe	Library/altera_sim/220model.v	/^    reg [lpm_pipeline+1:0] aleb_pipe;$/;"	r
aligned_result	Library/altera_sim/altera_mf.v	/^    wire [widthr-1:0] aligned_result;$/;"	n
all_0	Library/altera_sim/altera_mf.v	/^        reg all_0;  \/\/temporary storage to indicate whether all the currently$/;"	r
all_channels	Library/altera_sim/altera_mf.v	/^  input                             all_channels,$/;"	p
allow_rwcycle_when_full	Library/altera_sim/220model.v	/^    reg [8*20:1] allow_rwcycle_when_full;$/;"	r
allow_rwcycle_when_full	Library/altera_sim/altera_mf.v	/^    parameter allow_rwcycle_when_full = "OFF";$/;"	c
almost_empty	Library/altera_sim/altera_mf.v	/^    output almost_empty;$/;"	p
almost_empty_flag	Library/altera_sim/altera_mf.v	/^    reg almost_empty_flag;$/;"	r
almost_empty_value	Library/altera_sim/altera_mf.v	/^    parameter almost_empty_value      = 0;$/;"	c
almost_full	Library/altera_sim/altera_mf.v	/^    output almost_full;$/;"	p
almost_full_flag	Library/altera_sim/altera_mf.v	/^    reg almost_full_flag;$/;"	r
almost_full_value	Library/altera_sim/altera_mf.v	/^    parameter almost_full_value       = 0;$/;"	c
almostfull	Library/altera_sim/220model.v	/^    integer almostfull;$/;"	r
almostfull	Library/altera_sim/altera_mf.v	/^    integer almostfull;$/;"	r
aload	Library/altera_sim/220model.v	/^    input  aload;$/;"	p
aload	Library/altera_sim/220model.v	/^    tri0 aload;$/;"	n
alpha_tolower	Library/altera_sim/altera_mf.v	/^    function [8*`CYCIIIGL_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f
alpha_tolower	Library/altera_sim/altera_mf.v	/^    function [8*`CYCIII_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f
alpha_tolower	Library/altera_sim/altera_mf.v	/^    function [8*`STXIII_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f
alpha_tolower	Library/altera_sim/altera_mf.v	/^    function [8*`STXII_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f
alpha_tolower	Library/altera_sim/altera_mf.v	/^    function [8*`STX_PLL_WORD_LENGTH:1] alpha_tolower;$/;"	f
alpha_tolower	Library/altera_sim/altera_mf.v	/^function [8*`STR_LENGTH:1] alpha_tolower;$/;"	f
alt3pram	Library/altera_sim/altera_mf.v	/^module alt3pram (wren, data, wraddress, inclock, inclocken, $/;"	m
alt_aeq_s4	Library/altera_sim/altera_mf.v	/^module alt_aeq_s4$/;"	m
alt_cal	Library/altera_sim/altera_mf.v	/^module  alt_cal$/;"	m
alt_cal_av	Library/altera_sim/altera_mf.v	/^module  alt_cal_av$/;"	m
alt_cal_c3gxb	Library/altera_sim/altera_mf.v	/^module  alt_cal_c3gxb$/;"	m
alt_cal_mm	Library/altera_sim/altera_mf.v	/^module  alt_cal_mm$/;"	m
alt_cal_sv	Library/altera_sim/altera_mf.v	/^module  alt_cal_sv$/;"	m
alt_dfe	Library/altera_sim/altera_mf.v	/^module alt_dfe $/;"	m
alt_eyemon	Library/altera_sim/altera_mf.v	/^module alt_eyemon $/;"	m
altaccumulate	Library/altera_sim/altera_mf.v	/^module altaccumulate (cin, data, add_sub, clock, sload, clken, sign_data, aclr,$/;"	m
altclklock	Library/altera_sim/altera_mf.v	/^module altclklock ($/;"	m
altddio_bidir	Library/altera_sim/altera_mf.v	/^module altddio_bidir ($/;"	m
altddio_in	Library/altera_sim/altera_mf.v	/^module altddio_in ($/;"	m
altddio_out	Library/altera_sim/altera_mf.v	/^module altddio_out ($/;"	m
altdpram	Library/altera_sim/altera_mf.v	/^module altdpram (wren, data, wraddress, inclock, inclocken, rden, rdaddress,$/;"	m
altera_mult_add_block	Library/altera_sim/altera_mf.v	/^	wire altera_mult_add_block;$/;"	n
altera_std_synchronizer	Library/altera_sim/altera_mf.v	/^module altera_std_synchronizer ($/;"	m
altera_std_synchronizer_bundle	Library/altera_sim/altera_mf.v	/^module altera_std_synchronizer_bundle  ($/;"	m
altfp_mult	Library/altera_sim/altera_mf.v	/^module altfp_mult ($/;"	m
altlvds_rx	Library/altera_sim/altera_mf.v	/^module altlvds_rx ($/;"	m
altlvds_tx	Library/altera_sim/altera_mf.v	/^module altlvds_tx ($/;"	m
altmult_accum	Library/altera_sim/altera_mf.v	/^module altmult_accum (  dataa, $/;"	m
altmult_add	Library/altera_sim/altera_mf.v	/^module altmult_add (    dataa, $/;"	m
altparallel_flash_loader	Library/altera_sim/altera_mf.v	/^module    altparallel_flash_loader    ($/;"	m
altpll	Library/altera_sim/altera_mf.v	/^module altpll ($/;"	m
altserial_flash_loader	Library/altera_sim/altera_mf.v	/^module    altserial_flash_loader    ($/;"	m
altshift_taps	Library/altera_sim/altera_mf.v	/^module altshift_taps (shiftin, clock, clken, aclr, shiftout, taps);$/;"	m
altsource_probe	Library/altera_sim/altera_mf.v	/^module    altsource_probe    ($/;"	m
altsqrt	Library/altera_sim/altera_mf.v	/^module altsqrt ($/;"	m
altsquare	Library/altera_sim/altera_mf.v	/^module altsquare ($/;"	m
altstratixii_oct	Library/altera_sim/altera_mf.v	/^module    altstratixii_oct    ($/;"	m
altsyncram	Library/altera_sim/altera_mf.v	/^module altsyncram   ($/;"	m
and_sign_wire	Library/altera_sim/altera_mf.v	/^    reg and_sign_wire;$/;"	r
aneb	Library/altera_sim/220model.v	/^    output aneb;$/;"	p
aneb_pipe	Library/altera_sim/220model.v	/^    reg [lpm_pipeline+1:0] aneb_pipe;$/;"	r
aneb_result_wire	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]  aneb_result_wire;$/;"	n
areset	Library/altera_sim/altera_mf.v	/^    input areset;$/;"	p
areset	Library/altera_sim/altera_mf.v	/^input       areset;$/;"	p
areset	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	input	  areset;$/;"	p
areset	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	tri0	  areset;$/;"	n
areset	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_bb.v	/^	input	  areset;$/;"	p
areset	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_bb.v	/^	tri0	  areset;$/;"	n
areset	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	input	  areset;$/;"	p
areset	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	input   areset;$/;"	p
areset	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	tri0	  areset;$/;"	n
areset	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	tri0   areset;$/;"	n
areset	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	input	  areset;$/;"	p
areset	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	tri0	  areset;$/;"	n
areset	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_bb.v	/^	input	  areset;$/;"	p
areset	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_bb.v	/^	tri0	  areset;$/;"	n
areset	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	input	  areset;$/;"	p
areset	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	input   areset;$/;"	p
areset	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	tri0	  areset;$/;"	n
areset	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	tri0   areset;$/;"	n
areset	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	input   areset;$/;"	p
areset	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	tri0   areset;$/;"	n
areset	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	input   areset;$/;"	p
areset	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	tri0   areset;$/;"	n
areset_ipd	Library/altera_sim/altera_mf.v	/^    wire areset_ipd;$/;"	n
areset_ipd_last_value	Library/altera_sim/altera_mf.v	/^    reg areset_ipd_last_value;$/;"	r
areset_last_value	Library/altera_sim/altera_mf.v	/^    reg areset_last_value;$/;"	r
areset_pulldown	Library/altera_sim/altera_mf.v	/^tri0 areset_pulldown;$/;"	n
arm_m_cntr	Library/altera_sim/altera_mf.v	/^module arm_m_cntr   ( clk,$/;"	m
arm_n_cntr	Library/altera_sim/altera_mf.v	/^module arm_n_cntr   ( clk,$/;"	m
arm_scale_cntr	Library/altera_sim/altera_mf.v	/^module arm_scale_cntr   ( clk,$/;"	m
aset	Library/altera_sim/220model.v	/^    input  aset;$/;"	p
aset	Library/altera_sim/220model.v	/^    tri0 aset;$/;"	n
aset	Library/altera_sim/altera_mf.v	/^input aset;$/;"	p
aset	Library/altera_sim/altera_mf.v	/^tri0 aset; \/\/ default aset to 0$/;"	n
aset	Library/altera_sim/altera_mf.v	/^tri0 aset;$/;"	n
asmi_access_granted	Library/altera_sim/altera_mf.v	/^    input    asmi_access_granted;$/;"	p
asmi_access_request	Library/altera_sim/altera_mf.v	/^    output    asmi_access_request;$/;"	p
auto_restart	Library/altera_sim/altera_mf.v	/^    parameter    auto_restart    =    "OFF";$/;"	c
auto_settings	Library/altera_sim/altera_mf.v	/^parameter auto_settings = "true";$/;"	c
avalue	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] avalue;$/;"	r
avalue	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] avalue;$/;"	r
avmm_master_addr_width	Library/altera_sim/altera_mf.v	/^  parameter avmm_master_addr_width = 16,$/;"	c
avmm_master_wdata_width	Library/altera_sim/altera_mf.v	/^  parameter avmm_master_wdata_width = 16,$/;"	c
avmm_slave_rdata_width	Library/altera_sim/altera_mf.v	/^  parameter avmm_slave_rdata_width = 16,$/;"	c
bandwidth	Library/altera_sim/altera_mf.v	/^    parameter bandwidth                            = 0;$/;"	c
bandwidth	Library/altera_sim/altera_mf.v	/^    parameter bandwidth = 0;$/;"	c
bandwidth	Library/altera_sim/altera_mf.v	/^parameter   bandwidth                 = 0;$/;"	c
bandwidth_type	Library/altera_sim/altera_mf.v	/^    parameter bandwidth_type                       = "auto";$/;"	c
bandwidth_type	Library/altera_sim/altera_mf.v	/^    parameter bandwidth_type = "auto";$/;"	c
bandwidth_type	Library/altera_sim/altera_mf.v	/^parameter   bandwidth_type            = "UNUSED";$/;"	c
base_number	Library/altera_sim/altera_mf.v	/^        input base_number;$/;"	p
base_number	Library/altera_sim/altera_mf.v	/^        integer base_number;$/;"	r
best_result_width	Library/altera_sim/altera_mf.v	/^    integer best_result_width;$/;"	r
bin	Library/altera_sim/220model.v	/^    reg [255:0] bin;$/;"	r
bin	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   [5:0]  bin;$/;"	p
bit_all_0	Library/altera_sim/altera_mf.v	/^    function bit_all_0;$/;"	f
bit_position	Library/altera_sim/altera_mf.v	/^    parameter bit_position = accum_width - lsb_position - extra_sign_bit_width - 1;$/;"	c
bits_to_round	Library/altera_sim/altera_mf.v	/^    parameter bits_to_round = (((multiplier_rounding == "NO") && (accumulator_rounding == "NO"))? 0 : int_width_a + int_width_b - 18);$/;"	c
bitslip_count	Library/altera_sim/altera_mf.v	/^    reg [3 : 0] bitslip_count [number_of_channels -1 : 0];$/;"	r
bitslip_count	Library/altera_sim/altera_mf.v	/^    reg [3 : 0] bitslip_count;$/;"	r
bitslip_count	Library/altera_sim/altera_mf.v	/^    reg[4:0] bitslip_count [number_of_channels -1 :0];$/;"	r
bitslip_count_pre	Library/altera_sim/altera_mf.v	/^    reg [3 : 0] bitslip_count_pre [number_of_channels -1 : 0];$/;"	r
bitslip_count_reg	Library/altera_sim/altera_mf.v	/^    integer bitslip_count_reg [number_of_channels -1: 0];$/;"	r
bitslip_mux_out	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] bitslip_mux_out;$/;"	r
bitslip_mux_out	Library/altera_sim/altera_mf.v	/^    reg bitslip_mux_out;$/;"	r
borrow	Library/altera_sim/220model.v	/^    integer borrow;$/;"	r
borrow	Library/altera_sim/altera_mf.v	/^    reg borrow;$/;"	r
buffer	Library/altera_sim/220model.v	/^    reg [`LPM_MAX_NAME_SZ*8 : 1] buffer;$/;"	r
buffer	Library/altera_sim/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] buffer;$/;"	r
buffer_implementation	Library/altera_sim/altera_mf.v	/^    parameter buffer_implementation = "RAM";$/;"	c
burst_mode	Library/altera_sim/altera_mf.v	/^    parameter    burst_mode    =    0;$/;"	c
burst_mode_intel	Library/altera_sim/altera_mf.v	/^    parameter    burst_mode_intel    =    0;$/;"	c
burst_mode_numonyx	Library/altera_sim/altera_mf.v	/^    parameter    burst_mode_numonyx    =    0;$/;"	c
burst_mode_spansion	Library/altera_sim/altera_mf.v	/^    parameter    burst_mode_spansion    =    0;$/;"	c
busy	Library/altera_sim/altera_mf.v	/^        output   busy;$/;"	p
busy_counter	Library/altera_sim/altera_mf.v	/^  reg [5:0] busy_counter;$/;"	r
busy_counter	Library/altera_sim/altera_mf.v	/^  reg [7:0] busy_counter; \/\/ 256 cycles$/;"	r
busy_sim	Library/altera_sim/altera_mf.v	/^        wire  [0:0]  busy_sim;$/;"	n
bypass_serializer	Library/altera_sim/altera_mf.v	/^    parameter bypass_serializer = "FALSE";$/;"	c
byte_count	Library/altera_sim/altera_mf.v	/^    integer byte_count;$/;"	r
byte_count	Library/altera_sim/altera_mf.v	/^integer byte_count;$/;"	r
byte_size	Library/altera_sim/altera_mf.v	/^    parameter byte_size                          = 0;$/;"	c
byte_size	Library/altera_sim/altera_mf.v	/^    parameter byte_size = 0;$/;"	c
byteena	Library/altera_sim/altera_mf.v	/^    input  [i_width_byteena-1:0] byteena; \/\/ Byteena mask input$/;"	p
byteena_a	Library/altera_sim/altera_mf.v	/^    input [width_byteena_a-1:0] byteena_a; \/\/ Port A byte enable input$/;"	p
byteena_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter byteena_aclr_a   = "NONE";$/;"	c
byteena_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter byteena_aclr_b            = "NONE";$/;"	c
byteena_b	Library/altera_sim/altera_mf.v	/^    input [width_byteena_b-1:0] byteena_b; \/\/ Port B byte enable input$/;"	p
byteena_reg_b	Library/altera_sim/altera_mf.v	/^    parameter byteena_reg_b             = "CLOCK1";$/;"	c
byteena_tmp	Library/altera_sim/altera_mf.v	/^    wire [width-1:0] byteena_tmp;$/;"	n
c	Library/altera_sim/220model.v	/^    reg [8 : 1] c;$/;"	r
c	Library/altera_sim/220model.v	/^    reg [8:1] c;$/;"	r
c	Library/altera_sim/altera_mf.v	/^    reg [8 : 1] c;$/;"	r
c	Library/altera_sim/altera_mf.v	/^    reg [8:1] c;$/;"	r
c0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	output	  c0;$/;"	p
c0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	wire  c0 = sub_wire2;$/;"	n
c0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_bb.v	/^	output	  c0;$/;"	p
c0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	output	  c0;$/;"	p
c0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire  c0 = sub_wire2;$/;"	n
c0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	output	  c0;$/;"	p
c0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	wire  c0 = sub_wire2;$/;"	n
c0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_bb.v	/^	output	  c0;$/;"	p
c0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	output	  c0;$/;"	p
c0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire  c0 = sub_wire2;$/;"	n
c0_clk	Library/altera_sim/altera_mf.v	/^    wire c0_clk;$/;"	n
c0_count	Library/altera_sim/altera_mf.v	/^    integer c0_count;$/;"	r
c0_got_first_rising_edge	Library/altera_sim/altera_mf.v	/^    reg c0_got_first_rising_edge;$/;"	r
c0_high	Library/altera_sim/altera_mf.v	/^    parameter c0_high = 1;$/;"	c
c0_high	Library/altera_sim/altera_mf.v	/^parameter   c0_high             = 1;$/;"	c
c0_initial	Library/altera_sim/altera_mf.v	/^    parameter c0_initial = 1;$/;"	c
c0_initial	Library/altera_sim/altera_mf.v	/^parameter   c0_initial          = 1;$/;"	c
c0_initial_count	Library/altera_sim/altera_mf.v	/^    integer c0_initial_count;$/;"	r
c0_low	Library/altera_sim/altera_mf.v	/^    parameter c0_low = 1;$/;"	c
c0_low	Library/altera_sim/altera_mf.v	/^parameter   c0_low              = 1;$/;"	c
c0_mode	Library/altera_sim/altera_mf.v	/^    parameter c0_mode = "bypass";$/;"	c
c0_mode	Library/altera_sim/altera_mf.v	/^parameter   c0_mode             = "bypass";$/;"	c
c0_ph	Library/altera_sim/altera_mf.v	/^    parameter c0_ph = 0;$/;"	c
c0_ph	Library/altera_sim/altera_mf.v	/^parameter   c0_ph               = 0;$/;"	c
c0_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c0_rising_edge_transfer_done;$/;"	r
c0_test_source	Library/altera_sim/altera_mf.v	/^    parameter c0_test_source = -1;$/;"	c
c0_test_source	Library/altera_sim/altera_mf.v	/^    parameter c0_test_source = 5;$/;"	c
c0_test_source	Library/altera_sim/altera_mf.v	/^parameter   c0_test_source      = 5;$/;"	c
c0_tmp	Library/altera_sim/altera_mf.v	/^    reg c0_tmp;$/;"	r
c1_clk	Library/altera_sim/altera_mf.v	/^    wire c1_clk;$/;"	n
c1_count	Library/altera_sim/altera_mf.v	/^    integer c1_count;$/;"	r
c1_got_first_rising_edge	Library/altera_sim/altera_mf.v	/^    reg c1_got_first_rising_edge;$/;"	r
c1_high	Library/altera_sim/altera_mf.v	/^    parameter c1_high = 1;$/;"	c
c1_high	Library/altera_sim/altera_mf.v	/^parameter   c1_high             = 1;$/;"	c
c1_initial	Library/altera_sim/altera_mf.v	/^    parameter c1_initial = 1;$/;"	c
c1_initial	Library/altera_sim/altera_mf.v	/^parameter   c1_initial          = 1;$/;"	c
c1_initial_count	Library/altera_sim/altera_mf.v	/^    integer c1_initial_count;$/;"	r
c1_low	Library/altera_sim/altera_mf.v	/^    parameter c1_low = 1;$/;"	c
c1_low	Library/altera_sim/altera_mf.v	/^parameter   c1_low              = 1;$/;"	c
c1_mode	Library/altera_sim/altera_mf.v	/^    parameter c1_mode = "bypass";$/;"	c
c1_mode	Library/altera_sim/altera_mf.v	/^parameter   c1_mode             = "bypass";$/;"	c
c1_ph	Library/altera_sim/altera_mf.v	/^    parameter c1_ph = 0;$/;"	c
c1_ph	Library/altera_sim/altera_mf.v	/^parameter   c1_ph               = 0;$/;"	c
c1_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c1_rising_edge_transfer_done;$/;"	r
c1_test_source	Library/altera_sim/altera_mf.v	/^    parameter c1_test_source = -1;$/;"	c
c1_test_source	Library/altera_sim/altera_mf.v	/^    parameter c1_test_source = 5;$/;"	c
c1_test_source	Library/altera_sim/altera_mf.v	/^parameter   c1_test_source      = 5;$/;"	c
c1_tmp	Library/altera_sim/altera_mf.v	/^    reg c1_tmp;$/;"	r
c1_use_casc_in	Library/altera_sim/altera_mf.v	/^    parameter c1_use_casc_in = "off";$/;"	c
c1_use_casc_in	Library/altera_sim/altera_mf.v	/^parameter   c1_use_casc_in      = "off";$/;"	c
c2_clk	Library/altera_sim/altera_mf.v	/^    wire c2_clk;$/;"	n
c2_high	Library/altera_sim/altera_mf.v	/^    parameter c2_high = 1;$/;"	c
c2_high	Library/altera_sim/altera_mf.v	/^parameter   c2_high             = 1;$/;"	c
c2_initial	Library/altera_sim/altera_mf.v	/^    parameter c2_initial = 1;$/;"	c
c2_initial	Library/altera_sim/altera_mf.v	/^parameter   c2_initial          = 1;$/;"	c
c2_low	Library/altera_sim/altera_mf.v	/^    parameter c2_low = 1;$/;"	c
c2_low	Library/altera_sim/altera_mf.v	/^parameter   c2_low              = 1;$/;"	c
c2_mode	Library/altera_sim/altera_mf.v	/^    parameter c2_mode = "bypass";$/;"	c
c2_mode	Library/altera_sim/altera_mf.v	/^parameter   c2_mode             = "bypass";$/;"	c
c2_ph	Library/altera_sim/altera_mf.v	/^    parameter c2_ph = 0;$/;"	c
c2_ph	Library/altera_sim/altera_mf.v	/^parameter   c2_ph               = 0;$/;"	c
c2_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c2_rising_edge_transfer_done;$/;"	r
c2_test_source	Library/altera_sim/altera_mf.v	/^    parameter c2_test_source = -1;$/;"	c
c2_test_source	Library/altera_sim/altera_mf.v	/^    parameter c2_test_source = 5;$/;"	c
c2_test_source	Library/altera_sim/altera_mf.v	/^parameter   c2_test_source      = 5;$/;"	c
c2_use_casc_in	Library/altera_sim/altera_mf.v	/^    parameter c2_use_casc_in = "off";$/;"	c
c2_use_casc_in	Library/altera_sim/altera_mf.v	/^parameter   c2_use_casc_in      = "off";$/;"	c
c3_clk	Library/altera_sim/altera_mf.v	/^    wire c3_clk;$/;"	n
c3_high	Library/altera_sim/altera_mf.v	/^    parameter c3_high = 1;$/;"	c
c3_high	Library/altera_sim/altera_mf.v	/^parameter   c3_high             = 1;$/;"	c
c3_initial	Library/altera_sim/altera_mf.v	/^    parameter c3_initial = 1;$/;"	c
c3_initial	Library/altera_sim/altera_mf.v	/^parameter   c3_initial          = 1;$/;"	c
c3_low	Library/altera_sim/altera_mf.v	/^    parameter c3_low = 1;$/;"	c
c3_low	Library/altera_sim/altera_mf.v	/^parameter   c3_low              = 1;$/;"	c
c3_mode	Library/altera_sim/altera_mf.v	/^    parameter c3_mode = "bypass";$/;"	c
c3_mode	Library/altera_sim/altera_mf.v	/^parameter   c3_mode             = "bypass";$/;"	c
c3_ph	Library/altera_sim/altera_mf.v	/^    parameter c3_ph = 0;$/;"	c
c3_ph	Library/altera_sim/altera_mf.v	/^parameter   c3_ph               = 0;$/;"	c
c3_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c3_rising_edge_transfer_done;$/;"	r
c3_test_source	Library/altera_sim/altera_mf.v	/^    parameter c3_test_source = -1;$/;"	c
c3_test_source	Library/altera_sim/altera_mf.v	/^    parameter c3_test_source = 5;$/;"	c
c3_test_source	Library/altera_sim/altera_mf.v	/^parameter   c3_test_source      = 5;$/;"	c
c3_use_casc_in	Library/altera_sim/altera_mf.v	/^    parameter c3_use_casc_in = "off";$/;"	c
c3_use_casc_in	Library/altera_sim/altera_mf.v	/^parameter   c3_use_casc_in      = "off";$/;"	c
c4_clk	Library/altera_sim/altera_mf.v	/^    wire c4_clk;$/;"	n
c4_high	Library/altera_sim/altera_mf.v	/^    parameter c4_high = 1;$/;"	c
c4_high	Library/altera_sim/altera_mf.v	/^parameter   c4_high             = 1;$/;"	c
c4_initial	Library/altera_sim/altera_mf.v	/^    parameter c4_initial = 1;$/;"	c
c4_initial	Library/altera_sim/altera_mf.v	/^parameter   c4_initial          = 1;$/;"	c
c4_low	Library/altera_sim/altera_mf.v	/^    parameter c4_low = 1;$/;"	c
c4_low	Library/altera_sim/altera_mf.v	/^parameter   c4_low              = 1;$/;"	c
c4_mode	Library/altera_sim/altera_mf.v	/^    parameter c4_mode = "bypass";$/;"	c
c4_mode	Library/altera_sim/altera_mf.v	/^parameter   c4_mode             = "bypass";$/;"	c
c4_ph	Library/altera_sim/altera_mf.v	/^    parameter c4_ph = 0;$/;"	c
c4_ph	Library/altera_sim/altera_mf.v	/^parameter   c4_ph               = 0;$/;"	c
c4_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c4_rising_edge_transfer_done;$/;"	r
c4_test_source	Library/altera_sim/altera_mf.v	/^    parameter c4_test_source = -1;$/;"	c
c4_test_source	Library/altera_sim/altera_mf.v	/^    parameter c4_test_source = 5;$/;"	c
c4_test_source	Library/altera_sim/altera_mf.v	/^parameter   c4_test_source      = 5;$/;"	c
c4_use_casc_in	Library/altera_sim/altera_mf.v	/^    parameter c4_use_casc_in = "off";$/;"	c
c4_use_casc_in	Library/altera_sim/altera_mf.v	/^parameter   c4_use_casc_in      = "off";$/;"	c
c5_clk	Library/altera_sim/altera_mf.v	/^    wire c5_clk;$/;"	n
c5_high	Library/altera_sim/altera_mf.v	/^    parameter c5_high = 1;$/;"	c
c5_high	Library/altera_sim/altera_mf.v	/^parameter   c5_high             = 1;$/;"	c
c5_initial	Library/altera_sim/altera_mf.v	/^    parameter c5_initial = 1;$/;"	c
c5_initial	Library/altera_sim/altera_mf.v	/^parameter   c5_initial          = 1;$/;"	c
c5_low	Library/altera_sim/altera_mf.v	/^    parameter c5_low = 1;$/;"	c
c5_low	Library/altera_sim/altera_mf.v	/^parameter   c5_low              = 1;$/;"	c
c5_mode	Library/altera_sim/altera_mf.v	/^    parameter c5_mode = "bypass";$/;"	c
c5_mode	Library/altera_sim/altera_mf.v	/^parameter   c5_mode             = "bypass";$/;"	c
c5_ph	Library/altera_sim/altera_mf.v	/^    parameter c5_ph = 0;$/;"	c
c5_ph	Library/altera_sim/altera_mf.v	/^parameter   c5_ph               = 0;$/;"	c
c5_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c5_rising_edge_transfer_done;$/;"	r
c5_test_source	Library/altera_sim/altera_mf.v	/^    parameter c5_test_source = -1;$/;"	c
c5_test_source	Library/altera_sim/altera_mf.v	/^    parameter c5_test_source = 5;$/;"	c
c5_test_source	Library/altera_sim/altera_mf.v	/^parameter   c5_test_source      = 5;$/;"	c
c5_use_casc_in	Library/altera_sim/altera_mf.v	/^    parameter c5_use_casc_in = "off";$/;"	c
c5_use_casc_in	Library/altera_sim/altera_mf.v	/^parameter   c5_use_casc_in      = "off";$/;"	c
c6_clk	Library/altera_sim/altera_mf.v	/^    wire c6_clk;$/;"	n
c6_high	Library/altera_sim/altera_mf.v	/^    parameter c6_high = 1;$/;"	c
c6_high	Library/altera_sim/altera_mf.v	/^parameter   c6_high             = 1;$/;"	c
c6_initial	Library/altera_sim/altera_mf.v	/^    parameter c6_initial = 1;$/;"	c
c6_initial	Library/altera_sim/altera_mf.v	/^parameter   c6_initial          = 1;$/;"	c
c6_low	Library/altera_sim/altera_mf.v	/^    parameter c6_low = 1;$/;"	c
c6_low	Library/altera_sim/altera_mf.v	/^parameter   c6_low              = 1;$/;"	c
c6_mode	Library/altera_sim/altera_mf.v	/^    parameter c6_mode = "bypass";$/;"	c
c6_mode	Library/altera_sim/altera_mf.v	/^parameter   c6_mode             = "bypass";$/;"	c
c6_ph	Library/altera_sim/altera_mf.v	/^    parameter c6_ph = 0;$/;"	c
c6_ph	Library/altera_sim/altera_mf.v	/^parameter   c6_ph               = 0;$/;"	c
c6_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c6_rising_edge_transfer_done;$/;"	r
c6_test_source	Library/altera_sim/altera_mf.v	/^    parameter c6_test_source = -1;$/;"	c
c6_test_source	Library/altera_sim/altera_mf.v	/^parameter   c6_test_source      = 5;$/;"	c
c6_use_casc_in	Library/altera_sim/altera_mf.v	/^    parameter c6_use_casc_in = "off";$/;"	c
c6_use_casc_in	Library/altera_sim/altera_mf.v	/^parameter   c6_use_casc_in      = "off";$/;"	c
c7_clk	Library/altera_sim/altera_mf.v	/^    wire c7_clk;$/;"	n
c7_high	Library/altera_sim/altera_mf.v	/^    parameter c7_high = 1;$/;"	c
c7_high	Library/altera_sim/altera_mf.v	/^parameter   c7_high             = 1;$/;"	c
c7_initial	Library/altera_sim/altera_mf.v	/^    parameter c7_initial = 1;$/;"	c
c7_initial	Library/altera_sim/altera_mf.v	/^parameter   c7_initial          = 1;$/;"	c
c7_low	Library/altera_sim/altera_mf.v	/^    parameter c7_low = 1;$/;"	c
c7_low	Library/altera_sim/altera_mf.v	/^parameter   c7_low              = 1;$/;"	c
c7_mode	Library/altera_sim/altera_mf.v	/^    parameter c7_mode = "bypass";$/;"	c
c7_mode	Library/altera_sim/altera_mf.v	/^parameter   c7_mode             = "bypass";$/;"	c
c7_ph	Library/altera_sim/altera_mf.v	/^    parameter c7_ph = 0;$/;"	c
c7_ph	Library/altera_sim/altera_mf.v	/^parameter   c7_ph               = 0;$/;"	c
c7_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c7_rising_edge_transfer_done;$/;"	r
c7_test_source	Library/altera_sim/altera_mf.v	/^    parameter c7_test_source = -1;$/;"	c
c7_test_source	Library/altera_sim/altera_mf.v	/^parameter   c7_test_source      = 5;$/;"	c
c7_use_casc_in	Library/altera_sim/altera_mf.v	/^    parameter c7_use_casc_in = "off";$/;"	c
c7_use_casc_in	Library/altera_sim/altera_mf.v	/^parameter   c7_use_casc_in      = "off";$/;"	c
c8_clk	Library/altera_sim/altera_mf.v	/^    wire c8_clk;$/;"	n
c8_high	Library/altera_sim/altera_mf.v	/^    parameter c8_high = 1;$/;"	c
c8_high	Library/altera_sim/altera_mf.v	/^parameter   c8_high             = 1;$/;"	c
c8_initial	Library/altera_sim/altera_mf.v	/^    parameter c8_initial = 1;$/;"	c
c8_initial	Library/altera_sim/altera_mf.v	/^parameter   c8_initial          = 1;$/;"	c
c8_low	Library/altera_sim/altera_mf.v	/^    parameter c8_low = 1;$/;"	c
c8_low	Library/altera_sim/altera_mf.v	/^parameter   c8_low              = 1;$/;"	c
c8_mode	Library/altera_sim/altera_mf.v	/^    parameter c8_mode = "bypass";$/;"	c
c8_mode	Library/altera_sim/altera_mf.v	/^parameter   c8_mode             = "bypass";$/;"	c
c8_ph	Library/altera_sim/altera_mf.v	/^    parameter c8_ph = 0;$/;"	c
c8_ph	Library/altera_sim/altera_mf.v	/^parameter   c8_ph               = 0;$/;"	c
c8_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c8_rising_edge_transfer_done;$/;"	r
c8_test_source	Library/altera_sim/altera_mf.v	/^    parameter c8_test_source = -1;$/;"	c
c8_test_source	Library/altera_sim/altera_mf.v	/^parameter   c8_test_source      = 5;$/;"	c
c8_use_casc_in	Library/altera_sim/altera_mf.v	/^    parameter c8_use_casc_in = "off";$/;"	c
c8_use_casc_in	Library/altera_sim/altera_mf.v	/^parameter   c8_use_casc_in      = "off";$/;"	c
c9_clk	Library/altera_sim/altera_mf.v	/^    wire c9_clk;$/;"	n
c9_high	Library/altera_sim/altera_mf.v	/^    parameter c9_high = 1;$/;"	c
c9_high	Library/altera_sim/altera_mf.v	/^parameter   c9_high             = 1;$/;"	c
c9_initial	Library/altera_sim/altera_mf.v	/^    parameter c9_initial = 1;$/;"	c
c9_initial	Library/altera_sim/altera_mf.v	/^parameter   c9_initial          = 1;$/;"	c
c9_low	Library/altera_sim/altera_mf.v	/^    parameter c9_low = 1;$/;"	c
c9_low	Library/altera_sim/altera_mf.v	/^parameter   c9_low              = 1;$/;"	c
c9_mode	Library/altera_sim/altera_mf.v	/^    parameter c9_mode = "bypass";$/;"	c
c9_mode	Library/altera_sim/altera_mf.v	/^parameter   c9_mode             = "bypass";$/;"	c
c9_ph	Library/altera_sim/altera_mf.v	/^    parameter c9_ph = 0;$/;"	c
c9_ph	Library/altera_sim/altera_mf.v	/^parameter   c9_ph               = 0;$/;"	c
c9_rising_edge_transfer_done	Library/altera_sim/altera_mf.v	/^    reg c9_rising_edge_transfer_done;$/;"	r
c9_test_source	Library/altera_sim/altera_mf.v	/^    parameter c9_test_source = -1;$/;"	c
c9_test_source	Library/altera_sim/altera_mf.v	/^parameter   c9_test_source      = 5;$/;"	c
c9_use_casc_in	Library/altera_sim/altera_mf.v	/^    parameter c9_use_casc_in = "off";$/;"	c
c9_use_casc_in	Library/altera_sim/altera_mf.v	/^parameter   c9_use_casc_in      = "off";$/;"	c
cState	Library/altera_sim/altera_mf.v	/^    reg [ 4 : 0 ] cState;$/;"	r
cState_tmp	Library/altera_sim/altera_mf.v	/^    wire [ 4 : 0 ] cState_tmp;$/;"	n
c_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_high_val[0:5];$/;"	r
c_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_high_val[0:9];$/;"	r
c_high_val_hold	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_high_val_hold[0:5];$/;"	r
c_high_val_hold	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_high_val_hold[0:9];$/;"	r
c_high_val_old	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_high_val_old[0:5];$/;"	r
c_high_val_old	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_high_val_old[0:9];$/;"	r
c_high_val_tmp	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_high_val_tmp[0:5];$/;"	r
c_high_val_tmp	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_high_val_tmp[0:9];$/;"	r
c_hval	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_hval[0:9];$/;"	r
c_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_initial_val[0:5];$/;"	r
c_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_initial_val[0:9];$/;"	r
c_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_low_val[0:5];$/;"	r
c_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_low_val[0:9];$/;"	r
c_low_val_hold	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_low_val_hold[0:5];$/;"	r
c_low_val_hold	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_low_val_hold[0:9];$/;"	r
c_low_val_old	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_low_val_old[0:5];$/;"	r
c_low_val_old	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_low_val_old[0:9];$/;"	r
c_low_val_tmp	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_low_val_tmp[0:5];$/;"	r
c_low_val_tmp	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_low_val_tmp[0:9];$/;"	r
c_lval	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_lval[0:9];$/;"	r
c_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] c_mode_val[0:5];$/;"	r
c_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] c_mode_val[0:9];$/;"	r
c_mode_val_hold	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] c_mode_val_hold[0:5];$/;"	r
c_mode_val_hold	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] c_mode_val_hold[0:9];$/;"	r
c_mode_val_old	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] c_mode_val_old[0:5];$/;"	r
c_mode_val_old	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] c_mode_val_old[0:9];$/;"	r
c_mode_val_tmp	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] c_mode_val_tmp[0:5];$/;"	r
c_mode_val_tmp	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] c_mode_val_tmp[0:9];$/;"	r
c_ph_val	Library/altera_sim/altera_mf.v	/^    integer c_ph_val[0:5];$/;"	r
c_ph_val	Library/altera_sim/altera_mf.v	/^    integer c_ph_val[0:9];$/;"	r
c_ph_val_hold	Library/altera_sim/altera_mf.v	/^    integer c_ph_val_hold[0:5];$/;"	r
c_ph_val_hold	Library/altera_sim/altera_mf.v	/^    integer c_ph_val_hold[0:9];$/;"	r
c_ph_val_old	Library/altera_sim/altera_mf.v	/^    integer c_ph_val_old[0:5];$/;"	r
c_ph_val_old	Library/altera_sim/altera_mf.v	/^    integer c_ph_val_old[0:9];$/;"	r
c_ph_val_orig	Library/altera_sim/altera_mf.v	/^    integer c_ph_val_orig[0:5];$/;"	r
c_ph_val_orig	Library/altera_sim/altera_mf.v	/^    integer c_ph_val_orig[0:9];$/;"	r
c_ph_val_tmp	Library/altera_sim/altera_mf.v	/^    integer c_ph_val_tmp[0:5];$/;"	r
c_ph_val_tmp	Library/altera_sim/altera_mf.v	/^    integer c_ph_val_tmp[0:9];$/;"	r
c_state	Library/altera_sim/altera_mf.v	/^    reg [2 : 0]                             c_state;$/;"	r
c_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] c_val; \/\/ placeholder for c_high,c_low values$/;"	r
cal_error	Library/altera_sim/altera_mf.v	/^        output   [(number_of_channels-1):0]  cal_error;$/;"	p
cal_pd_wr	Library/altera_sim/altera_mf.v	/^	parameter cal_pd_wr		= 5'd5;$/;"	c
cal_rx_rd	Library/altera_sim/altera_mf.v	/^	parameter cal_rx_rd		= 5'd6;$/;"	c
cal_rx_wr	Library/altera_sim/altera_mf.v	/^	parameter cal_rx_wr		= 5'd7;$/;"	c
calibrate	Library/altera_sim/altera_mf.v	/^  input                             calibrate, \/\/ 'start'$/;"	p
capture_ir	Library/altera_sim/altera_mf.v	/^    reg   capture_ir;    \/\/ signals force_ir_capture instruction$/;"	r
carry	Library/altera_sim/altera_mf.v	/^    reg carry;$/;"	r
cc	Library/altera_sim/220model.v	/^    integer off_addr, nn, aaaa, tt, cc, aah, aal, dd, sum ;$/;"	r
cc	Library/altera_sim/220model.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
cc	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
cc	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
cda_m_cntr	Library/altera_sim/altera_mf.v	/^module cda_m_cntr   ( clk,$/;"	m
cda_n_cntr	Library/altera_sim/altera_mf.v	/^module cda_n_cntr   ( clk,$/;"	m
cda_scale_cntr	Library/altera_sim/altera_mf.v	/^module cda_scale_cntr   ( clk,$/;"	m
cds_mode	Library/altera_sim/altera_mf.v	/^    parameter cds_mode = "UNUSED";$/;"	c
center_align_msb	Library/altera_sim/altera_mf.v	/^    parameter center_align_msb = "OFF";$/;"	c
ch_adv	Library/altera_sim/altera_mf.v	/^	parameter ch_adv		= 5'd12;$/;"	c
ch_wait	Library/altera_sim/altera_mf.v	/^	parameter ch_wait		= 5'd1;$/;"	c
chainin	Library/altera_sim/altera_mf.v	/^    input [width_chainin - 1 : 0] chainin;$/;"	p
chainin_int	Library/altera_sim/altera_mf.v	/^    tri0 [width_chainin - 1 : 0] chainin_int;$/;"	n
chainin_reg	Library/altera_sim/altera_mf.v	/^    reg  [(width_chainin) -1:0] chainin_reg;$/;"	r
chainin_register1	Library/altera_sim/altera_mf.v	/^    wire  [(width_chainin) -1:0] chainin_register1;$/;"	n
chainout_aclr	Library/altera_sim/altera_mf.v	/^    parameter chainout_aclr = "ACLR3";$/;"	c
chainout_add_result	Library/altera_sim/altera_mf.v	/^    wire [int_width_result: 0] chainout_add_result;$/;"	n
chainout_adder	Library/altera_sim/altera_mf.v	/^    parameter chainout_adder = "NO";$/;"	c
chainout_adder_in_wire	Library/altera_sim/altera_mf.v	/^    wire [int_width_result - 1: 0] chainout_adder_in_wire;$/;"	n
chainout_final_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_result: 0] chainout_final_out;$/;"	r
chainout_input_a	Library/altera_sim/altera_mf.v	/^    parameter chainout_input_a = (width_a < 18) ? (18 - width_a) : $/;"	c
chainout_input_b	Library/altera_sim/altera_mf.v	/^    parameter chainout_input_b = (width_b < 18) ? (18 - width_b) : $/;"	c
chainout_new_dataa_int	Library/altera_sim/altera_mf.v	/^    tri0  [4 * int_width_a -1 : 0] chainout_new_dataa_int;$/;"	n
chainout_new_dataa_temp	Library/altera_sim/altera_mf.v	/^    wire [chainout_input_a + width_a - 1 :0] chainout_new_dataa_temp;$/;"	n
chainout_new_dataa_temp2	Library/altera_sim/altera_mf.v	/^    wire [chainout_input_a + width_a - 1 :0] chainout_new_dataa_temp2;$/;"	n
chainout_new_dataa_temp3	Library/altera_sim/altera_mf.v	/^    wire [chainout_input_a + width_a - 1 :0] chainout_new_dataa_temp3;$/;"	n
chainout_new_dataa_temp4	Library/altera_sim/altera_mf.v	/^    wire [chainout_input_a + width_a - 1 :0] chainout_new_dataa_temp4;$/;"	n
chainout_new_datab_int	Library/altera_sim/altera_mf.v	/^    tri0  [4 * int_width_b -1 : 0] chainout_new_datab_int;$/;"	n
chainout_new_datab_temp	Library/altera_sim/altera_mf.v	/^    wire [chainout_input_b + width_b +width_coef - 1 :0] chainout_new_datab_temp;$/;"	n
chainout_new_datab_temp2	Library/altera_sim/altera_mf.v	/^    wire [chainout_input_b + width_b +width_coef - 1 :0] chainout_new_datab_temp2;$/;"	n
chainout_new_datab_temp3	Library/altera_sim/altera_mf.v	/^    wire [chainout_input_b + width_b +width_coef - 1 :0] chainout_new_datab_temp3;$/;"	n
chainout_new_datab_temp4	Library/altera_sim/altera_mf.v	/^    wire [chainout_input_b + width_b +width_coef - 1 :0] chainout_new_datab_temp4;$/;"	n
chainout_output_reg	Library/altera_sim/altera_mf.v	/^    reg [int_width_result: 0] chainout_output_reg;$/;"	r
chainout_output_wire	Library/altera_sim/altera_mf.v	/^    wire [int_width_result: 0] chainout_output_wire;$/;"	n
chainout_overflow_stat_reg	Library/altera_sim/altera_mf.v	/^    reg chainout_overflow_stat_reg;$/;"	r
chainout_overflow_status	Library/altera_sim/altera_mf.v	/^    reg chainout_overflow_status;$/;"	r
chainout_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire chainout_reg_wire_clk;$/;"	n
chainout_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 chainout_reg_wire_clr;$/;"	n
chainout_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 chainout_reg_wire_en;$/;"	n
chainout_register	Library/altera_sim/altera_mf.v	/^    parameter chainout_register = "UNREGISTERED";$/;"	c
chainout_rnd_sat_blk_res	Library/altera_sim/altera_mf.v	/^    reg [int_width_result: 0] chainout_rnd_sat_blk_res;$/;"	r
chainout_round	Library/altera_sim/altera_mf.v	/^    input chainout_round;$/;"	p
chainout_round_aclr	Library/altera_sim/altera_mf.v	/^    parameter chainout_round_aclr = "NONE";$/;"	c
chainout_round_block_result	Library/altera_sim/altera_mf.v	/^    reg [int_width_result: 0] chainout_round_block_result;$/;"	r
chainout_round_int	Library/altera_sim/altera_mf.v	/^    tri0 chainout_round_int;$/;"	n
chainout_round_out_reg	Library/altera_sim/altera_mf.v	/^    reg chainout_round_out_reg;$/;"	r
chainout_round_out_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire chainout_round_out_reg_wire_clk;$/;"	n
chainout_round_out_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 chainout_round_out_reg_wire_clr;$/;"	n
chainout_round_out_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 chainout_round_out_reg_wire_en;$/;"	n
chainout_round_out_wire	Library/altera_sim/altera_mf.v	/^    wire chainout_round_out_wire;$/;"	n
chainout_round_output_aclr	Library/altera_sim/altera_mf.v	/^    parameter chainout_round_output_aclr = "NONE";$/;"	c
chainout_round_output_register	Library/altera_sim/altera_mf.v	/^    parameter chainout_round_output_register = "UNREGISTERED";$/;"	c
chainout_round_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg chainout_round_pipe_reg;$/;"	r
chainout_round_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire chainout_round_pipe_wire;$/;"	n
chainout_round_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire chainout_round_pipe_wire_clk;$/;"	n
chainout_round_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 chainout_round_pipe_wire_clr;$/;"	n
chainout_round_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 chainout_round_pipe_wire_en;$/;"	n
chainout_round_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter chainout_round_pipeline_aclr = "NONE";$/;"	c
chainout_round_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter chainout_round_pipeline_register = "UNREGISTERED";$/;"	c
chainout_round_position	Library/altera_sim/altera_mf.v	/^    parameter chainout_round_position = ((chainout_rounding != "NO") || (output_saturate_type == "SYMMETRIC")) ?$/;"	c
chainout_round_reg	Library/altera_sim/altera_mf.v	/^    reg chainout_round_reg;$/;"	r
chainout_round_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire chainout_round_reg_wire_clk;$/;"	n
chainout_round_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 chainout_round_reg_wire_clr;$/;"	n
chainout_round_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 chainout_round_reg_wire_en;$/;"	n
chainout_round_register	Library/altera_sim/altera_mf.v	/^    parameter chainout_round_register = "UNREGISTERED";$/;"	c
chainout_round_wire	Library/altera_sim/altera_mf.v	/^    wire chainout_round_wire;$/;"	n
chainout_rounding	Library/altera_sim/altera_mf.v	/^    parameter chainout_rounding = "NO";$/;"	c
chainout_sat_block_result	Library/altera_sim/altera_mf.v	/^    reg [int_width_result: 0] chainout_sat_block_result;$/;"	r
chainout_sat_int	Library/altera_sim/altera_mf.v	/^    tri0 chainout_sat_int;$/;"	n
chainout_sat_msb	Library/altera_sim/altera_mf.v	/^    parameter chainout_sat_msb = (int_width_result - 1);$/;"	c
chainout_sat_out_reg	Library/altera_sim/altera_mf.v	/^    reg chainout_sat_out_reg;$/;"	r
chainout_sat_out_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire chainout_sat_out_reg_wire_clk;$/;"	n
chainout_sat_out_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 chainout_sat_out_reg_wire_clr;$/;"	n
chainout_sat_out_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 chainout_sat_out_reg_wire_en;$/;"	n
chainout_sat_out_wire	Library/altera_sim/altera_mf.v	/^    wire chainout_sat_out_wire;$/;"	n
chainout_sat_overflow	Library/altera_sim/altera_mf.v	/^    output chainout_sat_overflow;$/;"	p
chainout_sat_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg chainout_sat_pipe_reg;$/;"	r
chainout_sat_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire chainout_sat_pipe_wire;$/;"	n
chainout_sat_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire chainout_sat_pipe_wire_clk;$/;"	n
chainout_sat_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 chainout_sat_pipe_wire_clr;$/;"	n
chainout_sat_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 chainout_sat_pipe_wire_en;$/;"	n
chainout_sat_reg	Library/altera_sim/altera_mf.v	/^    reg chainout_sat_reg;$/;"	r
chainout_sat_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire chainout_sat_reg_wire_clk;$/;"	n
chainout_sat_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 chainout_sat_reg_wire_clr;$/;"	n
chainout_sat_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 chainout_sat_reg_wire_en;$/;"	n
chainout_sat_wire	Library/altera_sim/altera_mf.v	/^    wire chainout_sat_wire;$/;"	n
chainout_saturate	Library/altera_sim/altera_mf.v	/^    input chainout_saturate;$/;"	p
chainout_saturate_aclr	Library/altera_sim/altera_mf.v	/^    parameter chainout_saturate_aclr = "NONE";$/;"	c
chainout_saturate_output_aclr	Library/altera_sim/altera_mf.v	/^    parameter chainout_saturate_output_aclr = "NONE";$/;"	c
chainout_saturate_output_register	Library/altera_sim/altera_mf.v	/^    parameter chainout_saturate_output_register = "UNREGISTERED";$/;"	c
chainout_saturate_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter chainout_saturate_pipeline_aclr = "NONE";$/;"	c
chainout_saturate_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter chainout_saturate_pipeline_register = "UNREGISTERED";$/;"	c
chainout_saturate_register	Library/altera_sim/altera_mf.v	/^    parameter chainout_saturate_register = "UNREGISTERED";$/;"	c
chainout_saturation	Library/altera_sim/altera_mf.v	/^    parameter chainout_saturation = "NO";$/;"	c
chainout_saturation_position	Library/altera_sim/altera_mf.v	/^    parameter chainout_saturation_position = (chainout_saturation != "NO") ?$/;"	c
channel_address_width	Library/altera_sim/altera_mf.v	/^        parameter channel_address_width = 1;$/;"	c
channel_address_width	Library/altera_sim/altera_mf.v	/^  parameter channel_address_width = 3,$/;"	c
char_idx	Library/altera_sim/altera_mf.v	/^    integer   char_idx;       \/\/ character_loop index$/;"	r
character	Library/altera_sim/altera_mf.v	/^        input [7 : 0] character;$/;"	p
character_count	Library/altera_sim/220model.v	/^    integer character_count;$/;"	r
character_count	Library/altera_sim/altera_mf.v	/^    integer character_count;$/;"	r
charge_pump_curr_arr	Library/altera_sim/altera_mf.v	/^    integer charge_pump_curr_arr[0:15];$/;"	r
charge_pump_current	Library/altera_sim/altera_mf.v	/^    parameter charge_pump_current = 0;$/;"	c
charge_pump_current	Library/altera_sim/altera_mf.v	/^    parameter charge_pump_current = 10;$/;"	c
charge_pump_current	Library/altera_sim/altera_mf.v	/^    parameter charge_pump_current = 52;$/;"	c
charge_pump_current	Library/altera_sim/altera_mf.v	/^parameter   charge_pump_current = 2;$/;"	c
charge_pump_current_bits	Library/altera_sim/altera_mf.v	/^parameter charge_pump_current_bits = 0;$/;"	c
charge_pump_current_bits	Library/altera_sim/altera_mf.v	/^parameter charge_pump_current_bits = 9999;$/;"	c
check_simultaneous_read_write	Library/altera_sim/altera_mf.v	/^    parameter check_simultaneous_read_write =   (((operation_mode == "BIDIR_DUAL_PORT") || (operation_mode == "DUAL_PORT")) && $/;"	c
cho_rnd_bit_cnt	Library/altera_sim/altera_mf.v	/^    integer cho_rnd_bit_cnt;$/;"	r
cho_round_happen	Library/altera_sim/altera_mf.v	/^    reg cho_round_happen;$/;"	r
cho_sat_all_bit_cnt	Library/altera_sim/altera_mf.v	/^    integer cho_sat_all_bit_cnt;$/;"	r
cho_sat_bit_cnt	Library/altera_sim/altera_mf.v	/^    integer cho_sat_bit_cnt;$/;"	r
cho_sat_bits_or	Library/altera_sim/altera_mf.v	/^    reg cho_sat_bits_or;$/;"	r
cho_stick_bits_or	Library/altera_sim/altera_mf.v	/^    reg cho_stick_bits_or;$/;"	r
chout_shftrot_reg	Library/altera_sim/altera_mf.v	/^    reg [int_width_result: 0] chout_shftrot_reg;$/;"	r
cin	Library/altera_sim/220model.v	/^    input  cin;$/;"	p
cin	Library/altera_sim/220model.v	/^    tri1 cin;$/;"	n
cin	Library/altera_sim/altera_mf.v	/^    input cin;$/;"	p
cin_int	Library/altera_sim/altera_mf.v	/^    reg cin_int;$/;"	r
clk	Library/altera_sim/altera_mf.v	/^    input   clk;$/;"	p
clk	Library/altera_sim/altera_mf.v	/^    input clk;$/;"	p
clk	Library/altera_sim/altera_mf.v	/^    output [4:0] clk;$/;"	p
clk	Library/altera_sim/altera_mf.v	/^    output [5:0] clk;$/;"	p
clk	Library/altera_sim/altera_mf.v	/^    output [9:0] clk;$/;"	p
clk	Library/altera_sim/altera_mf.v	/^    tri1 clk;$/;"	n
clk	Library/altera_sim/altera_mf.v	/^output        [width_clock-1:0] clk;$/;"	p
clk	Library/rtl_logic/edge_detect.v	/^	input							clk,$/;"	p
clk	Library/rtl_logic/fifo_gen.v	/^	input												clk,$/;"	p
clk	Library/rtl_logic/ram_gen.v	/^	input												clk,$/;"	p
clk	Library/rtl_logic/sync_ff.v	/^	input										clk,$/;"	p
clk	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	output   [4:0]  clk;$/;"	p
clk	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	output   [4:0]  clk;$/;"	p
clk	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	output   [4:0]  clk;$/;"	p
clk	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	output   [4:0]  clk;$/;"	p
clk	User/Verilog/fifo_controller/fifo_rd.v	/^	input							clk,$/;"	p
clk	User/Verilog/fifo_controller/fifo_wr.v	/^	input 						clk,$/;"	p
clk	User/Verilog/key/key.v	/^	input							clk,$/;"	p
clk	User/Verilog/led_top.v	/^	input											clk,$/;"	p
clk	User/Verilog/ram_controller/ram_data_check.v	/^	input									clk,$/;"	p
clk	User/Verilog/ram_controller/ram_rd.v	/^	input							clk,$/;"	p
clk	User/Verilog/ram_controller/ram_wr.v	/^	input 						clk,$/;"	p
clk0	Library/altera_sim/altera_mf.v	/^    wire clk0;$/;"	n
clk0_count	Library/altera_sim/altera_mf.v	/^    integer clk0_count;$/;"	r
clk0_counter	Library/altera_sim/altera_mf.v	/^    parameter clk0_counter = "c0";$/;"	c
clk0_counter	Library/altera_sim/altera_mf.v	/^    parameter clk0_counter = "g0";$/;"	c
clk0_counter	Library/altera_sim/altera_mf.v	/^    parameter clk0_counter = "unused";$/;"	c
clk0_counter	Library/altera_sim/altera_mf.v	/^parameter   clk0_counter        = "g0" ;$/;"	c
clk0_cycles_per_sync_period	Library/altera_sim/altera_mf.v	/^integer clk0_cycles_per_sync_period;$/;"	r
clk0_div	Library/altera_sim/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p
clk0_div	Library/altera_sim/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r
clk0_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk0_div_factor_diff;$/;"	r
clk0_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk0_div_factor_int;$/;"	r
clk0_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk0_div_factor_real;$/;"	r
clk0_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk0_divide_by                       = 0;$/;"	c
clk0_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk0_divide_by                       = 1;$/;"	c
clk0_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk0_divide_by = 1;$/;"	c
clk0_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk0_divide_by          = 1;$/;"	c
clk0_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk0_duty_cycle                      = 50;$/;"	c
clk0_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk0_duty_cycle = 50;$/;"	c
clk0_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk0_duty_cycle         = 50;$/;"	c
clk0_is_bad	Library/altera_sim/altera_mf.v	/^    reg clk0_is_bad;$/;"	r
clk0_mult	Library/altera_sim/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p
clk0_mult	Library/altera_sim/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r
clk0_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk0_multiply_by                     = 0;$/;"	c
clk0_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk0_multiply_by                     = 1;$/;"	c
clk0_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk0_multiply_by = 1;$/;"	c
clk0_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk0_multiply_by        = 1;$/;"	c
clk0_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk0_output_frequency                = 0;$/;"	c
clk0_output_frequency	Library/altera_sim/altera_mf.v	/^parameter   clk0_output_frequency   = 0;$/;"	c
clk0_phase_delay	Library/altera_sim/altera_mf.v	/^time clk0_phase_delay;$/;"	r
clk0_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk0_phase_shift                     = "0";$/;"	c
clk0_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk0_phase_shift = 0;$/;"	c
clk0_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk0_phase_shift        = "0";$/;"	c
clk0_phase_shift_num	Library/altera_sim/altera_mf.v	/^    parameter clk0_phase_shift_num = 0;$/;"	c
clk0_synchronizing_period	Library/altera_sim/altera_mf.v	/^time clk0_synchronizing_period;$/;"	r
clk0_time_delay	Library/altera_sim/altera_mf.v	/^    parameter clk0_time_delay = 0;$/;"	c
clk0_time_delay	Library/altera_sim/altera_mf.v	/^parameter   clk0_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c
clk0_tmp	Library/altera_sim/altera_mf.v	/^    wire clk0_tmp;$/;"	n
clk0_tmp	Library/altera_sim/altera_mf.v	/^reg clk0_tmp;$/;"	r
clk0_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk0_use_even_counter_mode = "off";$/;"	c
clk0_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk0_use_even_counter_mode    = "OFF";$/;"	c
clk0_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk0_use_even_counter_value = "off";$/;"	c
clk0_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk0_use_even_counter_value   = "OFF";$/;"	c
clk0_used	Library/altera_sim/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p
clk0_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r
clk1	Library/altera_sim/altera_mf.v	/^    wire clk1;$/;"	n
clk1_cnt	Library/rtl_logic/clock_gen.v	/^reg	[N\/2:0]					clk1_cnt;$/;"	r
clk1_count	Library/altera_sim/altera_mf.v	/^    integer clk1_count;$/;"	r
clk1_counter	Library/altera_sim/altera_mf.v	/^    parameter clk1_counter = "c1";$/;"	c
clk1_counter	Library/altera_sim/altera_mf.v	/^    parameter clk1_counter = "g1";$/;"	c
clk1_counter	Library/altera_sim/altera_mf.v	/^    parameter clk1_counter = "unused";$/;"	c
clk1_counter	Library/altera_sim/altera_mf.v	/^parameter   clk1_counter        = "g1" ;$/;"	c
clk1_cycles_per_sync_period	Library/altera_sim/altera_mf.v	/^integer clk1_cycles_per_sync_period;$/;"	r
clk1_div	Library/altera_sim/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p
clk1_div	Library/altera_sim/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r
clk1_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk1_div_factor_diff;$/;"	r
clk1_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk1_div_factor_int;$/;"	r
clk1_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk1_div_factor_real;$/;"	r
clk1_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk1_divide_by                       = 0;$/;"	c
clk1_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk1_divide_by                       = 1;$/;"	c
clk1_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk1_divide_by = 1;$/;"	c
clk1_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk1_divide_by          = 1;$/;"	c
clk1_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk1_duty_cycle                      = 50;$/;"	c
clk1_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk1_duty_cycle = 50;$/;"	c
clk1_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk1_duty_cycle         = 50;$/;"	c
clk1_is_bad	Library/altera_sim/altera_mf.v	/^    reg clk1_is_bad;$/;"	r
clk1_mult	Library/altera_sim/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p
clk1_mult	Library/altera_sim/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r
clk1_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk1_multiply_by                     = 0;$/;"	c
clk1_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk1_multiply_by                     = 1;$/;"	c
clk1_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk1_multiply_by = 1;$/;"	c
clk1_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk1_multiply_by        = 1;$/;"	c
clk1_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk1_output_frequency                = 0;$/;"	c
clk1_output_frequency	Library/altera_sim/altera_mf.v	/^parameter   clk1_output_frequency   = 0;$/;"	c
clk1_phase_delay	Library/altera_sim/altera_mf.v	/^time clk1_phase_delay;$/;"	r
clk1_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk1_phase_shift                     = "0";$/;"	c
clk1_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk1_phase_shift = 0;$/;"	c
clk1_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk1_phase_shift        = "0";$/;"	c
clk1_phase_shift_num	Library/altera_sim/altera_mf.v	/^    parameter clk1_phase_shift_num = 0;$/;"	c
clk1_synchronizing_period	Library/altera_sim/altera_mf.v	/^time clk1_synchronizing_period;$/;"	r
clk1_time_delay	Library/altera_sim/altera_mf.v	/^    parameter clk1_time_delay = 0;$/;"	c
clk1_time_delay	Library/altera_sim/altera_mf.v	/^parameter   clk1_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c
clk1_tmp	Library/altera_sim/altera_mf.v	/^    wire clk1_tmp;$/;"	n
clk1_tmp	Library/altera_sim/altera_mf.v	/^reg clk1_tmp;$/;"	r
clk1_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk1_use_even_counter_mode = "off";$/;"	c
clk1_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk1_use_even_counter_mode    = "OFF";$/;"	c
clk1_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk1_use_even_counter_value = "off";$/;"	c
clk1_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk1_use_even_counter_value   = "OFF";$/;"	c
clk1_used	Library/altera_sim/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p
clk1_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r
clk2	Library/altera_sim/altera_mf.v	/^    wire clk2;$/;"	n
clk2_cnt	Library/rtl_logic/clock_gen.v	/^reg	[N\/2:0]					clk2_cnt;$/;"	r
clk2_counter	Library/altera_sim/altera_mf.v	/^    parameter clk2_counter = "c2";$/;"	c
clk2_counter	Library/altera_sim/altera_mf.v	/^    parameter clk2_counter = "g2";$/;"	c
clk2_counter	Library/altera_sim/altera_mf.v	/^    parameter clk2_counter = "unused";$/;"	c
clk2_counter	Library/altera_sim/altera_mf.v	/^parameter   clk2_counter        = "g2" ;$/;"	c
clk2_cycles_per_sync_period	Library/altera_sim/altera_mf.v	/^integer clk2_cycles_per_sync_period;$/;"	r
clk2_div	Library/altera_sim/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p
clk2_div	Library/altera_sim/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r
clk2_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk2_div_factor_diff;$/;"	r
clk2_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk2_div_factor_int;$/;"	r
clk2_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk2_div_factor_real;$/;"	r
clk2_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk2_divide_by                       = 0;$/;"	c
clk2_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk2_divide_by                       = 1;$/;"	c
clk2_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk2_divide_by = 1;$/;"	c
clk2_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk2_divide_by          = 1;$/;"	c
clk2_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk2_duty_cycle                      = 50;$/;"	c
clk2_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk2_duty_cycle = 50;$/;"	c
clk2_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk2_duty_cycle         = 50;$/;"	c
clk2_mult	Library/altera_sim/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p
clk2_mult	Library/altera_sim/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r
clk2_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk2_multiply_by                     = 0;$/;"	c
clk2_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk2_multiply_by                     = 1;$/;"	c
clk2_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk2_multiply_by = 1;$/;"	c
clk2_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk2_multiply_by        = 1;$/;"	c
clk2_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk2_output_frequency                = 0;$/;"	c
clk2_output_frequency	Library/altera_sim/altera_mf.v	/^parameter   clk2_output_frequency   = 0;$/;"	c
clk2_phase_delay	Library/altera_sim/altera_mf.v	/^time clk2_phase_delay;$/;"	r
clk2_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk2_phase_shift                     = "0";$/;"	c
clk2_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk2_phase_shift = 0;$/;"	c
clk2_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk2_phase_shift        = "0";$/;"	c
clk2_phase_shift_num	Library/altera_sim/altera_mf.v	/^    parameter clk2_phase_shift_num = 0;$/;"	c
clk2_synchronizing_period	Library/altera_sim/altera_mf.v	/^time clk2_synchronizing_period;$/;"	r
clk2_time_delay	Library/altera_sim/altera_mf.v	/^    parameter clk2_time_delay = 0;$/;"	c
clk2_time_delay	Library/altera_sim/altera_mf.v	/^parameter   clk2_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c
clk2_tmp	Library/altera_sim/altera_mf.v	/^    wire clk2_tmp;$/;"	n
clk2_tmp	Library/altera_sim/altera_mf.v	/^reg clk2_tmp;$/;"	r
clk2_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk2_use_even_counter_mode = "off";$/;"	c
clk2_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk2_use_even_counter_mode    = "OFF";$/;"	c
clk2_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk2_use_even_counter_value = "off";$/;"	c
clk2_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk2_use_even_counter_value   = "OFF";$/;"	c
clk2_used	Library/altera_sim/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p
clk2_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r
clk3	Library/altera_sim/altera_mf.v	/^    wire clk3;$/;"	n
clk3_counter	Library/altera_sim/altera_mf.v	/^    parameter clk3_counter = "c3";$/;"	c
clk3_counter	Library/altera_sim/altera_mf.v	/^    parameter clk3_counter = "g3";$/;"	c
clk3_counter	Library/altera_sim/altera_mf.v	/^    parameter clk3_counter = "unused";$/;"	c
clk3_counter	Library/altera_sim/altera_mf.v	/^parameter   clk3_counter        = "g3" ;$/;"	c
clk3_div	Library/altera_sim/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p
clk3_div	Library/altera_sim/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r
clk3_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk3_div_factor_diff;$/;"	r
clk3_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk3_div_factor_int;$/;"	r
clk3_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk3_div_factor_real;$/;"	r
clk3_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk3_divide_by                       = 0;$/;"	c
clk3_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk3_divide_by                       = 1;$/;"	c
clk3_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk3_divide_by = 1;$/;"	c
clk3_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk3_divide_by          = 1;$/;"	c
clk3_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk3_duty_cycle                      = 50;$/;"	c
clk3_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk3_duty_cycle = 50;$/;"	c
clk3_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk3_duty_cycle         = 50;$/;"	c
clk3_mult	Library/altera_sim/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p
clk3_mult	Library/altera_sim/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r
clk3_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk3_multiply_by                     = 0;$/;"	c
clk3_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk3_multiply_by                     = 1;$/;"	c
clk3_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk3_multiply_by = 1;$/;"	c
clk3_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk3_multiply_by        = 1;$/;"	c
clk3_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk3_output_frequency                = 0;$/;"	c
clk3_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk3_phase_shift                     = "0";$/;"	c
clk3_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk3_phase_shift = 0;$/;"	c
clk3_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk3_phase_shift        = "0";$/;"	c
clk3_phase_shift_num	Library/altera_sim/altera_mf.v	/^    parameter clk3_phase_shift_num = 0;$/;"	c
clk3_time_delay	Library/altera_sim/altera_mf.v	/^    parameter clk3_time_delay = 0;$/;"	c
clk3_time_delay	Library/altera_sim/altera_mf.v	/^parameter   clk3_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c
clk3_tmp	Library/altera_sim/altera_mf.v	/^    wire clk3_tmp;$/;"	n
clk3_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk3_use_even_counter_mode = "off";$/;"	c
clk3_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk3_use_even_counter_mode    = "OFF";$/;"	c
clk3_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk3_use_even_counter_value = "off";$/;"	c
clk3_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk3_use_even_counter_value   = "OFF";$/;"	c
clk3_used	Library/altera_sim/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p
clk3_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r
clk4	Library/altera_sim/altera_mf.v	/^    wire clk4;$/;"	n
clk4_counter	Library/altera_sim/altera_mf.v	/^    parameter clk4_counter = "c4";$/;"	c
clk4_counter	Library/altera_sim/altera_mf.v	/^    parameter clk4_counter = "l0";$/;"	c
clk4_counter	Library/altera_sim/altera_mf.v	/^    parameter clk4_counter = "unused";$/;"	c
clk4_counter	Library/altera_sim/altera_mf.v	/^parameter   clk4_counter        = "l0" ;$/;"	c
clk4_div	Library/altera_sim/altera_mf.v	/^        input clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	p
clk4_div	Library/altera_sim/altera_mf.v	/^        integer clk0_div,  clk1_div,  clk2_div,  clk3_div,  clk4_div;$/;"	r
clk4_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk4_div_factor_diff;$/;"	r
clk4_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk4_div_factor_int;$/;"	r
clk4_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk4_div_factor_real;$/;"	r
clk4_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk4_divide_by                       = 0;$/;"	c
clk4_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk4_divide_by                       = 1;$/;"	c
clk4_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk4_divide_by = 1;$/;"	c
clk4_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk4_divide_by          = 1;$/;"	c
clk4_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk4_duty_cycle                      = 50;$/;"	c
clk4_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk4_duty_cycle = 50;$/;"	c
clk4_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk4_duty_cycle         = 50;$/;"	c
clk4_mult	Library/altera_sim/altera_mf.v	/^        input clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	p
clk4_mult	Library/altera_sim/altera_mf.v	/^        integer clk0_mult, clk1_mult, clk2_mult, clk3_mult, clk4_mult;$/;"	r
clk4_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk4_multiply_by                     = 0;$/;"	c
clk4_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk4_multiply_by                     = 1;$/;"	c
clk4_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk4_multiply_by = 1;$/;"	c
clk4_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk4_multiply_by        = 1;$/;"	c
clk4_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk4_output_frequency                = 0;$/;"	c
clk4_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk4_phase_shift                     = "0";$/;"	c
clk4_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk4_phase_shift = 0;$/;"	c
clk4_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk4_phase_shift        = "0";$/;"	c
clk4_phase_shift_num	Library/altera_sim/altera_mf.v	/^    parameter clk4_phase_shift_num = 0;$/;"	c
clk4_time_delay	Library/altera_sim/altera_mf.v	/^    parameter clk4_time_delay = 0;$/;"	c
clk4_time_delay	Library/altera_sim/altera_mf.v	/^parameter   clk4_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c
clk4_tmp	Library/altera_sim/altera_mf.v	/^    wire clk4_tmp;$/;"	n
clk4_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk4_use_even_counter_mode = "off";$/;"	c
clk4_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk4_use_even_counter_mode    = "OFF";$/;"	c
clk4_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk4_use_even_counter_value = "off";$/;"	c
clk4_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk4_use_even_counter_value   = "OFF";$/;"	c
clk4_used	Library/altera_sim/altera_mf.v	/^        input clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	p
clk4_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk0_used,  clk1_used,  clk2_used,  clk3_used,  clk4_used;$/;"	r
clk5	Library/altera_sim/altera_mf.v	/^    wire clk5;$/;"	n
clk5_counter	Library/altera_sim/altera_mf.v	/^    parameter clk5_counter = "c5";$/;"	c
clk5_counter	Library/altera_sim/altera_mf.v	/^    parameter clk5_counter = "l1";$/;"	c
clk5_counter	Library/altera_sim/altera_mf.v	/^    parameter clk5_counter = "unused";$/;"	c
clk5_counter	Library/altera_sim/altera_mf.v	/^parameter   clk5_counter        = "l1" ;$/;"	c
clk5_div	Library/altera_sim/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p
clk5_div	Library/altera_sim/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r
clk5_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk5_div_factor_diff;$/;"	r
clk5_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk5_div_factor_int;$/;"	r
clk5_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk5_div_factor_real;$/;"	r
clk5_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk5_divide_by                       = 0;$/;"	c
clk5_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk5_divide_by                       = 1;$/;"	c
clk5_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk5_divide_by = 1;$/;"	c
clk5_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk5_divide_by          = 1;$/;"	c
clk5_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk5_duty_cycle                      = 50;$/;"	c
clk5_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk5_duty_cycle = 50;$/;"	c
clk5_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk5_duty_cycle         = 50;$/;"	c
clk5_mult	Library/altera_sim/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p
clk5_mult	Library/altera_sim/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r
clk5_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk5_multiply_by                     = 0;$/;"	c
clk5_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk5_multiply_by                     = 1;$/;"	c
clk5_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk5_multiply_by = 1;$/;"	c
clk5_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk5_multiply_by        = 1;$/;"	c
clk5_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk5_output_frequency                = 0;$/;"	c
clk5_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk5_phase_shift                     = "0";$/;"	c
clk5_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk5_phase_shift = 0;$/;"	c
clk5_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk5_phase_shift        = "0";$/;"	c
clk5_time_delay	Library/altera_sim/altera_mf.v	/^    parameter clk5_time_delay = 0;$/;"	c
clk5_time_delay	Library/altera_sim/altera_mf.v	/^parameter   clk5_time_delay         = "0";  \/\/ For stratix pll use only$/;"	c
clk5_tmp	Library/altera_sim/altera_mf.v	/^    wire clk5_tmp;$/;"	n
clk5_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk5_use_even_counter_mode = "off";$/;"	c
clk5_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk5_use_even_counter_mode    = "OFF";$/;"	c
clk5_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk5_use_even_counter_value = "off";$/;"	c
clk5_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk5_use_even_counter_value   = "OFF";$/;"	c
clk5_used	Library/altera_sim/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p
clk5_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r
clk6_counter	Library/altera_sim/altera_mf.v	/^    parameter clk6_counter = "unused";$/;"	c
clk6_counter	Library/altera_sim/altera_mf.v	/^parameter   clk6_counter        = "c6" ;$/;"	c
clk6_div	Library/altera_sim/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p
clk6_div	Library/altera_sim/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r
clk6_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk6_div_factor_diff;$/;"	r
clk6_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk6_div_factor_int;$/;"	r
clk6_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk6_div_factor_real;$/;"	r
clk6_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk6_divide_by                       = 0;$/;"	c
clk6_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk6_divide_by          = 1;$/;"	c
clk6_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk6_duty_cycle                      = 50;$/;"	c
clk6_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk6_duty_cycle         = 50;$/;"	c
clk6_mult	Library/altera_sim/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p
clk6_mult	Library/altera_sim/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r
clk6_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk6_multiply_by                     = 0;$/;"	c
clk6_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk6_multiply_by        = 1;$/;"	c
clk6_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk6_output_frequency                = 0;$/;"	c
clk6_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk6_phase_shift                     = "0";$/;"	c
clk6_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk6_phase_shift        = "0";$/;"	c
clk6_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk6_use_even_counter_mode = "off";$/;"	c
clk6_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk6_use_even_counter_mode    = "OFF";$/;"	c
clk6_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk6_use_even_counter_value = "off";$/;"	c
clk6_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk6_use_even_counter_value   = "OFF";$/;"	c
clk6_used	Library/altera_sim/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p
clk6_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r
clk7_counter	Library/altera_sim/altera_mf.v	/^    parameter clk7_counter = "unused";$/;"	c
clk7_counter	Library/altera_sim/altera_mf.v	/^parameter   clk7_counter        = "c7" ;$/;"	c
clk7_div	Library/altera_sim/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p
clk7_div	Library/altera_sim/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r
clk7_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk7_div_factor_diff;$/;"	r
clk7_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk7_div_factor_int;$/;"	r
clk7_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk7_div_factor_real;$/;"	r
clk7_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk7_divide_by                       = 0;$/;"	c
clk7_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk7_divide_by          = 1;$/;"	c
clk7_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk7_duty_cycle                      = 50;$/;"	c
clk7_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk7_duty_cycle         = 50;$/;"	c
clk7_mult	Library/altera_sim/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p
clk7_mult	Library/altera_sim/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r
clk7_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk7_multiply_by                     = 0;$/;"	c
clk7_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk7_multiply_by        = 1;$/;"	c
clk7_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk7_output_frequency                = 0;$/;"	c
clk7_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk7_phase_shift                     = "0";$/;"	c
clk7_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk7_phase_shift        = "0";$/;"	c
clk7_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk7_use_even_counter_mode = "off";$/;"	c
clk7_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk7_use_even_counter_mode    = "OFF";$/;"	c
clk7_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk7_use_even_counter_value = "off";$/;"	c
clk7_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk7_use_even_counter_value   = "OFF";$/;"	c
clk7_used	Library/altera_sim/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p
clk7_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r
clk8_counter	Library/altera_sim/altera_mf.v	/^    parameter clk8_counter = "unused";$/;"	c
clk8_counter	Library/altera_sim/altera_mf.v	/^parameter   clk8_counter        = "c8" ;$/;"	c
clk8_div	Library/altera_sim/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p
clk8_div	Library/altera_sim/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r
clk8_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk8_div_factor_diff;$/;"	r
clk8_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk8_div_factor_int;$/;"	r
clk8_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk8_div_factor_real;$/;"	r
clk8_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk8_divide_by                       = 0;$/;"	c
clk8_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk8_divide_by          = 1;$/;"	c
clk8_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk8_duty_cycle                      = 50;$/;"	c
clk8_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk8_duty_cycle         = 50;$/;"	c
clk8_mult	Library/altera_sim/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p
clk8_mult	Library/altera_sim/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r
clk8_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk8_multiply_by                     = 0;$/;"	c
clk8_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk8_multiply_by        = 1;$/;"	c
clk8_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk8_output_frequency                = 0;$/;"	c
clk8_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk8_phase_shift                     = "0";$/;"	c
clk8_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk8_phase_shift        = "0";$/;"	c
clk8_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk8_use_even_counter_mode = "off";$/;"	c
clk8_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk8_use_even_counter_mode    = "OFF";$/;"	c
clk8_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk8_use_even_counter_value = "off";$/;"	c
clk8_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk8_use_even_counter_value   = "OFF";$/;"	c
clk8_used	Library/altera_sim/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p
clk8_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r
clk9_counter	Library/altera_sim/altera_mf.v	/^    parameter clk9_counter = "unused";$/;"	c
clk9_counter	Library/altera_sim/altera_mf.v	/^parameter   clk9_counter        = "c9" ;$/;"	c
clk9_div	Library/altera_sim/altera_mf.v	/^        input clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	p
clk9_div	Library/altera_sim/altera_mf.v	/^        integer clk5_div,  clk6_div,  clk7_div,  clk8_div,  clk9_div;$/;"	r
clk9_div_factor_diff	Library/altera_sim/altera_mf.v	/^        real    clk9_div_factor_diff;$/;"	r
clk9_div_factor_int	Library/altera_sim/altera_mf.v	/^        integer clk9_div_factor_int;$/;"	r
clk9_div_factor_real	Library/altera_sim/altera_mf.v	/^        real    clk9_div_factor_real;$/;"	r
clk9_divide_by	Library/altera_sim/altera_mf.v	/^    parameter clk9_divide_by                       = 0;$/;"	c
clk9_divide_by	Library/altera_sim/altera_mf.v	/^parameter   clk9_divide_by          = 1;$/;"	c
clk9_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter clk9_duty_cycle                      = 50;$/;"	c
clk9_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   clk9_duty_cycle         = 50;$/;"	c
clk9_mult	Library/altera_sim/altera_mf.v	/^        input clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	p
clk9_mult	Library/altera_sim/altera_mf.v	/^        integer clk5_mult, clk6_mult, clk7_mult, clk8_mult, clk9_mult;$/;"	r
clk9_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter clk9_multiply_by                     = 0;$/;"	c
clk9_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   clk9_multiply_by        = 1;$/;"	c
clk9_output_frequency	Library/altera_sim/altera_mf.v	/^    parameter clk9_output_frequency                = 0;$/;"	c
clk9_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter clk9_phase_shift                     = "0";$/;"	c
clk9_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   clk9_phase_shift        = "0";$/;"	c
clk9_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter clk9_use_even_counter_mode = "off";$/;"	c
clk9_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^parameter   clk9_use_even_counter_mode    = "OFF";$/;"	c
clk9_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter clk9_use_even_counter_value = "off";$/;"	c
clk9_use_even_counter_value	Library/altera_sim/altera_mf.v	/^parameter   clk9_use_even_counter_value   = "OFF";$/;"	c
clk9_used	Library/altera_sim/altera_mf.v	/^        input clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	p
clk9_used	Library/altera_sim/altera_mf.v	/^        reg[160:1] clk5_used,  clk6_used,  clk7_used,  clk8_used,  clk9_used;$/;"	r
clk_25m	User/Verilog/fifo_controller/fifo_top.v	/^	input							clk_25m,$/;"	p
clk_25m	User/Verilog/ram_controller/ram_top.v	/^	input							clk_25m,$/;"	p
clk_25m	User/Verilog/top.v	/^wire								clk_25m;$/;"	n
clk_50m	User/Verilog/clock_tree.v	/^	output						clk_50m,$/;"	p
clk_50m	User/Verilog/top.v	/^wire								clk_50m;$/;"	n
clk_a	Library/rtl_logic/ram_gen.v	/^	input												clk_a,$/;"	p
clk_check	Library/altera_sim/altera_mf.v	/^reg clk_check;$/;"	r
clk_cnt	Library/rtl_logic/clock_gen.v	/^reg	[N\/2-1:0]				clk_cnt;$/;"	r
clk_cnt0	Library/altera_sim/altera_mf.v	/^integer clk_cnt0;$/;"	r
clk_cnt1	Library/altera_sim/altera_mf.v	/^integer clk_cnt1;$/;"	r
clk_cnt2	Library/altera_sim/altera_mf.v	/^integer clk_cnt2;$/;"	r
clk_cnt_ext	Library/altera_sim/altera_mf.v	/^integer clk_cnt_ext;$/;"	r
clk_divide	Library/altera_sim/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p
clk_divide	Library/altera_sim/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r
clk_divide_by	Library/altera_sim/altera_mf.v	/^parameter clk_divide_by =1;$/;"	c
clk_divisor	Library/altera_sim/altera_mf.v	/^    parameter    clk_divisor    =    1;$/;"	c
clk_en	Library/altera_sim/220model.v	/^    input  clk_en;$/;"	p
clk_en	Library/altera_sim/220model.v	/^    tri1 clk_en;$/;"	n
clk_en	Library/altera_sim/altera_mf.v	/^    input  clk_en;$/;"	p
clk_en	Library/altera_sim/altera_mf.v	/^    input clk_en;$/;"	p
clk_en	Library/altera_sim/altera_mf.v	/^    tri1 clk_en;$/;"	n
clk_even_division	Library/rtl_logic/clock_gen.v	/^module clk_even_division$/;"	m
clk_last_valid_value	Library/altera_sim/altera_mf.v	/^    reg clk_last_valid_value;$/;"	r
clk_last_value	Library/altera_sim/altera_mf.v	/^    reg clk_last_value;$/;"	r
clk_last_value	Library/altera_sim/altera_mf.v	/^reg clk_last_value;$/;"	r
clk_locked_cnt	Library/rtl_logic/clock_gen.v	/^reg	[3:0]						clk_locked_cnt;$/;"	r
clk_mult	Library/altera_sim/altera_mf.v	/^    input clk_divide, clk_mult, M, N;$/;"	p
clk_mult	Library/altera_sim/altera_mf.v	/^    integer clk_divide, clk_mult, M, N;$/;"	r
clk_num	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] clk_num[0:4];$/;"	r
clk_num	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] clk_num[0:9];$/;"	r
clk_odd_division	Library/rtl_logic/clock_gen.v	/^module clk_odd_division$/;"	m
clk_out	Library/altera_sim/altera_mf.v	/^    wire [4:0] clk_out;$/;"	n
clk_out	Library/altera_sim/altera_mf.v	/^    wire [5:0] clk_out;$/;"	n
clk_out	Library/altera_sim/altera_mf.v	/^    wire [9:0] clk_out;$/;"	n
clk_out_pfd	Library/altera_sim/altera_mf.v	/^    wire [4:0] clk_tmp, clk_out_pfd;$/;"	n
clk_out_pfd	Library/altera_sim/altera_mf.v	/^    wire [9:0] clk_tmp, clk_out_pfd;$/;"	n
clk_per_tolerance	Library/altera_sim/altera_mf.v	/^integer clk_per_tolerance;$/;"	r
clk_period	Library/altera_sim/altera_mf.v	/^    real clk_period, last_clk_period;$/;"	r
clk_shift	Library/rtl_logic/clock_gen.v	/^module clk_shift$/;"	m
clk_src_is_pll	Library/altera_sim/altera_mf.v	/^    parameter clk_src_is_pll = "off";$/;"	c
clk_time_delay	Library/altera_sim/altera_mf.v	/^    input clk_time_delay, m_time_delay, n_time_delay;$/;"	p
clk_time_delay	Library/altera_sim/altera_mf.v	/^    integer clk_time_delay, m_time_delay, n_time_delay;$/;"	r
clk_tmp	Library/altera_sim/altera_mf.v	/^    wire [4:0] clk_tmp, clk_out_pfd;$/;"	n
clk_tmp	Library/altera_sim/altera_mf.v	/^    wire [5:0] clk_tmp;$/;"	n
clk_tmp	Library/altera_sim/altera_mf.v	/^    wire [9:0] clk_tmp, clk_out_pfd;$/;"	n
clk_tmp	Library/altera_sim/altera_mf.v	/^wire[9:0] clk_tmp;$/;"	n
clk_wire	Library/altera_sim/altera_mf.v	/^wire[9:0] clk_wire;$/;"	n
clkbad	Library/altera_sim/altera_mf.v	/^    output [1:0] clkbad;$/;"	p
clkbad	Library/altera_sim/altera_mf.v	/^output        [1:0] clkbad;$/;"	p
clkbad_wire	Library/altera_sim/altera_mf.v	/^wire[1:0] clkbad_wire;$/;"	n
clken	Library/altera_sim/220model.v	/^    input  clken;$/;"	p
clken	Library/altera_sim/220model.v	/^    input clken;$/;"	p
clken	Library/altera_sim/220model.v	/^    tri1   clken;$/;"	n
clken	Library/altera_sim/220model.v	/^    tri1 clken;$/;"	n
clken	Library/altera_sim/altera_mf.v	/^    input clken;                    \/\/ Clock enable for the clock port$/;"	p
clken	Library/altera_sim/altera_mf.v	/^    input clken;                \/\/ Default = 1$/;"	p
clken	Library/altera_sim/altera_mf.v	/^    tri1 clken;$/;"	n
clken_int	Library/altera_sim/altera_mf.v	/^    tri1 clken_int;$/;"	n
clkena	Library/altera_sim/altera_mf.v	/^    input [5:0] clkena;$/;"	p
clkena	Library/altera_sim/altera_mf.v	/^input       [5:0] clkena;$/;"	p
clkena0_ipd	Library/altera_sim/altera_mf.v	/^    wire clkena0_ipd;$/;"	n
clkena1_ipd	Library/altera_sim/altera_mf.v	/^    wire clkena1_ipd;$/;"	n
clkena2_ipd	Library/altera_sim/altera_mf.v	/^    wire clkena2_ipd;$/;"	n
clkena3_ipd	Library/altera_sim/altera_mf.v	/^    wire clkena3_ipd;$/;"	n
clkena4_ipd	Library/altera_sim/altera_mf.v	/^    wire clkena4_ipd;$/;"	n
clkena5_ipd	Library/altera_sim/altera_mf.v	/^    wire clkena5_ipd;$/;"	n
clkena_pullup	Library/altera_sim/altera_mf.v	/^tri1 [5:0] clkena_pullup;$/;"	n
clkin	Library/altera_sim/altera_mf.v	/^input clkin;$/;"	p
clkloss	Library/altera_sim/altera_mf.v	/^    output clkloss;$/;"	p
clkloss	Library/altera_sim/altera_mf.v	/^output        clkloss;$/;"	p
clkloss_tmp	Library/altera_sim/altera_mf.v	/^    reg clkloss_tmp;$/;"	r
clkloss_wire	Library/altera_sim/altera_mf.v	/^wire clkloss_wire;$/;"	n
clkout_tmp	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] clkout_tmp;$/;"	r
clkswitch	Library/altera_sim/altera_mf.v	/^    input clkswitch;$/;"	p
clkswitch	Library/altera_sim/altera_mf.v	/^input       clkswitch;$/;"	p
clkswitch_ipd	Library/altera_sim/altera_mf.v	/^    wire clkswitch_ipd;$/;"	n
clkswitch_pulldown	Library/altera_sim/altera_mf.v	/^tri0 clkswitch_pulldown;$/;"	n
clock	Library/altera_sim/220model.v	/^    input  clock; $/;"	p
clock	Library/altera_sim/220model.v	/^    input  clock;$/;"	p
clock	Library/altera_sim/220model.v	/^    input clock;$/;"	p
clock	Library/altera_sim/220model.v	/^    tri0   clock;$/;"	n
clock	Library/altera_sim/220model.v	/^    tri0 clock;$/;"	n
clock	Library/altera_sim/altera_mf.v	/^        input   clock;$/;"	p
clock	Library/altera_sim/altera_mf.v	/^    input  clock;$/;"	p
clock	Library/altera_sim/altera_mf.v	/^    input clock;                    \/\/ Positive-edge triggered clock$/;"	p
clock	Library/altera_sim/altera_mf.v	/^    input clock;                \/\/ Required port$/;"	p
clock	Library/altera_sim/altera_mf.v	/^    input clock;$/;"	p
clock	Library/altera_sim/altera_mf.v	/^    tri1 clock;$/;"	n
clock	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   clock;$/;"	p
clock	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri0   clock;$/;"	n
clock0	Library/altera_sim/altera_mf.v	/^    input  clock0;$/;"	p
clock0	Library/altera_sim/altera_mf.v	/^    input clock0;$/;"	p
clock0	Library/altera_sim/altera_mf.v	/^    tri1 clock0;$/;"	n
clock0	Library/altera_sim/altera_mf.v	/^output clock0;$/;"	p
clock0	Library/altera_sim/altera_mf.v	/^reg clock0;$/;"	r
clock0	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   clock0;$/;"	p
clock0	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri1   clock0;$/;"	n
clock0	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input   clock0;$/;"	p
clock0	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	tri1   clock0;$/;"	n
clock0_boost	Library/altera_sim/altera_mf.v	/^parameter clock0_boost = 1;$/;"	c
clock0_divide	Library/altera_sim/altera_mf.v	/^parameter clock0_divide = 1;$/;"	c
clock0_settings	Library/altera_sim/altera_mf.v	/^parameter clock0_settings = "UNUSED";$/;"	c
clock0_time_delay	Library/altera_sim/altera_mf.v	/^parameter clock0_time_delay = "0";$/;"	c
clock1	Library/altera_sim/altera_mf.v	/^    input  clock1;$/;"	p
clock1	Library/altera_sim/altera_mf.v	/^    input clock1;$/;"	p
clock1	Library/altera_sim/altera_mf.v	/^output clock1;$/;"	p
clock1	Library/altera_sim/altera_mf.v	/^reg clock1;$/;"	r
clock1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   clock1;$/;"	p
clock1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri1   clock1;$/;"	n
clock1	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input   clock1;$/;"	p
clock1	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	tri1   clock1;$/;"	n
clock1_boost	Library/altera_sim/altera_mf.v	/^parameter clock1_boost = 1;$/;"	c
clock1_divide	Library/altera_sim/altera_mf.v	/^parameter clock1_divide = 1;$/;"	c
clock1_settings	Library/altera_sim/altera_mf.v	/^parameter clock1_settings = "UNUSED";$/;"	c
clock1_time_delay	Library/altera_sim/altera_mf.v	/^parameter clock1_time_delay = "0";$/;"	c
clock2	Library/altera_sim/altera_mf.v	/^    input clock2;$/;"	p
clock2	Library/altera_sim/altera_mf.v	/^output clock2;$/;"	p
clock2	Library/altera_sim/altera_mf.v	/^reg clock2;$/;"	r
clock2_boost	Library/altera_sim/altera_mf.v	/^parameter clock2_boost = 1;$/;"	c
clock2_divide	Library/altera_sim/altera_mf.v	/^parameter clock2_divide = 1;$/;"	c
clock2_settings	Library/altera_sim/altera_mf.v	/^parameter clock2_settings = "UNUSED";$/;"	c
clock2_time_delay	Library/altera_sim/altera_mf.v	/^parameter clock2_time_delay = "0";$/;"	c
clock3	Library/altera_sim/altera_mf.v	/^    input clock3;$/;"	p
clock_enable_core_a	Library/altera_sim/altera_mf.v	/^    parameter clock_enable_core_a = "USE_INPUT_CLKEN";$/;"	c
clock_enable_core_b	Library/altera_sim/altera_mf.v	/^    parameter clock_enable_core_b = "USE_INPUT_CLKEN";$/;"	c
clock_enable_input_a	Library/altera_sim/altera_mf.v	/^    parameter clock_enable_input_a  = "NORMAL";$/;"	c
clock_enable_input_b	Library/altera_sim/altera_mf.v	/^    parameter clock_enable_input_b  = "NORMAL";$/;"	c
clock_enable_output_a	Library/altera_sim/altera_mf.v	/^    parameter clock_enable_output_a = "NORMAL";$/;"	c
clock_enable_output_b	Library/altera_sim/altera_mf.v	/^    parameter clock_enable_output_b = "NORMAL";$/;"	c
clock_ext	Library/altera_sim/altera_mf.v	/^output clock_ext;$/;"	p
clock_ext	Library/altera_sim/altera_mf.v	/^reg clock_ext;$/;"	r
clock_ext_boost	Library/altera_sim/altera_mf.v	/^parameter clock_ext_boost = 1;$/;"	c
clock_ext_divide	Library/altera_sim/altera_mf.v	/^parameter clock_ext_divide = 1;$/;"	c
clock_ext_settings	Library/altera_sim/altera_mf.v	/^parameter clock_ext_settings = "UNUSED";$/;"	c
clock_ext_time_delay	Library/altera_sim/altera_mf.v	/^parameter clock_ext_time_delay = "0";$/;"	c
clock_tck	Library/altera_sim/altera_mf.v	/^    task clock_tck;$/;"	t
clock_tree	User/Verilog/clock_tree.v	/^module clock_tree$/;"	m
clocken0	Library/altera_sim/altera_mf.v	/^    input  clocken0;$/;"	p
clocken0	Library/altera_sim/altera_mf.v	/^    tri1 clocken0;$/;"	n
clocken1	Library/altera_sim/altera_mf.v	/^    input  clocken1;$/;"	p
clocken1	Library/altera_sim/altera_mf.v	/^    tri1 clocken1;$/;"	n
clocken1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   clocken1;$/;"	p
clocken1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri1   clocken1;$/;"	n
clocken2	Library/altera_sim/altera_mf.v	/^    input  clocken2;$/;"	p
clocken2	Library/altera_sim/altera_mf.v	/^    tri1 clocken2;$/;"	n
clocken3	Library/altera_sim/altera_mf.v	/^    input  clocken3;$/;"	p
clocken3	Library/altera_sim/altera_mf.v	/^    tri1 clocken3;$/;"	n
clocks_are_synchronized	Library/altera_sim/altera_mf.v	/^    parameter clocks_are_synchronized = "FALSE";$/;"	c
closest_vco_step_value	Library/altera_sim/altera_mf.v	/^        integer closest_vco_step_value;$/;"	r
clr	Library/altera_sim/altera_mf.v	/^    input    clr;$/;"	p
clrn	Library/altera_sim/altera_mf.v	/^    input    clrn;$/;"	p
clrn	Library/altera_sim/altera_mf.v	/^    input clrn;$/;"	p
clrn	Library/altera_sim/altera_mf.v	/^    tri1 prn, clrn, ena;$/;"	n
clrn	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire clrn;$/;"	n
cnt	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] cnt;$/;"	r
cnt	Library/altera_sim/altera_mf.v	/^reg[4:0] cnt;$/;"	r
cnt_en	Library/altera_sim/220model.v	/^    input  cnt_en;$/;"	p
cnt_en	Library/altera_sim/220model.v	/^    tri1 cnt_en;$/;"	n
cnt_en	Library/altera_sim/altera_mf.v	/^    input  cnt_en;$/;"	p
cnt_en	Library/altera_sim/altera_mf.v	/^    tri1 cnt_en;$/;"	n
cnt_en	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   cnt_en;$/;"	p
cnt_en	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri1   cnt_en;$/;"	n
cnt_mod	Library/altera_sim/altera_mf.v	/^    integer cnt_mod;$/;"	r
cnt_mod_r	Library/altera_sim/altera_mf.v	/^    integer cnt_mod_r;$/;"	r
cntr_cout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]  cntr_cout;$/;"	n
cntr_e0_delay	Library/altera_sim/altera_mf.v	/^    wire [31:0] cntr_e0_delay;$/;"	n
cntr_e0_initial	Library/altera_sim/altera_mf.v	/^    wire [31:0] cntr_e0_initial;$/;"	n
cntr_e1_delay	Library/altera_sim/altera_mf.v	/^    wire [31:0] cntr_e1_delay;$/;"	n
cntr_e1_initial	Library/altera_sim/altera_mf.v	/^    wire [31:0] cntr_e1_initial;$/;"	n
cntr_e2_delay	Library/altera_sim/altera_mf.v	/^    wire [31:0] cntr_e2_delay;$/;"	n
cntr_e2_initial	Library/altera_sim/altera_mf.v	/^    wire [31:0] cntr_e2_initial;$/;"	n
cntr_e3_delay	Library/altera_sim/altera_mf.v	/^    wire [31:0] cntr_e3_delay;$/;"	n
cntr_e3_initial	Library/altera_sim/altera_mf.v	/^    wire [31:0] cntr_e3_initial;$/;"	n
cntr_name	Library/altera_sim/altera_mf.v	/^    input [8*2:1] cntr_name;$/;"	p
co	Library/altera_sim/altera_mf.v	/^        reg co; \/\/ temporary storage to store the carry out bit$/;"	r
coef0_0	Library/altera_sim/altera_mf.v	/^	parameter coef0_0 = 0;$/;"	c
coef0_1	Library/altera_sim/altera_mf.v	/^	parameter coef0_1 = 0;$/;"	c
coef0_2	Library/altera_sim/altera_mf.v	/^	parameter coef0_2 = 0;$/;"	c
coef0_3	Library/altera_sim/altera_mf.v	/^	parameter coef0_3 = 0;$/;"	c
coef0_4	Library/altera_sim/altera_mf.v	/^	parameter coef0_4 = 0;$/;"	c
coef0_5	Library/altera_sim/altera_mf.v	/^	parameter coef0_5 = 0;$/;"	c
coef0_6	Library/altera_sim/altera_mf.v	/^	parameter coef0_6 = 0;$/;"	c
coef0_7	Library/altera_sim/altera_mf.v	/^	parameter coef0_7 = 0;$/;"	c
coef1_0	Library/altera_sim/altera_mf.v	/^	parameter coef1_0 = 0;$/;"	c
coef1_1	Library/altera_sim/altera_mf.v	/^	parameter coef1_1 = 0;$/;"	c
coef1_2	Library/altera_sim/altera_mf.v	/^	parameter coef1_2 = 0;$/;"	c
coef1_3	Library/altera_sim/altera_mf.v	/^	parameter coef1_3 = 0;$/;"	c
coef1_4	Library/altera_sim/altera_mf.v	/^	parameter coef1_4 = 0;$/;"	c
coef1_5	Library/altera_sim/altera_mf.v	/^	parameter coef1_5 = 0;$/;"	c
coef1_6	Library/altera_sim/altera_mf.v	/^	parameter coef1_6 = 0;$/;"	c
coef1_7	Library/altera_sim/altera_mf.v	/^	parameter coef1_7 = 0;$/;"	c
coef2_0	Library/altera_sim/altera_mf.v	/^	parameter coef2_0 = 0;$/;"	c
coef2_1	Library/altera_sim/altera_mf.v	/^	parameter coef2_1 = 0;$/;"	c
coef2_2	Library/altera_sim/altera_mf.v	/^	parameter coef2_2 = 0;$/;"	c
coef2_3	Library/altera_sim/altera_mf.v	/^	parameter coef2_3 = 0;$/;"	c
coef2_4	Library/altera_sim/altera_mf.v	/^	parameter coef2_4 = 0;$/;"	c
coef2_5	Library/altera_sim/altera_mf.v	/^	parameter coef2_5 = 0;$/;"	c
coef2_6	Library/altera_sim/altera_mf.v	/^	parameter coef2_6 = 0;$/;"	c
coef2_7	Library/altera_sim/altera_mf.v	/^	parameter coef2_7 = 0;$/;"	c
coef3_0	Library/altera_sim/altera_mf.v	/^	parameter coef3_0 = 0;$/;"	c
coef3_1	Library/altera_sim/altera_mf.v	/^	parameter coef3_1 = 0;$/;"	c
coef3_2	Library/altera_sim/altera_mf.v	/^	parameter coef3_2 = 0;$/;"	c
coef3_3	Library/altera_sim/altera_mf.v	/^	parameter coef3_3 = 0;$/;"	c
coef3_4	Library/altera_sim/altera_mf.v	/^	parameter coef3_4 = 0;$/;"	c
coef3_5	Library/altera_sim/altera_mf.v	/^	parameter coef3_5 = 0;$/;"	c
coef3_6	Library/altera_sim/altera_mf.v	/^	parameter coef3_6 = 0;$/;"	c
coef3_7	Library/altera_sim/altera_mf.v	/^	parameter coef3_7 = 0;$/;"	c
coeffsel_a_int	Library/altera_sim/altera_mf.v	/^	tri0 [2:0]coeffsel_a_int;$/;"	n
coeffsel_a_pre	Library/altera_sim/altera_mf.v	/^    wire [26:0] coeffsel_a_pre;$/;"	n
coeffsel_a_reg	Library/altera_sim/altera_mf.v	/^    reg [2:0]coeffsel_a_reg;$/;"	r
coeffsel_a_wire	Library/altera_sim/altera_mf.v	/^    wire [2:0]coeffsel_a_wire;$/;"	n
coeffsel_b_int	Library/altera_sim/altera_mf.v	/^    tri0 [2:0]coeffsel_b_int;$/;"	n
coeffsel_b_pre	Library/altera_sim/altera_mf.v	/^    wire [26:0] coeffsel_b_pre;$/;"	n
coeffsel_b_reg	Library/altera_sim/altera_mf.v	/^    reg [2:0]coeffsel_b_reg;$/;"	r
coeffsel_b_wire	Library/altera_sim/altera_mf.v	/^    wire [2:0]coeffsel_b_wire;$/;"	n
coeffsel_c_int	Library/altera_sim/altera_mf.v	/^    tri0 [2:0]coeffsel_c_int;$/;"	n
coeffsel_c_pre	Library/altera_sim/altera_mf.v	/^    wire [26:0] coeffsel_c_pre;$/;"	n
coeffsel_c_reg	Library/altera_sim/altera_mf.v	/^    reg [2:0]coeffsel_c_reg;$/;"	r
coeffsel_c_wire	Library/altera_sim/altera_mf.v	/^    wire [2:0]coeffsel_c_wire;$/;"	n
coeffsel_d_int	Library/altera_sim/altera_mf.v	/^    tri0 [2:0]coeffsel_d_int;$/;"	n
coeffsel_d_pre	Library/altera_sim/altera_mf.v	/^    wire [26:0] coeffsel_d_pre;$/;"	n
coeffsel_d_reg	Library/altera_sim/altera_mf.v	/^    reg [2:0]coeffsel_d_reg;$/;"	r
coeffsel_d_wire	Library/altera_sim/altera_mf.v	/^    wire [2:0]coeffsel_d_wire;$/;"	n
coeffsela_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire coeffsela_reg_wire_clk;$/;"	n
coeffsela_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 coeffsela_reg_wire_clr;$/;"	n
coeffsela_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 coeffsela_reg_wire_en;$/;"	n
coeffselb_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire coeffselb_reg_wire_clk;$/;"	n
coeffselb_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 coeffselb_reg_wire_clr;$/;"	n
coeffselb_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 coeffselb_reg_wire_en;$/;"	n
coeffselc_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire coeffselc_reg_wire_clk;$/;"	n
coeffselc_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 coeffselc_reg_wire_clr;$/;"	n
coeffselc_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 coeffselc_reg_wire_en;$/;"	n
coeffseld_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire coeffseld_reg_wire_clk;$/;"	n
coeffseld_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 coeffseld_reg_wire_clr;$/;"	n
coeffseld_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 coeffseld_reg_wire_en;$/;"	n
coefsel0	Library/altera_sim/altera_mf.v	/^	input [2:0]coefsel0;$/;"	p
coefsel0_aclr	Library/altera_sim/altera_mf.v	/^   	parameter coefsel0_aclr	= "ACLR0";$/;"	c
coefsel0_register	Library/altera_sim/altera_mf.v	/^	parameter coefsel0_register = "CLOCK0";$/;"	c
coefsel1	Library/altera_sim/altera_mf.v	/^	input [2:0]coefsel1;$/;"	p
coefsel1_aclr	Library/altera_sim/altera_mf.v	/^   	parameter coefsel1_aclr	= "ACLR0";$/;"	c
coefsel1_register	Library/altera_sim/altera_mf.v	/^  	parameter coefsel1_register	= "CLOCK0";$/;"	c
coefsel2	Library/altera_sim/altera_mf.v	/^	input [2:0]coefsel2;$/;"	p
coefsel2_aclr	Library/altera_sim/altera_mf.v	/^	parameter coefsel2_aclr	= "ACLR0";$/;"	c
coefsel2_register	Library/altera_sim/altera_mf.v	/^  	parameter coefsel2_register	= "CLOCK0";$/;"	c
coefsel3	Library/altera_sim/altera_mf.v	/^	input [2:0]coefsel3;$/;"	p
coefsel3_aclr	Library/altera_sim/altera_mf.v	/^   	parameter coefsel3_aclr	= "ACLR0";$/;"	c
coefsel3_register	Library/altera_sim/altera_mf.v	/^  	parameter coefsel3_register	= "CLOCK0";$/;"	c
combout	Library/altera_sim/altera_mf.v	/^output [width-1:0] combout;$/;"	p
comment_with_double_minus_found	Library/altera_sim/220model.v	/^    integer comment_with_double_minus_found;$/;"	r
comment_with_double_minus_found	Library/altera_sim/altera_mf.v	/^    integer comment_with_double_minus_found;$/;"	r
comment_with_percent_found	Library/altera_sim/220model.v	/^    integer comment_with_percent_found;$/;"	r
comment_with_percent_found	Library/altera_sim/altera_mf.v	/^    integer comment_with_percent_found;$/;"	r
common_rx_tx	Library/altera_sim/altera_mf.v	/^    parameter common_rx_tx                         = "off";$/;"	c
common_rx_tx	Library/altera_sim/altera_mf.v	/^    parameter common_rx_tx = "off";$/;"	c
common_rx_tx_pll	Library/altera_sim/altera_mf.v	/^    parameter common_rx_tx_pll = "ON";$/;"	c
comparator	Library/altera_sim/altera_mf.v	/^    input comparator;$/;"	p
comparator_ipd	Library/altera_sim/altera_mf.v	/^    wire comparator_ipd;$/;"	n
comparator_pulldown	Library/altera_sim/altera_mf.v	/^tri0 comparator_pulldown;$/;"	n
compare_param_name	Library/altera_sim/220model.v	/^    input [8*50:1] compare_param_name; \/\/ parameter name to be looking for in the given_string.$/;"	p
compare_param_name	Library/altera_sim/altera_mf.v	/^    input [8*50:1] compare_param_name; \/\/ parameter name to be looking for in the given_string.$/;"	p
compensate_clock	Library/altera_sim/altera_mf.v	/^    parameter compensate_clock                     = "clk0";$/;"	c
compensate_clock	Library/altera_sim/altera_mf.v	/^    parameter compensate_clock                     = "clock0";$/;"	c
compensate_clock	Library/altera_sim/altera_mf.v	/^    parameter compensate_clock = "clk0";$/;"	c
compensate_clock	Library/altera_sim/altera_mf.v	/^parameter   compensate_clock          = "CLK0" ;$/;"	c
conf_data_width	Library/altera_sim/altera_mf.v	/^    parameter    conf_data_width    =    1;$/;"	c
conf_wait_timer_width	Library/altera_sim/altera_mf.v	/^    parameter    conf_wait_timer_width    =    16;$/;"	c
configupdate	Library/altera_sim/altera_mf.v	/^    input configupdate;$/;"	p
configupdate	Library/altera_sim/altera_mf.v	/^input       configupdate;$/;"	p
configupdate_ipd	Library/altera_sim/altera_mf.v	/^    wire configupdate_ipd;$/;"	n
configupdate_pulldown	Library/altera_sim/altera_mf.v	/^tri0 configupdate_pulldown;$/;"	n
contents	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] contents [0:TOTAL_TAP_DISTANCE-1];$/;"	r
conv_char	Library/altera_sim/220model.v	/^    reg [8:1] conv_char;$/;"	r
conv_char	Library/altera_sim/altera_mf.v	/^    reg [8:1] conv_char;$/;"	r
conv_char	Library/altera_sim/altera_mf.v	/^reg [8:1] conv_char;$/;"	r
conv_error	Library/altera_sim/altera_mf.v	/^  output [number_of_channels-1:0]   conv_error,$/;"	p
convert_hex2ver	Library/altera_sim/220model.v	/^task convert_hex2ver;$/;"	t
convert_hex2ver	Library/altera_sim/altera_mf.v	/^task convert_hex2ver;$/;"	t
convert_mif2ver	Library/altera_sim/220model.v	/^task convert_mif2ver;$/;"	t
convert_mif2ver	Library/altera_sim/altera_mf.v	/^task convert_mif2ver;$/;"	t
convert_to_ver_file	Library/altera_sim/220model.v	/^task convert_to_ver_file;$/;"	t
convert_to_ver_file	Library/altera_sim/altera_mf.v	/^task convert_to_ver_file;$/;"	t
coreclock_divide_by	Library/altera_sim/altera_mf.v	/^    parameter coreclock_divide_by = 2;$/;"	c
count	Library/altera_sim/altera_mf.v	/^    integer count, result;$/;"	r
count	Library/altera_sim/altera_mf.v	/^    integer count;$/;"	r
count	Library/altera_sim/altera_mf.v	/^reg count;$/;"	r
count_id	Library/altera_sim/220model.v	/^    reg [lpm_widthu-1:0] count_id;$/;"	r
count_id	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] count_id;$/;"	r
count_value	Library/altera_sim/altera_mf.v	/^    integer count_value;$/;"	r
counter5a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	counter5a;$/;"	r
counter8a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	counter8a;$/;"	r
counter_h	Library/altera_sim/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r
counter_l	Library/altera_sim/altera_mf.v	/^    integer counter_l, tmp_counter_low;$/;"	r
counter_mode	Library/altera_sim/altera_mf.v	/^    function [8*6:1] counter_mode;$/;"	f
counter_reset_value	Library/altera_sim/altera_mf.v	/^    real counter_reset_value;$/;"	r
cout	Library/altera_sim/220model.v	/^    output cout;$/;"	p
cout	Library/altera_sim/altera_mf.v	/^        output cout; \/\/ carry out bit$/;"	p
cout	Library/altera_sim/altera_mf.v	/^    output cout;$/;"	p
cout	Library/altera_sim/altera_mf.v	/^    reg cout;$/;"	r
cout	Library/altera_sim/altera_mf.v	/^    wire cout;$/;"	n
cout_delayed_wire	Library/altera_sim/altera_mf.v	/^    wire cout_delayed_wire;$/;"	n
cout_int	Library/altera_sim/altera_mf.v	/^    reg cout_int;$/;"	r
cout_int_wire	Library/altera_sim/altera_mf.v	/^    wire cout_int_wire;$/;"	n
cout_pipe	Library/altera_sim/220model.v	/^    reg [(lpm_pipeline+1):0] cout_pipe;$/;"	r
cout_tmp	Library/altera_sim/altera_mf.v	/^    reg cout_tmp;$/;"	r
cp_curr_bit_setting	Library/altera_sim/altera_mf.v	/^    reg [14:16] cp_curr_bit_setting, cp_curr_old_bit_setting;$/;"	r
cp_curr_old	Library/altera_sim/altera_mf.v	/^    integer cp_curr_old;$/;"	r
cp_curr_old_bit_setting	Library/altera_sim/altera_mf.v	/^    reg [14:16] cp_curr_bit_setting, cp_curr_old_bit_setting;$/;"	r
cp_curr_val	Library/altera_sim/altera_mf.v	/^    integer cp_curr_val;$/;"	r
crc	Library/altera_sim/altera_mf.v	/^    input    [SLD_NODE_CRC_BITS-1:0]    crc;$/;"	p
cread_during_write_mode_mixed_ports	Library/altera_sim/altera_mf.v	/^    reg [21*8:0] cread_during_write_mode_mixed_ports;$/;"	r
curr_st	User/Verilog/led_top.v	/^reg	[4:0]										curr_st;$/;"	r
current_clk_is_bad	Library/altera_sim/altera_mf.v	/^    reg current_clk_is_bad;$/;"	r
current_clock	Library/altera_sim/altera_mf.v	/^    integer current_clock;$/;"	r
current_clock_man	Library/altera_sim/altera_mf.v	/^    integer current_clock_man;$/;"	r
cyc0	Library/altera_sim/altera_mf.v	/^integer cyc0;$/;"	r
cyc1	Library/altera_sim/altera_mf.v	/^integer cyc1;$/;"	r
cyc2	Library/altera_sim/altera_mf.v	/^integer cyc2;$/;"	r
cyc_ext	Library/altera_sim/altera_mf.v	/^integer cyc_ext;$/;"	r
cycle_to_adjust	Library/altera_sim/altera_mf.v	/^    integer cycle_to_adjust;$/;"	r
cycle_to_adjust0	Library/altera_sim/altera_mf.v	/^integer cycle_to_adjust0;$/;"	r
cycle_to_adjust1	Library/altera_sim/altera_mf.v	/^integer cycle_to_adjust1;$/;"	r
cycle_to_adjust2	Library/altera_sim/altera_mf.v	/^integer cycle_to_adjust2;$/;"	r
cycle_to_adjust_ext	Library/altera_sim/altera_mf.v	/^integer cycle_to_adjust_ext;$/;"	r
cycles_pfd_high	Library/altera_sim/altera_mf.v	/^    integer cycles_pfd_low, cycles_pfd_high;$/;"	r
cycles_pfd_low	Library/altera_sim/altera_mf.v	/^    integer cycles_pfd_low, cycles_pfd_high;$/;"	r
cycles_to_lock	Library/altera_sim/altera_mf.v	/^    integer cycles_to_lock;$/;"	r
cycles_to_unlock	Library/altera_sim/altera_mf.v	/^    integer cycles_to_unlock;$/;"	r
cyclone3_activeclock	Library/altera_sim/altera_mf.v	/^wire cyclone3_activeclock;$/;"	n
cyclone3_areset	Library/altera_sim/altera_mf.v	/^wire cyclone3_areset;$/;"	n
cyclone3_clk	Library/altera_sim/altera_mf.v	/^wire [4:0] cyclone3_clk;$/;"	n
cyclone3_clkbad	Library/altera_sim/altera_mf.v	/^wire [1:0] cyclone3_clkbad;$/;"	n
cyclone3_clkswitch	Library/altera_sim/altera_mf.v	/^wire cyclone3_clkswitch;$/;"	n
cyclone3_fbout	Library/altera_sim/altera_mf.v	/^wire cyclone3_fbout;$/;"	n
cyclone3_inclk	Library/altera_sim/altera_mf.v	/^wire [1:0] cyclone3_inclk;$/;"	n
cyclone3_locked	Library/altera_sim/altera_mf.v	/^wire cyclone3_locked;$/;"	n
cyclone3_pfdena	Library/altera_sim/altera_mf.v	/^wire cyclone3_pfdena;$/;"	n
cyclone3_phasecounterselect	Library/altera_sim/altera_mf.v	/^wire [2:0] cyclone3_phasecounterselect;$/;"	n
cyclone3_phasedone	Library/altera_sim/altera_mf.v	/^wire cyclone3_phasedone;$/;"	n
cyclone3_scanclk	Library/altera_sim/altera_mf.v	/^wire cyclone3_scanclk;$/;"	n
cyclone3_scandataout	Library/altera_sim/altera_mf.v	/^wire cyclone3_scandataout;$/;"	n
cyclone3_scandone	Library/altera_sim/altera_mf.v	/^wire cyclone3_scandone;$/;"	n
cyclone3_vcooverrange	Library/altera_sim/altera_mf.v	/^wire cyclone3_vcooverrange;$/;"	n
cyclone3_vcounderrange	Library/altera_sim/altera_mf.v	/^wire cyclone3_vcounderrange;$/;"	n
cyclone3gl_activeclock	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_activeclock;$/;"	n
cyclone3gl_areset	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_areset;$/;"	n
cyclone3gl_clk	Library/altera_sim/altera_mf.v	/^wire [4:0] cyclone3gl_clk;$/;"	n
cyclone3gl_clkbad	Library/altera_sim/altera_mf.v	/^wire [1:0] cyclone3gl_clkbad;$/;"	n
cyclone3gl_clkswitch	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_clkswitch;$/;"	n
cyclone3gl_fbout	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_fbout;$/;"	n
cyclone3gl_fref	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_fref;$/;"	n
cyclone3gl_icdrclk	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_icdrclk;$/;"	n
cyclone3gl_inclk	Library/altera_sim/altera_mf.v	/^wire [1:0] cyclone3gl_inclk;$/;"	n
cyclone3gl_locked	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_locked;$/;"	n
cyclone3gl_pfdena	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_pfdena;$/;"	n
cyclone3gl_phasecounterselect	Library/altera_sim/altera_mf.v	/^wire [2:0] cyclone3gl_phasecounterselect;$/;"	n
cyclone3gl_phasedone	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_phasedone;$/;"	n
cyclone3gl_scanclk	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_scanclk;$/;"	n
cyclone3gl_scandataout	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_scandataout;$/;"	n
cyclone3gl_scandone	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_scandone;$/;"	n
cyclone3gl_vcooverrange	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_vcooverrange;$/;"	n
cyclone3gl_vcounderrange	Library/altera_sim/altera_mf.v	/^wire cyclone3gl_vcounderrange;$/;"	n
cycloneiiigl_post_divider	Library/altera_sim/altera_mf.v	/^module cycloneiiigl_post_divider   ( clk,$/;"	m
d	Library/altera_sim/220model.v	/^    input [lpm_width-1:0] d;$/;"	p
d	Library/altera_sim/altera_mf.v	/^    input [lpm_width-1:0] d;$/;"	p
d	Library/altera_sim/altera_mf.v	/^    input d;$/;"	p
d	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   [5:0]  d;$/;"	p
d_msg	Library/altera_sim/altera_mf.v	/^    reg d_msg;$/;"	r
d_value	Library/altera_sim/altera_mf.v	/^        integer d_value;$/;"	r
data	Library/altera_sim/220model.v	/^        input [lpm_width-1:0] data;$/;"	p
data	Library/altera_sim/220model.v	/^    input  [(lpm_size * lpm_width)-1:0] data;$/;"	p
data	Library/altera_sim/220model.v	/^    input  [lpm_width-1:0] data;$/;"	p
data	Library/altera_sim/220model.v	/^    input [(lpm_size * lpm_width)-1:0] data;$/;"	p
data	Library/altera_sim/220model.v	/^    input [lpm_width-1:0] data;$/;"	p
data	Library/altera_sim/220model.v	/^    tri0 [lpm_width-1:0] data;$/;"	n
data	Library/altera_sim/220model.v	/^    tri1  [lpm_width-1:0] data;$/;"	n
data	Library/altera_sim/altera_mf.v	/^    input  [lpm_width-1:0] data;$/;"	p
data	Library/altera_sim/altera_mf.v	/^    input  [width-1:0] data;     \/\/ Data input to the memory$/;"	p
data	Library/altera_sim/altera_mf.v	/^    input [data_width - 1 : 0] data;$/;"	p
data	Library/altera_sim/altera_mf.v	/^    input [lpm_width-1:0] data;$/;"	p
data	Library/altera_sim/altera_mf.v	/^    input [width*size-1:0] data;  \/\/ Required port$/;"	p
data	Library/altera_sim/altera_mf.v	/^    input [width-1:0]      data;$/;"	p
data	Library/altera_sim/altera_mf.v	/^    input [width_in-1:0] data;  \/\/ Required port$/;"	p
data	Library/rtl_logic/fifo_gen.v	/^	input	[DATA_WIDTH-1:0]			data,$/;"	p
data	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	input	[7:0]  data;$/;"	p
data	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	input	[7:0]  data;$/;"	p
data	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input	[7:0]  data;$/;"	p
data	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   [7:0]  data;$/;"	p
data	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	input	[7:0]  data;$/;"	p
data	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	input	[7:0]  data;$/;"	p
data	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input	[7:0]  data;$/;"	p
data0out	Library/altera_sim/altera_mf.v	/^    output    data0out;$/;"	p
data_a	Library/altera_sim/altera_mf.v	/^    input  [width_a-1:0] data_a; \/\/ Port A data input$/;"	p
data_a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   [7:0]  data_a;$/;"	p
data_a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri1   [7:0]  data_a;$/;"	n
data_a	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input   [7:0]  data_a;$/;"	p
data_a	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	tri1   [7:0]  data_a;$/;"	n
data_align_rollover	Library/altera_sim/altera_mf.v	/^    parameter data_align_rollover = deserialization_factor;$/;"	c
data_b	Library/altera_sim/altera_mf.v	/^    input  [width_b-1:0] data_b; \/\/ Port B data input$/;"	p
data_b	Library/rtl_logic/ram_gen.v	/^	input	[DATA_WIDTH-1:0]			data_b,$/;"	p
data_delay_count	Library/altera_sim/altera_mf.v	/^    reg [2:0] data_delay_count [(1<<lpm_widthu)-1:0];$/;"	r
data_in	Library/altera_sim/altera_mf.v	/^    input    [3:0]    data_in;$/;"	p
data_int	Library/altera_sim/altera_mf.v	/^    reg [width_out -1:0] data_int;$/;"	r
data_oe	Library/altera_sim/altera_mf.v	/^    input    [3:0]    data_oe;$/;"	p
data_out	Library/altera_sim/altera_mf.v	/^    output    [3:0]    data_out;$/;"	p
data_radix	Library/altera_sim/220model.v	/^    reg [24 : 1] address_radix, data_radix;$/;"	r
data_radix	Library/altera_sim/altera_mf.v	/^    reg [24 : 1] address_radix, data_radix;$/;"	r
data_radix_found	Library/altera_sim/220model.v	/^    reg data_radix_found;$/;"	r
data_radix_found	Library/altera_sim/altera_mf.v	/^    reg data_radix_found;$/;"	r
data_rate	Library/altera_sim/altera_mf.v	/^    parameter data_rate = "UNUSED";$/;"	c
data_ready	Library/altera_sim/altera_mf.v	/^    reg [(1<<lpm_widthu)-1:0] data_ready;$/;"	r
data_ready	Library/altera_sim/altera_mf.v	/^    reg data_ready [(1<<lpm_widthu)-1:0];$/;"	r
data_shown	Library/altera_sim/altera_mf.v	/^    reg [(1<<lpm_widthu)-1:0] data_shown;$/;"	r
data_tmp	Library/altera_sim/altera_mf.v	/^    wire [width-1:0] data_tmp;$/;"	n
data_width	Library/altera_sim/altera_mf.v	/^    parameter data_width = 1;$/;"	c
data_wire	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [14:0]  data_wire;$/;"	n
data_write_at_high	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] data_write_at_high;$/;"	r
data_write_at_low	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] data_write_at_low;$/;"	r
dataa	Library/altera_sim/220model.v	/^    input  [lpm_width-1:0] dataa;$/;"	p
dataa	Library/altera_sim/220model.v	/^    input  [lpm_widtha-1:0] dataa;$/;"	p
dataa	Library/altera_sim/altera_mf.v	/^    input [WIDTH_MAN_EXP : 0] dataa;$/;"	p
dataa	Library/altera_sim/altera_mf.v	/^    input [number_of_multipliers * width_a -1 : 0] dataa;$/;"	p
dataa	Library/altera_sim/altera_mf.v	/^    input [width_a -1 : 0] dataa;$/;"	p
dataa	Library/altera_sim/altera_mf.v	/^    tri0 [width_a -1 : 0] dataa;$/;"	n
dataa	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   [5:0]  dataa;$/;"	p
dataa	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri0   [5:0]  dataa;$/;"	n
dataa_fixed	Library/altera_sim/220model.v	/^    reg [lpm_widtha-1:0] dataa_fixed;$/;"	r
dataa_int	Library/altera_sim/altera_mf.v	/^    tri0  [4 * int_width_a -1 : 0] dataa_int;$/;"	n
dataa_reg	Library/altera_sim/altera_mf.v	/^    reg  [4 * int_width_a -1 : 0] dataa_reg;$/;"	r
dataa_wire	Library/altera_sim/220model.v	/^    wire [lpm_widtha-1:0] dataa_wire;$/;"	n
datab	Library/altera_sim/220model.v	/^    input  [lpm_width-1:0] datab;$/;"	p
datab	Library/altera_sim/220model.v	/^    input  [lpm_widthb-1:0] datab;$/;"	p
datab	Library/altera_sim/altera_mf.v	/^    input [WIDTH_MAN_EXP : 0] datab;$/;"	p
datab	Library/altera_sim/altera_mf.v	/^    input [number_of_multipliers * width_b -1 : 0] datab;$/;"	p
datab	Library/altera_sim/altera_mf.v	/^    input [width_b -1 : 0] datab;$/;"	p
datab	Library/altera_sim/altera_mf.v	/^    tri0 [width_b -1 : 0] datab;$/;"	n
datab	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   [5:0]  datab;$/;"	p
datab	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri0   [5:0]  datab;$/;"	n
datab_fixed	Library/altera_sim/220model.v	/^    reg [lpm_widthb-1:0] datab_fixed;$/;"	r
datab_int	Library/altera_sim/altera_mf.v	/^    tri0  [4 * int_width_b -1 : 0] datab_int;$/;"	n
datab_reg	Library/altera_sim/altera_mf.v	/^    reg  [4 * int_width_b -1 : 0] datab_reg;$/;"	r
datab_wire	Library/altera_sim/220model.v	/^    wire [lpm_widthb-1:0] datab_wire;$/;"	n
datac	Library/altera_sim/altera_mf.v	/^	input [width_c -1 : 0] datac;$/;"	p
datac	Library/altera_sim/altera_mf.v	/^    input [number_of_multipliers * width_c -1 : 0] datac;$/;"	p
datac_int	Library/altera_sim/altera_mf.v	/^    tri0  [int_width_c -1 : 0] datac_int;$/;"	n
datain	Library/altera_sim/altera_mf.v	/^input [width-1:0] datain;$/;"	p
datain_h	Library/altera_sim/altera_mf.v	/^input [width-1:0] datain_h;$/;"	p
datain_h_reg	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] datain_h_reg;$/;"	r
datain_h_reg_int	Library/altera_sim/altera_mf.v	/^    reg[number_of_channels -1 :0] datain_h_reg_int [NUM_OF_SYNC_STAGES:0];$/;"	r
datain_l	Library/altera_sim/altera_mf.v	/^input [width-1:0] datain_l;$/;"	p
datain_l_latch	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] datain_l_latch;$/;"	r
datain_l_reg	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] datain_l_reg;$/;"	r
datain_l_reg_int	Library/altera_sim/altera_mf.v	/^    reg[number_of_channels -1 :0] datain_l_reg_int [NUM_OF_SYNC_STAGES:0];$/;"	r
datain_latched	Library/altera_sim/altera_mf.v	/^reg [width-1:0] datain_latched;$/;"	r
dataout	Library/altera_sim/altera_mf.v	/^output [width-1:0] dataout;$/;"	p
dataout	Library/altera_sim/altera_mf.v	/^reg  [width-1:0] dataout;$/;"	r
dataout_h	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] dataout_h;$/;"	r
dataout_h	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels-1 :0] dataout_h;$/;"	r
dataout_h	Library/altera_sim/altera_mf.v	/^output [width-1:0] dataout_h;$/;"	p
dataout_h	Library/altera_sim/altera_mf.v	/^reg  [width-1:0] dataout_h;$/;"	r
dataout_h_tmp	Library/altera_sim/altera_mf.v	/^reg [width-1:0] dataout_h_tmp;$/;"	r
dataout_l	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] dataout_l;$/;"	r
dataout_l	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels-1 :0] dataout_l;$/;"	r
dataout_l	Library/altera_sim/altera_mf.v	/^output [width-1:0] dataout_l;$/;"	p
dataout_l	Library/altera_sim/altera_mf.v	/^reg  [width-1:0] dataout_l;$/;"	r
dataout_l_tmp	Library/altera_sim/altera_mf.v	/^reg [width-1:0] dataout_l_tmp;$/;"	r
dataout_tmp	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] dataout_tmp;$/;"	r
dataout_tmp	Library/altera_sim/altera_mf.v	/^reg  [width-1:0] dataout_tmp;$/;"	r
dcfifo	Library/altera_sim/altera_mf.v	/^module dcfifo ( data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dcfifo_async	Library/altera_sim/altera_mf.v	/^module dcfifo_async (data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dcfifo_dffpipe	Library/altera_sim/altera_mf.v	/^module dcfifo_dffpipe ( d, clock, aclr,$/;"	m
dcfifo_fefifo	Library/altera_sim/altera_mf.v	/^module dcfifo_fefifo  ( usedw_in, wreq, rreq, clock, aclr,$/;"	m
dcfifo_low_latency	Library/altera_sim/altera_mf.v	/^module dcfifo_low_latency (data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dcfifo_mixed_widths	Library/altera_sim/altera_mf.v	/^module dcfifo_mixed_widths ( data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dcfifo_sync	Library/altera_sim/altera_mf.v	/^module dcfifo_sync (data, rdclk, wrclk, aclr, rdreq, wrreq,$/;"	m
dclk_create_delay	Library/altera_sim/altera_mf.v	/^    parameter    dclk_create_delay    =    0;$/;"	c
dclk_divisor	Library/altera_sim/altera_mf.v	/^    parameter    dclk_divisor    =    1;$/;"	c
dclkin	Library/altera_sim/altera_mf.v	/^    input    dclkin;$/;"	p
dd	Library/altera_sim/220model.v	/^    integer off_addr, nn, aaaa, tt, cc, aah, aal, dd, sum ;$/;"	r
dd	Library/altera_sim/220model.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
dd	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
dd	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
ddio_h_reg	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] ddio_h_reg;$/;"	r
ddio_l_reg	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] ddio_l_reg;$/;"	r
decompressor_mode	Library/altera_sim/altera_mf.v	/^    parameter    decompressor_mode    =    "NONE";$/;"	c
dedicated_multiplier_circuitry	Library/altera_sim/altera_mf.v	/^    parameter dedicated_multiplier_circuitry = "AUTO";$/;"	c
delay	Library/altera_sim/220model.v	/^    integer delay;$/;"	r
delay	Library/altera_sim/altera_mf.v	/^    parameter delay = (lpm_delay < 2) ? 1 : lpm_delay-1;$/;"	c
delayTime	Library/altera_sim/altera_mf.v	/^                reg [`TIME_BIT_LENGTH - 1 : 0 ] delayTime;                    $/;"	r
delay_chain	Library/altera_sim/altera_mf.v	/^    integer delay_chain;$/;"	r
delay_cnt	User/Verilog/key/key.v	/^reg [31:0]					delay_cnt;$/;"	r
delay_rdusedw	Library/altera_sim/220model.v	/^    parameter delay_rdusedw = 1;$/;"	c
delay_rdusedw	Library/altera_sim/altera_mf.v	/^    parameter delay_rdusedw = 1;$/;"	c
delay_rdusedw	Library/altera_sim/altera_mf.v	/^    parameter delay_rdusedw = 2;$/;"	c
delay_wrusedw	Library/altera_sim/220model.v	/^    parameter delay_wrusedw = 1;$/;"	c
delay_wrusedw	Library/altera_sim/altera_mf.v	/^    parameter delay_wrusedw = 1;$/;"	c
delay_wrusedw	Library/altera_sim/altera_mf.v	/^    parameter delay_wrusedw = 2;$/;"	c
delayed_wrptr_g	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	delayed_wrptr_g;$/;"	r
den	Library/altera_sim/altera_mf.v	/^        integer den;$/;"	r
den_dataa	Library/altera_sim/altera_mf.v	/^    reg den_dataa;$/;"	r
den_datab	Library/altera_sim/altera_mf.v	/^    reg den_datab;$/;"	r
denom	Library/altera_sim/220model.v	/^    input  [lpm_widthd-1:0] denom;$/;"	p
denominator	Library/altera_sim/altera_mf.v	/^        input denominator;$/;"	p
denominator	Library/altera_sim/altera_mf.v	/^        integer denominator;$/;"	r
denormal	Library/altera_sim/altera_mf.v	/^    output denormal;$/;"	p
denormal_bit	Library/altera_sim/altera_mf.v	/^    reg denormal_bit;$/;"	r
denormal_pipe	Library/altera_sim/altera_mf.v	/^    reg[LATENCY : 0] denormal_pipe;$/;"	r
denormal_support	Library/altera_sim/altera_mf.v	/^    parameter denormal_support = "YES";$/;"	c
depth	Library/altera_sim/altera_mf.v	/^    parameter depth = 3;   $/;"	c
depth	Library/altera_sim/altera_mf.v	/^    parameter depth = 3; \/\/ This value must be >= 2 !$/;"	c
depth_found	Library/altera_sim/220model.v	/^    reg depth_found;$/;"	r
depth_found	Library/altera_sim/altera_mf.v	/^    reg depth_found;$/;"	r
deserialization_factor	Library/altera_sim/altera_mf.v	/^    parameter deserialization_factor = 4;$/;"	c
device	Library/altera_sim/220model.v	/^    input[8*20:1] device;$/;"	p
device	Library/altera_sim/altera_mf.v	/^    input[8*20:1] device;$/;"	p
dffa_out	Library/altera_sim/altera_mf.v	/^    wire dffa_out;$/;"	n
dffb_out	Library/altera_sim/altera_mf.v	/^    wire dffb_out;$/;"	n
dffc_out	Library/altera_sim/altera_mf.v	/^    wire dffc_out;$/;"	n
dffd_out	Library/altera_sim/altera_mf.v	/^    wire dffd_out;$/;"	n
dffe12a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	dffe12a;$/;"	r
dffe14a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	dffe14a;$/;"	r
dffe15a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	dffe15a;$/;"	r
dffe17a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	dffe17a;$/;"	r
dffe18a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	dffe18a;$/;"	r
dffp	Library/altera_sim/altera_mf.v	/^module dffp ( $/;"	m
dffpipe	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] dffpipe [lpm_delay:0];$/;"	r
dffpipe	Library/altera_sim/altera_mf.v	/^    reg [(lpm_width*delay)-1:0] dffpipe;$/;"	r
diff_percent_period	Library/altera_sim/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r
diff_width_a	Library/altera_sim/altera_mf.v	/^    parameter diff_width_a = (int_width_a > width_a) ? int_width_a - width_a : 1;$/;"	c
diff_width_b	Library/altera_sim/altera_mf.v	/^    parameter diff_width_b = (int_width_b > width_b) ? int_width_b - width_b : 1;$/;"	c
differential_drive	Library/altera_sim/altera_mf.v	/^    parameter differential_drive = 0;$/;"	c
digit	Library/altera_sim/220model.v	/^    reg [8:1] digit;$/;"	r
digit	Library/altera_sim/altera_mf.v	/^        reg [8:1] digit;$/;"	r
digit	Library/altera_sim/altera_mf.v	/^    reg [8:1] digit;$/;"	r
digit	Library/altera_sim/altera_mf.v	/^reg [8:1] digit;$/;"	r
din	Library/altera_sim/altera_mf.v	/^    input   din;$/;"	p
din	Library/altera_sim/altera_mf.v	/^    input [width-1:0] din;$/;"	p
din_last	Library/altera_sim/altera_mf.v	/^    reg   din_last;$/;"	r
dio	Library/altera_sim/220model.v	/^    inout  [lpm_width-1:0] dio;$/;"	p
direction	Library/altera_sim/220model.v	/^        input direction;$/;"	p
direction	Library/altera_sim/220model.v	/^    input  direction;$/;"	p
direction	Library/altera_sim/220model.v	/^    tri0  direction;$/;"	n
disable_crc_checkbox	Library/altera_sim/altera_mf.v	/^    parameter    disable_crc_checkbox    =    0;$/;"	c
display_address	Library/altera_sim/220model.v	/^    reg display_address;$/;"	r
display_address	Library/altera_sim/altera_mf.v	/^    reg display_address;$/;"	r
distance	Library/altera_sim/220model.v	/^    input  [lpm_widthdist-1:0] distance;$/;"	p
div_clk_count_neg	Library/altera_sim/altera_mf.v	/^    reg [3 : 0] div_clk_count_neg;$/;"	r
div_clk_count_pos	Library/altera_sim/altera_mf.v	/^    reg [3 : 0] div_clk_count_pos;$/;"	r
divide_factor	Library/altera_sim/altera_mf.v	/^    integer divide_factor;$/;"	r
do_add1_level1	Library/altera_sim/altera_mf.v	/^    function [2*int_width_result - 1:0] do_add1_level1;$/;"	f
do_add3_level1	Library/altera_sim/altera_mf.v	/^    function [2*int_width_result - 1:0] do_add3_level1;$/;"	f
do_multiply	Library/altera_sim/altera_mf.v	/^    function [(int_width_a + int_width_b - 1):0] do_multiply;$/;"	f
do_multiply_loopback	Library/altera_sim/altera_mf.v	/^    function [(int_width_a + int_width_b - 1):0] do_multiply_loopback;$/;"	f
do_multiply_stratixv	Library/altera_sim/altera_mf.v	/^    function [(int_width_a + int_width_b  - 1):0] do_multiply_stratixv;$/;"	f
do_preadder_add	Library/altera_sim/altera_mf.v	/^    function [2*int_width_result - 1:0] do_preadder_add;$/;"	f
do_preadder_sub	Library/altera_sim/altera_mf.v	/^    function [2*int_width_result - 1:0] do_preadder_sub;$/;"	f
do_sub1_level1	Library/altera_sim/altera_mf.v	/^    function [2*int_width_result:0] do_sub1_level1;$/;"	f
do_sub3_level1	Library/altera_sim/altera_mf.v	/^    function [2*int_width_result - 1:0] do_sub3_level1;$/;"	f
done	Library/altera_sim/220model.v	/^    reg done;$/;"	r
done	Library/altera_sim/altera_mf.v	/^    reg done;$/;"	r
dout	Library/altera_sim/altera_mf.v	/^    output  dout;$/;"	p
dout	Library/altera_sim/altera_mf.v	/^    output [width-1:0] dout;$/;"	p
dout	Library/altera_sim/altera_mf.v	/^    wire  dout;$/;"	n
down_spread	Library/altera_sim/altera_mf.v	/^    parameter down_spread                          = "0.0";$/;"	c
down_spread	Library/altera_sim/altera_mf.v	/^    parameter down_spread = "0.0";$/;"	c
down_spread	Library/altera_sim/altera_mf.v	/^parameter   down_spread               = "0.0";$/;"	c
dpa_clk_tmp	Library/altera_sim/altera_mf.v	/^    reg [PHASE_NUM-1 : 0] dpa_clk_tmp;$/;"	r
dpa_clock	Library/altera_sim/altera_mf.v	/^    wire dpa_clock;$/;"	n
dpa_dataout_tmp	Library/altera_sim/altera_mf.v	/^    reg [PHASE_NUM-1 : 0] dpa_dataout_tmp;$/;"	r
dpa_divide_by	Library/altera_sim/altera_mf.v	/^    parameter dpa_divide_by = 0;$/;"	c
dpa_divide_by	Library/altera_sim/altera_mf.v	/^parameter dpa_divide_by = 0;$/;"	c
dpa_divider	Library/altera_sim/altera_mf.v	/^    parameter dpa_divider = 0;       \/\/ 0, 1, 2, 4$/;"	c
dpa_divider	Library/altera_sim/altera_mf.v	/^    parameter dpa_divider = 1;$/;"	c
dpa_divider	Library/altera_sim/altera_mf.v	/^parameter dpa_divider = 0;$/;"	c
dpa_in	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] dpa_in;$/;"	r
dpa_in	Library/altera_sim/altera_mf.v	/^    reg dpa_in;$/;"	r
dpa_initial_phase_value	Library/altera_sim/altera_mf.v	/^    parameter dpa_initial_phase_value = 0;$/;"	c
dpa_loaden	Library/altera_sim/altera_mf.v	/^    reg [PHASE_NUM-1 : 0] dpa_loaden;$/;"	r
dpa_loaden	Library/altera_sim/altera_mf.v	/^    wire dpa_loaden;$/;"	n
dpa_locked	Library/altera_sim/altera_mf.v	/^    wire dpa_locked;$/;"	n
dpa_locked_dly	Library/altera_sim/altera_mf.v	/^    reg dpa_locked_dly;$/;"	r
dpa_locked_tmp	Library/altera_sim/altera_mf.v	/^    reg dpa_locked_tmp;$/;"	r
dpa_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter dpa_multiply_by = 0;$/;"	c
dpa_multiply_by	Library/altera_sim/altera_mf.v	/^parameter dpa_multiply_by = 0;$/;"	c
dpa_pll_cal_busy	Library/altera_sim/altera_mf.v	/^    output dpa_pll_cal_busy;$/;"	p
dpa_pll_recal	Library/altera_sim/altera_mf.v	/^    input dpa_pll_recal;$/;"	p
dpa_pll_recalibrate	Library/altera_sim/altera_mf.v	/^    tri0 dpa_pll_recalibrate;$/;"	n
dpagclk	Library/altera_sim/altera_mf.v	/^    wire [number_of_channels -1:0] dpagclk;$/;"	n
dpagclk_pre	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] dpagclk_pre;$/;"	r
dpaswitch	Library/altera_sim/altera_mf.v	/^    wire dpaswitch;$/;"	n
dpll_clk_count	Library/altera_sim/altera_mf.v	/^    integer dpll_clk_count[number_of_channels -1: 0];$/;"	r
dpll_first_lock	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] dpll_first_lock;$/;"	r
dpll_first_lock	Library/altera_sim/altera_mf.v	/^    reg dpll_first_lock;$/;"	r
dpll_lock_count	Library/altera_sim/altera_mf.v	/^    parameter dpll_lock_count = 0;$/;"	c
dpll_lock_window	Library/altera_sim/altera_mf.v	/^    parameter dpll_lock_window = 0;$/;"	c
dprio_addr	Library/altera_sim/altera_mf.v	/^        output   [15:0]  dprio_addr;$/;"	p
dprio_addr	Library/altera_sim/altera_mf.v	/^  output [15:0]                     dprio_addr, \/\/ increase to 16 bits$/;"	p
dprio_busy	Library/altera_sim/altera_mf.v	/^        input   dprio_busy;$/;"	p
dprio_busy	Library/altera_sim/altera_mf.v	/^  input                             dprio_busy,$/;"	p
dprio_data_width	Library/altera_sim/altera_mf.v	/^  parameter dprio_data_width = 16,$/;"	c
dprio_datain	Library/altera_sim/altera_mf.v	/^        input   [15:0]  dprio_datain;$/;"	p
dprio_dataout	Library/altera_sim/altera_mf.v	/^        output   [15:0]  dprio_dataout;$/;"	p
dprio_rden	Library/altera_sim/altera_mf.v	/^        output   dprio_rden;$/;"	p
dprio_read	Library/altera_sim/altera_mf.v	/^	parameter dprio_read		= 5'd14;$/;"	c
dprio_reg	Library/altera_sim/altera_mf.v	/^  reg [12:0] dprio_reg [(1 << channel_address_width)-1:0];$/;"	r
dprio_reg	Library/altera_sim/altera_mf.v	/^  reg [6:0] dprio_reg [(1 << channel_address_width)-1:0];$/;"	r
dprio_reg0q	Library/altera_sim/altera_mf.v	/^  reg [12:0] dprio_reg0q [(1 << channel_address_width)-1:0]; \/\/ make this scale with the channel width - 6 bits for phase step, one for enable$/;"	r
dprio_reg0q	Library/altera_sim/altera_mf.v	/^  reg [6:0] dprio_reg0q [(1 << channel_address_width)-1:0]; \/\/ make this scale with the channel width - 6 bits for phase step, one for enable$/;"	r
dprio_wait	Library/altera_sim/altera_mf.v	/^	parameter dprio_wait		= 5'd8;$/;"	c
dprio_wren	Library/altera_sim/altera_mf.v	/^        output   dprio_wren;$/;"	p
dprio_wren	Library/altera_sim/altera_mf.v	/^  output                            dprio_wren,$/;"	p
dprio_write	Library/altera_sim/altera_mf.v	/^	parameter dprio_write		= 5'd15;$/;"	c
dqsundelayedout	Library/altera_sim/altera_mf.v	/^output [width-1:0] dqsundelayedout;$/;"	p
dsp_block_balancing	Library/altera_sim/altera_mf.v	/^    parameter dsp_block_balancing            = "AUTO";$/;"	c
dual_port_addreg_b_clk0	Library/altera_sim/altera_mf.v	/^    parameter dual_port_addreg_b_clk0 = (((operation_mode == "DUAL_PORT") && (address_reg_b == "CLOCK0"))? 1: 0);$/;"	c
dual_port_addreg_b_clk1	Library/altera_sim/altera_mf.v	/^    parameter dual_port_addreg_b_clk1 = (((operation_mode == "DUAL_PORT") && (address_reg_b == "CLOCK1"))? 1: 0);$/;"	c
dummy_hub	Library/altera_sim/altera_mf.v	/^module dummy_hub (jtag_tck,jtag_tdi,jtag_tms,jtag_usr1,jtag_state_tlr,jtag_state_rti,$/;"	m
dummy_state_cdr	Library/altera_sim/altera_mf.v	/^    output   dummy_state_cdr;     \/\/ cdr state signal to world$/;"	p
dummy_state_cir	Library/altera_sim/altera_mf.v	/^    output   dummy_state_cir;    \/\/ cir state signal to world$/;"	p
dummy_state_drs	Library/altera_sim/altera_mf.v	/^    output   dummy_state_drs;     \/\/ drs state signal to world$/;"	p
dummy_state_e1dr	Library/altera_sim/altera_mf.v	/^    output   dummy_state_e1dr;    \/\/ e1dr state signal to the world$/;"	p
dummy_state_e1ir	Library/altera_sim/altera_mf.v	/^    output   dummy_state_e1ir;   \/\/ e1ir state signal to world$/;"	p
dummy_state_e2dr	Library/altera_sim/altera_mf.v	/^    output   dummy_state_e2dr;    \/\/ e2dr state signal to world$/;"	p
dummy_state_e2ir	Library/altera_sim/altera_mf.v	/^    output   dummy_state_e2ir;   \/\/ e2ir state signal to world$/;"	p
dummy_state_irs	Library/altera_sim/altera_mf.v	/^    output   dummy_state_irs;     \/\/ irs state signal to world$/;"	p
dummy_state_pdr	Library/altera_sim/altera_mf.v	/^    output   dummy_state_pdr;     \/\/ pdr state signal to world$/;"	p
dummy_state_pir	Library/altera_sim/altera_mf.v	/^    output   dummy_state_pir;    \/\/ pir state signal to world$/;"	p
dummy_state_rti	Library/altera_sim/altera_mf.v	/^    output   dummy_state_rti;     \/\/ rti state signal to world$/;"	p
dummy_state_sdr	Library/altera_sim/altera_mf.v	/^    output   dummy_state_sdr;     \/\/ sdr state signal to world$/;"	p
dummy_state_sir	Library/altera_sim/altera_mf.v	/^    output   dummy_state_sir;    \/\/ sir state signal to world$/;"	p
dummy_state_tlr	Library/altera_sim/altera_mf.v	/^    output   dummy_state_tlr;     \/\/ tlr state signal to world$/;"	p
dummy_state_udr	Library/altera_sim/altera_mf.v	/^    output   dummy_state_udr;     \/\/ udr state signal to world$/;"	p
dummy_state_uir	Library/altera_sim/altera_mf.v	/^    output   dummy_state_uir;    \/\/ uir state signal to world$/;"	p
dummy_tck	Library/altera_sim/altera_mf.v	/^    output   dummy_tck;           \/\/ tck signal to world$/;"	p
dummy_tck_reg	Library/altera_sim/altera_mf.v	/^    reg   dummy_tck_reg; \/\/ register for dummy_tck.$/;"	r
dummy_tdi	Library/altera_sim/altera_mf.v	/^    output   dummy_tdi;           \/\/ tdi signal to world$/;"	p
dummy_tdi_reg	Library/altera_sim/altera_mf.v	/^    reg   dummy_tdi_reg; \/\/ register for dummy_tdi$/;"	r
dummy_tdo	Library/altera_sim/altera_mf.v	/^    input   dummy_tdo;      \/\/ tdo signal from world$/;"	p
dummy_tms	Library/altera_sim/altera_mf.v	/^    output   dummy_tms;           \/\/ tms signal to world$/;"	p
duty_cycle	Library/altera_sim/altera_mf.v	/^    input duty_cycle;$/;"	p
duty_cycle	Library/altera_sim/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p
duty_cycle	Library/altera_sim/altera_mf.v	/^    integer duty_cycle;$/;"	r
duty_cycle	Library/altera_sim/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r
duty_cycle	Library/altera_sim/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r
e0_clk	Library/altera_sim/altera_mf.v	/^    wire e0_clk;$/;"	n
e0_high	Library/altera_sim/altera_mf.v	/^    parameter e0_high = 1;$/;"	c
e0_high	Library/altera_sim/altera_mf.v	/^parameter   e0_high             = 1;$/;"	c
e0_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e0_high_val;$/;"	r
e0_initial	Library/altera_sim/altera_mf.v	/^    parameter e0_initial = 1;$/;"	c
e0_initial	Library/altera_sim/altera_mf.v	/^parameter   e0_initial          = 1;$/;"	c
e0_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e0_initial_val;$/;"	r
e0_low	Library/altera_sim/altera_mf.v	/^    parameter e0_low = 1;$/;"	c
e0_low	Library/altera_sim/altera_mf.v	/^parameter   e0_low              = 1;$/;"	c
e0_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e0_low_val;$/;"	r
e0_mode	Library/altera_sim/altera_mf.v	/^    parameter e0_mode = "bypass";$/;"	c
e0_mode	Library/altera_sim/altera_mf.v	/^parameter   e0_mode             = "bypass";$/;"	c
e0_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] e0_mode_val;$/;"	r
e0_ph	Library/altera_sim/altera_mf.v	/^    parameter e0_ph = 0;$/;"	c
e0_ph	Library/altera_sim/altera_mf.v	/^parameter   e0_ph               = 0;$/;"	c
e0_time_delay	Library/altera_sim/altera_mf.v	/^    parameter e0_time_delay = 0;$/;"	c
e0_time_delay	Library/altera_sim/altera_mf.v	/^parameter   e0_time_delay       = 0;$/;"	c
e0_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e0_time_delay_val;$/;"	r
e1_clk	Library/altera_sim/altera_mf.v	/^    wire e1_clk;$/;"	n
e1_high	Library/altera_sim/altera_mf.v	/^    parameter e1_high = 1;$/;"	c
e1_high	Library/altera_sim/altera_mf.v	/^parameter   e1_high             = 1;$/;"	c
e1_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e1_high_val;$/;"	r
e1_initial	Library/altera_sim/altera_mf.v	/^    parameter e1_initial = 1;$/;"	c
e1_initial	Library/altera_sim/altera_mf.v	/^parameter   e1_initial          = 1;$/;"	c
e1_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e1_initial_val;$/;"	r
e1_low	Library/altera_sim/altera_mf.v	/^    parameter e1_low = 1;$/;"	c
e1_low	Library/altera_sim/altera_mf.v	/^parameter   e1_low              = 1;$/;"	c
e1_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e1_low_val;$/;"	r
e1_mode	Library/altera_sim/altera_mf.v	/^    parameter e1_mode = "bypass";$/;"	c
e1_mode	Library/altera_sim/altera_mf.v	/^parameter   e1_mode             = "bypass";$/;"	c
e1_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] e1_mode_val;$/;"	r
e1_ph	Library/altera_sim/altera_mf.v	/^    parameter e1_ph = 0;$/;"	c
e1_ph	Library/altera_sim/altera_mf.v	/^parameter   e1_ph               = 0;$/;"	c
e1_time_delay	Library/altera_sim/altera_mf.v	/^    parameter e1_time_delay = 0;$/;"	c
e1_time_delay	Library/altera_sim/altera_mf.v	/^parameter   e1_time_delay       = 0;$/;"	c
e1_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e1_time_delay_val;$/;"	r
e2_clk	Library/altera_sim/altera_mf.v	/^    wire e2_clk;$/;"	n
e2_high	Library/altera_sim/altera_mf.v	/^    parameter e2_high = 1;$/;"	c
e2_high	Library/altera_sim/altera_mf.v	/^parameter   e2_high             = 1;$/;"	c
e2_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e2_high_val;$/;"	r
e2_initial	Library/altera_sim/altera_mf.v	/^    parameter e2_initial = 1;$/;"	c
e2_initial	Library/altera_sim/altera_mf.v	/^parameter   e2_initial          = 1;$/;"	c
e2_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e2_initial_val;$/;"	r
e2_low	Library/altera_sim/altera_mf.v	/^    parameter e2_low = 1;$/;"	c
e2_low	Library/altera_sim/altera_mf.v	/^parameter   e2_low              = 1;$/;"	c
e2_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e2_low_val;$/;"	r
e2_mode	Library/altera_sim/altera_mf.v	/^    parameter e2_mode = "bypass";$/;"	c
e2_mode	Library/altera_sim/altera_mf.v	/^parameter   e2_mode             = "bypass";$/;"	c
e2_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] e2_mode_val;$/;"	r
e2_ph	Library/altera_sim/altera_mf.v	/^    parameter e2_ph = 0;$/;"	c
e2_ph	Library/altera_sim/altera_mf.v	/^parameter   e2_ph               = 0;$/;"	c
e2_time_delay	Library/altera_sim/altera_mf.v	/^    parameter e2_time_delay = 0;$/;"	c
e2_time_delay	Library/altera_sim/altera_mf.v	/^parameter   e2_time_delay       = 0;$/;"	c
e2_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e2_time_delay_val;$/;"	r
e3_clk	Library/altera_sim/altera_mf.v	/^    wire e3_clk;$/;"	n
e3_high	Library/altera_sim/altera_mf.v	/^    parameter e3_high = 1;$/;"	c
e3_high	Library/altera_sim/altera_mf.v	/^parameter   e3_high             = 1;$/;"	c
e3_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e3_high_val;$/;"	r
e3_initial	Library/altera_sim/altera_mf.v	/^    parameter e3_initial = 1;$/;"	c
e3_initial	Library/altera_sim/altera_mf.v	/^parameter   e3_initial          = 1;$/;"	c
e3_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e3_initial_val;$/;"	r
e3_low	Library/altera_sim/altera_mf.v	/^    parameter e3_low = 1;$/;"	c
e3_low	Library/altera_sim/altera_mf.v	/^parameter   e3_low              = 1;$/;"	c
e3_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e3_low_val;$/;"	r
e3_mode	Library/altera_sim/altera_mf.v	/^    parameter e3_mode = "bypass";$/;"	c
e3_mode	Library/altera_sim/altera_mf.v	/^parameter   e3_mode             = "bypass";$/;"	c
e3_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] e3_mode_val;$/;"	r
e3_ph	Library/altera_sim/altera_mf.v	/^    parameter e3_ph = 0;$/;"	c
e3_ph	Library/altera_sim/altera_mf.v	/^parameter   e3_ph               = 0;$/;"	c
e3_time_delay	Library/altera_sim/altera_mf.v	/^    parameter e3_time_delay = 0;$/;"	c
e3_time_delay	Library/altera_sim/altera_mf.v	/^parameter   e3_time_delay       = 0;$/;"	c
e3_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] e3_time_delay_val;$/;"	r
ecc_pipeline_stage_enabled	Library/altera_sim/altera_mf.v	/^	parameter ecc_pipeline_stage_enabled = "FALSE";$/;"	c
eccstatus	Library/altera_sim/altera_mf.v	/^    output [width_eccstatus-1:0] eccstatus;   \/\/ ECC status flags$/;"	p
edge_detect	Library/rtl_logic/edge_detect.v	/^module edge_detect$/;"	m
egpp_offset	Library/altera_sim/altera_mf.v	/^    integer egpp_offset;$/;"	r
empty	Library/altera_sim/220model.v	/^    output empty;$/;"	p
empty	Library/altera_sim/altera_mf.v	/^    output empty, full;$/;"	p
empty	Library/altera_sim/altera_mf.v	/^    output empty;$/;"	p
empty_flag	Library/altera_sim/220model.v	/^    reg empty_flag;$/;"	r
empty_flag	Library/altera_sim/altera_mf.v	/^    reg empty_flag;$/;"	r
empty_latency1	Library/altera_sim/altera_mf.v	/^    reg empty_latency1; $/;"	r
empty_latency2	Library/altera_sim/altera_mf.v	/^    reg empty_latency2; $/;"	r
ena	Library/altera_sim/altera_mf.v	/^    input    ena;$/;"	p
ena	Library/altera_sim/altera_mf.v	/^    input ena;$/;"	p
ena	Library/altera_sim/altera_mf.v	/^    tri1 ena;$/;"	n
ena	Library/altera_sim/altera_mf.v	/^    tri1 prn, clrn, ena;$/;"	n
ena	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire ena;$/;"	n
ena0	Library/altera_sim/altera_mf.v	/^    input ena0;$/;"	p
ena0	Library/altera_sim/altera_mf.v	/^    tri1 ena0;$/;"	n
ena0	Library/altera_sim/altera_mf.v	/^    wire ena0;$/;"	n
ena0_cntr	Library/altera_sim/altera_mf.v	/^    integer ena0_cntr;$/;"	r
ena1	Library/altera_sim/altera_mf.v	/^    input ena1;$/;"	p
ena1	Library/altera_sim/altera_mf.v	/^    tri1 ena1;$/;"	n
ena1	Library/altera_sim/altera_mf.v	/^    wire ena1;$/;"	n
ena1_cntr	Library/altera_sim/altera_mf.v	/^    integer ena1_cntr;$/;"	r
ena2	Library/altera_sim/altera_mf.v	/^    input ena2;$/;"	p
ena2	Library/altera_sim/altera_mf.v	/^    tri1 ena2;$/;"	n
ena2	Library/altera_sim/altera_mf.v	/^    wire ena2;$/;"	n
ena3	Library/altera_sim/altera_mf.v	/^    input ena3;$/;"	p
ena3	Library/altera_sim/altera_mf.v	/^    tri1 ena3;$/;"	n
ena3	Library/altera_sim/altera_mf.v	/^    wire ena3;$/;"	n
ena4	Library/altera_sim/altera_mf.v	/^    wire ena4;$/;"	n
ena5	Library/altera_sim/altera_mf.v	/^    wire ena5;$/;"	n
ena_aclr_signa_wire	Library/altera_sim/altera_mf.v	/^    wire ena_aclr_signa_wire;$/;"	n
ena_aclr_signb_wire	Library/altera_sim/altera_mf.v	/^    wire ena_aclr_signb_wire;$/;"	n
ena_ipd	Library/altera_sim/altera_mf.v	/^    wire ena_ipd;$/;"	n
ena_ipd_last_value	Library/altera_sim/altera_mf.v	/^    reg ena_ipd_last_value;$/;"	r
ena_pll	Library/altera_sim/altera_mf.v	/^    wire ena_pll;$/;"	n
ena_pullup	Library/altera_sim/altera_mf.v	/^tri1 ena_pullup;$/;"	n
enable	Library/altera_sim/220model.v	/^    input  enable;$/;"	p
enable	Library/altera_sim/220model.v	/^    tri1   enable;$/;"	n
enable	Library/altera_sim/220model.v	/^    tri1 enable;$/;"	n
enable0	Library/altera_sim/altera_mf.v	/^    output enable0;$/;"	p
enable0	Library/altera_sim/altera_mf.v	/^output        enable0;$/;"	p
enable0_counter	Library/altera_sim/altera_mf.v	/^    parameter enable0_counter = "c0";$/;"	c
enable0_counter	Library/altera_sim/altera_mf.v	/^    parameter enable0_counter = "l0";$/;"	c
enable0_counter	Library/altera_sim/altera_mf.v	/^parameter   enable0_counter     = "l0";$/;"	c
enable0_neg	Library/altera_sim/altera_mf.v	/^    reg enable0_neg;$/;"	r
enable0_reg	Library/altera_sim/altera_mf.v	/^    reg enable0_reg;$/;"	r
enable0_reg1	Library/altera_sim/altera_mf.v	/^    reg enable0_reg1;$/;"	r
enable0_reg2	Library/altera_sim/altera_mf.v	/^    reg enable0_reg2;$/;"	r
enable0_tmp	Library/altera_sim/altera_mf.v	/^    wire enable0_tmp;$/;"	n
enable1	Library/altera_sim/altera_mf.v	/^    output enable1;$/;"	p
enable1	Library/altera_sim/altera_mf.v	/^output        enable1;$/;"	p
enable1_counter	Library/altera_sim/altera_mf.v	/^    parameter enable1_counter = "c1";$/;"	c
enable1_counter	Library/altera_sim/altera_mf.v	/^    parameter enable1_counter = "l0";$/;"	c
enable1_counter	Library/altera_sim/altera_mf.v	/^parameter   enable1_counter     = "l0";$/;"	c
enable1_reg	Library/altera_sim/altera_mf.v	/^    reg enable1_reg;$/;"	r
enable1_reg0	Library/altera_sim/altera_mf.v	/^    reg enable1_reg0;$/;"	r
enable1_reg1	Library/altera_sim/altera_mf.v	/^    reg enable1_reg1;$/;"	r
enable1_reg2	Library/altera_sim/altera_mf.v	/^    reg enable1_reg2;$/;"	r
enable1_tmp	Library/altera_sim/altera_mf.v	/^    wire enable1_tmp;$/;"	n
enable_0	Library/altera_sim/altera_mf.v	/^    wire enable_0;$/;"	n
enable_1	Library/altera_sim/altera_mf.v	/^    wire enable_1;$/;"	n
enable_clock_pin_mode	Library/altera_sim/altera_mf.v	/^    parameter enable_clock_pin_mode = "UNUSED";$/;"	c
enable_clock_pin_mode	Library/altera_sim/altera_mf.v	/^parameter enable_clock_pin_mode = "UNUSED";$/;"	c
enable_dpa_align_to_rising_edge_only	Library/altera_sim/altera_mf.v	/^    parameter enable_dpa_align_to_rising_edge_only = "OFF";$/;"	c
enable_dpa_calibration	Library/altera_sim/altera_mf.v	/^    parameter enable_dpa_calibration = "ON";$/;"	c
enable_dpa_fifo	Library/altera_sim/altera_mf.v	/^    parameter enable_dpa_fifo = "ON";$/;"	c
enable_dpa_initial_phase_selection	Library/altera_sim/altera_mf.v	/^    parameter enable_dpa_initial_phase_selection = "OFF";$/;"	c
enable_dpa_mode	Library/altera_sim/altera_mf.v	/^    parameter enable_dpa_mode = "OFF";$/;"	c
enable_dpa_pll_calibration	Library/altera_sim/altera_mf.v	/^    parameter enable_dpa_pll_calibration = "OFF";$/;"	c
enable_ecc	Library/altera_sim/altera_mf.v	/^    parameter enable_ecc = "FALSE";$/;"	c
enable_mem_data_b_reading	Library/altera_sim/altera_mf.v	/^   parameter enable_mem_data_b_reading =  (sim_show_memory_data_in_port_b_layout == "ON") && ((operation_mode == "BIDIR_DUAL_PORT") || (operation_mode == "DUAL_PORT")) ? 1 : 0;$/;"	c
enable_metastability	Library/altera_sim/altera_mf.v	/^    parameter    enable_metastability    =    "NO";$/;"	c
enable_quad_spi_support	Library/altera_sim/altera_mf.v	/^    parameter    enable_quad_spi_support    =    0;$/;"	c
enable_shared_access	Library/altera_sim/altera_mf.v	/^    parameter    enable_shared_access    =    "OFF";$/;"	c
enable_soft_cdr_mode	Library/altera_sim/altera_mf.v	/^    parameter enable_soft_cdr_mode = "OFF";$/;"	c
enable_switch_over_counter	Library/altera_sim/altera_mf.v	/^    parameter enable_switch_over_counter           = "off";$/;"	c
enable_switch_over_counter	Library/altera_sim/altera_mf.v	/^    parameter enable_switch_over_counter           = "on";$/;"	c
enable_switch_over_counter	Library/altera_sim/altera_mf.v	/^    parameter enable_switch_over_counter = "off";$/;"	c
enable_switch_over_counter	Library/altera_sim/altera_mf.v	/^parameter   enable_switch_over_counter = "OFF";$/;"	c
enabledt	Library/altera_sim/220model.v	/^    input  enabledt;$/;"	p
enabledt	Library/altera_sim/220model.v	/^    tri1  enabledt;$/;"	n
enabletr	Library/altera_sim/220model.v	/^    input  enabletr;$/;"	p
enabletr	Library/altera_sim/220model.v	/^    tri1  enabletr;$/;"	n
end_address	Library/altera_sim/220model.v	/^    integer start_address, end_address;$/;"	r
end_address	Library/altera_sim/altera_mf.v	/^    integer start_address, end_address;$/;"	r
enhanced_flash_programming	Library/altera_sim/altera_mf.v	/^    parameter    enhanced_flash_programming    =    0;$/;"	c
enhanced_mode	Library/altera_sim/altera_mf.v	/^    parameter    enhanced_mode    =    0;$/;"	c
eq	Library/altera_sim/220model.v	/^    output [15:0] eq;$/;"	p
eq	Library/altera_sim/220model.v	/^    output [lpm_decodes-1:0] eq;$/;"	p
eq_pipe	Library/altera_sim/220model.v	/^    reg    [lpm_decodes-1:0] eq_pipe [(lpm_pipeline+1):0];$/;"	r
eq_wire	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  eq_wire;$/;"	n
eqout	Library/altera_sim/altera_mf.v	/^  output [3:0]                      eqout,$/;"	p
error	Library/altera_sim/altera_mf.v	/^    reg error;$/;"	r
error_status	Library/altera_sim/220model.v	/^    reg error_status;$/;"	r
error_status	Library/altera_sim/altera_mf.v	/^    reg error_status;$/;"	r
exception_handling	Library/altera_sim/altera_mf.v	/^    parameter exception_handling = "YES";$/;"	c
exp_dataa	Library/altera_sim/altera_mf.v	/^    integer exp_dataa;$/;"	r
exp_datab	Library/altera_sim/altera_mf.v	/^    integer exp_datab;$/;"	r
exp_result	Library/altera_sim/altera_mf.v	/^    integer exp_result;$/;"	r
expected_clk_cycle	Library/altera_sim/altera_mf.v	/^real expected_clk_cycle;$/;"	r
expected_next_clk_edge	Library/altera_sim/altera_mf.v	/^real expected_next_clk_edge;$/;"	r
exponent_number	Library/altera_sim/altera_mf.v	/^        input exponent_number;$/;"	p
exponent_number	Library/altera_sim/altera_mf.v	/^        integer exponent_number;$/;"	r
ext_fbk_cntr	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] ext_fbk_cntr;$/;"	r
ext_fbk_cntr_delay	Library/altera_sim/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_delay;$/;"	r
ext_fbk_cntr_high	Library/altera_sim/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_high;$/;"	r
ext_fbk_cntr_index	Library/altera_sim/altera_mf.v	/^    integer ext_fbk_cntr_index;$/;"	r
ext_fbk_cntr_initial	Library/altera_sim/altera_mf.v	/^    integer ext_fbk_cntr_initial;$/;"	r
ext_fbk_cntr_low	Library/altera_sim/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_low;$/;"	r
ext_fbk_cntr_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] ext_fbk_cntr_mode;$/;"	r
ext_fbk_cntr_modulus	Library/altera_sim/altera_mf.v	/^    reg [31:0] ext_fbk_cntr_modulus;$/;"	r
ext_fbk_cntr_ph	Library/altera_sim/altera_mf.v	/^    integer ext_fbk_cntr_ph;$/;"	r
ext_fbk_delay	Library/altera_sim/altera_mf.v	/^    reg  [31:0] ext_fbk_delay;$/;"	r
extclk	Library/altera_sim/altera_mf.v	/^    output [3:0] extclk;$/;"	p
extclk	Library/altera_sim/altera_mf.v	/^output        [3:0] extclk;$/;"	p
extclk0	Library/altera_sim/altera_mf.v	/^    wire extclk0;$/;"	n
extclk0_counter	Library/altera_sim/altera_mf.v	/^    parameter extclk0_counter = "e0";$/;"	c
extclk0_counter	Library/altera_sim/altera_mf.v	/^parameter   extclk0_counter     = "e0" ;$/;"	c
extclk0_divide_by	Library/altera_sim/altera_mf.v	/^    parameter extclk0_divide_by = 1;$/;"	c
extclk0_divide_by	Library/altera_sim/altera_mf.v	/^parameter   extclk0_divide_by       = 1;$/;"	c
extclk0_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter extclk0_duty_cycle = 50;$/;"	c
extclk0_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   extclk0_duty_cycle      = 50;$/;"	c
extclk0_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter extclk0_multiply_by = 1;$/;"	c
extclk0_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   extclk0_multiply_by     = 1;$/;"	c
extclk0_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter extclk0_phase_shift = 0;$/;"	c
extclk0_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   extclk0_phase_shift     = "0";$/;"	c
extclk0_time_delay	Library/altera_sim/altera_mf.v	/^    parameter extclk0_time_delay = 0;$/;"	c
extclk0_time_delay	Library/altera_sim/altera_mf.v	/^parameter   extclk0_time_delay      = "0";$/;"	c
extclk0_tmp	Library/altera_sim/altera_mf.v	/^    wire extclk0_tmp;$/;"	n
extclk0_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter extclk0_use_even_counter_mode = "off";$/;"	c
extclk0_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter extclk0_use_even_counter_value = "off";$/;"	c
extclk1	Library/altera_sim/altera_mf.v	/^    wire extclk1;$/;"	n
extclk1_counter	Library/altera_sim/altera_mf.v	/^    parameter extclk1_counter = "e1";$/;"	c
extclk1_counter	Library/altera_sim/altera_mf.v	/^parameter   extclk1_counter     = "e1" ;$/;"	c
extclk1_divide_by	Library/altera_sim/altera_mf.v	/^    parameter extclk1_divide_by = 1;$/;"	c
extclk1_divide_by	Library/altera_sim/altera_mf.v	/^parameter   extclk1_divide_by       = 1;$/;"	c
extclk1_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter extclk1_duty_cycle = 50;$/;"	c
extclk1_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   extclk1_duty_cycle      = 50;$/;"	c
extclk1_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter extclk1_multiply_by = 1;$/;"	c
extclk1_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   extclk1_multiply_by     = 1;$/;"	c
extclk1_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter extclk1_phase_shift = 0;$/;"	c
extclk1_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   extclk1_phase_shift     = "0";$/;"	c
extclk1_time_delay	Library/altera_sim/altera_mf.v	/^    parameter extclk1_time_delay = 0;$/;"	c
extclk1_time_delay	Library/altera_sim/altera_mf.v	/^parameter   extclk1_time_delay      = "0";$/;"	c
extclk1_tmp	Library/altera_sim/altera_mf.v	/^    wire extclk1_tmp;$/;"	n
extclk1_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter extclk1_use_even_counter_mode = "off";$/;"	c
extclk1_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter extclk1_use_even_counter_value = "off";$/;"	c
extclk2	Library/altera_sim/altera_mf.v	/^    wire extclk2;$/;"	n
extclk2_counter	Library/altera_sim/altera_mf.v	/^    parameter extclk2_counter = "e2";$/;"	c
extclk2_counter	Library/altera_sim/altera_mf.v	/^parameter   extclk2_counter     = "e2" ;$/;"	c
extclk2_divide_by	Library/altera_sim/altera_mf.v	/^    parameter extclk2_divide_by = 1;$/;"	c
extclk2_divide_by	Library/altera_sim/altera_mf.v	/^parameter   extclk2_divide_by       = 1;$/;"	c
extclk2_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter extclk2_duty_cycle = 50;$/;"	c
extclk2_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   extclk2_duty_cycle      = 50;$/;"	c
extclk2_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter extclk2_multiply_by = 1;$/;"	c
extclk2_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   extclk2_multiply_by     = 1;$/;"	c
extclk2_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter extclk2_phase_shift = 0;$/;"	c
extclk2_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   extclk2_phase_shift     = "0";$/;"	c
extclk2_time_delay	Library/altera_sim/altera_mf.v	/^    parameter extclk2_time_delay = 0;$/;"	c
extclk2_time_delay	Library/altera_sim/altera_mf.v	/^parameter   extclk2_time_delay      = "0";$/;"	c
extclk2_tmp	Library/altera_sim/altera_mf.v	/^    wire extclk2_tmp;$/;"	n
extclk2_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter extclk2_use_even_counter_mode = "off";$/;"	c
extclk2_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter extclk2_use_even_counter_value = "off";$/;"	c
extclk3	Library/altera_sim/altera_mf.v	/^    wire extclk3;$/;"	n
extclk3_counter	Library/altera_sim/altera_mf.v	/^    parameter extclk3_counter = "e3";$/;"	c
extclk3_counter	Library/altera_sim/altera_mf.v	/^parameter   extclk3_counter     = "e3" ;$/;"	c
extclk3_divide_by	Library/altera_sim/altera_mf.v	/^    parameter extclk3_divide_by = 1;$/;"	c
extclk3_divide_by	Library/altera_sim/altera_mf.v	/^parameter   extclk3_divide_by       = 1;$/;"	c
extclk3_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter extclk3_duty_cycle = 50;$/;"	c
extclk3_duty_cycle	Library/altera_sim/altera_mf.v	/^parameter   extclk3_duty_cycle      = 50;$/;"	c
extclk3_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter extclk3_multiply_by = 1;$/;"	c
extclk3_multiply_by	Library/altera_sim/altera_mf.v	/^parameter   extclk3_multiply_by     = 1;$/;"	c
extclk3_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter extclk3_phase_shift = 0;$/;"	c
extclk3_phase_shift	Library/altera_sim/altera_mf.v	/^parameter   extclk3_phase_shift     = "0";$/;"	c
extclk3_time_delay	Library/altera_sim/altera_mf.v	/^    parameter extclk3_time_delay = 0;$/;"	c
extclk3_time_delay	Library/altera_sim/altera_mf.v	/^parameter   extclk3_time_delay      = "0";$/;"	c
extclk3_tmp	Library/altera_sim/altera_mf.v	/^    wire extclk3_tmp;$/;"	n
extclk3_use_even_counter_mode	Library/altera_sim/altera_mf.v	/^    parameter extclk3_use_even_counter_mode = "off";$/;"	c
extclk3_use_even_counter_value	Library/altera_sim/altera_mf.v	/^    parameter extclk3_use_even_counter_value = "off";$/;"	c
extclk_cycles_per_sync_period	Library/altera_sim/altera_mf.v	/^integer extclk_cycles_per_sync_period;$/;"	r
extclk_phase_delay	Library/altera_sim/altera_mf.v	/^time extclk_phase_delay;$/;"	r
extclk_synchronizing_period	Library/altera_sim/altera_mf.v	/^time extclk_synchronizing_period;$/;"	r
extclk_tmp	Library/altera_sim/altera_mf.v	/^reg extclk_tmp;$/;"	r
extclkena	Library/altera_sim/altera_mf.v	/^    input [3:0] extclkena;$/;"	p
extclkena	Library/altera_sim/altera_mf.v	/^input       [3:0] extclkena;$/;"	p
extclkena0_ipd	Library/altera_sim/altera_mf.v	/^    wire extclkena0_ipd;$/;"	n
extclkena1_ipd	Library/altera_sim/altera_mf.v	/^    wire extclkena1_ipd;$/;"	n
extclkena2_ipd	Library/altera_sim/altera_mf.v	/^    wire extclkena2_ipd;$/;"	n
extclkena3_ipd	Library/altera_sim/altera_mf.v	/^    wire extclkena3_ipd;$/;"	n
extclkena_pullup	Library/altera_sim/altera_mf.v	/^tri1 [3:0] extclkena_pullup;$/;"	n
extena0	Library/altera_sim/altera_mf.v	/^    wire extena0;$/;"	n
extena1	Library/altera_sim/altera_mf.v	/^    wire extena1;$/;"	n
extena2	Library/altera_sim/altera_mf.v	/^    wire extena2;$/;"	n
extena3	Library/altera_sim/altera_mf.v	/^    wire extena3;$/;"	n
extend_oe_disable	Library/altera_sim/altera_mf.v	/^parameter extend_oe_disable = "UNUSED";$/;"	c
external_switch	Library/altera_sim/altera_mf.v	/^    reg external_switch;$/;"	r
extra_accumulator_latency	Library/altera_sim/altera_mf.v	/^    parameter extra_accumulator_latency      = 0;$/;"	c
extra_addr_byte	Library/altera_sim/altera_mf.v	/^    parameter    extra_addr_byte    =    0;$/;"	c
extra_latency	Library/altera_sim/altera_mf.v	/^    parameter extra_latency                  = 0;$/;"	c
extra_latency	Library/altera_sim/altera_mf.v	/^    parameter extra_latency = 0;$/;"	c
extra_multiplier_latency	Library/altera_sim/altera_mf.v	/^    parameter extra_multiplier_latency       = 0;$/;"	c
extra_regr	Library/altera_sim/altera_mf.v	/^    reg extra_regr;$/;"	r
extra_sign_bit_width	Library/altera_sim/altera_mf.v	/^    parameter extra_sign_bit_width = (port_signa == "PORT_USED" || port_signb == "PORT_USED")? accum_width - width_result - lsb_position :$/;"	c
extra_sign_bits	Library/altera_sim/altera_mf.v	/^    reg [extra_sign_bit_width - 1 : 0] extra_sign_bits;$/;"	r
extract_param_name	Library/altera_sim/220model.v	/^    reg extract_param_name;  \/\/ if 1 mean extracting parameters name from given string$/;"	r
extract_param_name	Library/altera_sim/altera_mf.v	/^    reg extract_param_name;  \/\/ if 1 mean extracting parameters name from given string$/;"	r
extract_param_value	Library/altera_sim/220model.v	/^    reg extract_param_value; \/\/ if 1 mean extracting parameters value from given string$/;"	r
extract_param_value	Library/altera_sim/altera_mf.v	/^    reg extract_param_value; \/\/ if 1 mean extracting parameters value from given string$/;"	r
fac_ten	Library/altera_sim/altera_mf.v	/^    integer fac_ten, lc;$/;"	r
family_arria10	Library/altera_sim/altera_mf.v	/^   parameter family_arria10 = ((intended_device_family == "Arria 10") || (intended_device_family == "ARRIA 10") || (intended_device_family == "arria 10") || (intended_device_family == "Arria10") || (intended_device_family == "ARRIA10") || (intended_device_family == "arria10")) ? 1 : 0;$/;"	c
family_arriaii	Library/altera_sim/altera_mf.v	/^reg family_arriaii;$/;"	r
family_arriaiigx	Library/altera_sim/altera_mf.v	/^   parameter family_arriaiigx = ((intended_device_family == "Arria II GX") || (intended_device_family == "ARRIA II GX") || (intended_device_family == "arria ii gx") || (intended_device_family == "ArriaIIGX") || (intended_device_family == "ARRIAIIGX") || (intended_device_family == "arriaiigx") || (intended_device_family == "Arria IIGX") || (intended_device_family == "ARRIA IIGX") || (intended_device_family == "arria iigx") || (intended_device_family == "ArriaII GX") || (intended_device_family == "ARRIAII GX") || (intended_device_family == "arriaii gx") || (intended_device_family == "Arria II") || (intended_device_family == "ARRIA II") || (intended_device_family == "arria ii") || (intended_device_family == "ArriaII") || (intended_device_family == "ARRIAII") || (intended_device_family == "arriaii") || (intended_device_family == "Arria II (GX\/E)") || (intended_device_family == "ARRIA II (GX\/E)") || (intended_device_family == "arria ii (gx\/e)") || (intended_device_family == "ArriaII(GX\/E)") || (intended_device_family == "ARRIAII(GX\/E)") || (intended_device_family == "arriaii(gx\/e)") || (intended_device_family == "PIRANHA") || (intended_device_family == "piranha")) ? 1 : 0 ;$/;"	c
family_arriaiigz	Library/altera_sim/altera_mf.v	/^   parameter family_arriaiigz = ((intended_device_family == "Arria II GZ") || (intended_device_family == "ARRIA II GZ") || (intended_device_family == "arria ii gz") || (intended_device_family == "ArriaII GZ") || (intended_device_family == "ARRIAII GZ") || (intended_device_family == "arriaii gz") || (intended_device_family == "Arria IIGZ") || (intended_device_family == "ARRIA IIGZ") || (intended_device_family == "arria iigz") || (intended_device_family == "ArriaIIGZ") || (intended_device_family == "ARRIAIIGZ") || (intended_device_family == "arriaii gz")) ? 1 : 0 ;$/;"	c
family_arriav	Library/altera_sim/altera_mf.v	/^   parameter family_arriav = ((intended_device_family == "Arria V") || (intended_device_family == "ARRIA V") || (intended_device_family == "arria v") || (intended_device_family == "ArriaV") || (intended_device_family == "ARRIAV") || (intended_device_family == "arriav") || (intended_device_family == "Arria V (GS)") || (intended_device_family == "ARRIA V (GS)") || (intended_device_family == "arria v (gs)") || (intended_device_family == "ArriaV(GS)") || (intended_device_family == "ARRIAV(GS)") || (intended_device_family == "arriav(gs)") || (intended_device_family == "Arria V (GX)") || (intended_device_family == "ARRIA V (GX)") || (intended_device_family == "arria v (gx)") || (intended_device_family == "ArriaV(GX)") || (intended_device_family == "ARRIAV(GX)") || (intended_device_family == "arriav(gx)") || (intended_device_family == "Arria V (GS\/GX)") || (intended_device_family == "ARRIA V (GS\/GX)") || (intended_device_family == "arria v (gs\/gx)") || (intended_device_family == "ArriaV(GS\/GX)") || (intended_device_family == "ARRIAV(GS\/GX)") || (intended_device_family == "arriav(gs\/gx)") || (intended_device_family == "Arria V (GX\/GS)") || (intended_device_family == "ARRIA V (GX\/GS)") || (intended_device_family == "arria v (gx\/gs)") || (intended_device_family == "ArriaV(GX\/GS)") || (intended_device_family == "ARRIAV(GX\/GS)") || (intended_device_family == "arriav(gx\/gs)")) ? 1 : 0;$/;"	c
family_arriavgz	Library/altera_sim/altera_mf.v	/^   parameter family_arriavgz = ((intended_device_family == "Arria V GZ") || (intended_device_family == "ARRIA V GZ") || (intended_device_family == "arria v gz") || (intended_device_family == "ArriaVGZ")  || (intended_device_family == "ARRIAVGZ")  || (intended_device_family == "arriavgz")) ? 1 : 0;$/;"	c
family_arriavi	Library/altera_sim/altera_mf.v	/^   parameter family_arriavi = ((intended_device_family == "Arria VI") || (intended_device_family == "ARRIA VI") || (intended_device_family == "arria vi") || (intended_device_family == "ArriaVI") || (intended_device_family == "ARRIAVI") || (intended_device_family == "arriavi") || (intended_device_family == "arria vi")) ? 1 : 0;$/;"	c
family_base_arriav	Library/altera_sim/altera_mf.v	/^   parameter family_base_arriav = ((family_arriav == 1) || (family_cyclonev == 1)) ? 1 : 0 ;$/;"	c
family_base_cycloneii	Library/altera_sim/altera_mf.v	/^   parameter family_base_cycloneii = ((intended_device_family == "Cyclone II") || (intended_device_family == "CYCLONE II") || (intended_device_family == "cyclone ii") || (intended_device_family == "Cycloneii") || (intended_device_family == "CYCLONEII") || (intended_device_family == "cycloneii") || (intended_device_family == "Magellan") || (intended_device_family == "MAGELLAN") || (intended_device_family == "magellan")) ? 1 : 0 ;$/;"	c
family_base_cycloneii	Library/altera_sim/altera_mf.v	/^reg family_base_cycloneii;$/;"	r
family_base_stratix	Library/altera_sim/altera_mf.v	/^   parameter family_base_stratix = ((intended_device_family == "Stratix") || (intended_device_family == "STRATIX") || (intended_device_family == "stratix") || (intended_device_family == "Yeager") || (intended_device_family == "YEAGER") || (intended_device_family == "yeager") || (intended_device_family == "Stratix GX") || (intended_device_family == "STRATIX GX") || (intended_device_family == "stratix gx") || (intended_device_family == "Stratix-GX") || (intended_device_family == "STRATIX-GX") || (intended_device_family == "stratix-gx") || (intended_device_family == "StratixGX") || (intended_device_family == "STRATIXGX") || (intended_device_family == "stratixgx") || (intended_device_family == "Aurora") || (intended_device_family == "AURORA") || (intended_device_family == "aurora")) ? 1 : 0 ;$/;"	c
family_base_stratixii	Library/altera_sim/altera_mf.v	/^   parameter family_base_stratixii = ((intended_device_family == "Stratix II") || (intended_device_family == "STRATIX II") || (intended_device_family == "stratix ii") || (intended_device_family == "StratixII") || (intended_device_family == "STRATIXII") || (intended_device_family == "stratixii") || (intended_device_family == "Armstrong") || (intended_device_family == "ARMSTRONG") || (intended_device_family == "armstrong") || (intended_device_family == "Stratix II GX") || (intended_device_family == "STRATIX II GX") || (intended_device_family == "stratix ii gx") || (intended_device_family == "StratixIIGX") || (intended_device_family == "STRATIXIIGX") || (intended_device_family == "stratixiigx") || (intended_device_family == "Arria GX") || (intended_device_family == "ARRIA GX") || (intended_device_family == "arria gx") || (intended_device_family == "ArriaGX") || (intended_device_family == "ARRIAGX") || (intended_device_family == "arriagx") || (intended_device_family == "Stratix II GX Lite") || (intended_device_family == "STRATIX II GX LITE") || (intended_device_family == "stratix ii gx lite") || (intended_device_family == "StratixIIGXLite") || (intended_device_family == "STRATIXIIGXLITE") || (intended_device_family == "stratixiigxlite") || (family_hardcopyii == 1)) ? 1 : 0 ;$/;"	c
family_cyclone	Library/altera_sim/altera_mf.v	/^   parameter family_cyclone = ((intended_device_family == "Cyclone") || (intended_device_family == "CYCLONE") || (intended_device_family == "cyclone") || (intended_device_family == "ACEX2K") || (intended_device_family == "acex2k") || (intended_device_family == "ACEX 2K") || (intended_device_family == "acex 2k") || (intended_device_family == "Tornado") || (intended_device_family == "TORNADO") || (intended_device_family == "tornado")) ? 1 : 0 ;$/;"	c
family_cycloneii	Library/altera_sim/altera_mf.v	/^   parameter family_cycloneii = ((family_base_cycloneii == 1) || (family_cycloneiii == 1)) ? 1 : 0 ;$/;"	c
family_cycloneiii	Library/altera_sim/altera_mf.v	/^   parameter family_cycloneiii = ((intended_device_family == "Cyclone III") || (intended_device_family == "CYCLONE III") || (intended_device_family == "cyclone iii") || (intended_device_family == "CycloneIII") || (intended_device_family == "CYCLONEIII") || (intended_device_family == "cycloneiii") || (intended_device_family == "Barracuda") || (intended_device_family == "BARRACUDA") || (intended_device_family == "barracuda") || (intended_device_family == "Cuda") || (intended_device_family == "CUDA") || (intended_device_family == "cuda") || (intended_device_family == "CIII") || (intended_device_family == "ciii") || (intended_device_family == "Cyclone III LS") || (intended_device_family == "CYCLONE III LS") || (intended_device_family == "cyclone iii ls") || (intended_device_family == "CycloneIIILS") || (intended_device_family == "CYCLONEIIILS") || (intended_device_family == "cycloneiiils") || (intended_device_family == "Cyclone III LPS") || (intended_device_family == "CYCLONE III LPS") || (intended_device_family == "cyclone iii lps") || (intended_device_family == "Cyclone LPS") || (intended_device_family == "CYCLONE LPS") || (intended_device_family == "cyclone lps") || (intended_device_family == "CycloneLPS") || (intended_device_family == "CYCLONELPS") || (intended_device_family == "cyclonelps") || (intended_device_family == "Tarpon") || (intended_device_family == "TARPON") || (intended_device_family == "tarpon") || (intended_device_family == "Cyclone IIIE") || (intended_device_family == "CYCLONE IIIE") || (intended_device_family == "cyclone iiie") || (intended_device_family == "Cyclone IV GX") || (intended_device_family == "CYCLONE IV GX") || (intended_device_family == "cyclone iv gx") || (intended_device_family == "Cyclone IVGX") || (intended_device_family == "CYCLONE IVGX") || (intended_device_family == "cyclone ivgx") || (intended_device_family == "CycloneIV GX") || (intended_device_family == "CYCLONEIV GX") || (intended_device_family == "cycloneiv gx") || (intended_device_family == "CycloneIVGX") || (intended_device_family == "CYCLONEIVGX") || (intended_device_family == "cycloneivgx") || (intended_device_family == "Cyclone IV") || (intended_device_family == "CYCLONE IV") || (intended_device_family == "cyclone iv") || (intended_device_family == "CycloneIV") || (intended_device_family == "CYCLONEIV") || (intended_device_family == "cycloneiv") || (intended_device_family == "Cyclone IV (GX)") || (intended_device_family == "CYCLONE IV (GX)") || (intended_device_family == "cyclone iv (gx)") || (intended_device_family == "CycloneIV(GX)") || (intended_device_family == "CYCLONEIV(GX)") || (intended_device_family == "cycloneiv(gx)") || (intended_device_family == "Cyclone III GX") || (intended_device_family == "CYCLONE III GX") || (intended_device_family == "cyclone iii gx") || (intended_device_family == "CycloneIII GX") || (intended_device_family == "CYCLONEIII GX") || (intended_device_family == "cycloneiii gx") || (intended_device_family == "Cyclone IIIGX") || (intended_device_family == "CYCLONE IIIGX") || (intended_device_family == "cyclone iiigx") || (intended_device_family == "CycloneIIIGX") || (intended_device_family == "CYCLONEIIIGX") || (intended_device_family == "cycloneiiigx") || (intended_device_family == "Cyclone III GL") || (intended_device_family == "CYCLONE III GL") || (intended_device_family == "cyclone iii gl") || (intended_device_family == "CycloneIII GL") || (intended_device_family == "CYCLONEIII GL") || (intended_device_family == "cycloneiii gl") || (intended_device_family == "Cyclone IIIGL") || (intended_device_family == "CYCLONE IIIGL") || (intended_device_family == "cyclone iiigl") || (intended_device_family == "CycloneIIIGL") || (intended_device_family == "CYCLONEIIIGL") || (intended_device_family == "cycloneiiigl") || (intended_device_family == "Stingray") || (intended_device_family == "STINGRAY") || (intended_device_family == "stingray") || (intended_device_family == "Cyclone IV E") || (intended_device_family == "CYCLONE IV E") || (intended_device_family == "cyclone iv e") || (intended_device_family == "CycloneIV E") || (intended_device_family == "CYCLONEIV E") || (intended_device_family == "cycloneiv e") || (intended_device_family == "Cyclone IVE") || (intended_device_family == "CYCLONE IVE") || (intended_device_family == "cyclone ive") || (intended_device_family == "CycloneIVE") || (intended_device_family == "CYCLONEIVE") || (intended_device_family == "cycloneive") || family_zippleback) ? 1 : 0 ;$/;"	c
family_cycloneiii	Library/altera_sim/altera_mf.v	/^reg family_cycloneiii;$/;"	r
family_cycloneiiigl	Library/altera_sim/altera_mf.v	/^reg family_cycloneiiigl;$/;"	r
family_cyclonev	Library/altera_sim/altera_mf.v	/^   parameter family_cyclonev = ((intended_device_family == "Cyclone V") || (intended_device_family == "CYCLONE V") || (intended_device_family == "cyclone v") || (intended_device_family == "CycloneV") || (intended_device_family == "CYCLONEV") || (intended_device_family == "cyclonev") || (intended_device_family == "Cyclone V (GS)") || (intended_device_family == "CYCLONE V (GS)") || (intended_device_family == "cyclone v (gs)") || (intended_device_family == "CycloneV(GS)") || (intended_device_family == "CYCLONEV(GS)") || (intended_device_family == "cyclonev(gs)") || (intended_device_family == "Cyclone V (GX)") || (intended_device_family == "CYCLONE V (GX)") || (intended_device_family == "cyclone v (gx)") || (intended_device_family == "CycloneV(GX)") || (intended_device_family == "CYCLONEV(GX)") || (intended_device_family == "cyclonev(gx)") || (intended_device_family == "Cyclone V (GS\/GX)") || (intended_device_family == "CYCLONE V (GS\/GX)") || (intended_device_family == "cyclone v (gs\/gx)") || (intended_device_family == "CycloneV(GS\/GX)") || (intended_device_family == "CYCLONEV(GS\/GX)") || (intended_device_family == "cyclonev(gs\/gx)") || (intended_device_family == "Cyclone V (GX\/GS)") || (intended_device_family == "CYCLONE V (GX\/GS)") || (intended_device_family == "cyclone v (gx\/gs)") || (intended_device_family == "CycloneV(GX\/GS)") || (intended_device_family == "CYCLONEV(GX\/GS)") || (intended_device_family == "cyclonev(gx\/gs)")) ? 1 : 0;$/;"	c
family_hardcopyii	Library/altera_sim/altera_mf.v	/^   parameter family_hardcopyii = ((intended_device_family == "HardCopy II") || (intended_device_family == "HARDCOPY II") || (intended_device_family == "hardcopy ii") || (intended_device_family == "HardCopyII") || (intended_device_family == "HARDCOPYII") || (intended_device_family == "hardcopyii") || (intended_device_family == "Fusion") || (intended_device_family == "FUSION") || (intended_device_family == "fusion")) ? 1 : 0 ;$/;"	c
family_hardcopyiii	Library/altera_sim/altera_mf.v	/^   parameter family_hardcopyiii = ((intended_device_family == "HardCopy III") || (intended_device_family == "HARDCOPY III") || (intended_device_family == "hardcopy iii") || (intended_device_family == "HardCopyIII") || (intended_device_family == "HARDCOPYIII") || (intended_device_family == "hardcopyiii") || (intended_device_family == "HCX") || (intended_device_family == "hcx")) ? 1 : 0;$/;"	c
family_hardcopyiv	Library/altera_sim/altera_mf.v	/^   parameter family_hardcopyiv = ((intended_device_family == "HardCopy IV") || (intended_device_family == "HARDCOPY IV") || (intended_device_family == "hardcopy iv") || (intended_device_family == "HardCopyIV") || (intended_device_family == "HARDCOPYIV") || (intended_device_family == "hardcopyiv") || (intended_device_family == "HardCopy IV (GX)") || (intended_device_family == "HARDCOPY IV (GX)") || (intended_device_family == "hardcopy iv (gx)") || (intended_device_family == "HardCopy IV (E)") || (intended_device_family == "HARDCOPY IV (E)") || (intended_device_family == "hardcopy iv (e)") || (intended_device_family == "HardCopyIV(GX)") || (intended_device_family == "HARDCOPYIV(GX)") || (intended_device_family == "hardcopyiv(gx)") || (intended_device_family == "HardCopyIV(E)") || (intended_device_family == "HARDCOPYIV(E)") || (intended_device_family == "hardcopyiv(e)") || (intended_device_family == "HCXIV") || (intended_device_family == "hcxiv") || (intended_device_family == "HardCopy IV (GX\/E)") || (intended_device_family == "HARDCOPY IV (GX\/E)") || (intended_device_family == "hardcopy iv (gx\/e)") || (intended_device_family == "HardCopy IV (E\/GX)") || (intended_device_family == "HARDCOPY IV (E\/GX)") || (intended_device_family == "hardcopy iv (e\/gx)") || (intended_device_family == "HardCopyIV(GX\/E)") || (intended_device_family == "HARDCOPYIV(GX\/E)") || (intended_device_family == "hardcopyiv(gx\/e)") || (intended_device_family == "HardCopyIV(E\/GX)") || (intended_device_family == "HARDCOPYIV(E\/GX)") || (intended_device_family == "hardcopyiv(e\/gx)")) ? 1 : 0 ;$/;"	c
family_has_lutram	Library/altera_sim/altera_mf.v	/^   parameter family_has_lutram = ((family_stratixiii == 1) || (family_stratixv == 1) || (family_base_arriav == 1) || (family_nightfury == 1)) ? 1 : 0 ;$/;"	c
family_has_m512	Library/altera_sim/altera_mf.v	/^   parameter family_has_m512 = (((intended_device_family == "StratixHC") || (family_base_stratix == 1) || (family_base_stratixii == 1)) && (family_hardcopyii == 0)) ? 1 : 0;$/;"	c
family_has_megaram	Library/altera_sim/altera_mf.v	/^   parameter family_has_megaram = (((intended_device_family == "StratixHC") || (family_base_stratix == 1) || (family_base_stratixii == 1) || (family_stratixiii == 1)) && (family_arriaiigx == 0) && (family_stratixv == 0) && (family_base_arriav == 0)) ? 1 : 0 ;$/;"	c
family_has_stratix_style_pll	Library/altera_sim/altera_mf.v	/^reg family_has_stratix_style_pll;$/;"	r
family_has_stratixi_style_ram	Library/altera_sim/altera_mf.v	/^   parameter family_has_stratixi_style_ram = ((intended_device_family == "StratixHC") || (family_base_stratix == 1) || (family_cyclone == 1)) ? 1 : 0;$/;"	c
family_has_stratixii_style_pll	Library/altera_sim/altera_mf.v	/^reg family_has_stratixii_style_pll;$/;"	r
family_has_stratixiii_style_ram	Library/altera_sim/altera_mf.v	/^   parameter family_has_stratixiii_style_ram = ((family_stratixiii == 1) || (family_cycloneiii == 1)) ? 1 : 0;$/;"	c
family_has_stratixv_style_ram	Library/altera_sim/altera_mf.v	/^   parameter family_has_stratixv_style_ram = ((family_base_arriav == 1) || (family_stratixv == 1) || (family_nightfury == 1)) ? 1 : 0 ;$/;"	c
family_name	Library/altera_sim/altera_mf.v	/^    parameter family_name = "Stratix";$/;"	c
family_name	Library/altera_sim/altera_mf.v	/^    parameter family_name = "StratixII";$/;"	c
family_name	Library/altera_sim/altera_mf.v	/^    parameter family_name = "StratixIII";$/;"	c
family_name	Library/altera_sim/altera_mf.v	/^    parameter family_name = "cycloneiiigl";$/;"	c
family_nightfury	Library/altera_sim/altera_mf.v	/^   parameter family_nightfury = ((intended_device_family == "Nightfury") || (intended_device_family == "NIGHTFURY") || (intended_device_family == "nightfury") || (intended_device_family == "Night Fury")  || (intended_device_family == "NIGHT FURY") || (intended_device_family == "night fury") || (family_arriavi == 1) || (family_arria10 == 1)) ? 1 : 0;$/;"	c
family_stratixiii	Library/altera_sim/altera_mf.v	/^   parameter family_stratixiii = ((intended_device_family == "Stratix III") || (intended_device_family == "STRATIX III") || (intended_device_family == "stratix iii") || (intended_device_family == "StratixIII") || (intended_device_family == "STRATIXIII") || (intended_device_family == "stratixiii") || (intended_device_family == "Titan") || (intended_device_family == "TITAN") || (intended_device_family == "titan") || (intended_device_family == "SIII") || (intended_device_family == "siii") || (intended_device_family == "Stratix IV") || (intended_device_family == "STRATIX IV") || (intended_device_family == "stratix iv") || (intended_device_family == "TGX") || (intended_device_family == "tgx") || (intended_device_family == "StratixIV") || (intended_device_family == "STRATIXIV") || (intended_device_family == "stratixiv") || (intended_device_family == "Stratix IV (GT)") || (intended_device_family == "STRATIX IV (GT)") || (intended_device_family == "stratix iv (gt)") || (intended_device_family == "Stratix IV (GX)") || (intended_device_family == "STRATIX IV (GX)") || (intended_device_family == "stratix iv (gx)") || (intended_device_family == "Stratix IV (E)") || (intended_device_family == "STRATIX IV (E)") || (intended_device_family == "stratix iv (e)") || (intended_device_family == "StratixIV(GT)") || (intended_device_family == "STRATIXIV(GT)") || (intended_device_family == "stratixiv(gt)") || (intended_device_family == "StratixIV(GX)") || (intended_device_family == "STRATIXIV(GX)") || (intended_device_family == "stratixiv(gx)") || (intended_device_family == "StratixIV(E)") || (intended_device_family == "STRATIXIV(E)") || (intended_device_family == "stratixiv(e)") || (intended_device_family == "StratixIIIGX") || (intended_device_family == "STRATIXIIIGX") || (intended_device_family == "stratixiiigx") || (intended_device_family == "Stratix IV (GT\/GX\/E)") || (intended_device_family == "STRATIX IV (GT\/GX\/E)") || (intended_device_family == "stratix iv (gt\/gx\/e)") || (intended_device_family == "Stratix IV (GT\/E\/GX)") || (intended_device_family == "STRATIX IV (GT\/E\/GX)") || (intended_device_family == "stratix iv (gt\/e\/gx)") || (intended_device_family == "Stratix IV (E\/GT\/GX)") || (intended_device_family == "STRATIX IV (E\/GT\/GX)") || (intended_device_family == "stratix iv (e\/gt\/gx)") || (intended_device_family == "Stratix IV (E\/GX\/GT)") || (intended_device_family == "STRATIX IV (E\/GX\/GT)") || (intended_device_family == "stratix iv (e\/gx\/gt)") || (intended_device_family == "StratixIV(GT\/GX\/E)") || (intended_device_family == "STRATIXIV(GT\/GX\/E)") || (intended_device_family == "stratixiv(gt\/gx\/e)") || (intended_device_family == "StratixIV(GT\/E\/GX)") || (intended_device_family == "STRATIXIV(GT\/E\/GX)") || (intended_device_family == "stratixiv(gt\/e\/gx)") || (intended_device_family == "StratixIV(E\/GX\/GT)") || (intended_device_family == "STRATIXIV(E\/GX\/GT)") || (intended_device_family == "stratixiv(e\/gx\/gt)") || (intended_device_family == "StratixIV(E\/GT\/GX)") || (intended_device_family == "STRATIXIV(E\/GT\/GX)") || (intended_device_family == "stratixiv(e\/gt\/gx)") || (intended_device_family == "Stratix IV (GX\/E)") || (intended_device_family == "STRATIX IV (GX\/E)") || (intended_device_family == "stratix iv (gx\/e)") || (intended_device_family == "StratixIV(GX\/E)") || (intended_device_family == "STRATIXIV(GX\/E)") || (intended_device_family == "stratixiv(gx\/e)") || (family_arriaiigx == 1) || (family_hardcopyiv == 1) || (family_hardcopyiii == 1) || (family_stratixv == 1) || (family_arriaiigz == 1) || (family_base_arriav == 1)) ? 1 : 0 ;$/;"	c
family_stratixiii	Library/altera_sim/altera_mf.v	/^reg family_stratixiii;$/;"	r
family_stratixv	Library/altera_sim/altera_mf.v	/^   parameter family_stratixv = ((intended_device_family == "Stratix V") || (intended_device_family == "STRATIX V") || (intended_device_family == "stratix v") || (intended_device_family == "StratixV") || (intended_device_family == "STRATIXV") || (intended_device_family == "stratixv") || (intended_device_family == "Stratix V (GS)") || (intended_device_family == "STRATIX V (GS)") || (intended_device_family == "stratix v (gs)") || (intended_device_family == "StratixV(GS)") || (intended_device_family == "STRATIXV(GS)") || (intended_device_family == "stratixv(gs)") || (intended_device_family == "Stratix V (GX)") || (intended_device_family == "STRATIX V (GX)") || (intended_device_family == "stratix v (gx)") || (intended_device_family == "StratixV(GX)") || (intended_device_family == "STRATIXV(GX)") || (intended_device_family == "stratixv(gx)") || (intended_device_family == "Stratix V (GS\/GX)") || (intended_device_family == "STRATIX V (GS\/GX)") || (intended_device_family == "stratix v (gs\/gx)") || (intended_device_family == "StratixV(GS\/GX)") || (intended_device_family == "STRATIXV(GS\/GX)") || (intended_device_family == "stratixv(gs\/gx)") || (intended_device_family == "Stratix V (GX\/GS)") || (intended_device_family == "STRATIX V (GX\/GS)") || (intended_device_family == "stratix v (gx\/gs)") || (intended_device_family == "StratixV(GX\/GS)") || (intended_device_family == "STRATIXV(GX\/GS)") || (intended_device_family == "stratixv(gx\/gs)") || (family_base_arriav == 1)  || (family_nightfury == 1) || (family_arriavgz == 1)) ? 1 : 0;$/;"	c
family_zippleback	Library/altera_sim/altera_mf.v	/^   parameter family_zippleback = ((intended_device_family == "MAX 10 FPGA") || (intended_device_family == "max 10 fpga") || (intended_device_family == "Zippleback") || (intended_device_family == "ZIPPLEBACK")|| (intended_device_family == "zippleback")|| (intended_device_family == "MAX10FPGA")|| (intended_device_family == "max10fpga")|| (intended_device_family == "MAX 10 FPGA (DA\/DF\/DC\/SF\/SC)")|| (intended_device_family == "max 10 fpga (da\/df\/dc\/sf\/sc)")|| (intended_device_family == "MAX10FPGA(DA\/DF\/DC\/SF\/SC)")|| (intended_device_family == "max10fpga(da\/df\/dc\/sf\/sc)")|| (intended_device_family == "MAX 10 FPGA (DA)")|| (intended_device_family == "max 10 fpga (da)")|| (intended_device_family == "MAX10FPGA(DA)")|| (intended_device_family == "max10fpga(da)")|| (intended_device_family == "MAX 10 FPGA (DF)")|| (intended_device_family == "max 10 fpga (df)")|| (intended_device_family == "MAX10FPGA(DF)")|| (intended_device_family == "max10fpga(df)")|| (intended_device_family == "MAX 10 FPGA (DC)")|| (intended_device_family == "max 10 fpga (dc)")|| (intended_device_family == "MAX10FPGA(DC)")|| (intended_device_family == "max10fpga(dc)")|| (intended_device_family == "MAX 10 FPGA (SF)")|| (intended_device_family == "max 10 fpga (sf)")|| (intended_device_family == "MAX10FPGA(SF)")|| (intended_device_family == "max10fpga(sf)")|| (intended_device_family == "MAX 10 FPGA (SC)")|| (intended_device_family == "max 10 fpga (sc)")|| (intended_device_family == "MAX10FPGA(SC)")|| (intended_device_family == "max10fpga(sc)")) ? 1 : 0 ;$/;"	c
fast_clk	Library/altera_sim/altera_mf.v	/^    wire fast_clk;$/;"	n
fastclk_negedge_count	Library/altera_sim/altera_mf.v	/^    integer fastclk_negedge_count [number_of_channels - 1 : 0];$/;"	r
fastclk_posedge_count	Library/altera_sim/altera_mf.v	/^    integer fastclk_posedge_count [number_of_channels -1: 0];$/;"	r
fb	Library/altera_sim/altera_mf.v	/^    reg fb;$/;"	r
fb_int	Library/altera_sim/altera_mf.v	/^    reg [width_out-1:0] fb_int;$/;"	r
fbclk	Library/altera_sim/altera_mf.v	/^    wire fbclk;$/;"	n
fbclk_last_value	Library/altera_sim/altera_mf.v	/^    reg fbclk_last_value;$/;"	r
fbclk_period	Library/altera_sim/altera_mf.v	/^    integer fbclk_period;$/;"	r
fbclk_period	Library/altera_sim/altera_mf.v	/^    time fbclk_period;$/;"	r
fbclk_time	Library/altera_sim/altera_mf.v	/^    time    fbclk_time;$/;"	r
fbin	Library/altera_sim/altera_mf.v	/^    input fbin;$/;"	p
fbin	Library/altera_sim/altera_mf.v	/^input       fbin;$/;"	p
fbin	Library/altera_sim/altera_mf.v	/^input fbin;$/;"	p
fbin_int	Library/altera_sim/altera_mf.v	/^tri1 fbin_int;$/;"	n
fbin_ipd	Library/altera_sim/altera_mf.v	/^    wire fbin_ipd;$/;"	n
fbin_pulldown	Library/altera_sim/altera_mf.v	/^tri0 fbin_pulldown;$/;"	n
fbk_delay	Library/altera_sim/altera_mf.v	/^    integer fbk_delay;$/;"	r
fbk_phase	Library/altera_sim/altera_mf.v	/^    integer fbk_phase;$/;"	r
fbmimicbidir	Library/altera_sim/altera_mf.v	/^inout fbmimicbidir;$/;"	p
fbout	Library/altera_sim/altera_mf.v	/^    output fbout;$/;"	p
fbout	Library/altera_sim/altera_mf.v	/^output        fbout;$/;"	p
fbout_wire	Library/altera_sim/altera_mf.v	/^wire fbout_wire;$/;"	n
feature_family_base_cyclone	Library/altera_sim/altera_mf.v	/^    reg feature_family_base_cyclone;$/;"	r
feature_family_base_stratix	Library/altera_sim/altera_mf.v	/^    reg feature_family_base_stratix;$/;"	r
feature_family_cycloneii	Library/altera_sim/altera_mf.v	/^    reg feature_family_cycloneii;$/;"	r
feature_family_cycloneiii	Library/altera_sim/altera_mf.v	/^    reg feature_family_cycloneiii;$/;"	r
feature_family_has_stratixii_style_ram	Library/altera_sim/altera_mf.v	/^    reg feature_family_has_stratixii_style_ram;$/;"	r
feature_family_has_stratixiii_style_ram	Library/altera_sim/altera_mf.v	/^    reg feature_family_has_stratixiii_style_ram;$/;"	r
feature_family_stratix	Library/altera_sim/altera_mf.v	/^    reg                    feature_family_stratix;$/;"	r
feature_family_stratix	Library/altera_sim/altera_mf.v	/^    reg feature_family_stratix;$/;"	r
feature_family_stratixii	Library/altera_sim/altera_mf.v	/^    reg feature_family_stratixii;$/;"	r
feature_family_stratixiii	Library/altera_sim/altera_mf.v	/^    reg feature_family_stratixiii;$/;"	r
features_cfg	Library/altera_sim/altera_mf.v	/^    parameter    features_cfg    =    1;$/;"	c
features_pgm	Library/altera_sim/altera_mf.v	/^    parameter    features_pgm    =    1;$/;"	c
feedback_source	Library/altera_sim/altera_mf.v	/^    parameter feedback_source                      = "clk0";$/;"	c
feedback_source	Library/altera_sim/altera_mf.v	/^    parameter feedback_source = "extclk0";$/;"	c
feedback_source	Library/altera_sim/altera_mf.v	/^parameter   feedback_source           = "EXTCLK0" ;$/;"	c
feedback_width	Library/altera_sim/altera_mf.v	/^    parameter feedback_width = ((accum_width + int_mult_diff_bit) < 2*int_width_result)? accum_width + int_mult_diff_bit : 2*int_width_result;$/;"	c
fifo	Library/rtl_logic/fifo_gen.v	/^reg [DATA_WIDTH-1:0]					fifo [ 0:2**ADDR_WIDTH];$/;"	r
fifo	Library/rtl_logic/fifo_gen.v	/^reg [DATA_WIDTH-1:0]					fifo [2**ADDR_WIDTH:0];$/;"	r
fifo0	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^module fifo0 ($/;"	m
fifo0	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^module fifo0 ($/;"	m
fifo0	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module fifo0 ($/;"	m
fifo0_a_gray2bin	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_a_gray2bin$/;"	m
fifo0_a_graycounter	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_a_graycounter$/;"	m
fifo0_a_graycounter1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_a_graycounter1$/;"	m
fifo0_alt_synch_pipe	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_alt_synch_pipe$/;"	m
fifo0_alt_synch_pipe1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_alt_synch_pipe1$/;"	m
fifo0_altsyncram	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_altsyncram$/;"	m
fifo0_cmpr	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_cmpr$/;"	m
fifo0_dcfifo	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_dcfifo$/;"	m
fifo0_dffpipe	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_dffpipe$/;"	m
fifo0_dffpipe1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_dffpipe1$/;"	m
fifo0_dffpipe12	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^module  fifo0_dffpipe12$/;"	m
fifo_async	Library/rtl_logic/fifo_gen.v	/^module fifo_async$/;"	m
fifo_cnt	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH:0]						fifo_cnt;$/;"	r
fifo_data_in	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] fifo_data_in;$/;"	n
fifo_data_out	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] fifo_data_out;$/;"	r
fifo_enable	User/Verilog/fifo_controller/fifo_top.v	/^wire								fifo_enable;$/;"	n
fifo_in_sync_reg	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] fifo_in_sync_reg;$/;"	r
fifo_in_sync_reg	Library/altera_sim/altera_mf.v	/^    reg fifo_in_sync_reg;$/;"	r
fifo_out_sync_reg	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] fifo_out_sync_reg;$/;"	r
fifo_out_sync_reg	Library/altera_sim/altera_mf.v	/^    reg fifo_out_sync_reg;$/;"	r
fifo_rd	User/Verilog/fifo_controller/fifo_rd.v	/^module fifo_rd$/;"	m
fifo_rd_cnt	User/Verilog/fifo_controller/fifo_rd.v	/^reg [ 7:0]					fifo_rd_cnt;$/;"	r
fifo_rd_data	User/Verilog/fifo_controller/fifo_top.v	/^wire [ 7:0]					fifo_rd_data\/*synthesis keep*\/;$/;"	n
fifo_rd_empty	User/Verilog/fifo_controller/fifo_top.v	/^wire 								fifo_rd_empty\/*synthesis keep*\/;$/;"	n
fifo_rd_full	User/Verilog/fifo_controller/fifo_rd.v	/^	input							fifo_rd_full,$/;"	p
fifo_rd_full	User/Verilog/fifo_controller/fifo_top.v	/^wire 								fifo_rd_full\/*synthesis keep*\/;$/;"	n
fifo_rd_req	User/Verilog/fifo_controller/fifo_rd.v	/^	output 		 				fifo_rd_req,$/;"	p
fifo_rd_req	User/Verilog/fifo_controller/fifo_top.v	/^wire 								fifo_rd_req\/*synthesis keep*\/;$/;"	n
fifo_rd_usedw	User/Verilog/fifo_controller/fifo_top.v	/^wire [ 4:0]					fifo_rd_usedw\/*synthesis keep*\/;$/;"	n
fifo_reset_regr	Library/altera_sim/altera_mf.v	/^    wire fifo_reset_regr;$/;"	n
fifo_reset_regr_dly	Library/altera_sim/altera_mf.v	/^    reg fifo_reset_regr_dly;$/;"	r
fifo_reset_regr_dly2	Library/altera_sim/altera_mf.v	/^    reg fifo_reset_regr_dly2;$/;"	r
fifo_reset_regr_dly3	Library/altera_sim/altera_mf.v	/^    reg fifo_reset_regr_dly3;$/;"	r
fifo_size	Library/altera_sim/altera_mf.v	/^    parameter    fifo_size    =    16;$/;"	c
fifo_state	User/Verilog/fifo_controller/fifo_top.v	/^	output 						fifo_state$/;"	p
fifo_sync	Library/rtl_logic/fifo_gen.v	/^module fifo_sync$/;"	m
fifo_tb	Sim/Fpga_sim/TB/fifo_tb.v	/^module fifo_tb();$/;"	m
fifo_tb	Sim/Verilog_sim/TB/fifo_tb.v	/^module fifo_tb();$/;"	m
fifo_top	User/Verilog/fifo_controller/fifo_top.v	/^module fifo_top$/;"	m
fifo_wr	User/Verilog/fifo_controller/fifo_wr.v	/^module fifo_wr$/;"	m
fifo_wr_cnt	User/Verilog/fifo_controller/fifo_wr.v	/^reg [ 7:0]					fifo_wr_cnt;		$/;"	r
fifo_wr_data	User/Verilog/fifo_controller/fifo_top.v	/^wire [ 7:0]					fifo_wr_data;$/;"	n
fifo_wr_empty	User/Verilog/fifo_controller/fifo_top.v	/^wire								fifo_wr_empty;$/;"	n
fifo_wr_empty	User/Verilog/fifo_controller/fifo_wr.v	/^	input							fifo_wr_empty,$/;"	p
fifo_wr_full	User/Verilog/fifo_controller/fifo_top.v	/^wire								fifo_wr_full;$/;"	n
fifo_wr_req	User/Verilog/fifo_controller/fifo_top.v	/^wire								fifo_wr_req;$/;"	n
fifo_wr_req	User/Verilog/fifo_controller/fifo_wr.v	/^	output 						fifo_wr_req,$/;"	p
fifo_wr_usedw	User/Verilog/fifo_controller/fifo_top.v	/^wire [ 4:0]					fifo_wr_usedw;$/;"	n
fifo_write_clk	Library/altera_sim/altera_mf.v	/^    wire[number_of_channels -1:0] fifo_write_clk;$/;"	n
fifo_write_clk_pre	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] fifo_write_clk_pre;$/;"	r
file_desc	Library/altera_sim/altera_mf.v	/^    reg [31:0] file_desc;$/;"	r
final_count	Library/altera_sim/220model.v	/^    wire [lpm_width-1:0] final_count;$/;"	n
final_q	Library/altera_sim/220model.v	/^    wire [lpm_width-1:0] final_q;$/;"	n
find_m_and_n_4_manual_phase	Library/altera_sim/altera_mf.v	/^    task find_m_and_n_4_manual_phase;$/;"	t
find_simple_integer_fraction	Library/altera_sim/altera_mf.v	/^    task find_simple_integer_fraction;$/;"	t
first_clk_rising_edge	Library/altera_sim/altera_mf.v	/^    reg first_clk_rising_edge;$/;"	r
first_clkin_edge_detect	Library/altera_sim/altera_mf.v	/^    reg  first_clkin_edge_detect;$/;"	r
first_fbclk_time	Library/altera_sim/altera_mf.v	/^    time    first_fbclk_time;$/;"	r
first_inclk0_edge_detect	Library/altera_sim/altera_mf.v	/^    reg first_inclk0_edge_detect,first_inclk1_edge_detect;$/;"	r
first_inclk1_edge_detect	Library/altera_sim/altera_mf.v	/^    reg first_inclk0_edge_detect,first_inclk1_edge_detect;$/;"	r
first_normal_record	Library/altera_sim/altera_mf.v	/^    reg first_normal_record;$/;"	r
first_rec	Library/altera_sim/220model.v	/^    reg first_rec;$/;"	r
first_rec	Library/altera_sim/altera_mf.v	/^    reg first_rec;$/;"	r
first_rising_edge	Library/altera_sim/altera_mf.v	/^    reg first_rising_edge;$/;"	r
first_run	Library/altera_sim/altera_mf.v	/^	reg     [0:0]   first_run;$/;"	r
first_run	Library/altera_sim/altera_mf.v	/^        reg     [0:0]   first_run;$/;"	r
first_schedule	Library/altera_sim/altera_mf.v	/^    reg first_schedule;$/;"	r
flag	Library/altera_sim/altera_mf.v	/^    integer flag;$/;"	r
flash_addr	Library/altera_sim/altera_mf.v	/^    output    [addr_width-1:0]    flash_addr;$/;"	p
flash_ale	Library/altera_sim/altera_mf.v	/^    output    flash_ale;$/;"	p
flash_burst_extra_cycle	Library/altera_sim/altera_mf.v	/^    parameter    flash_burst_extra_cycle    =    0;$/;"	c
flash_cle	Library/altera_sim/altera_mf.v	/^    output    flash_cle;$/;"	p
flash_clk	Library/altera_sim/altera_mf.v	/^    output    flash_clk;$/;"	p
flash_data	Library/altera_sim/altera_mf.v	/^    inout    [flash_data_width-1:0]    flash_data;$/;"	p
flash_data_width	Library/altera_sim/altera_mf.v	/^    parameter    flash_data_width    =    16;$/;"	c
flash_ecc_checkbox	Library/altera_sim/altera_mf.v	/^    parameter    flash_ecc_checkbox    =    0;$/;"	c
flash_io	Library/altera_sim/altera_mf.v	/^    inout    [7:0]    flash_io;$/;"	p
flash_io0	Library/altera_sim/altera_mf.v	/^    inout    [n_flash-1:0]    flash_io0;$/;"	p
flash_io1	Library/altera_sim/altera_mf.v	/^    inout    [n_flash-1:0]    flash_io1;$/;"	p
flash_io2	Library/altera_sim/altera_mf.v	/^    inout    [n_flash-1:0]    flash_io2;$/;"	p
flash_io3	Library/altera_sim/altera_mf.v	/^    inout    [n_flash-1:0]    flash_io3;$/;"	p
flash_nadv	Library/altera_sim/altera_mf.v	/^    output    flash_nadv;$/;"	p
flash_nce	Library/altera_sim/altera_mf.v	/^    output    [n_flash-1:0]    flash_nce;$/;"	p
flash_ncs	Library/altera_sim/altera_mf.v	/^    output    [n_flash-1:0]    flash_ncs;$/;"	p
flash_noe	Library/altera_sim/altera_mf.v	/^    output    flash_noe;$/;"	p
flash_nreset	Library/altera_sim/altera_mf.v	/^    output    flash_nreset;$/;"	p
flash_nreset_checkbox	Library/altera_sim/altera_mf.v	/^    parameter    flash_nreset_checkbox    =    0;$/;"	c
flash_nreset_counter	Library/altera_sim/altera_mf.v	/^    parameter    flash_nreset_counter    =    1;$/;"	c
flash_nwe	Library/altera_sim/altera_mf.v	/^    output    flash_nwe;$/;"	p
flash_rdy	Library/altera_sim/altera_mf.v	/^    input    flash_rdy;$/;"	p
flash_sck	Library/altera_sim/altera_mf.v	/^    output    [n_flash-1:0]    flash_sck;$/;"	p
flash_static_wait_width	Library/altera_sim/altera_mf.v	/^    parameter    flash_static_wait_width    =    15;$/;"	c
flash_type	Library/altera_sim/altera_mf.v	/^    parameter    flash_type    =    "CFI_FLASH";$/;"	c
flexible_lvds_rx	Library/altera_sim/altera_mf.v	/^module flexible_lvds_rx ($/;"	m
flexible_lvds_tx	Library/altera_sim/altera_mf.v	/^module flexible_lvds_tx ($/;"	m
flvds_dataout	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] flvds_dataout;$/;"	n
flvds_dataout	Library/altera_sim/altera_mf.v	/^    wire[number_of_channels-1 :0] flvds_dataout;$/;"	n
flvds_fastclk	Library/altera_sim/altera_mf.v	/^    wire flvds_fastclk;$/;"	n
flvds_outclock	Library/altera_sim/altera_mf.v	/^    wire flvds_outclock;$/;"	n
flvds_pll_outclock	Library/altera_sim/altera_mf.v	/^    wire flvds_pll_outclock;$/;"	n
flvds_regclk	Library/altera_sim/altera_mf.v	/^    wire flvds_regclk;$/;"	n
flvds_rx_cda_reset	Library/altera_sim/altera_mf.v	/^    wire[number_of_channels -1 :0] flvds_rx_cda_reset;$/;"	n
flvds_rx_data_align	Library/altera_sim/altera_mf.v	/^    wire[number_of_channels -1 :0] flvds_rx_data_align;$/;"	n
flvds_slowclk	Library/altera_sim/altera_mf.v	/^    wire flvds_slowclk;$/;"	n
flvds_syncclk	Library/altera_sim/altera_mf.v	/^    wire flvds_syncclk;$/;"	n
fpga_conf_done	Library/altera_sim/altera_mf.v	/^    input    fpga_conf_done;$/;"	p
fpga_data	Library/altera_sim/altera_mf.v	/^    output    [conf_data_width-1:0]    fpga_data;$/;"	p
fpga_dclk	Library/altera_sim/altera_mf.v	/^    output    fpga_dclk;$/;"	p
fpga_nconfig	Library/altera_sim/altera_mf.v	/^    output    fpga_nconfig;$/;"	p
fpga_nstatus	Library/altera_sim/altera_mf.v	/^    input    fpga_nstatus;$/;"	p
fpga_pgm	Library/altera_sim/altera_mf.v	/^    input    [2:0]    fpga_pgm;$/;"	p
fpga_training	Project/Fpga_syn/Verilog/stp/fpga_training/fpga_training.v	/^module fpga_training ($/;"	m
fpga_training	Project/Fpga_syn/Verilog/stp/fpga_training/fpga_training_bb.v	/^module fpga_training ($/;"	m
fpga_training_ram	Project/Fpga_syn/Verilog/stp/fpga_training_ram/fpga_training_ram.v	/^module fpga_training_ram ($/;"	m
fpga_training_ram	Project/Fpga_syn/Verilog/stp/fpga_training_ram/fpga_training_ram_bb.v	/^module fpga_training_ram ($/;"	m
fpga_training_stp	Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp.v	/^module fpga_training_stp ($/;"	m
fpga_training_stp	Project/Fpga_syn/Verilog/stp/fpga_training_stp/fpga_training_stp_bb.v	/^module fpga_training_stp ($/;"	m
fpll_loop_filter_c_arr	Library/altera_sim/altera_mf.v	/^    integer fpll_loop_filter_c_arr[0:3];$/;"	r
fraction_div	Library/altera_sim/altera_mf.v	/^        integer fraction_div; $/;"	r
fraction_div	Library/altera_sim/altera_mf.v	/^        output fraction_div; $/;"	p
fraction_num	Library/altera_sim/altera_mf.v	/^        integer fraction_num; $/;"	r
fraction_num	Library/altera_sim/altera_mf.v	/^        output fraction_num; $/;"	p
fref	Library/altera_sim/altera_mf.v	/^    output fref;$/;"	p
fref	Library/altera_sim/altera_mf.v	/^output        fref;$/;"	p
full	Library/altera_sim/220model.v	/^    output full;$/;"	p
full	Library/altera_sim/altera_mf.v	/^    output empty, full;$/;"	p
full	Library/altera_sim/altera_mf.v	/^    output full;$/;"	p
full_flag	Library/altera_sim/220model.v	/^    reg full_flag;$/;"	r
full_flag	Library/altera_sim/altera_mf.v	/^    reg full_flag;$/;"	r
g0_clk	Library/altera_sim/altera_mf.v	/^    wire g0_clk;$/;"	n
g0_high	Library/altera_sim/altera_mf.v	/^    parameter g0_high = 1;$/;"	c
g0_high	Library/altera_sim/altera_mf.v	/^parameter   g0_high             = 1;$/;"	c
g0_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g0_high_val;$/;"	r
g0_initial	Library/altera_sim/altera_mf.v	/^    parameter g0_initial = 1;$/;"	c
g0_initial	Library/altera_sim/altera_mf.v	/^parameter   g0_initial          = 1;$/;"	c
g0_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g0_initial_val;$/;"	r
g0_low	Library/altera_sim/altera_mf.v	/^    parameter g0_low = 1;$/;"	c
g0_low	Library/altera_sim/altera_mf.v	/^parameter   g0_low              = 1;$/;"	c
g0_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g0_low_val;$/;"	r
g0_mode	Library/altera_sim/altera_mf.v	/^    parameter g0_mode = "bypass";$/;"	c
g0_mode	Library/altera_sim/altera_mf.v	/^parameter   g0_mode             = "bypass";$/;"	c
g0_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] g0_mode_val;$/;"	r
g0_ph	Library/altera_sim/altera_mf.v	/^    parameter g0_ph = 0;$/;"	c
g0_ph	Library/altera_sim/altera_mf.v	/^parameter   g0_ph               = 0;$/;"	c
g0_time_delay	Library/altera_sim/altera_mf.v	/^    parameter g0_time_delay = 0;$/;"	c
g0_time_delay	Library/altera_sim/altera_mf.v	/^parameter   g0_time_delay       = 0;$/;"	c
g0_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g0_time_delay_val;$/;"	r
g1_clk	Library/altera_sim/altera_mf.v	/^    wire g1_clk;$/;"	n
g1_high	Library/altera_sim/altera_mf.v	/^    parameter g1_high = 1;$/;"	c
g1_high	Library/altera_sim/altera_mf.v	/^parameter   g1_high             = 1;$/;"	c
g1_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g1_high_val;$/;"	r
g1_initial	Library/altera_sim/altera_mf.v	/^    parameter g1_initial = 1;$/;"	c
g1_initial	Library/altera_sim/altera_mf.v	/^parameter   g1_initial          = 1;$/;"	c
g1_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g1_initial_val;$/;"	r
g1_low	Library/altera_sim/altera_mf.v	/^    parameter g1_low = 1;$/;"	c
g1_low	Library/altera_sim/altera_mf.v	/^parameter   g1_low              = 1;$/;"	c
g1_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g1_low_val;$/;"	r
g1_mode	Library/altera_sim/altera_mf.v	/^    parameter g1_mode = "bypass";$/;"	c
g1_mode	Library/altera_sim/altera_mf.v	/^parameter   g1_mode             = "bypass";$/;"	c
g1_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] g1_mode_val;$/;"	r
g1_ph	Library/altera_sim/altera_mf.v	/^    parameter g1_ph = 0;$/;"	c
g1_ph	Library/altera_sim/altera_mf.v	/^parameter   g1_ph               = 0;$/;"	c
g1_time_delay	Library/altera_sim/altera_mf.v	/^    parameter g1_time_delay = 0;$/;"	c
g1_time_delay	Library/altera_sim/altera_mf.v	/^parameter   g1_time_delay       = 0;$/;"	c
g1_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g1_time_delay_val;$/;"	r
g2_clk	Library/altera_sim/altera_mf.v	/^    wire g2_clk;$/;"	n
g2_high	Library/altera_sim/altera_mf.v	/^    parameter g2_high = 1;$/;"	c
g2_high	Library/altera_sim/altera_mf.v	/^parameter   g2_high             = 1;$/;"	c
g2_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g2_high_val;$/;"	r
g2_initial	Library/altera_sim/altera_mf.v	/^    parameter g2_initial = 1;$/;"	c
g2_initial	Library/altera_sim/altera_mf.v	/^parameter   g2_initial          = 1;$/;"	c
g2_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g2_initial_val;$/;"	r
g2_low	Library/altera_sim/altera_mf.v	/^    parameter g2_low = 1;$/;"	c
g2_low	Library/altera_sim/altera_mf.v	/^parameter   g2_low              = 1;$/;"	c
g2_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g2_low_val;$/;"	r
g2_mode	Library/altera_sim/altera_mf.v	/^    parameter g2_mode = "bypass";$/;"	c
g2_mode	Library/altera_sim/altera_mf.v	/^parameter   g2_mode             = "bypass";$/;"	c
g2_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] g2_mode_val;$/;"	r
g2_ph	Library/altera_sim/altera_mf.v	/^    parameter g2_ph = 0;$/;"	c
g2_ph	Library/altera_sim/altera_mf.v	/^parameter   g2_ph               = 0;$/;"	c
g2_time_delay	Library/altera_sim/altera_mf.v	/^    parameter g2_time_delay = 0;$/;"	c
g2_time_delay	Library/altera_sim/altera_mf.v	/^parameter   g2_time_delay       = 0;$/;"	c
g2_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g2_time_delay_val;$/;"	r
g3_clk	Library/altera_sim/altera_mf.v	/^    wire g3_clk;$/;"	n
g3_high	Library/altera_sim/altera_mf.v	/^    parameter g3_high = 1;$/;"	c
g3_high	Library/altera_sim/altera_mf.v	/^parameter   g3_high             = 1;$/;"	c
g3_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g3_high_val;$/;"	r
g3_initial	Library/altera_sim/altera_mf.v	/^    parameter g3_initial = 1;$/;"	c
g3_initial	Library/altera_sim/altera_mf.v	/^parameter   g3_initial          = 1;$/;"	c
g3_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g3_initial_val;$/;"	r
g3_low	Library/altera_sim/altera_mf.v	/^    parameter g3_low = 1;$/;"	c
g3_low	Library/altera_sim/altera_mf.v	/^parameter   g3_low              = 1;$/;"	c
g3_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g3_low_val;$/;"	r
g3_mode	Library/altera_sim/altera_mf.v	/^    parameter g3_mode = "bypass";$/;"	c
g3_mode	Library/altera_sim/altera_mf.v	/^parameter   g3_mode             = "bypass";$/;"	c
g3_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] g3_mode_val;$/;"	r
g3_ph	Library/altera_sim/altera_mf.v	/^    parameter g3_ph = 0;$/;"	c
g3_ph	Library/altera_sim/altera_mf.v	/^parameter   g3_ph               = 0;$/;"	c
g3_time_delay	Library/altera_sim/altera_mf.v	/^    parameter g3_time_delay = 0;$/;"	c
g3_time_delay	Library/altera_sim/altera_mf.v	/^parameter   g3_time_delay       = 0;$/;"	c
g3_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] g3_time_delay_val;$/;"	r
gate	Library/altera_sim/220model.v	/^    input  gate;$/;"	p
gate_count	Library/altera_sim/altera_mf.v	/^    integer gate_count;$/;"	r
gate_lock_counter	Library/altera_sim/altera_mf.v	/^    parameter gate_lock_counter                    = 1;$/;"	c
gate_lock_counter	Library/altera_sim/altera_mf.v	/^    parameter gate_lock_counter = 1;$/;"	c
gate_lock_counter	Library/altera_sim/altera_mf.v	/^parameter   gate_lock_counter         = 0;$/;"	c
gate_lock_signal	Library/altera_sim/altera_mf.v	/^    parameter gate_lock_signal                     = "no";$/;"	c
gate_lock_signal	Library/altera_sim/altera_mf.v	/^    parameter gate_lock_signal = "no";$/;"	c
gate_lock_signal	Library/altera_sim/altera_mf.v	/^parameter   gate_lock_signal          = "NO";$/;"	c
gate_out	Library/altera_sim/altera_mf.v	/^    reg gate_out;$/;"	r
gated_scanclk	Library/altera_sim/altera_mf.v	/^    reg gated_scanclk;$/;"	r
get_address	Library/altera_sim/220model.v	/^    reg get_address;$/;"	r
get_address	Library/altera_sim/altera_mf.v	/^    reg get_address;$/;"	r
get_address_data_pairs	Library/altera_sim/220model.v	/^    reg get_address_data_pairs;$/;"	r
get_address_data_pairs	Library/altera_sim/altera_mf.v	/^    reg get_address_data_pairs;$/;"	r
get_address_radix	Library/altera_sim/220model.v	/^    reg get_address_radix;$/;"	r
get_address_radix	Library/altera_sim/altera_mf.v	/^    reg get_address_radix;$/;"	r
get_data	Library/altera_sim/220model.v	/^    reg get_data;$/;"	r
get_data	Library/altera_sim/altera_mf.v	/^    reg get_data;$/;"	r
get_data_radix	Library/altera_sim/220model.v	/^    reg get_data_radix;$/;"	r
get_data_radix	Library/altera_sim/altera_mf.v	/^    reg get_data_radix;$/;"	r
get_depth	Library/altera_sim/220model.v	/^    reg get_depth;$/;"	r
get_depth	Library/altera_sim/altera_mf.v	/^    reg get_depth;$/;"	r
get_end_address	Library/altera_sim/220model.v	/^    reg get_end_address;$/;"	r
get_end_address	Library/altera_sim/altera_mf.v	/^    reg get_end_address;$/;"	r
get_start_address	Library/altera_sim/220model.v	/^    reg get_start_address;$/;"	r
get_start_address	Library/altera_sim/altera_mf.v	/^    reg get_start_address;$/;"	r
get_width	Library/altera_sim/220model.v	/^    reg get_width;$/;"	r
get_width	Library/altera_sim/altera_mf.v	/^    reg get_width;$/;"	r
given_character	Library/altera_sim/220model.v	/^    input [8:1] given_character;$/;"	p
given_character	Library/altera_sim/altera_mf.v	/^    input [8:1] given_character;$/;"	p
given_string	Library/altera_sim/220model.v	/^    input [8*200:1] given_string;  \/\/ string to be searched$/;"	p
given_string	Library/altera_sim/altera_mf.v	/^    input [8*200:1] given_string;  \/\/ string to be searched$/;"	p
given_string	Library/altera_sim/altera_mf.v	/^    input [8*`CYCIIIGL_PLL_WORD_LENGTH:1] given_string;$/;"	p
given_string	Library/altera_sim/altera_mf.v	/^    input [8*`CYCIII_PLL_WORD_LENGTH:1] given_string;$/;"	p
given_string	Library/altera_sim/altera_mf.v	/^    input [8*`STXIII_PLL_WORD_LENGTH:1] given_string;$/;"	p
given_string	Library/altera_sim/altera_mf.v	/^    input [8*`STXII_PLL_WORD_LENGTH:1] given_string;$/;"	p
given_string	Library/altera_sim/altera_mf.v	/^    input [8*`STX_PLL_WORD_LENGTH:1] given_string;$/;"	p
given_string	Library/altera_sim/altera_mf.v	/^input [8*`STR_LENGTH:1] given_string;$/;"	p
good_to_go_a	Library/altera_sim/altera_mf.v	/^    reg good_to_go_a;$/;"	r
good_to_go_b	Library/altera_sim/altera_mf.v	/^    reg good_to_go_b;$/;"	r
got_curr_clk_falling_edge_after_clkswitch	Library/altera_sim/altera_mf.v	/^    reg got_curr_clk_falling_edge_after_clkswitch;$/;"	r
got_first_fbclk	Library/altera_sim/altera_mf.v	/^    reg got_first_fbclk;$/;"	r
got_first_gated_scanclk	Library/altera_sim/altera_mf.v	/^    reg got_first_gated_scanclk;$/;"	r
got_first_refclk	Library/altera_sim/altera_mf.v	/^    reg got_first_refclk;$/;"	r
got_first_scanclk	Library/altera_sim/altera_mf.v	/^    reg got_first_scanclk;$/;"	r
got_first_scanclk_after_scanclr_inactive_edge	Library/altera_sim/altera_mf.v	/^    reg got_first_scanclk_after_scanclr_inactive_edge;$/;"	r
got_second_refclk	Library/altera_sim/altera_mf.v	/^    reg got_second_refclk;$/;"	r
goto_dr_shift_state	Library/altera_sim/altera_mf.v	/^    task goto_dr_shift_state;$/;"	t
goto_update_state	Library/altera_sim/altera_mf.v	/^    task goto_update_state;$/;"	t
gray	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   [5:0]  gray;$/;"	p
guard_bit	Library/altera_sim/altera_mf.v	/^    reg guard_bit;$/;"	r
h_ff	Library/altera_sim/altera_mf.v	/^    integer h_ff;$/;"	r
h_int_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] h_int_reg;$/;"	r
h_s_ff	Library/altera_sim/altera_mf.v	/^    integer h_s_ff;$/;"	r
h_sync_a	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 :0] h_sync_a;$/;"	r
h_us_ff	Library/altera_sim/altera_mf.v	/^    integer h_us_ff;$/;"	r
half_cycle_high	Library/altera_sim/altera_mf.v	/^    integer half_cycle_high;$/;"	r
head	Library/altera_sim/altera_mf.v	/^    integer head;     \/\/ pointer to memory$/;"	r
head	Library/altera_sim/altera_mf.v	/^    integer head;$/;"	r
head_mult	Library/altera_sim/altera_mf.v	/^    integer head_mult;$/;"	r
head_result	Library/altera_sim/altera_mf.v	/^    reg [31:0] head_result;$/;"	r
head_result_int	Library/altera_sim/altera_mf.v	/^    integer head_result_int; $/;"	r
head_result_wire	Library/altera_sim/altera_mf.v	/^    wire [31:0] head_result_wire;$/;"	n
hex	Library/altera_sim/220model.v	/^    reg [3 : 0] hex, tmp_char;$/;"	r
hex	Library/altera_sim/220model.v	/^    reg [3:0] hex, tmp_char;$/;"	r
hex	Library/altera_sim/altera_mf.v	/^    reg [3 : 0] hex, tmp_char;$/;"	r
hex	Library/altera_sim/altera_mf.v	/^    reg [3:0] hex, tmp_char;$/;"	r
hexToBits	Library/altera_sim/altera_mf.v	/^    function [3 : 0]  hexToBits;$/;"	f
hex_value	Library/altera_sim/altera_mf.v	/^    reg [3 : 0]                             hex_value;$/;"	r
high	Library/altera_sim/altera_mf.v	/^    input [31:0] high;$/;"	p
high	Library/altera_sim/altera_mf.v	/^    integer high;$/;"	r
high_cnt_xfer_done	Library/altera_sim/altera_mf.v	/^    reg high_cnt_xfer_done;$/;"	r
high_reg	Library/altera_sim/altera_mf.v	/^    reg [31:0] high_reg;$/;"	r
high_time	Library/altera_sim/altera_mf.v	/^    integer high_time;$/;"	r
high_time	Library/altera_sim/altera_mf.v	/^    time high_time;$/;"	r
high_time0	Library/altera_sim/altera_mf.v	/^time high_time0;$/;"	r
high_time1	Library/altera_sim/altera_mf.v	/^time high_time1;$/;"	r
high_time2	Library/altera_sim/altera_mf.v	/^time high_time2;$/;"	r
high_time_ext	Library/altera_sim/altera_mf.v	/^time high_time_ext;$/;"	r
i	Library/altera_sim/220model.v	/^        integer i;$/;"	r
i	Library/altera_sim/220model.v	/^    integer i, i_numwords;$/;"	r
i	Library/altera_sim/220model.v	/^    integer i, j, k, m, n;$/;"	r
i	Library/altera_sim/220model.v	/^    integer i;$/;"	r
i	Library/altera_sim/altera_mf.v	/^        integer                             i;    $/;"	r
i	Library/altera_sim/altera_mf.v	/^        integer i;    $/;"	r
i	Library/altera_sim/altera_mf.v	/^        integer i;$/;"	r
i	Library/altera_sim/altera_mf.v	/^    input i;$/;"	p
i	Library/altera_sim/altera_mf.v	/^    integer                i;$/;"	r
i	Library/altera_sim/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r
i	Library/altera_sim/altera_mf.v	/^    integer i;        \/\/ for loop index$/;"	r
i	Library/altera_sim/altera_mf.v	/^    integer i;$/;"	r
i	Library/altera_sim/altera_mf.v	/^  integer i;$/;"	r
i	Library/rtl_logic/fifo_gen.v	/^integer												i;$/;"	r
i	Library/rtl_logic/ram_gen.v	/^integer												i;$/;"	r
i0	Library/altera_sim/altera_mf.v	/^    integer i0;$/;"	r
i0_tmp	Library/altera_sim/altera_mf.v	/^        integer i0_tmp;$/;"	r
i1	Library/altera_sim/220model.v	/^        integer i1;$/;"	r
i1	Library/altera_sim/220model.v	/^    integer i1;$/;"	r
i1	Library/altera_sim/altera_mf.v	/^    integer i1;$/;"	r
i2	Library/altera_sim/altera_mf.v	/^    integer i2;$/;"	r
i3	Library/altera_sim/altera_mf.v	/^    integer i3;$/;"	r
i4	Library/altera_sim/altera_mf.v	/^    integer i4;$/;"	r
i5	Library/altera_sim/altera_mf.v	/^    integer i5;$/;"	r
i6	Library/altera_sim/altera_mf.v	/^    integer i6;$/;"	r
i7	Library/altera_sim/altera_mf.v	/^    integer i7;$/;"	r
i8	Library/altera_sim/altera_mf.v	/^    integer i8;$/;"	r
i_aclr	Library/altera_sim/220model.v	/^    tri0 i_aclr;$/;"	n
i_aclr	Library/altera_sim/220model.v	/^    wire i_aclr;$/;"	n
i_aclr	Library/altera_sim/altera_mf.v	/^    wire i_aclr;$/;"	n
i_aclr_flag_a	Library/altera_sim/altera_mf.v	/^    integer i_aclr_flag_a;$/;"	r
i_aclr_flag_b	Library/altera_sim/altera_mf.v	/^    integer i_aclr_flag_b;$/;"	r
i_add_sub	Library/altera_sim/220model.v	/^    tri1 i_add_sub;$/;"	n
i_address_aclr_a	Library/altera_sim/altera_mf.v	/^    wire i_address_aclr_a;$/;"	n
i_address_aclr_a_flag	Library/altera_sim/altera_mf.v	/^    reg i_address_aclr_a_flag;$/;"	r
i_address_aclr_a_prev	Library/altera_sim/altera_mf.v	/^    reg i_address_aclr_a_prev;$/;"	r
i_address_aclr_b	Library/altera_sim/altera_mf.v	/^    wire i_address_aclr_b;$/;"	n
i_address_aclr_b_flag	Library/altera_sim/altera_mf.v	/^    reg i_address_aclr_b_flag;$/;"	r
i_address_aclr_b_prev	Library/altera_sim/altera_mf.v	/^    reg i_address_aclr_b_prev;$/;"	r
i_address_aclr_family_a	Library/altera_sim/altera_mf.v	/^   parameter i_address_aclr_family_a = ((((family_has_stratixv_style_ram == 1) || (family_has_stratixiii_style_ram == 1)) && (operation_mode != "ROM")) || (family_base_stratixii == 1 || family_base_cycloneii == 1)) ? 1 : 0;$/;"	c
i_address_aclr_family_b	Library/altera_sim/altera_mf.v	/^   parameter i_address_aclr_family_b = ((((family_has_stratixv_style_ram == 1) || (family_has_stratixiii_style_ram == 1)) && (operation_mode != "DUAL_PORT")) || ((is_lutram == 1) && (operation_mode == "DUAL_PORT") && (read_during_write_mode_mixed_ports == "OLD_DATA")) || (family_base_stratixii == 1 || family_base_cycloneii == 1)) ? 1 : 0;$/;"	c
i_address_reg_a	Library/altera_sim/altera_mf.v	/^    reg [widthad_a-1:0] i_address_reg_a;$/;"	r
i_address_reg_b	Library/altera_sim/altera_mf.v	/^    reg [widthad_b-1:0] i_address_reg_b;$/;"	r
i_aload	Library/altera_sim/220model.v	/^    wire i_aload;$/;"	n
i_aset	Library/altera_sim/220model.v	/^    wire i_aset;$/;"	n
i_avmm_saddress	Library/altera_sim/altera_mf.v	/^  input  [avmm_slave_addr_width-1:0]  i_avmm_saddress,$/;"	p
i_avmm_swrite	Library/altera_sim/altera_mf.v	/^  input                               i_avmm_swrite,$/;"	p
i_byte_size	Library/altera_sim/altera_mf.v	/^    integer i_byte_size;$/;"	r
i_byte_size	Library/altera_sim/altera_mf.v	/^    parameter i_byte_size = ((byte_size == 0) && (width_byteena != 0)) ? $/;"	c
i_byte_size_tmp	Library/altera_sim/altera_mf.v	/^    parameter i_byte_size_tmp = (width_byteena_a > 1)? width_a \/ width_byteena_a : 8;$/;"	c
i_byteena	Library/altera_sim/altera_mf.v	/^    tri1 [i_width_byteena-1:0] i_byteena;$/;"	n
i_byteena_a	Library/altera_sim/altera_mf.v	/^    tri1 [width_byteena_a-1:0] i_byteena_a;$/;"	n
i_byteena_aclr_a	Library/altera_sim/altera_mf.v	/^    wire i_byteena_aclr_a;$/;"	n
i_byteena_aclr_b	Library/altera_sim/altera_mf.v	/^    wire i_byteena_aclr_b;$/;"	n
i_byteena_b	Library/altera_sim/altera_mf.v	/^    tri1 [width_byteena_b-1:0] i_byteena_b;$/;"	n
i_byteena_count	Library/altera_sim/altera_mf.v	/^    integer i_byteena_count;$/;"	r
i_byteena_mask	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] i_byteena_mask;$/;"	r
i_byteena_mask_at_low	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] i_byteena_mask_at_low;$/;"	r
i_byteena_mask_out	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] i_byteena_mask_out;$/;"	r
i_byteena_mask_reg_a	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a;$/;"	r
i_byteena_mask_reg_a_out	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a_out;$/;"	r
i_byteena_mask_reg_a_out_b	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a_out_b;$/;"	r
i_byteena_mask_reg_a_tmp	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a_tmp;$/;"	r
i_byteena_mask_reg_a_x	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] i_byteena_mask_reg_a_x;$/;"	r
i_byteena_mask_reg_b	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b;$/;"	r
i_byteena_mask_reg_b_out	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b_out;$/;"	r
i_byteena_mask_reg_b_out_a	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b_out_a;$/;"	r
i_byteena_mask_reg_b_tmp	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b_tmp;$/;"	r
i_byteena_mask_reg_b_x	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_byteena_mask_reg_b_x;$/;"	r
i_byteena_mask_x	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] i_byteena_mask_x;$/;"	r
i_c_high	Library/altera_sim/altera_mf.v	/^    integer   i_c_high[0:5];$/;"	r
i_c_high	Library/altera_sim/altera_mf.v	/^    integer   i_c_high[0:9];$/;"	r
i_c_initial	Library/altera_sim/altera_mf.v	/^    integer   i_c_initial[0:5];$/;"	r
i_c_initial	Library/altera_sim/altera_mf.v	/^    integer   i_c_initial[0:9];$/;"	r
i_c_low	Library/altera_sim/altera_mf.v	/^    integer   i_c_low[0:5];$/;"	r
i_c_low	Library/altera_sim/altera_mf.v	/^    integer   i_c_low[0:9];$/;"	r
i_c_mode	Library/altera_sim/altera_mf.v	/^    reg       [8*6:1] i_c_mode[0:5];$/;"	r
i_c_mode	Library/altera_sim/altera_mf.v	/^    reg       [8*6:1] i_c_mode[0:9];$/;"	r
i_c_ph	Library/altera_sim/altera_mf.v	/^    integer   i_c_ph[0:5];$/;"	r
i_c_ph	Library/altera_sim/altera_mf.v	/^    integer   i_c_ph[0:9];$/;"	r
i_charge_pump_current	Library/altera_sim/altera_mf.v	/^    integer   i_charge_pump_current;$/;"	r
i_cin	Library/altera_sim/220model.v	/^    reg i_cin;$/;"	r
i_cin	Library/altera_sim/220model.v	/^    wire i_cin;$/;"	n
i_clk0_counter	Library/altera_sim/altera_mf.v	/^    integer   i_clk0_counter;$/;"	r
i_clk0_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk0_counter;$/;"	r
i_clk0_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk0_div_by;$/;"	r
i_clk0_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk0_mult_by;$/;"	r
i_clk0_phase_shift	Library/altera_sim/altera_mf.v	/^    integer i_clk0_phase_shift;$/;"	r
i_clk1_counter	Library/altera_sim/altera_mf.v	/^    integer   i_clk1_counter;$/;"	r
i_clk1_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk1_counter;$/;"	r
i_clk1_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk1_div_by;$/;"	r
i_clk1_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk1_mult_by;$/;"	r
i_clk1_phase_shift	Library/altera_sim/altera_mf.v	/^    integer i_clk1_phase_shift;$/;"	r
i_clk2_counter	Library/altera_sim/altera_mf.v	/^    integer   i_clk2_counter;$/;"	r
i_clk2_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk2_counter;$/;"	r
i_clk2_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk2_div_by;$/;"	r
i_clk2_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk2_mult_by;$/;"	r
i_clk2_phase_shift	Library/altera_sim/altera_mf.v	/^    integer i_clk2_phase_shift;$/;"	r
i_clk3_counter	Library/altera_sim/altera_mf.v	/^    integer   i_clk3_counter;$/;"	r
i_clk3_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk3_counter;$/;"	r
i_clk3_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk3_div_by;$/;"	r
i_clk3_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk3_mult_by;$/;"	r
i_clk3_phase_shift	Library/altera_sim/altera_mf.v	/^    integer i_clk3_phase_shift;$/;"	r
i_clk4_counter	Library/altera_sim/altera_mf.v	/^    integer   i_clk4_counter;$/;"	r
i_clk4_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk4_counter;$/;"	r
i_clk4_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk4_div_by;$/;"	r
i_clk4_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk4_mult_by;$/;"	r
i_clk4_phase_shift	Library/altera_sim/altera_mf.v	/^    integer i_clk4_phase_shift;$/;"	r
i_clk5_counter	Library/altera_sim/altera_mf.v	/^    integer   i_clk5_counter;$/;"	r
i_clk5_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk5_counter;$/;"	r
i_clk5_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk5_div_by;$/;"	r
i_clk5_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk5_mult_by;$/;"	r
i_clk6_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk6_counter;$/;"	r
i_clk6_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk6_div_by;$/;"	r
i_clk6_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk6_mult_by;$/;"	r
i_clk7_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk7_counter;$/;"	r
i_clk7_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk7_div_by;$/;"	r
i_clk7_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk7_mult_by;$/;"	r
i_clk8_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk8_counter;$/;"	r
i_clk8_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk8_div_by;$/;"	r
i_clk8_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk8_mult_by;$/;"	r
i_clk9_counter	Library/altera_sim/altera_mf.v	/^    reg [8*2:1] i_clk9_counter;$/;"	r
i_clk9_div_by	Library/altera_sim/altera_mf.v	/^    integer i_clk9_div_by;$/;"	r
i_clk9_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_clk9_mult_by;$/;"	r
i_clk_en	Library/altera_sim/220model.v	/^    wire i_clk_en;$/;"	n
i_clken	Library/altera_sim/220model.v	/^    tri1 i_clken;$/;"	n
i_clken	Library/altera_sim/220model.v	/^    wire i_clken;$/;"	n
i_clken	Library/altera_sim/altera_mf.v	/^    wire i_clken;$/;"	n
i_clock	Library/altera_sim/220model.v	/^    tri0 i_clock;$/;"	n
i_clock	Library/altera_sim/220model.v	/^    wire i_clock;$/;"	n
i_clock	Library/altera_sim/altera_mf.v	/^    wire i_clock;$/;"	n
i_clocken0	Library/altera_sim/altera_mf.v	/^    wire i_clocken0;$/;"	n
i_clocken0_b	Library/altera_sim/altera_mf.v	/^    wire i_clocken0_b;$/;"	n
i_clocken1_b	Library/altera_sim/altera_mf.v	/^    wire i_clocken1_b;$/;"	n
i_cnt_en	Library/altera_sim/220model.v	/^    wire i_cnt_en;$/;"	n
i_core_clocken0_b	Library/altera_sim/altera_mf.v	/^    wire i_core_clocken0_b;$/;"	n
i_core_clocken0_b_reg	Library/altera_sim/altera_mf.v	/^    reg i_core_clocken0_b_reg;$/;"	r
i_core_clocken1_b	Library/altera_sim/altera_mf.v	/^    wire i_core_clocken1_b;$/;"	n
i_core_clocken1_b_reg	Library/altera_sim/altera_mf.v	/^    reg i_core_clocken1_b_reg;$/;"	r
i_core_clocken_a	Library/altera_sim/altera_mf.v	/^    wire i_core_clocken_a;$/;"	n
i_core_clocken_a_reg	Library/altera_sim/altera_mf.v	/^    reg i_core_clocken_a_reg;$/;"	r
i_core_clocken_b	Library/altera_sim/altera_mf.v	/^    wire i_core_clocken_b;$/;"	n
i_data_hi	Library/altera_sim/altera_mf.v	/^    reg  [width-1:0]       i_data_hi;$/;"	r
i_data_lo	Library/altera_sim/altera_mf.v	/^    reg  [width-1:0]       i_data_lo;$/;"	r
i_data_reg	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] i_data_reg, i_data_tmp, i_q_reg, i_q_tmp;$/;"	r
i_data_reg	Library/altera_sim/altera_mf.v	/^    wire [width-1:0]       i_data_reg;$/;"	n
i_data_reg_a	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] i_data_reg_a;$/;"	r
i_data_reg_b	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_data_reg_b;$/;"	r
i_data_tmp	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] i_data_reg, i_data_tmp, i_q_reg, i_q_tmp;$/;"	r
i_data_tmp	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] i_data_tmp;$/;"	r
i_data_tmp	Library/altera_sim/altera_mf.v	/^    reg [lpm_width-1:0] i_data_tmp;$/;"	r
i_data_tmp	Library/altera_sim/altera_mf.v	/^    wire [width-1:0]       i_data_tmp;$/;"	n
i_data_write_time_a	Library/altera_sim/altera_mf.v	/^    time i_data_write_time_a;$/;"	r
i_delayed_wrptr_g	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu:0] i_delayed_wrptr_g;$/;"	r
i_direction	Library/altera_sim/220model.v	/^    wire i_direction;$/;"	n
i_div_wa	Library/altera_sim/altera_mf.v	/^    integer i_div_wa;$/;"	r
i_div_wb	Library/altera_sim/altera_mf.v	/^    integer i_div_wb;$/;"	r
i_dprio_busy	Library/altera_sim/altera_mf.v	/^  input                         i_dprio_busy,$/;"	p
i_dprio_in	Library/altera_sim/altera_mf.v	/^  input  [dprio_data_width-1:0] i_dprio_in,$/;"	p
i_e0_high	Library/altera_sim/altera_mf.v	/^    integer   i_e0_high;$/;"	r
i_e0_initial	Library/altera_sim/altera_mf.v	/^    integer   i_e0_initial;$/;"	r
i_e0_low	Library/altera_sim/altera_mf.v	/^    integer   i_e0_low;$/;"	r
i_e0_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_e0_mode;$/;"	r
i_e0_ph	Library/altera_sim/altera_mf.v	/^    integer   i_e0_ph;$/;"	r
i_e0_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_e0_time_delay;$/;"	r
i_e1_high	Library/altera_sim/altera_mf.v	/^    integer   i_e1_high;$/;"	r
i_e1_initial	Library/altera_sim/altera_mf.v	/^    integer   i_e1_initial;$/;"	r
i_e1_low	Library/altera_sim/altera_mf.v	/^    integer   i_e1_low;$/;"	r
i_e1_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_e1_mode;$/;"	r
i_e1_ph	Library/altera_sim/altera_mf.v	/^    integer   i_e1_ph;$/;"	r
i_e1_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_e1_time_delay;$/;"	r
i_e2_high	Library/altera_sim/altera_mf.v	/^    integer   i_e2_high;$/;"	r
i_e2_initial	Library/altera_sim/altera_mf.v	/^    integer   i_e2_initial;$/;"	r
i_e2_low	Library/altera_sim/altera_mf.v	/^    integer   i_e2_low;$/;"	r
i_e2_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_e2_mode;$/;"	r
i_e2_ph	Library/altera_sim/altera_mf.v	/^    integer   i_e2_ph;$/;"	r
i_e2_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_e2_time_delay;$/;"	r
i_e3_high	Library/altera_sim/altera_mf.v	/^    integer   i_e3_high;$/;"	r
i_e3_initial	Library/altera_sim/altera_mf.v	/^    integer   i_e3_initial;$/;"	r
i_e3_low	Library/altera_sim/altera_mf.v	/^    integer   i_e3_low;$/;"	r
i_e3_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_e3_mode;$/;"	r
i_e3_ph	Library/altera_sim/altera_mf.v	/^    integer   i_e3_ph;$/;"	r
i_e3_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_e3_time_delay;$/;"	r
i_empty	Library/altera_sim/220model.v	/^    reg i_empty;$/;"	r
i_empty	Library/altera_sim/altera_mf.v	/^    reg i_empty, i_full;$/;"	r
i_enable	Library/altera_sim/220model.v	/^    wire i_enable;$/;"	n
i_enabledt	Library/altera_sim/220model.v	/^    wire i_enabledt;$/;"	n
i_enabletr	Library/altera_sim/220model.v	/^    wire i_enabletr;$/;"	n
i_extclk0_counter	Library/altera_sim/altera_mf.v	/^    integer   i_extclk0_counter;$/;"	r
i_extclk0_div_by	Library/altera_sim/altera_mf.v	/^    integer i_extclk0_div_by;$/;"	r
i_extclk0_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_extclk0_mult_by;$/;"	r
i_extclk1_counter	Library/altera_sim/altera_mf.v	/^    integer   i_extclk1_counter;$/;"	r
i_extclk1_div_by	Library/altera_sim/altera_mf.v	/^    integer i_extclk1_div_by;$/;"	r
i_extclk1_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_extclk1_mult_by;$/;"	r
i_extclk2_counter	Library/altera_sim/altera_mf.v	/^    integer   i_extclk2_counter;$/;"	r
i_extclk2_div_by	Library/altera_sim/altera_mf.v	/^    integer i_extclk2_div_by;$/;"	r
i_extclk2_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_extclk2_mult_by;$/;"	r
i_extclk3_counter	Library/altera_sim/altera_mf.v	/^    integer   i_extclk3_counter;$/;"	r
i_extclk3_div_by	Library/altera_sim/altera_mf.v	/^    integer i_extclk3_div_by;$/;"	r
i_extclk3_mult_by	Library/altera_sim/altera_mf.v	/^    integer i_extclk3_mult_by;$/;"	r
i_first_bit_position	Library/altera_sim/altera_mf.v	/^    integer i_first_bit_position;$/;"	r
i_force_reread_a	Library/altera_sim/altera_mf.v	/^    reg i_force_reread_a;$/;"	r
i_force_reread_a1	Library/altera_sim/altera_mf.v	/^    reg i_force_reread_a1;$/;"	r
i_force_reread_a_signal	Library/altera_sim/altera_mf.v	/^    reg i_force_reread_a_signal;$/;"	r
i_force_reread_b	Library/altera_sim/altera_mf.v	/^    reg i_force_reread_b;$/;"	r
i_force_reread_b1	Library/altera_sim/altera_mf.v	/^    reg i_force_reread_b1;$/;"	r
i_force_reread_b_signal	Library/altera_sim/altera_mf.v	/^    reg i_force_reread_b_signal;$/;"	r
i_full	Library/altera_sim/220model.v	/^    reg i_full;$/;"	r
i_full	Library/altera_sim/altera_mf.v	/^    reg i_empty, i_full;$/;"	r
i_g0_high	Library/altera_sim/altera_mf.v	/^    integer   i_g0_high;$/;"	r
i_g0_initial	Library/altera_sim/altera_mf.v	/^    integer   i_g0_initial;$/;"	r
i_g0_low	Library/altera_sim/altera_mf.v	/^    integer   i_g0_low;$/;"	r
i_g0_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_g0_mode;$/;"	r
i_g0_ph	Library/altera_sim/altera_mf.v	/^    integer   i_g0_ph;$/;"	r
i_g0_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_g0_time_delay;$/;"	r
i_g1_high	Library/altera_sim/altera_mf.v	/^    integer   i_g1_high;$/;"	r
i_g1_initial	Library/altera_sim/altera_mf.v	/^    integer   i_g1_initial;$/;"	r
i_g1_low	Library/altera_sim/altera_mf.v	/^    integer   i_g1_low;$/;"	r
i_g1_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_g1_mode;$/;"	r
i_g1_ph	Library/altera_sim/altera_mf.v	/^    integer   i_g1_ph;$/;"	r
i_g1_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_g1_time_delay;$/;"	r
i_g2_high	Library/altera_sim/altera_mf.v	/^    integer   i_g2_high;$/;"	r
i_g2_initial	Library/altera_sim/altera_mf.v	/^    integer   i_g2_initial;$/;"	r
i_g2_low	Library/altera_sim/altera_mf.v	/^    integer   i_g2_low;$/;"	r
i_g2_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_g2_mode;$/;"	r
i_g2_ph	Library/altera_sim/altera_mf.v	/^    integer   i_g2_ph;$/;"	r
i_g2_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_g2_time_delay;$/;"	r
i_g3_high	Library/altera_sim/altera_mf.v	/^    integer   i_g3_high;$/;"	r
i_g3_initial	Library/altera_sim/altera_mf.v	/^    integer   i_g3_initial;$/;"	r
i_g3_low	Library/altera_sim/altera_mf.v	/^    integer   i_g3_low;$/;"	r
i_g3_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_g3_mode;$/;"	r
i_g3_ph	Library/altera_sim/altera_mf.v	/^    integer   i_g3_ph;$/;"	r
i_g3_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_g3_time_delay;$/;"	r
i_good_to_write_a	Library/altera_sim/altera_mf.v	/^    wire i_good_to_write_a;$/;"	n
i_good_to_write_a2	Library/altera_sim/altera_mf.v	/^    reg i_good_to_write_a2;$/;"	r
i_good_to_write_b	Library/altera_sim/altera_mf.v	/^    wire i_good_to_write_b;$/;"	n
i_good_to_write_b2	Library/altera_sim/altera_mf.v	/^    reg i_good_to_write_b2;$/;"	r
i_inclock	Library/altera_sim/220model.v	/^    wire i_inclock;$/;"	n
i_inclocken	Library/altera_sim/220model.v	/^    wire i_inclocken;$/;"	n
i_indata_aclr_a	Library/altera_sim/altera_mf.v	/^    wire i_indata_aclr_a;$/;"	n
i_indata_aclr_b	Library/altera_sim/altera_mf.v	/^    wire i_indata_aclr_b;$/;"	n
i_l0_high	Library/altera_sim/altera_mf.v	/^    integer   i_l0_high;$/;"	r
i_l0_initial	Library/altera_sim/altera_mf.v	/^    integer   i_l0_initial;$/;"	r
i_l0_low	Library/altera_sim/altera_mf.v	/^    integer   i_l0_low;$/;"	r
i_l0_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_l0_mode;$/;"	r
i_l0_ph	Library/altera_sim/altera_mf.v	/^    integer   i_l0_ph;$/;"	r
i_l0_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_l0_time_delay;$/;"	r
i_l1_high	Library/altera_sim/altera_mf.v	/^    integer   i_l1_high;$/;"	r
i_l1_initial	Library/altera_sim/altera_mf.v	/^    integer   i_l1_initial;$/;"	r
i_l1_low	Library/altera_sim/altera_mf.v	/^    integer   i_l1_low;$/;"	r
i_l1_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1]   i_l1_mode;$/;"	r
i_l1_ph	Library/altera_sim/altera_mf.v	/^    integer   i_l1_ph;$/;"	r
i_l1_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_l1_time_delay;$/;"	r
i_load	Library/altera_sim/220model.v	/^    wire i_load;$/;"	n
i_loop_filter_r	Library/altera_sim/altera_mf.v	/^    integer   i_loop_filter_r;$/;"	r
i_lutram_output	Library/altera_sim/altera_mf.v	/^    wire [width-1:0] i_lutram_output;$/;"	n
i_lutram_output_reg_inclk	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] i_lutram_output_reg_inclk;$/;"	r
i_lutram_output_reg_outclk	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] i_lutram_output_reg_outclk;$/;"	r
i_lutram_output_unreg	Library/altera_sim/altera_mf.v	/^    wire [width-1:0] i_lutram_output_unreg;$/;"	n
i_lutram_read	Library/altera_sim/altera_mf.v	/^    parameter i_lutram_read = (((is_lutram == 1) && (read_during_write_mode_port_a == "DONT_CARE")) ||$/;"	c
i_m	Library/altera_sim/altera_mf.v	/^    integer   i_m;$/;"	r
i_m2	Library/altera_sim/altera_mf.v	/^    integer   i_m2;$/;"	r
i_m_initial	Library/altera_sim/altera_mf.v	/^    integer   i_m_initial;$/;"	r
i_m_ph	Library/altera_sim/altera_mf.v	/^    integer   i_m_ph;$/;"	r
i_m_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_m_time_delay;$/;"	r
i_max_iter	Library/altera_sim/altera_mf.v	/^        integer i_max_iter;$/;"	r
i_maximize_speed	Library/altera_sim/altera_mf.v	/^    integer i_maximize_speed;$/;"	r
i_mem_address	Library/altera_sim/altera_mf.v	/^    integer i_mem_address;$/;"	r
i_memenab	Library/altera_sim/220model.v	/^    wire i_memenab;$/;"	n
i_n	Library/altera_sim/altera_mf.v	/^    integer   i_n;$/;"	r
i_n2	Library/altera_sim/altera_mf.v	/^    integer   i_n2;$/;"	r
i_n_time_delay	Library/altera_sim/altera_mf.v	/^    integer   i_n_time_delay;$/;"	r
i_nmram_write_a	Library/altera_sim/altera_mf.v	/^    reg i_nmram_write_a;$/;"	r
i_nmram_write_b	Library/altera_sim/altera_mf.v	/^    reg i_nmram_write_b;$/;"	r
i_non_stratix_inclock	Library/altera_sim/altera_mf.v	/^    wire                   i_non_stratix_inclock;  \/\/ inclock signal for non-Stratix families$/;"	n
i_non_stratix_outclock	Library/altera_sim/altera_mf.v	/^    wire                   i_non_stratix_outclock; \/\/ inclock signal for non-Stratix families$/;"	n
i_numwords	Library/altera_sim/220model.v	/^    integer i, i_numwords;$/;"	r
i_numwords	Library/altera_sim/altera_mf.v	/^    integer                i_numwords;$/;"	r
i_numwords	Library/altera_sim/altera_mf.v	/^    integer i_numwords;$/;"	r
i_numwords_a	Library/altera_sim/altera_mf.v	/^    integer i_numwords_a;$/;"	r
i_numwords_b	Library/altera_sim/altera_mf.v	/^    integer i_numwords_b;$/;"	r
i_old_data	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] i_old_data;$/;"	r
i_original_address_a	Library/altera_sim/altera_mf.v	/^    reg [widthad_a-1:0] i_original_address_a;$/;"	r
i_original_data_a	Library/altera_sim/altera_mf.v	/^    reg [width_a - 1 : 0] i_original_data_a;$/;"	r
i_original_data_b	Library/altera_sim/altera_mf.v	/^    reg [width_b - 1 : 0] i_original_data_b;$/;"	r
i_outclock	Library/altera_sim/220model.v	/^    wire i_outclock;$/;"	n
i_outclocken	Library/altera_sim/220model.v	/^    wire i_outclocken;$/;"	n
i_outdata_aclr_a	Library/altera_sim/altera_mf.v	/^    wire i_outdata_aclr_a;$/;"	n
i_outdata_aclr_a_prev	Library/altera_sim/altera_mf.v	/^    reg i_outdata_aclr_a_prev;$/;"	r
i_outdata_aclr_b	Library/altera_sim/altera_mf.v	/^    wire i_outdata_aclr_b;$/;"	n
i_outdata_aclr_b_prev	Library/altera_sim/altera_mf.v	/^    reg i_outdata_aclr_b_prev;$/;"	r
i_outdata_clken_a	Library/altera_sim/altera_mf.v	/^    wire i_outdata_clken_a;$/;"	n
i_outdata_clken_b	Library/altera_sim/altera_mf.v	/^    wire i_outdata_clken_b;$/;"	n
i_outenab	Library/altera_sim/220model.v	/^    wire i_outenab;$/;"	n
i_outlatch_clken_a	Library/altera_sim/altera_mf.v	/^    wire i_outlatch_clken_a;$/;"	n
i_outlatch_clken_b	Library/altera_sim/altera_mf.v	/^    wire i_outlatch_clken_b;	$/;"	n
i_overflow_checking	Library/altera_sim/220model.v	/^    reg [8*5:1] i_overflow_checking;$/;"	r
i_pfd_max	Library/altera_sim/altera_mf.v	/^    integer   i_pfd_max;$/;"	r
i_pfd_min	Library/altera_sim/altera_mf.v	/^    integer   i_pfd_min;$/;"	r
i_phase_shift	Library/altera_sim/altera_mf.v	/^    input i_phase_shift;$/;"	p
i_phase_shift	Library/altera_sim/altera_mf.v	/^    integer i_phase_shift;$/;"	r
i_prod	Library/altera_sim/220model.v	/^    reg [lpm_widthp-1:0] i_prod;$/;"	r
i_prod_ab	Library/altera_sim/220model.v	/^    reg [lpm_widtha+lpm_widthb-1:0] i_prod_ab;$/;"	r
i_prod_s	Library/altera_sim/220model.v	/^    reg [lpm_widths-1:0] i_prod_s;$/;"	r
i_q	Library/altera_sim/altera_mf.v	/^    reg [lpm_width_r-1:0] i_q;$/;"	r
i_q_ecc_reg_b	Library/altera_sim/altera_mf.v	/^	reg [width_b-1:0] i_q_ecc_reg_b;$/;"	r
i_q_ecc_tmp_b	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_q_ecc_tmp_b;$/;"	r
i_q_is_registered	Library/altera_sim/altera_mf.v	/^    reg i_q_is_registered;$/;"	r
i_q_output_latch	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_q_output_latch;$/;"	r
i_q_reg	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] i_data_reg, i_data_tmp, i_q_reg, i_q_tmp;$/;"	r
i_q_reg_a	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] i_q_reg_a;$/;"	r
i_q_reg_b	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_q_reg_b;$/;"	r
i_q_tmp	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] i_data_reg, i_data_tmp, i_q_reg, i_q_tmp;$/;"	r
i_q_tmp	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] i_q_tmp;$/;"	r
i_q_tmp	Library/altera_sim/altera_mf.v	/^    reg [lpm_width-1:0] i_q_tmp;$/;"	r
i_q_tmp2_a	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] i_q_tmp2_a;$/;"	r
i_q_tmp2_a_idx	Library/altera_sim/altera_mf.v	/^    integer i_q_tmp2_a_idx;$/;"	r
i_q_tmp2_b	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_q_tmp2_b;$/;"	r
i_q_tmp_a	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] i_q_tmp_a;$/;"	r
i_q_tmp_b	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] i_q_tmp_b;$/;"	r
i_qa_reg	Library/altera_sim/altera_mf.v	/^    reg  [width-1:0]       i_qa_reg;$/;"	r
i_qa_stratix	Library/altera_sim/altera_mf.v	/^    wire [width-1:0]       i_qa_stratix;  \/\/ qa signal for Stratix families$/;"	n
i_qa_tmp	Library/altera_sim/altera_mf.v	/^    reg  [width-1:0]       i_qa_tmp;$/;"	r
i_qb_reg	Library/altera_sim/altera_mf.v	/^    reg  [width-1:0]       i_qb_reg;$/;"	r
i_qb_stratix	Library/altera_sim/altera_mf.v	/^    wire [width-1:0]       i_qb_stratix;  \/\/ qa signal for Stratix families$/;"	n
i_qb_tmp	Library/altera_sim/altera_mf.v	/^    reg  [width-1:0]       i_qb_tmp;$/;"	r
i_ram_block_type	Library/altera_sim/altera_mf.v	/^    reg [7*8:0] i_ram_block_type;$/;"	r
i_rd_udwn	Library/altera_sim/220model.v	/^    reg [lpm_widthu-1:0] i_rd_udwn;$/;"	r
i_rd_udwn	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] i_rd_udwn;$/;"	r
i_rdaddress_reg	Library/altera_sim/220model.v	/^    reg [lpm_widthad-1:0] i_rdaddress_reg, i_rdaddress_tmp;$/;"	r
i_rdaddress_reg_a	Library/altera_sim/altera_mf.v	/^    reg  [widthad-1:0]     i_rdaddress_reg_a;$/;"	r
i_rdaddress_reg_a_dly	Library/altera_sim/altera_mf.v	/^    reg  [widthad-1:0]     i_rdaddress_reg_a_dly;$/;"	r
i_rdaddress_reg_b	Library/altera_sim/altera_mf.v	/^    reg  [widthad-1:0]     i_rdaddress_reg_b;$/;"	r
i_rdaddress_reg_b_dly	Library/altera_sim/altera_mf.v	/^    reg  [widthad-1:0]     i_rdaddress_reg_b_dly;$/;"	r
i_rdaddress_tmp	Library/altera_sim/220model.v	/^    reg [lpm_widthad-1:0] i_rdaddress_reg, i_rdaddress_tmp;$/;"	r
i_rdaddress_tmp_a	Library/altera_sim/altera_mf.v	/^    wire [widthad-1:0]     i_rdaddress_tmp_a;$/;"	n
i_rdaddress_tmp_b	Library/altera_sim/altera_mf.v	/^    wire [widthad-1:0]     i_rdaddress_tmp_b;$/;"	n
i_rdcontrol_aclr_b	Library/altera_sim/altera_mf.v	/^    wire i_rdcontrol_aclr_b;$/;"	n
i_rdempty	Library/altera_sim/altera_mf.v	/^    reg i_rdempty;$/;"	r
i_rdempty	Library/altera_sim/altera_mf.v	/^    wire i_rdempty;$/;"	n
i_rdempty_rreg	Library/altera_sim/altera_mf.v	/^    reg i_rdempty_rreg;$/;"	r
i_rden	Library/altera_sim/220model.v	/^    wire i_rden;$/;"	n
i_rden	Library/altera_sim/altera_mf.v	/^    wire i_rden;$/;"	n
i_rden_reg	Library/altera_sim/220model.v	/^    reg i_wren_reg, i_wren_tmp, i_rden_reg, i_rden_tmp;$/;"	r
i_rden_reg_a	Library/altera_sim/altera_mf.v	/^    reg                    i_rden_reg_a;$/;"	r
i_rden_reg_a	Library/altera_sim/altera_mf.v	/^    reg i_rden_reg_a;$/;"	r
i_rden_reg_b	Library/altera_sim/altera_mf.v	/^    reg                    i_rden_reg_b;$/;"	r
i_rden_reg_b	Library/altera_sim/altera_mf.v	/^    reg i_rden_reg_b;$/;"	r
i_rden_tmp	Library/altera_sim/220model.v	/^    reg i_wren_reg, i_wren_tmp, i_rden_reg, i_rden_tmp;$/;"	r
i_rden_tmp_a	Library/altera_sim/altera_mf.v	/^    wire                   i_rden_tmp_a;$/;"	n
i_rden_tmp_b	Library/altera_sim/altera_mf.v	/^    wire                   i_rden_tmp_b;$/;"	n
i_rdenclock	Library/altera_sim/220model.v	/^    reg i_rdenclock;$/;"	r
i_rdenclock	Library/altera_sim/altera_mf.v	/^    reg i_rdenclock;$/;"	r
i_rdfull	Library/altera_sim/altera_mf.v	/^    wire i_rdfull;$/;"	n
i_rdfull_area	Library/altera_sim/altera_mf.v	/^    reg i_rdfull_area;$/;"	r
i_rdfull_speed	Library/altera_sim/altera_mf.v	/^    reg i_rdfull_speed;$/;"	r
i_rdptr	Library/altera_sim/220model.v	/^    reg [lpm_widthu-1:0] i_rdptr;$/;"	r
i_rdptr	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] i_rdptr;$/;"	r
i_rdptr	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu:0] i_rdptr;$/;"	r
i_rdptr_g	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu_r:0] i_rdptr_g;$/;"	r
i_rdptr_g1p	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu_r:0] i_rdptr_g1p;$/;"	r
i_rdusedw	Library/altera_sim/220model.v	/^    reg [lpm_widthu:0] i_rdusedw;$/;"	r
i_rdusedw	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu:0] i_rdusedw;$/;"	r
i_rdusedw	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu_r:0] i_rdusedw;$/;"	n
i_rdusedw_tmp	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu_r:0] i_rdusedw_tmp;$/;"	r
i_read_during_write	Library/altera_sim/altera_mf.v	/^    parameter i_read_during_write = ((rdaddress_reg == "INCLOCK") && (wrcontrol_reg == "INCLOCK") && (outdata_reg == "INCLOCK")) ?$/;"	c
i_read_flag_a	Library/altera_sim/altera_mf.v	/^    reg i_read_flag_a;$/;"	r
i_read_flag_b	Library/altera_sim/altera_mf.v	/^    reg i_read_flag_b;$/;"	r
i_remap_address	Library/altera_sim/altera_mf.v	/^  input [11:0] i_remap_address, \/\/ from address_pres_reg$/;"	p
i_remap_phase	Library/altera_sim/altera_mf.v	/^  input        i_remap_phase,$/;"	p
i_rs_dgwp	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu:0] i_rs_dgwp;$/;"	n
i_rx_cda_max	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_cda_max;$/;"	n
i_rx_cda_reset	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_cda_reset;$/;"	n
i_rx_channel_data_align	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_channel_data_align;$/;"	n
i_rx_dataout	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL*`MAX_DESER -1: 0] i_rx_dataout;$/;"	n
i_rx_divfwdclk	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_divfwdclk;$/;"	n
i_rx_dpa_lock_reset	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_dpa_lock_reset;$/;"	n
i_rx_dpa_locked	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_dpa_locked;$/;"	n
i_rx_dpaclock	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1: 0] i_rx_dpaclock;$/;"	n
i_rx_dpll_enable	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_dpll_enable;$/;"	n
i_rx_dpll_hold	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_dpll_hold;$/;"	n
i_rx_dpll_reset	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_dpll_reset;$/;"	n
i_rx_enable	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_enable;$/;"	n
i_rx_fastclk	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_fastclk;$/;"	n
i_rx_fifo_reset	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_fifo_reset;$/;"	n
i_rx_in	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_in;$/;"	n
i_rx_reset	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_reset;$/;"	n
i_rx_slowclk	Library/altera_sim/altera_mf.v	/^    wire [`MAX_CHANNEL -1 :0] i_rx_slowclk;$/;"	n
i_scanina	Library/altera_sim/altera_mf.v	/^    wire [int_width_a -1 : 0] i_scanina;$/;"	n
i_scaninb	Library/altera_sim/altera_mf.v	/^    wire [int_width_b -1 : 0] i_scaninb;$/;"	n
i_sclr	Library/altera_sim/220model.v	/^    wire i_sclr;$/;"	n
i_shiftin	Library/altera_sim/220model.v	/^    wire i_shiftin;$/;"	n
i_showahead_flag	Library/altera_sim/220model.v	/^    reg i_showahead_flag;$/;"	r
i_showahead_flag	Library/altera_sim/altera_mf.v	/^    reg i_showahead_flag;$/;"	r
i_showahead_flag1	Library/altera_sim/220model.v	/^    reg i_showahead_flag1;$/;"	r
i_showahead_flag1	Library/altera_sim/altera_mf.v	/^    reg i_showahead_flag1;$/;"	r
i_showahead_flag2	Library/altera_sim/altera_mf.v	/^    reg i_showahead_flag2;$/;"	r
i_showahead_flag3	Library/altera_sim/altera_mf.v	/^    reg i_showahead_flag3;$/;"	r
i_sload	Library/altera_sim/220model.v	/^    wire i_sload;$/;"	n
i_ss	Library/altera_sim/altera_mf.v	/^    integer   i_ss;$/;"	r
i_sset	Library/altera_sim/220model.v	/^    wire i_sset;$/;"	n
i_stratix_inclock	Library/altera_sim/altera_mf.v	/^    wire                   i_stratix_inclock;  \/\/ inclock signal for Stratix families$/;"	n
i_stratix_outclock	Library/altera_sim/altera_mf.v	/^    wire                   i_stratix_outclock; \/\/ inclock signal for Stratix families$/;"	n
i_underflow_checking	Library/altera_sim/220model.v	/^    reg [8*5:1] i_underflow_checking;$/;"	r
i_updown	Library/altera_sim/220model.v	/^    wire i_updown;$/;"	n
i_vco_center	Library/altera_sim/altera_mf.v	/^    integer   i_vco_center;$/;"	r
i_vco_max	Library/altera_sim/altera_mf.v	/^    integer   i_vco_max;$/;"	r
i_vco_max_no_division	Library/altera_sim/altera_mf.v	/^    integer   i_vco_max_no_division;$/;"	r
i_vco_min	Library/altera_sim/altera_mf.v	/^    integer   i_vco_min;$/;"	r
i_vco_min_no_division	Library/altera_sim/altera_mf.v	/^    integer   i_vco_min_no_division;$/;"	r
i_width_byteena	Library/altera_sim/altera_mf.v	/^    parameter i_width_byteena = ((width_byteena == 0) && (i_byte_size != 0)) ? width \/ byte_size : width_byteena;$/;"	c
i_wr_udwn	Library/altera_sim/220model.v	/^    reg [lpm_widthu-1:0] i_wr_udwn;$/;"	r
i_wr_udwn	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] i_wr_udwn;$/;"	r
i_wraddress_hi	Library/altera_sim/altera_mf.v	/^    reg  [widthad-1:0]     i_wraddress_hi;$/;"	r
i_wraddress_lo	Library/altera_sim/altera_mf.v	/^    reg  [widthad-1:0]     i_wraddress_lo;$/;"	r
i_wraddress_reg	Library/altera_sim/220model.v	/^    reg [lpm_widthad-1:0] i_wraddress_reg, i_wraddress_tmp;$/;"	r
i_wraddress_reg	Library/altera_sim/altera_mf.v	/^    wire [widthad-1:0]     i_wraddress_reg;$/;"	n
i_wraddress_tmp	Library/altera_sim/220model.v	/^    reg [lpm_widthad-1:0] i_wraddress_reg, i_wraddress_tmp;$/;"	r
i_wraddress_tmp	Library/altera_sim/altera_mf.v	/^    wire [widthad-1:0]     i_wraddress_tmp;$/;"	n
i_wrcontrol_aclr_a	Library/altera_sim/altera_mf.v	/^    wire i_wrcontrol_aclr_a;$/;"	n
i_wrcontrol_aclr_b	Library/altera_sim/altera_mf.v	/^    wire i_wrcontrol_aclr_b;$/;"	n
i_wrempty	Library/altera_sim/altera_mf.v	/^    wire i_wrempty;$/;"	n
i_wrempty_area	Library/altera_sim/altera_mf.v	/^    reg i_wrempty_area;$/;"	r
i_wrempty_speed	Library/altera_sim/altera_mf.v	/^    reg i_wrempty_speed;$/;"	r
i_wren	Library/altera_sim/220model.v	/^    wire i_wren;$/;"	n
i_wren	Library/altera_sim/altera_mf.v	/^    wire i_wren;$/;"	n
i_wren_hi	Library/altera_sim/altera_mf.v	/^    reg                    i_wren_hi;$/;"	r
i_wren_lo	Library/altera_sim/altera_mf.v	/^    reg                    i_wren_lo;$/;"	r
i_wren_reg	Library/altera_sim/220model.v	/^    reg i_wren_reg, i_wren_tmp, i_rden_reg, i_rden_tmp;$/;"	r
i_wren_reg	Library/altera_sim/altera_mf.v	/^    wire                   i_wren_reg;$/;"	n
i_wren_reg_a	Library/altera_sim/altera_mf.v	/^    reg i_wren_reg_a;$/;"	r
i_wren_reg_b	Library/altera_sim/altera_mf.v	/^    reg i_wren_reg_b;$/;"	r
i_wren_tmp	Library/altera_sim/220model.v	/^    reg i_wren_reg, i_wren_tmp, i_rden_reg, i_rden_tmp;$/;"	r
i_wren_tmp	Library/altera_sim/220model.v	/^    reg i_wren_tmp;$/;"	r
i_wren_tmp	Library/altera_sim/altera_mf.v	/^    reg i_wren_tmp;$/;"	r
i_wren_tmp	Library/altera_sim/altera_mf.v	/^    wire                   i_wren_tmp;$/;"	n
i_wrfull	Library/altera_sim/altera_mf.v	/^    reg i_wrfull;$/;"	r
i_wrfull	Library/altera_sim/altera_mf.v	/^    wire i_wrfull;$/;"	n
i_wrfull_wreg	Library/altera_sim/altera_mf.v	/^    reg i_wrfull_wreg;$/;"	r
i_write_flag_a	Library/altera_sim/altera_mf.v	/^    reg i_write_flag_a;$/;"	r
i_write_flag_b	Library/altera_sim/altera_mf.v	/^    reg i_write_flag_b;$/;"	r
i_wrptr	Library/altera_sim/220model.v	/^    reg [lpm_widthu-1:0] i_wrptr;$/;"	r
i_wrptr	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] i_wrptr;$/;"	r
i_wrptr	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu:0] i_wrptr;$/;"	r
i_wrptr_g	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu:0] i_wrptr_g;$/;"	r
i_wrptr_g1	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu:0] i_wrptr_g1;$/;"	r
i_wrptr_tmp	Library/altera_sim/220model.v	/^    reg [lpm_widthu-1:0] i_wrptr_tmp;$/;"	r
i_wrptr_tmp	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] i_wrptr_tmp;$/;"	r
i_wrusedw	Library/altera_sim/220model.v	/^    reg [lpm_widthu-1:0] i_wrusedw;$/;"	r
i_wrusedw	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] i_wrusedw;$/;"	r
i_wrusedw	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu:0] i_wrusedw;$/;"	r
i_wrusedw	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu:0] i_wrusedw;$/;"	n
i_wrusedw_tmp	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu:0] i_wrusedw_tmp;$/;"	r
i_ws_dgrp	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu_r:0] i_ws_dgrp;$/;"	n
ic1_use_casc_in	Library/altera_sim/altera_mf.v	/^    reg ic1_use_casc_in;$/;"	r
ic2_use_casc_in	Library/altera_sim/altera_mf.v	/^    reg ic2_use_casc_in;$/;"	r
ic3_use_casc_in	Library/altera_sim/altera_mf.v	/^    reg ic3_use_casc_in;$/;"	r
ic4_use_casc_in	Library/altera_sim/altera_mf.v	/^    reg ic4_use_casc_in;$/;"	r
ic5_use_casc_in	Library/altera_sim/altera_mf.v	/^    reg ic5_use_casc_in;$/;"	r
ic6_use_casc_in	Library/altera_sim/altera_mf.v	/^    reg ic6_use_casc_in;$/;"	r
ic7_use_casc_in	Library/altera_sim/altera_mf.v	/^    reg ic7_use_casc_in;$/;"	r
ic8_use_casc_in	Library/altera_sim/altera_mf.v	/^    reg ic8_use_casc_in;$/;"	r
ic9_use_casc_in	Library/altera_sim/altera_mf.v	/^    reg ic9_use_casc_in;$/;"	r
icdr_clk	Library/altera_sim/altera_mf.v	/^    wire icdr_clk;$/;"	n
icdrclk	Library/altera_sim/altera_mf.v	/^    output icdrclk;$/;"	p
icdrclk	Library/altera_sim/altera_mf.v	/^output        icdrclk;$/;"	p
idata_extended	Library/altera_sim/altera_mf.v	/^    reg [`max_precision-1:0] idata_extended;$/;"	r
idata_word	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] idata_word;$/;"	r
idle	Library/altera_sim/altera_mf.v	/^	parameter idle			= 5'd0;$/;"	c
idx	Library/altera_sim/altera_mf.v	/^        integer idx;    $/;"	r
ifp	Library/altera_sim/220model.v	/^    integer ifp, ofp, r, r2;$/;"	r
ifp	Library/altera_sim/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r
implement_in_les	Library/altera_sim/altera_mf.v	/^    parameter implement_in_les                 = "OFF";$/;"	c
implement_in_les	Library/altera_sim/altera_mf.v	/^    parameter implement_in_les = "OFF";$/;"	c
implement_input_in_lcell	Library/altera_sim/altera_mf.v	/^parameter implement_input_in_lcell = "UNUSED";$/;"	c
imsb_align	Library/altera_sim/altera_mf.v	/^    reg imsb_align;$/;"	r
in	Library/altera_sim/altera_mf.v	/^    input in;$/;"	p
in_bus_add	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor - 1 : 0] in_bus_add;$/;"	r
in_data	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] in_data;$/;"	r
in_file	Library/altera_sim/220model.v	/^    input[`LPM_MAX_NAME_SZ*8 : 1] in_file;$/;"	p
in_file	Library/altera_sim/220model.v	/^    reg [`LPM_MAX_NAME_SZ*8 : 1] in_file;$/;"	r
in_file	Library/altera_sim/altera_mf.v	/^    input[`MAX_NAME_SZ*8 : 1] in_file;$/;"	p
in_file	Library/altera_sim/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] in_file;$/;"	r
in_tdi	Library/altera_sim/altera_mf.v	/^        input in_tdi;    $/;"	p
in_tms	Library/altera_sim/altera_mf.v	/^        input in_tms;$/;"	p
inc0	Library/altera_sim/altera_mf.v	/^integer inc0;$/;"	r
inc1	Library/altera_sim/altera_mf.v	/^integer inc1;$/;"	r
inc2	Library/altera_sim/altera_mf.v	/^integer inc2;$/;"	r
inc_ext	Library/altera_sim/altera_mf.v	/^integer inc_ext;$/;"	r
inclk	Library/altera_sim/altera_mf.v	/^    input [1:0] inclk;$/;"	p
inclk	Library/altera_sim/altera_mf.v	/^input       [1:0] inclk;$/;"	p
inclk	Library/rtl_logic/clock_gen.v	/^	input							inclk,$/;"	p
inclk	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	input   [1:0]  inclk;$/;"	p
inclk	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	tri0   [1:0]  inclk;$/;"	n
inclk	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	input   [1:0]  inclk;$/;"	p
inclk	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	tri0   [1:0]  inclk;$/;"	n
inclk	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	input   [1:0]  inclk;$/;"	p
inclk	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	tri0   [1:0]  inclk;$/;"	n
inclk	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	input   [1:0]  inclk;$/;"	p
inclk	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	tri0   [1:0]  inclk;$/;"	n
inclk0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	input	  inclk0;$/;"	p
inclk0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_bb.v	/^	input	  inclk0;$/;"	p
inclk0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	input	  inclk0;$/;"	p
inclk0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	input	  inclk0;$/;"	p
inclk0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_bb.v	/^	input	  inclk0;$/;"	p
inclk0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	input	  inclk0;$/;"	p
inclk0_freq	Library/altera_sim/altera_mf.v	/^    parameter inclk0_freq = inclk0_input_frequency * 1000;$/;"	c
inclk0_freq	Library/altera_sim/altera_mf.v	/^    parameter inclk0_freq = inclk0_input_frequency;$/;"	c
inclk0_input_frequency	Library/altera_sim/altera_mf.v	/^    parameter inclk0_input_frequency               = 0;$/;"	c
inclk0_input_frequency	Library/altera_sim/altera_mf.v	/^    parameter inclk0_input_frequency               = 10000;$/;"	c
inclk0_input_frequency	Library/altera_sim/altera_mf.v	/^    parameter inclk0_input_frequency = 10000;$/;"	c
inclk0_input_frequency	Library/altera_sim/altera_mf.v	/^parameter   inclk0_input_frequency    = 1000;$/;"	c
inclk0_ipd	Library/altera_sim/altera_mf.v	/^    wire inclk0_ipd;$/;"	n
inclk0_last_value	Library/altera_sim/altera_mf.v	/^    reg inclk0_last_value;$/;"	r
inclk0_period	Library/altera_sim/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r
inclk1_freq	Library/altera_sim/altera_mf.v	/^    parameter inclk1_freq = inclk1_input_frequency * 1000;$/;"	c
inclk1_freq	Library/altera_sim/altera_mf.v	/^    parameter inclk1_freq = inclk1_input_frequency;$/;"	c
inclk1_input_frequency	Library/altera_sim/altera_mf.v	/^    parameter inclk1_input_frequency               = 0;$/;"	c
inclk1_input_frequency	Library/altera_sim/altera_mf.v	/^    parameter inclk1_input_frequency               = 10000;$/;"	c
inclk1_input_frequency	Library/altera_sim/altera_mf.v	/^    parameter inclk1_input_frequency = 10000;$/;"	c
inclk1_input_frequency	Library/altera_sim/altera_mf.v	/^parameter   inclk1_input_frequency    = 0;$/;"	c
inclk1_ipd	Library/altera_sim/altera_mf.v	/^    wire inclk1_ipd;$/;"	n
inclk1_last_value	Library/altera_sim/altera_mf.v	/^    reg inclk1_last_value;$/;"	r
inclk1_period	Library/altera_sim/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r
inclk_c0	Library/altera_sim/altera_mf.v	/^    wire inclk_c0;$/;"	n
inclk_c0_from_vco	Library/altera_sim/altera_mf.v	/^    reg  inclk_c0_from_vco;$/;"	r
inclk_c0_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c0_from_vco;$/;"	n
inclk_c1	Library/altera_sim/altera_mf.v	/^    wire inclk_c1;$/;"	n
inclk_c1_from_vco	Library/altera_sim/altera_mf.v	/^    reg  inclk_c1_from_vco;$/;"	r
inclk_c1_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c1_from_vco;$/;"	n
inclk_c2	Library/altera_sim/altera_mf.v	/^    wire inclk_c2;$/;"	n
inclk_c2_from_vco	Library/altera_sim/altera_mf.v	/^    reg  inclk_c2_from_vco;$/;"	r
inclk_c2_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c2_from_vco;$/;"	n
inclk_c3	Library/altera_sim/altera_mf.v	/^    wire inclk_c3;$/;"	n
inclk_c3_from_vco	Library/altera_sim/altera_mf.v	/^    reg  inclk_c3_from_vco;$/;"	r
inclk_c3_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c3_from_vco;$/;"	n
inclk_c4	Library/altera_sim/altera_mf.v	/^    wire inclk_c4;$/;"	n
inclk_c4_from_vco	Library/altera_sim/altera_mf.v	/^    reg  inclk_c4_from_vco;$/;"	r
inclk_c4_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c4_from_vco;$/;"	n
inclk_c5	Library/altera_sim/altera_mf.v	/^    wire inclk_c5;$/;"	n
inclk_c5_from_vco	Library/altera_sim/altera_mf.v	/^    reg  inclk_c5_from_vco;$/;"	r
inclk_c5_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c5_from_vco;$/;"	n
inclk_c6	Library/altera_sim/altera_mf.v	/^    wire inclk_c6;$/;"	n
inclk_c6_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c6_from_vco;$/;"	n
inclk_c7	Library/altera_sim/altera_mf.v	/^    wire inclk_c7;$/;"	n
inclk_c7_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c7_from_vco;$/;"	n
inclk_c8	Library/altera_sim/altera_mf.v	/^    wire inclk_c8;$/;"	n
inclk_c8_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c8_from_vco;$/;"	n
inclk_c9	Library/altera_sim/altera_mf.v	/^    wire inclk_c9;$/;"	n
inclk_c9_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_c9_from_vco;$/;"	n
inclk_e0	Library/altera_sim/altera_mf.v	/^    wire inclk_e0;$/;"	n
inclk_e1	Library/altera_sim/altera_mf.v	/^    wire inclk_e1;$/;"	n
inclk_e2	Library/altera_sim/altera_mf.v	/^    wire inclk_e2;$/;"	n
inclk_e3	Library/altera_sim/altera_mf.v	/^    wire inclk_e3;$/;"	n
inclk_es	Library/altera_sim/altera_mf.v	/^    reg inclk_es;$/;"	r
inclk_l0	Library/altera_sim/altera_mf.v	/^    wire inclk_l0;$/;"	n
inclk_l1	Library/altera_sim/altera_mf.v	/^    wire inclk_l1;$/;"	n
inclk_last_value	Library/altera_sim/altera_mf.v	/^    reg inclk_last_value;$/;"	r
inclk_m	Library/altera_sim/altera_mf.v	/^    wire inclk_m;$/;"	n
inclk_m_from_vco	Library/altera_sim/altera_mf.v	/^    reg  inclk_m_from_vco;$/;"	r
inclk_m_from_vco	Library/altera_sim/altera_mf.v	/^    wire  inclk_m_from_vco;$/;"	n
inclk_man	Library/altera_sim/altera_mf.v	/^    reg inclk_man;$/;"	r
inclk_n	Library/altera_sim/altera_mf.v	/^    reg inclk_n;$/;"	r
inclk_out_of_range	Library/altera_sim/altera_mf.v	/^    reg inclk_out_of_range;$/;"	r
inclk_period	Library/altera_sim/altera_mf.v	/^real inclk_period;$/;"	r
inclk_pulldown	Library/altera_sim/altera_mf.v	/^tri0 [1:0] inclk_pulldown;$/;"	n
inclk_sclkout0_from_vco	Library/altera_sim/altera_mf.v	/^    reg inclk_sclkout0_from_vco;$/;"	r
inclk_sclkout1_from_vco	Library/altera_sim/altera_mf.v	/^    reg inclk_sclkout1_from_vco;$/;"	r
inclock	Library/altera_sim/220model.v	/^    input  inclock, outclock, we;$/;"	p
inclock	Library/altera_sim/220model.v	/^    input  inclock;$/;"	p
inclock	Library/altera_sim/220model.v	/^    tri0 inclock;$/;"	n
inclock	Library/altera_sim/altera_mf.v	/^    input                  inclock;$/;"	p
inclock	Library/altera_sim/altera_mf.v	/^    input  inclock;              \/\/ Input or write clock$/;"	p
inclock	Library/altera_sim/altera_mf.v	/^    tri1                   inclock;$/;"	n
inclock	Library/altera_sim/altera_mf.v	/^    tri1 inclock;$/;"	n
inclock	Library/altera_sim/altera_mf.v	/^input inclock;$/;"	p
inclock	Library/altera_sim/altera_mf.v	/^tri0 inclock;$/;"	n
inclock_boost	Library/altera_sim/altera_mf.v	/^    parameter inclock_boost = deserialization_factor;$/;"	c
inclock_data_alignment	Library/altera_sim/altera_mf.v	/^    parameter inclock_data_alignment = "EDGE_ALIGNED";$/;"	c
inclock_data_alignment	Library/altera_sim/altera_mf.v	/^    parameter inclock_data_alignment = "UNUSED";$/;"	c
inclock_period	Library/altera_sim/altera_mf.v	/^        input inclock_period;$/;"	p
inclock_period	Library/altera_sim/altera_mf.v	/^        integer inclock_period;$/;"	r
inclock_period	Library/altera_sim/altera_mf.v	/^    parameter inclock_period = 10000;$/;"	c
inclock_period	Library/altera_sim/altera_mf.v	/^parameter inclock_period = 10000;  \/\/ units in ps$/;"	c
inclock_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter inclock_phase_shift = 0;$/;"	c
inclock_settings	Library/altera_sim/altera_mf.v	/^parameter inclock_settings = "UNUSED";$/;"	c
inclocken	Library/altera_sim/altera_mf.v	/^    input                  inclocken;$/;"	p
inclocken	Library/altera_sim/altera_mf.v	/^    input  inclocken;            \/\/ Clock enable for inclock$/;"	p
inclocken	Library/altera_sim/altera_mf.v	/^    tri1                   inclocken;$/;"	n
inclocken	Library/altera_sim/altera_mf.v	/^    tri1 inclocken;$/;"	n
inclocken	Library/altera_sim/altera_mf.v	/^input inclocken;$/;"	p
inclocken	Library/altera_sim/altera_mf.v	/^tri1 inclocken; \/\/ default inclocken to 1$/;"	n
inclocken	Library/altera_sim/altera_mf.v	/^tri1 inclocken;$/;"	n
inclocken_int	Library/altera_sim/altera_mf.v	/^tri1 inclocken_int;$/;"	n
include_white_space	Library/altera_sim/220model.v	/^    reg include_white_space; \/\/ if 1, include white space in the parameter value$/;"	r
include_white_space	Library/altera_sim/altera_mf.v	/^    reg include_white_space; \/\/ if 1, include white space in the parameter value$/;"	r
indata_aclr	Library/altera_sim/altera_mf.v	/^    parameter indata_aclr      = "ON";         \/\/ aclr affects data[]? $/;"	c
indata_aclr	Library/altera_sim/altera_mf.v	/^    parameter indata_aclr = "ON";$/;"	c
indata_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter indata_aclr_a    = "NONE";$/;"	c
indata_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter indata_aclr_b             = "NONE";$/;"	c
indata_reg	Library/altera_sim/altera_mf.v	/^    parameter indata_reg       = "UNREGISTERED";\/\/ clock used by data[] port$/;"	c
indata_reg	Library/altera_sim/altera_mf.v	/^    parameter indata_reg = "INCLOCK";$/;"	c
indata_reg_b	Library/altera_sim/altera_mf.v	/^    parameter indata_reg_b              = "CLOCK1";$/;"	c
indefinite	Library/altera_sim/altera_mf.v	/^    output indefinite;$/;"	p
indefinite_bit	Library/altera_sim/altera_mf.v	/^    reg indefinite_bit;$/;"	r
indefinite_pipe	Library/altera_sim/altera_mf.v	/^    reg[LATENCY : 0] indefinite_pipe;$/;"	r
index	Library/altera_sim/altera_mf.v	/^    integer index;$/;"	r
index1	Library/altera_sim/altera_mf.v	/^        input index1;$/;"	p
index1	Library/altera_sim/altera_mf.v	/^        integer index1;$/;"	r
index2	Library/altera_sim/altera_mf.v	/^        input index2;$/;"	p
index2	Library/altera_sim/altera_mf.v	/^        integer index2;$/;"	r
inf_dataa	Library/altera_sim/altera_mf.v	/^    reg inf_dataa;$/;"	r
inf_datab	Library/altera_sim/altera_mf.v	/^    reg inf_datab;$/;"	r
init	Library/altera_sim/altera_mf.v	/^    reg init;$/;"	r
init	Library/altera_sim/altera_mf.v	/^reg init;$/;"	r
init_block_reset_a_count	Library/altera_sim/altera_mf.v	/^    parameter init_block_reset_a_count = 1;$/;"	c
init_block_reset_b_count	Library/altera_sim/altera_mf.v	/^    parameter init_block_reset_b_count = 1;$/;"	c
init_file	Library/altera_sim/altera_mf.v	/^    parameter init_file                          = "UNUSED";$/;"	c
init_file_b_port	Library/altera_sim/altera_mf.v	/^    reg init_file_b_port;$/;"	r
init_file_layout	Library/altera_sim/altera_mf.v	/^    parameter init_file_layout                   = "UNUSED";$/;"	c
init_i	Library/altera_sim/altera_mf.v	/^    integer init_i;$/;"	r
init_temp	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] init_temp;$/;"	r
initial_delay	Library/altera_sim/altera_mf.v	/^    integer initial_delay;$/;"	r
initial_value	Library/altera_sim/altera_mf.v	/^    input [31:0] initial_value;$/;"	p
initiate_reconfig	Library/altera_sim/altera_mf.v	/^    reg initiate_reconfig;$/;"	r
input	Library/altera_sim/altera_mf.v	/^  input                               i_avmm_clk,$/;"	c
input	Library/altera_sim/altera_mf.v	/^  input                               i_avmm_sread,$/;"	p
input	Library/altera_sim/altera_mf.v	/^  input                             aclr,$/;"	p
input	Library/altera_sim/altera_mf.v	/^  input                             shutdown, \/\/ shut down (put channel(s) in standby)$/;"	p
input	Library/altera_sim/altera_mf.v	/^  input                         i_dprio_busy,$/;"	p
input	Library/altera_sim/altera_mf.v	/^  input  [avmm_slave_wdata_width-1:0] i_avmm_swritedata,$/;"	p
input	Library/altera_sim/altera_mf.v	/^  input  [dprio_data_width-1:0] i_dprio_in,$/;"	p
input	Library/altera_sim/altera_mf.v	/^  input [11:0] i_remap_address, \/\/ from address_pres_reg$/;"	p
input	Library/altera_sim/altera_mf.v	/^  input [15:0]                      dprio_in,$/;"	p
input	Library/altera_sim/altera_mf.v	/^  input [channel_address_width-1:0] logical_channel_address,$/;"	p
input	Library/rtl_logic/clock_gen.v	/^	input							rstn,$/;"	p
input	Library/rtl_logic/edge_detect.v	/^	input							rstn,$/;"	p
input	Library/rtl_logic/fifo_gen.v	/^	input												rd_clk,$/;"	p
input	Library/rtl_logic/fifo_gen.v	/^	input												rd_en,$/;"	p
input	Library/rtl_logic/fifo_gen.v	/^	input												rstn,$/;"	p
input	Library/rtl_logic/fifo_gen.v	/^	input												wr_en,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input												cen,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input												clk_b,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input												rd_clk,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input												rstn,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input												wren,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input												wren_a,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input												wren_b,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input	[DATA_WIDTH-1:0]			data,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input	[DATA_WIDTH-1:0]			data_a,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input [ADDR_WIDTH-1:0]			addr_a,$/;"	p
input	Library/rtl_logic/ram_gen.v	/^	input [ADDR_WIDTH-1:0]			wr_addr,$/;"	p
input	Library/rtl_logic/sync_ff.v	/^	input										rstn,$/;"	p
input	User/Verilog/clock_tree.v	/^	input							sys_rstn,$/;"	p
input	User/Verilog/fifo_controller/fifo_rd.v	/^	input							fifo_rd_empty,$/;"	p
input	User/Verilog/fifo_controller/fifo_rd.v	/^	input							rstn,$/;"	p
input	User/Verilog/fifo_controller/fifo_rd.v	/^	input      [ 7:0]	fifo_rd_data$/;"	p
input	User/Verilog/fifo_controller/fifo_top.v	/^	input							clk_50m,$/;"	p
input	User/Verilog/fifo_controller/fifo_top.v	/^	input							key_press,$/;"	p
input	User/Verilog/fifo_controller/fifo_wr.v	/^	input							fifo_wr_full,$/;"	p
input	User/Verilog/fifo_controller/fifo_wr.v	/^	input							rstn,	$/;"	p
input	User/Verilog/key/key.v	/^	input							rstn,$/;"	p
input	User/Verilog/key/key_top.v	/^	input									rstn,$/;"	c
input	User/Verilog/led_top.v	/^	input											key_down,$/;"	p
input	User/Verilog/led_top.v	/^	input											rstn,$/;"	p
input	User/Verilog/ram_controller/ram_data_check.v	/^	input									rstn,$/;"	p
input	User/Verilog/ram_controller/ram_data_check.v	/^	input [ 4:0]					ram_rd_addr,$/;"	p
input	User/Verilog/ram_controller/ram_rd.v	/^	input							rstn,$/;"	p
input	User/Verilog/ram_controller/ram_top.v	/^	input							clk_50m,$/;"	p
input	User/Verilog/ram_controller/ram_top.v	/^	input							key_press,$/;"	p
input	User/Verilog/ram_controller/ram_wr.v	/^	input							rstn,	$/;"	p
input	User/Verilog/top.v	/^	input							sys_rstn,$/;"	p
input_a_fixed_value	Library/altera_sim/220model.v	/^    reg [8*lpm_widtha:1] input_a_fixed_value;$/;"	r
input_a_is_constant	Library/altera_sim/220model.v	/^    reg [8*5:1] input_a_is_constant;$/;"	r
input_a_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_a_wire_clk;$/;"	n
input_a_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_a_wire_clr;$/;"	n
input_a_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_a_wire_en;$/;"	n
input_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_a              = "ACLR3";$/;"	c
input_aclr_a0	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_a0     = "ACLR3";$/;"	c
input_aclr_a1	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_a1     = "ACLR3";$/;"	c
input_aclr_a2	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_a2     = "ACLR3";$/;"	c
input_aclr_a3	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_a3     = "ACLR3";$/;"	c
input_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_b              = "ACLR3";$/;"	c
input_aclr_b0	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_b0     = "ACLR3";$/;"	c
input_aclr_b1	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_b1     = "ACLR3";$/;"	c
input_aclr_b2	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_b2     = "ACLR3";$/;"	c
input_aclr_b3	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_b3     = "ACLR3";$/;"	c
input_aclr_c0	Library/altera_sim/altera_mf.v	/^	parameter input_aclr_c0		= "ACLR0";$/;"	c
input_aclr_c1	Library/altera_sim/altera_mf.v	/^   	parameter input_aclr_c1	 	= "ACLR0";$/;"	c
input_aclr_c2	Library/altera_sim/altera_mf.v	/^    parameter input_aclr_c2		= "ACLR0";$/;"	c
input_aclr_c3	Library/altera_sim/altera_mf.v	/^	parameter input_aclr_c3		= "ACLR0";$/;"	c
input_b_fixed_value	Library/altera_sim/220model.v	/^    reg [8*lpm_widthb:1] input_b_fixed_value;$/;"	r
input_b_is_constant	Library/altera_sim/220model.v	/^    reg [8*5:1] input_b_is_constant;$/;"	r
input_b_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_b_wire_clk;$/;"	n
input_b_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_b_wire_clr;$/;"	n
input_b_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_b_wire_en;$/;"	n
input_cycle_count_to_sync0	Library/altera_sim/altera_mf.v	/^integer input_cycle_count_to_sync0;$/;"	r
input_cycle_count_to_sync1	Library/altera_sim/altera_mf.v	/^integer input_cycle_count_to_sync1;$/;"	r
input_cycle_count_to_sync2	Library/altera_sim/altera_mf.v	/^integer input_cycle_count_to_sync2;$/;"	r
input_cycle_count_to_sync_extclk	Library/altera_sim/altera_mf.v	/^integer input_cycle_count_to_sync_extclk;$/;"	r
input_cycles_per_clk0	Library/altera_sim/altera_mf.v	/^integer input_cycles_per_clk0;$/;"	r
input_cycles_per_clk1	Library/altera_sim/altera_mf.v	/^integer input_cycles_per_clk1;$/;"	r
input_cycles_per_clk2	Library/altera_sim/altera_mf.v	/^integer input_cycles_per_clk2;$/;"	r
input_cycles_per_extclk	Library/altera_sim/altera_mf.v	/^integer input_cycles_per_extclk;$/;"	r
input_data_rate	Library/altera_sim/altera_mf.v	/^    parameter input_data_rate =0;$/;"	c
input_num	Library/altera_sim/altera_mf.v	/^        input [`max_precision-1:0] input_num;$/;"	p
input_reg_a	Library/altera_sim/altera_mf.v	/^    parameter input_reg_a               = "CLOCK0";$/;"	c
input_reg_a0_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_a0_wire_clk;$/;"	n
input_reg_a0_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_a0_wire_clr;$/;"	n
input_reg_a0_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_a0_wire_en;$/;"	n
input_reg_a1_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_a1_wire_clk;$/;"	n
input_reg_a1_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_a1_wire_clr;$/;"	n
input_reg_a1_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_a1_wire_en;$/;"	n
input_reg_a2_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_a2_wire_clk;$/;"	n
input_reg_a2_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_a2_wire_clr;$/;"	n
input_reg_a2_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_a2_wire_en;$/;"	n
input_reg_a3_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_a3_wire_clk;$/;"	n
input_reg_a3_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_a3_wire_clr;$/;"	n
input_reg_a3_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_a3_wire_en;$/;"	n
input_reg_b	Library/altera_sim/altera_mf.v	/^    parameter input_reg_b               = "CLOCK0";$/;"	c
input_reg_b0_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_b0_wire_clk;$/;"	n
input_reg_b0_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_b0_wire_clr;$/;"	n
input_reg_b0_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_b0_wire_en;$/;"	n
input_reg_b1_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_b1_wire_clk;$/;"	n
input_reg_b1_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_b1_wire_clr;$/;"	n
input_reg_b1_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_b1_wire_en;$/;"	n
input_reg_b2_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_b2_wire_clk;$/;"	n
input_reg_b2_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_b2_wire_clr;$/;"	n
input_reg_b2_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_b2_wire_en;$/;"	n
input_reg_b3_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_b3_wire_clk;$/;"	n
input_reg_b3_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_b3_wire_clr;$/;"	n
input_reg_b3_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_b3_wire_en;$/;"	n
input_reg_c0_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_c0_wire_clk;$/;"	n
input_reg_c0_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_c0_wire_clr;$/;"	n
input_reg_c0_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_c0_wire_en;$/;"	n
input_reg_c1_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_c1_wire_clk;$/;"	n
input_reg_c1_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_c1_wire_clr;$/;"	n
input_reg_c1_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_c1_wire_en;$/;"	n
input_reg_c2_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_c2_wire_clk;$/;"	n
input_reg_c2_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_c2_wire_clr;$/;"	n
input_reg_c2_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_c2_wire_en;$/;"	n
input_reg_c3_wire_clk	Library/altera_sim/altera_mf.v	/^    wire input_reg_c3_wire_clk;$/;"	n
input_reg_c3_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 input_reg_c3_wire_clr;$/;"	n
input_reg_c3_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 input_reg_c3_wire_en;$/;"	n
input_register_a0	Library/altera_sim/altera_mf.v	/^    parameter input_register_a0 = "CLOCK0";$/;"	c
input_register_a1	Library/altera_sim/altera_mf.v	/^    parameter input_register_a1 = "CLOCK0";$/;"	c
input_register_a2	Library/altera_sim/altera_mf.v	/^    parameter input_register_a2 = "CLOCK0";$/;"	c
input_register_a3	Library/altera_sim/altera_mf.v	/^    parameter input_register_a3 = "CLOCK0";$/;"	c
input_register_b0	Library/altera_sim/altera_mf.v	/^    parameter input_register_b0 = "CLOCK0";$/;"	c
input_register_b1	Library/altera_sim/altera_mf.v	/^    parameter input_register_b1 = "CLOCK0";$/;"	c
input_register_b2	Library/altera_sim/altera_mf.v	/^    parameter input_register_b2 = "CLOCK0";$/;"	c
input_register_b3	Library/altera_sim/altera_mf.v	/^    parameter input_register_b3 = "CLOCK0";$/;"	c
input_register_c0	Library/altera_sim/altera_mf.v	/^    parameter input_register_c0	= "CLOCK0";$/;"	c
input_register_c1	Library/altera_sim/altera_mf.v	/^   	parameter input_register_c1	= "CLOCK0";$/;"	c
input_register_c2	Library/altera_sim/altera_mf.v	/^	parameter input_register_c2	= "CLOCK0";$/;"	c
input_register_c3	Library/altera_sim/altera_mf.v	/^	parameter input_register_c3	= "CLOCK0";$/;"	c
input_source_a	Library/altera_sim/altera_mf.v	/^    parameter input_source_a  = "DATAA";$/;"	c
input_source_a0	Library/altera_sim/altera_mf.v	/^    parameter input_source_a0   = "DATAA";$/;"	c
input_source_a1	Library/altera_sim/altera_mf.v	/^    parameter input_source_a1   = "DATAA";$/;"	c
input_source_a2	Library/altera_sim/altera_mf.v	/^    parameter input_source_a2   = "DATAA";$/;"	c
input_source_a3	Library/altera_sim/altera_mf.v	/^    parameter input_source_a3   = "DATAA";$/;"	c
input_source_b	Library/altera_sim/altera_mf.v	/^    parameter input_source_b  = "DATAB";$/;"	c
input_source_b0	Library/altera_sim/altera_mf.v	/^    parameter input_source_b0   = "DATAB";$/;"	c
input_source_b1	Library/altera_sim/altera_mf.v	/^    parameter input_source_b1   = "DATAB";$/;"	c
input_source_b2	Library/altera_sim/altera_mf.v	/^    parameter input_source_b2   = "DATAB";$/;"	c
input_source_b3	Library/altera_sim/altera_mf.v	/^    parameter input_source_b3   = "DATAB";$/;"	c
instance_id	Library/altera_sim/altera_mf.v	/^    parameter    instance_id    =    "UNUSED";$/;"	c
int_bitslip_reg	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] int_bitslip_reg;$/;"	r
int_denom	Library/altera_sim/220model.v	/^    reg [lpm_widthd-1:0] int_denom;$/;"	r
int_extra_width	Library/altera_sim/altera_mf.v	/^    parameter int_extra_width = ((multiplier_saturation == "NO") && (multiplier_rounding == "NO") && (accumulator_saturation == "NO") && (accumulator_rounding == "NO")) ? 0 : (int_width_a + int_width_b - width_a - width_b);$/;"	c
int_loop_iter	Library/altera_sim/altera_mf.v	/^        integer int_loop_iter;$/;"	r
int_mult_diff_bit	Library/altera_sim/altera_mf.v	/^    parameter int_mult_diff_bit = (((multiplier01_saturation == "NO") && (multiplier23_saturation == "NO") &&$/;"	c
int_mult_diff_bit_loopbk	Library/altera_sim/altera_mf.v	/^    parameter int_mult_diff_bit_loopbk = (int_width_result > width_result)? (int_width_result - width_result) :$/;"	c
int_numer	Library/altera_sim/220model.v	/^    reg [lpm_widthn-1:0] int_numer;$/;"	r
int_pll_kick_reset	Library/altera_sim/altera_mf.v	/^    wire int_pll_kick_reset;$/;"	n
int_quot	Library/altera_sim/altera_mf.v	/^        integer int_quot;$/;"	r
int_rdempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  int_rdempty;$/;"	n
int_value	Library/altera_sim/220model.v	/^    reg[32:0] int_value;$/;"	r
int_width_a	Library/altera_sim/altera_mf.v	/^    parameter int_width_a = ((multiplier_saturation == "NO") && (multiplier_rounding == "NO") && (accumulator_saturation == "NO") && (accumulator_rounding == "NO")) ? width_a : 18;$/;"	c
int_width_a	Library/altera_sim/altera_mf.v	/^    parameter int_width_a = ((preadder_mode == "INPUT" || preadder_mode == "SQUARE" || preadder_mode == "COEF" )?((width_a > width_b)? width_a + 1 : width_b + 1):$/;"	c
int_width_b	Library/altera_sim/altera_mf.v	/^    parameter int_width_b = ((multiplier_saturation == "NO") && (multiplier_rounding == "NO") && (accumulator_saturation == "NO") && (accumulator_rounding == "NO")) ? width_b : 18;$/;"	c
int_width_b	Library/altera_sim/altera_mf.v	/^    parameter int_width_b = ((preadder_mode == "SQUARE" )?((width_a > width_b)? width_a + 1 : width_b + 1):$/;"	c
int_width_c	Library/altera_sim/altera_mf.v	/^    parameter int_width_c = ((preadder_mode == "INPUT" )? width_c: 1);$/;"	c
int_width_extra_bit	Library/altera_sim/altera_mf.v	/^    parameter int_width_extra_bit = (int_width_result - int_width_a - int_width_b > 0) ? int_width_result - int_width_a - int_width_b : 0;$/;"	c
int_width_multiply_b	Library/altera_sim/altera_mf.v	/^    parameter int_width_multiply_b = ((preadder_mode == "SIMPLE" || preadder_mode =="SQUARE")? int_width_b :$/;"	c
int_width_preadder	Library/altera_sim/altera_mf.v	/^    parameter int_width_preadder = ((preadder_mode == "INPUT" || preadder_mode == "SQUARE" || preadder_mode == "COEF" )?((width_a > width_b)? width_a + 1 : width_b + 1):width_a);$/;"	c
int_width_result	Library/altera_sim/altera_mf.v	/^    parameter int_width_result = (((multiplier01_saturation == "NO") && (multiplier23_saturation == "NO") &&$/;"	c
int_width_result	Library/altera_sim/altera_mf.v	/^    parameter int_width_result = ((multiplier_saturation == "NO") && (multiplier_rounding == "NO") && (accumulator_saturation == "NO") && (accumulator_rounding == "NO")) ?$/;"	c
int_wrfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  int_wrfull;$/;"	n
integer	Library/altera_sim/220model.v	/^    function integer str2bin; $/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer abs;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer ceil_log2;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer count_digit;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer counter_high;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer counter_initial;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer counter_low;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer counter_ph;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer counter_time_delay;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer display_msg;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer exponential_value;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer gcd;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer get_int_phase_shift; $/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer get_phase_degree; $/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer lcm;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer maxnegabs;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer mintimedelay;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer output_counter_value;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer ph_adjust;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer scale_num;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer slowest_clk;$/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer str2int; $/;"	f
integer	Library/altera_sim/altera_mf.v	/^    function integer str_to_int;$/;"	f
intended_device_family	Library/altera_sim/220model.v	/^    parameter intended_device_family = "Stratix";$/;"	c
intended_device_family	Library/altera_sim/220model.v	/^    parameter intended_device_family = "UNUSED";$/;"	c
intended_device_family	Library/altera_sim/220model.v	/^    reg [8*20:1] intended_device_family;$/;"	r
intended_device_family	Library/altera_sim/altera_mf.v	/^    parameter    intended_device_family    =    "Cyclone";$/;"	c
intended_device_family	Library/altera_sim/altera_mf.v	/^    parameter intended_device_family             = "Stratix";$/;"	c
intended_device_family	Library/altera_sim/altera_mf.v	/^    parameter intended_device_family         = "Stratix";$/;"	c
intended_device_family	Library/altera_sim/altera_mf.v	/^    parameter intended_device_family  = "Stratix";$/;"	c
intended_device_family	Library/altera_sim/altera_mf.v	/^    parameter intended_device_family = "Stratix";$/;"	c
intended_device_family	Library/altera_sim/altera_mf.v	/^parameter   intended_device_family    = "Stratix" ;$/;"	c
intended_device_family	Library/altera_sim/altera_mf.v	/^parameter intended_device_family = "Stratix";$/;"	c
invalid_address	Library/altera_sim/220model.v	/^    reg invalid_address;$/;"	r
invalid_address	Library/altera_sim/altera_mf.v	/^    reg invalid_address;$/;"	r
invalid_channel_address	Library/altera_sim/altera_mf.v	/^  wire invalid_channel_address, invalid_word_address;$/;"	n
invalid_lock_cycles	Library/altera_sim/altera_mf.v	/^parameter invalid_lock_cycles = 5;$/;"	c
invalid_lock_multiplier	Library/altera_sim/altera_mf.v	/^    parameter invalid_lock_multiplier              = 5;$/;"	c
invalid_lock_multiplier	Library/altera_sim/altera_mf.v	/^    parameter invalid_lock_multiplier = 5;$/;"	c
invalid_lock_multiplier	Library/altera_sim/altera_mf.v	/^parameter   invalid_lock_multiplier   = 5;$/;"	c
invalid_lock_multiplier	Library/altera_sim/altera_mf.v	/^parameter invalid_lock_multiplier = 5;$/;"	c
invalid_word_address	Library/altera_sim/altera_mf.v	/^  wire invalid_channel_address, invalid_word_address;$/;"	n
invert_clock	Library/altera_sim/altera_mf.v	/^    parameter invert_clock = "FALSE";$/;"	c
invert_input_clocks	Library/altera_sim/altera_mf.v	/^parameter invert_input_clocks = "OFF";$/;"	c
invert_output	Library/altera_sim/altera_mf.v	/^parameter invert_output = "OFF";$/;"	c
io	Library/altera_sim/altera_mf.v	/^    inout io;$/;"	p
iobuf_io	Library/altera_sim/altera_mf.v	/^wire iobuf_io;$/;"	n
iobuf_o	Library/altera_sim/altera_mf.v	/^wire iobuf_o;$/;"	n
ir_in	Library/altera_sim/altera_mf.v	/^    input    [SLD_IR_BITS-1:0]    ir_in;$/;"	p
ir_in	Library/altera_sim/altera_mf.v	/^    input    [sld_ir_width-1:0]    ir_in;$/;"	p
ir_in	Library/altera_sim/altera_mf.v	/^    output    [sld_ir_width-1:0]    ir_in;$/;"	p
ir_in	Library/altera_sim/altera_mf.v	/^    output [sld_ir_width - 1 : 0] ir_in; \/\/ paraller ir data from megafunction    $/;"	p
ir_out	Library/altera_sim/altera_mf.v	/^    input    [sld_ir_width-1:0]    ir_out;$/;"	p
ir_out	Library/altera_sim/altera_mf.v	/^    input [sld_ir_width - 1 : 0] ir_out;\/\/ parallel ir data into megafunction$/;"	p
ir_out	Library/altera_sim/altera_mf.v	/^    output    [SLD_IR_BITS-1:0]    ir_out;$/;"	p
ir_out	Library/altera_sim/altera_mf.v	/^    output    [sld_ir_width-1:0]    ir_out;$/;"	p
ir_register_width	Library/altera_sim/altera_mf.v	/^    parameter ir_register_width = 16;$/;"	c
ir_srl	Library/altera_sim/altera_mf.v	/^    reg  [`SLD_NODE_IR_WIDTH_I - 1 : 0] ir_srl; \/\/ ir shift register$/;"	r
ir_srl	Library/altera_sim/altera_mf.v	/^    reg [ ir_register_width - 1 : 0] ir_srl;$/;"	r
ir_srl_hold	Library/altera_sim/altera_mf.v	/^    reg  [`SLD_NODE_IR_WIDTH_I - 1 : 0] ir_srl_hold; \/\/hold register for ir shift register  $/;"	r
ir_srl_hold	Library/altera_sim/altera_mf.v	/^    reg [ ir_register_width - 1 : 0] ir_srl_hold;$/;"	r
ir_srl_tmp	Library/altera_sim/altera_mf.v	/^    wire [ ir_register_width - 1 : 0] ir_srl_tmp;$/;"	n
ir_srl_tmp	Library/altera_sim/altera_mf.v	/^    wire [`SLD_NODE_IR_WIDTH_I - 1 : 0] ir_srl_tmp; \/\/ ir shift register$/;"	n
ireg_wdaddr_width	Library/altera_sim/altera_mf.v	/^  parameter ireg_wdaddr_width = 2, \/\/ width of 2 - only need to address 4 registers$/;"	c
is_arria10	Library/altera_sim/altera_mf.v	/^    reg is_arria10;$/;"	r
is_arriagx	Library/altera_sim/altera_mf.v	/^    reg is_arriagx;$/;"	r
is_arriaiigx	Library/altera_sim/altera_mf.v	/^    reg is_arriaiigx;$/;"	r
is_arriaiigz	Library/altera_sim/altera_mf.v	/^    reg is_arriaiigz;$/;"	r
is_arriav	Library/altera_sim/altera_mf.v	/^    reg is_arriav;$/;"	r
is_arriavgz	Library/altera_sim/altera_mf.v	/^    reg is_arriavgz;$/;"	r
is_bidir_and_wrcontrol_addb_clk0	Library/altera_sim/altera_mf.v	/^    parameter is_bidir_and_wrcontrol_addb_clk0 =    (((operation_mode == "BIDIR_DUAL_PORT") && (address_reg_b == "CLOCK0"))? $/;"	c
is_bidir_and_wrcontrol_addb_clk1	Library/altera_sim/altera_mf.v	/^    parameter is_bidir_and_wrcontrol_addb_clk1 =    (((operation_mode == "BIDIR_DUAL_PORT") && (address_reg_b == "CLOCK1"))? $/;"	c
is_cyclone	Library/altera_sim/220model.v	/^    reg is_cyclone;$/;"	r
is_cyclone	Library/altera_sim/altera_mf.v	/^    reg is_cyclone;$/;"	r
is_cycloneii	Library/altera_sim/altera_mf.v	/^    reg is_cycloneii;$/;"	r
is_cycloneiii	Library/altera_sim/altera_mf.v	/^    reg is_cycloneiii;$/;"	r
is_cycloneiiils	Library/altera_sim/altera_mf.v	/^    reg is_cycloneiiils;$/;"	r
is_cycloneive	Library/altera_sim/altera_mf.v	/^    reg is_cycloneive;$/;"	r
is_cycloneivgx	Library/altera_sim/altera_mf.v	/^    reg is_cycloneivgx;$/;"	r
is_cyclonev	Library/altera_sim/altera_mf.v	/^    reg is_cyclonev;$/;"	r
is_fast_pll	Library/altera_sim/altera_mf.v	/^    reg is_fast_pll;$/;"	r
is_hardcopyii	Library/altera_sim/altera_mf.v	/^    reg is_hardcopyii;$/;"	r
is_hardcopyiii	Library/altera_sim/altera_mf.v	/^    reg is_hardcopyiii;$/;"	r
is_hardcopyiv	Library/altera_sim/altera_mf.v	/^    reg is_hardcopyiv;$/;"	r
is_inverted_output_ddio	Library/altera_sim/altera_mf.v	/^reg is_inverted_output_ddio;$/;"	r
is_lutram	Library/altera_sim/altera_mf.v	/^    parameter is_lutram = ((ram_block_type == "LUTRAM") || (ram_block_type == "MLAB"))? 1 : 0;$/;"	c
is_max10fpga	Library/altera_sim/altera_mf.v	/^    reg is_max10fpga;$/;"	r
is_max3000a	Library/altera_sim/220model.v	/^    reg is_max3000a;$/;"	r
is_max7000a	Library/altera_sim/220model.v	/^    reg is_max7000a;$/;"	r
is_max7000ae	Library/altera_sim/220model.v	/^    reg is_max7000ae;$/;"	r
is_max7000b	Library/altera_sim/220model.v	/^    reg is_max7000b;$/;"	r
is_max7000s	Library/altera_sim/220model.v	/^    reg is_max7000s;$/;"	r
is_maxii	Library/altera_sim/altera_mf.v	/^    reg is_maxii;$/;"	r
is_maxii	Library/altera_sim/altera_mf.v	/^reg is_maxii;$/;"	r
is_maxv	Library/altera_sim/altera_mf.v	/^    reg is_maxv;$/;"	r
is_overflow	Library/altera_sim/altera_mf.v	/^    reg is_overflow;$/;"	r
is_rising_edge_write_ena	Library/altera_sim/altera_mf.v	/^    reg is_rising_edge_write_ena;$/;"	r
is_stratix	Library/altera_sim/220model.v	/^    reg is_stratix;$/;"	r
is_stratix	Library/altera_sim/altera_mf.v	/^    reg is_stratix;$/;"	r
is_stratix	Library/altera_sim/altera_mf.v	/^reg is_stratix;$/;"	r
is_stratixgx	Library/altera_sim/220model.v	/^    reg is_stratixgx;$/;"	r
is_stratixgx	Library/altera_sim/altera_mf.v	/^    reg is_stratixgx;$/;"	r
is_stratixii	Library/altera_sim/altera_mf.v	/^    reg is_stratixii;$/;"	r
is_stratixiigx	Library/altera_sim/altera_mf.v	/^    reg is_stratixiigx;$/;"	r
is_stratixiii	Library/altera_sim/altera_mf.v	/^    reg is_stratixiii;$/;"	r
is_stratixiii	Library/altera_sim/altera_mf.v	/^reg is_stratixiii;$/;"	r
is_stratixiv	Library/altera_sim/altera_mf.v	/^    reg is_stratixiv;$/;"	r
is_stratixv	Library/altera_sim/altera_mf.v	/^    reg is_stratixv;$/;"	r
is_stxiii_style_ram	Library/altera_sim/altera_mf.v	/^    reg is_stxiii_style_ram;$/;"	r
is_stxv_style_ram	Library/altera_sim/altera_mf.v	/^    reg is_stxv_style_ram;$/;"	r
is_underflow	Library/altera_sim/altera_mf.v	/^    reg is_underflow;$/;"	r
is_valid	Library/altera_sim/220model.v	/^    reg is_valid;$/;"	r
is_valid	Library/altera_sim/altera_mf.v	/^    reg is_valid;$/;"	r
is_word_address_format	Library/altera_sim/altera_mf.v	/^    reg is_word_address_format;$/;"	r
is_write_at_low_clock	Library/altera_sim/altera_mf.v	/^    reg is_write_at_low_clock;$/;"	r
is_write_on_positive_edge	Library/altera_sim/altera_mf.v	/^   parameter is_write_on_positive_edge = (((ram_block_type == "M-RAM") || (ram_block_type == "MEGARAM")) || (ram_block_type == "M9K") || (ram_block_type == "M20K") || (ram_block_type == "M10K") || (ram_block_type == "M144K") || ((family_has_stratixv_style_ram == 1) && (is_lutram == 1)) || (((family_has_stratixv_style_ram == 1) || (family_has_stratixiii_style_ram == 1)) && (ram_block_type == "AUTO"))) ? 1 : 0; $/;"	c
iter_byteena	Library/altera_sim/altera_mf.v	/^    integer iter_byteena;$/;"	r
ivalue	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] ivalue;$/;"	r
ivalue	Library/altera_sim/altera_mf.v	/^        integer m, ivalue;$/;"	r
j	Library/altera_sim/220model.v	/^    integer i, j, k, m, n;$/;"	r
j	Library/altera_sim/220model.v	/^    integer j;$/;"	r
j	Library/altera_sim/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r
j	Library/altera_sim/altera_mf.v	/^    integer j;        \/\/ for loop index$/;"	r
j	Library/altera_sim/altera_mf.v	/^    integer j;$/;"	r
j1	Library/altera_sim/altera_mf.v	/^    integer j1;$/;"	r
j2	Library/altera_sim/altera_mf.v	/^    integer j2;$/;"	r
j2_plus_i5	Library/altera_sim/altera_mf.v	/^    integer j2_plus_i5;$/;"	r
j2_plus_i5_div_a	Library/altera_sim/altera_mf.v	/^    integer j2_plus_i5_div_a;$/;"	r
j3	Library/altera_sim/altera_mf.v	/^    integer j3;$/;"	r
j3_plus_i5	Library/altera_sim/altera_mf.v	/^    integer j3_plus_i5;$/;"	r
j3_plus_i5_div_a	Library/altera_sim/altera_mf.v	/^    integer j3_plus_i5_div_a;$/;"	r
j3_plus_i5_div_b	Library/altera_sim/altera_mf.v	/^    integer j3_plus_i5_div_b;$/;"	r
j_plus_i2	Library/altera_sim/altera_mf.v	/^    integer j_plus_i2;$/;"	r
j_plus_i2_div_a	Library/altera_sim/altera_mf.v	/^    integer j_plus_i2_div_a;$/;"	r
jtag_ir_usr0	Library/altera_sim/altera_mf.v	/^    task jtag_ir_usr0;$/;"	t
jtag_ir_usr1	Library/altera_sim/altera_mf.v	/^    task jtag_ir_usr1;$/;"	t
jtag_reset_i	Library/altera_sim/altera_mf.v	/^    reg       jtag_reset_i;$/;"	r
jtag_state_cdr	Library/altera_sim/altera_mf.v	/^    input    jtag_state_cdr;$/;"	p
jtag_state_cdr	Library/altera_sim/altera_mf.v	/^    input   jtag_state_cdr; \/\/ cdr state signal from tap controller$/;"	p
jtag_state_cdr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_cdr;   \/\/ capture dr state$/;"	p
jtag_state_cdr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_cdr;$/;"	p
jtag_state_cdr	Library/altera_sim/altera_mf.v	/^    output   jtag_state_cdr;    \/\/ capture DR state$/;"	p
jtag_state_cdr	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_cdr;   \/\/ capture dr state$/;"	r
jtag_state_cdr_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_cdr_i;$/;"	n
jtag_state_cir	Library/altera_sim/altera_mf.v	/^    input    jtag_state_cir;$/;"	p
jtag_state_cir	Library/altera_sim/altera_mf.v	/^    input   jtag_state_cir; \/\/ cir state signals from tap controller$/;"	p
jtag_state_cir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_cir;   \/\/ capture ir state$/;"	p
jtag_state_cir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_cir;$/;"	p
jtag_state_cir	Library/altera_sim/altera_mf.v	/^    output   jtag_state_cir;    \/\/ capture IR state$/;"	p
jtag_state_cir	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_cir;   \/\/ capture ir state$/;"	r
jtag_state_cir_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_cir_i;$/;"	n
jtag_state_drs	Library/altera_sim/altera_mf.v	/^    input   jtag_state_drs; \/\/ drs state signal from tap controller$/;"	p
jtag_state_drs	Library/altera_sim/altera_mf.v	/^    output    jtag_state_drs;   \/\/ select dr scan state    $/;"	p
jtag_state_drs	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_drs;   \/\/ select dr scan state    $/;"	r
jtag_state_drs_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_drs_i;$/;"	n
jtag_state_e1dr	Library/altera_sim/altera_mf.v	/^    input    jtag_state_e1dr;$/;"	p
jtag_state_e1dr	Library/altera_sim/altera_mf.v	/^    input   jtag_state_e1dr;\/\/ e1dr state signal from tap controller$/;"	p
jtag_state_e1dr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_e1dr;  \/\/ exit1 dr state$/;"	p
jtag_state_e1dr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_e1dr;$/;"	p
jtag_state_e1dr	Library/altera_sim/altera_mf.v	/^    output   jtag_state_e1dr;   \/\/ exit 1 dr state$/;"	p
jtag_state_e1dr	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_e1dr;  \/\/ exit1 dr state$/;"	r
jtag_state_e1dr_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_e1dr_i;$/;"	n
jtag_state_e1ir	Library/altera_sim/altera_mf.v	/^    input   jtag_state_e1ir;\/\/ e1ir state signal from tap controller$/;"	p
jtag_state_e1ir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_e1ir;  \/\/ exit1 ir state$/;"	p
jtag_state_e1ir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_e1ir;$/;"	p
jtag_state_e1ir	Library/altera_sim/altera_mf.v	/^    output   jtag_state_e1ir;   \/\/ exit 1 IR state$/;"	p
jtag_state_e1ir	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_e1ir;  \/\/ exit1 ir state$/;"	r
jtag_state_e1ir_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_e1ir_i;$/;"	n
jtag_state_e2dr	Library/altera_sim/altera_mf.v	/^    input   jtag_state_e2dr;\/\/ esdr state signal from tap controller$/;"	p
jtag_state_e2dr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_e2dr;  \/\/ exit2 dr state $/;"	p
jtag_state_e2dr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_e2dr;$/;"	p
jtag_state_e2dr	Library/altera_sim/altera_mf.v	/^    output   jtag_state_e2dr;   \/\/ exit 2 dr state$/;"	p
jtag_state_e2dr	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_e2dr;  \/\/ exit2 dr state $/;"	r
jtag_state_e2dr_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_e2dr_i;$/;"	n
jtag_state_e2ir	Library/altera_sim/altera_mf.v	/^    input   jtag_state_e2ir;\/\/ e2ir state signal from tap controller$/;"	p
jtag_state_e2ir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_e2ir;  \/\/ exit2 ir state    $/;"	p
jtag_state_e2ir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_e2ir;$/;"	p
jtag_state_e2ir	Library/altera_sim/altera_mf.v	/^    output   jtag_state_e2ir;   \/\/ exit 2 IR state $/;"	p
jtag_state_e2ir	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_e2ir;  \/\/ exit2 ir state    $/;"	r
jtag_state_e2ir_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_e2ir_i;$/;"	n
jtag_state_irs	Library/altera_sim/altera_mf.v	/^    input   jtag_state_irs; \/\/ irs state signal from tap controller$/;"	p
jtag_state_irs	Library/altera_sim/altera_mf.v	/^    output    jtag_state_irs;   \/\/ select ir scan state$/;"	p
jtag_state_irs	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_irs;   \/\/ select ir scan state$/;"	r
jtag_state_irs_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_irs_i;$/;"	n
jtag_state_pdr	Library/altera_sim/altera_mf.v	/^    input   jtag_state_pdr; \/\/ pdr state signal from tap controller$/;"	p
jtag_state_pdr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_pdr;   \/\/ pause dr state$/;"	p
jtag_state_pdr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_pdr;$/;"	p
jtag_state_pdr	Library/altera_sim/altera_mf.v	/^    output   jtag_state_pdr;    \/\/ pause dr state $/;"	p
jtag_state_pdr	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_pdr;   \/\/ pause dr state$/;"	r
jtag_state_pdr_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_pdr_i;$/;"	n
jtag_state_pir	Library/altera_sim/altera_mf.v	/^    input   jtag_state_pir; \/\/ pir state signals from tap controller$/;"	p
jtag_state_pir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_pir;   \/\/ pause ir state$/;"	p
jtag_state_pir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_pir;$/;"	p
jtag_state_pir	Library/altera_sim/altera_mf.v	/^    output   jtag_state_pir;    \/\/ pause IR state$/;"	p
jtag_state_pir	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_pir;   \/\/ pause ir state$/;"	r
jtag_state_pir_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_pir_i;$/;"	n
jtag_state_rti	Library/altera_sim/altera_mf.v	/^    input   jtag_state_rti; \/\/ rti state signal from tap controller$/;"	p
jtag_state_rti	Library/altera_sim/altera_mf.v	/^    output    jtag_state_rti;   \/\/ rti state$/;"	p
jtag_state_rti	Library/altera_sim/altera_mf.v	/^    output    jtag_state_rti;$/;"	p
jtag_state_rti	Library/altera_sim/altera_mf.v	/^    output   jtag_state_rti;    \/\/ Run, Test, Idle state $/;"	p
jtag_state_rti	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_rti;   \/\/ rti state$/;"	r
jtag_state_rti_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_rti_i;$/;"	n
jtag_state_sdr	Library/altera_sim/altera_mf.v	/^    input    jtag_state_sdr;$/;"	p
jtag_state_sdr	Library/altera_sim/altera_mf.v	/^    input   jtag_state_sdr; \/\/ sdr state signal from tap controller$/;"	p
jtag_state_sdr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_sdr;   \/\/ shift dr state    $/;"	p
jtag_state_sdr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_sdr;$/;"	p
jtag_state_sdr	Library/altera_sim/altera_mf.v	/^    output   jtag_state_sdr;    \/\/ Shift DR state $/;"	p
jtag_state_sdr	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_sdr;   \/\/ shift dr state    $/;"	r
jtag_state_sdr_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_sdr_i;$/;"	n
jtag_state_sdrs	Library/altera_sim/altera_mf.v	/^    output    jtag_state_sdrs;$/;"	p
jtag_state_sdrs	Library/altera_sim/altera_mf.v	/^    output   jtag_state_sdrs;   \/\/ Select DR scan state$/;"	p
jtag_state_sir	Library/altera_sim/altera_mf.v	/^    input   jtag_state_sir; \/\/ sir state signal from tap controller$/;"	p
jtag_state_sir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_sir;   \/\/ shift ir state$/;"	p
jtag_state_sir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_sir;$/;"	p
jtag_state_sir	Library/altera_sim/altera_mf.v	/^    output   jtag_state_sir;    \/\/ shift IR state $/;"	p
jtag_state_sir	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_sir;   \/\/ shift ir state$/;"	r
jtag_state_sir_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_sir_i;$/;"	n
jtag_state_sirs	Library/altera_sim/altera_mf.v	/^    output    jtag_state_sirs;$/;"	p
jtag_state_sirs	Library/altera_sim/altera_mf.v	/^    output   jtag_state_sirs;   \/\/ Select IR scan state$/;"	p
jtag_state_tlr	Library/altera_sim/altera_mf.v	/^    input    jtag_state_tlr;$/;"	p
jtag_state_tlr	Library/altera_sim/altera_mf.v	/^    input   jtag_state_tlr; \/\/ tlr state signal from tap controller$/;"	p
jtag_state_tlr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_tlr;   \/\/ tlr state$/;"	p
jtag_state_tlr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_tlr;$/;"	p
jtag_state_tlr	Library/altera_sim/altera_mf.v	/^    output   jtag_state_tlr;    \/\/ Test, Logic, Reset state$/;"	p
jtag_state_tlr	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_tlr;   \/\/ tlr state$/;"	r
jtag_state_tlr_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_tlr_i;$/;"	n
jtag_state_udr	Library/altera_sim/altera_mf.v	/^    input    jtag_state_udr;$/;"	p
jtag_state_udr	Library/altera_sim/altera_mf.v	/^    input   jtag_state_udr; \/\/ udr state signal from tap controller$/;"	p
jtag_state_udr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_udr;   \/\/ update dr state$/;"	p
jtag_state_udr	Library/altera_sim/altera_mf.v	/^    output    jtag_state_udr;$/;"	p
jtag_state_udr	Library/altera_sim/altera_mf.v	/^    output   jtag_state_udr;    \/\/ update dr state $/;"	p
jtag_state_udr	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_udr;   \/\/ update dr state$/;"	r
jtag_state_udr_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_udr_i;$/;"	n
jtag_state_uir	Library/altera_sim/altera_mf.v	/^    input    jtag_state_uir;$/;"	p
jtag_state_uir	Library/altera_sim/altera_mf.v	/^    input   jtag_state_uir; \/\/ uir state signal from tap controller$/;"	p
jtag_state_uir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_uir;   \/\/ update ir state$/;"	p
jtag_state_uir	Library/altera_sim/altera_mf.v	/^    output    jtag_state_uir;$/;"	p
jtag_state_uir	Library/altera_sim/altera_mf.v	/^    output   jtag_state_uir;    \/\/ update IR state$/;"	p
jtag_state_uir	Library/altera_sim/altera_mf.v	/^    reg   jtag_state_uir;   \/\/ update ir state$/;"	r
jtag_state_uir_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_state_uir_i;$/;"	n
jtag_tap_controller	Library/altera_sim/altera_mf.v	/^module jtag_tap_controller (tck,tms,tdi,jtag_tdo,tdo,jtag_tck,jtag_tms,jtag_tdi,$/;"	m
jtag_tck	Library/altera_sim/altera_mf.v	/^    input   jtag_tck;       \/\/ tck signal from tap controller$/;"	p
jtag_tck	Library/altera_sim/altera_mf.v	/^    output    jtag_tck;  \/\/ tck signal from jtag$/;"	p
jtag_tck_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_tck_i;$/;"	n
jtag_tdi	Library/altera_sim/altera_mf.v	/^    input   jtag_tdi;       \/\/ tdi signal from tap controller$/;"	p
jtag_tdi	Library/altera_sim/altera_mf.v	/^    output    jtag_tdi;  \/\/ tdi signal from jtag$/;"	p
jtag_tdi_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_tdi_i;$/;"	n
jtag_tdo	Library/altera_sim/altera_mf.v	/^    input     jtag_tdo; \/\/ tdo signal from hub$/;"	p
jtag_tdo	Library/altera_sim/altera_mf.v	/^    output   jtag_tdo;             \/\/ tdo signal to tap controller$/;"	p
jtag_tdo_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_tdo_i;$/;"	n
jtag_tdo_reg	Library/altera_sim/altera_mf.v	/^    reg   jtag_tdo_reg;  \/\/ register for jtag_tdo$/;"	r
jtag_tms	Library/altera_sim/altera_mf.v	/^    input   jtag_tms;       \/\/ tms signal from tap controller$/;"	p
jtag_tms	Library/altera_sim/altera_mf.v	/^    output    jtag_tms;  \/\/ tms signal from jtag$/;"	p
jtag_tms_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_tms_i;$/;"	n
jtag_usr1	Library/altera_sim/altera_mf.v	/^    input     jtag_usr1;$/;"	p
jtag_usr1	Library/altera_sim/altera_mf.v	/^    input   jtag_usr1;      \/\/ usr1 signal from tap controller$/;"	p
jtag_usr1	Library/altera_sim/altera_mf.v	/^    output    jtag_usr1;        \/\/ jtag has usr1 instruction$/;"	p
jtag_usr1_i	Library/altera_sim/altera_mf.v	/^    wire   jtag_usr1_i;$/;"	n
jtag_usr1_reg	Library/altera_sim/altera_mf.v	/^    reg       jtag_usr1_reg;$/;"	r
k	Library/altera_sim/220model.v	/^    integer i, j, k, m, n;$/;"	r
k	Library/altera_sim/220model.v	/^    integer k;$/;"	r
k	Library/altera_sim/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r
k	Library/altera_sim/altera_mf.v	/^    integer k;        \/\/ for loop index$/;"	r
k	Library/altera_sim/altera_mf.v	/^    integer k;$/;"	r
k2	Library/altera_sim/altera_mf.v	/^    integer k2;$/;"	r
k3	Library/altera_sim/altera_mf.v	/^    integer k3;$/;"	r
k4	Library/altera_sim/altera_mf.v	/^    integer k4;$/;"	r
key	Sim/Fpga_sim/TB/fifo_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Fpga_sim/TB/led_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Fpga_sim/TB/led_tb_gate.v	/^reg [3:0] key;$/;"	r
key	Sim/Fpga_sim/TB/pll_loss_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Fpga_sim/TB/pll_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Fpga_sim/TB/ram_mif_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Fpga_sim/TB/ram_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Verilog_sim/TB/fifo_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Verilog_sim/TB/led_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Verilog_sim/TB/pll_loss_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Verilog_sim/TB/pll_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Verilog_sim/TB/ram_init_tb.v	/^reg [3:0] key;$/;"	r
key	Sim/Verilog_sim/TB/ram_tb.v	/^reg [3:0] key;$/;"	r
key	User/Verilog/key/key.v	/^	input							key,$/;"	p
key	User/Verilog/key/key.v	/^module key$/;"	m
key	User/Verilog/key/key_top.v	/^	input [KEY_NUM-1:0]		key,$/;"	p
key	User/Verilog/top.v	/^	input [ 3:0]			key,$/;"	p
key_press	User/Verilog/key/key.v	/^	output						key_press$/;"	p
key_press	User/Verilog/key/key_top.v	/^	output [KEY_NUM-1:0]	key_press$/;"	p
key_press	User/Verilog/top.v	/^wire [KEY_NUM-1:0]	key_press;$/;"	n
key_press_temp	User/Verilog/key/key.v	/^wire								key_press_temp;$/;"	n
key_reg	User/Verilog/key/key.v	/^reg									key_reg;$/;"	r
key_top	User/Verilog/key/key_top.v	/^module key_top$/;"	m
key_up	User/Verilog/led_top.v	/^	input 										key_up,$/;"	p
key_value	User/Verilog/top.v	/^wire [KEY_NUM-1:0]	key_value;$/;"	n
kick_delay_oc	Library/altera_sim/altera_mf.v	/^	parameter kick_delay_oc		= 5'd18;$/;"	c
kick_pause	Library/altera_sim/altera_mf.v	/^	parameter kick_pause 		= 5'd17;$/;"	c
kick_start_rd	Library/altera_sim/altera_mf.v	/^	parameter kick_start_rd 	= 5'd13;$/;"	c
kick_start_wr	Library/altera_sim/altera_mf.v	/^	parameter kick_start_wr 	= 5'd16;$/;"	c
l0_clk	Library/altera_sim/altera_mf.v	/^    wire l0_clk;$/;"	n
l0_count	Library/altera_sim/altera_mf.v	/^    integer l0_count;$/;"	r
l0_got_first_rising_edge	Library/altera_sim/altera_mf.v	/^    reg l0_got_first_rising_edge;$/;"	r
l0_high	Library/altera_sim/altera_mf.v	/^    parameter l0_high = 1;$/;"	c
l0_high	Library/altera_sim/altera_mf.v	/^parameter   l0_high             = 1;$/;"	c
l0_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] l0_high_val;$/;"	r
l0_initial	Library/altera_sim/altera_mf.v	/^    parameter l0_initial = 1;$/;"	c
l0_initial	Library/altera_sim/altera_mf.v	/^parameter   l0_initial          = 1;$/;"	c
l0_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] l0_initial_val;$/;"	r
l0_low	Library/altera_sim/altera_mf.v	/^    parameter l0_low = 1;$/;"	c
l0_low	Library/altera_sim/altera_mf.v	/^parameter   l0_low              = 1;$/;"	c
l0_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] l0_low_val;$/;"	r
l0_mode	Library/altera_sim/altera_mf.v	/^    parameter l0_mode = "bypass";$/;"	c
l0_mode	Library/altera_sim/altera_mf.v	/^parameter   l0_mode             = "bypass";$/;"	c
l0_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] l0_mode_val;$/;"	r
l0_ph	Library/altera_sim/altera_mf.v	/^    parameter l0_ph = 0;$/;"	c
l0_ph	Library/altera_sim/altera_mf.v	/^parameter   l0_ph               = 0;$/;"	c
l0_time_delay	Library/altera_sim/altera_mf.v	/^    parameter l0_time_delay = 0;$/;"	c
l0_time_delay	Library/altera_sim/altera_mf.v	/^parameter   l0_time_delay       = 0;$/;"	c
l0_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] l0_time_delay_val;$/;"	r
l0_tmp	Library/altera_sim/altera_mf.v	/^    reg l0_tmp;$/;"	r
l1_clk	Library/altera_sim/altera_mf.v	/^    wire l1_clk;$/;"	n
l1_count	Library/altera_sim/altera_mf.v	/^    integer l1_count;$/;"	r
l1_got_first_rising_edge	Library/altera_sim/altera_mf.v	/^    reg l1_got_first_rising_edge;$/;"	r
l1_high	Library/altera_sim/altera_mf.v	/^    parameter l1_high = 1;$/;"	c
l1_high	Library/altera_sim/altera_mf.v	/^parameter   l1_high             = 1;$/;"	c
l1_high_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] l1_high_val;$/;"	r
l1_initial	Library/altera_sim/altera_mf.v	/^    parameter l1_initial = 1;$/;"	c
l1_initial	Library/altera_sim/altera_mf.v	/^parameter   l1_initial          = 1;$/;"	c
l1_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] l1_initial_val;$/;"	r
l1_low	Library/altera_sim/altera_mf.v	/^    parameter l1_low = 1;$/;"	c
l1_low	Library/altera_sim/altera_mf.v	/^parameter   l1_low              = 1;$/;"	c
l1_low_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] l1_low_val;$/;"	r
l1_mode	Library/altera_sim/altera_mf.v	/^    parameter l1_mode = "bypass";$/;"	c
l1_mode	Library/altera_sim/altera_mf.v	/^parameter   l1_mode             = "bypass";$/;"	c
l1_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] l1_mode_val;$/;"	r
l1_ph	Library/altera_sim/altera_mf.v	/^    parameter l1_ph = 0;$/;"	c
l1_ph	Library/altera_sim/altera_mf.v	/^parameter   l1_ph               = 0;$/;"	c
l1_time_delay	Library/altera_sim/altera_mf.v	/^    parameter l1_time_delay = 0;$/;"	c
l1_time_delay	Library/altera_sim/altera_mf.v	/^parameter   l1_time_delay       = 0;$/;"	c
l1_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] l1_time_delay_val;$/;"	r
l1_tmp	Library/altera_sim/altera_mf.v	/^    reg l1_tmp;$/;"	r
l_bandwidth_type	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r
l_bandwidth_type	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r
l_bandwidth_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r
l_bandwidth_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r
l_bandwidth_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_bandwidth_type;$/;"	r
l_compensate_clock	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r
l_compensate_clock	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r
l_compensate_clock	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r
l_compensate_clock	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r
l_compensate_clock	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_compensate_clock;$/;"	r
l_enable0_counter	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_enable0_counter;$/;"	r
l_enable0_counter	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_enable0_counter;$/;"	r
l_enable1_counter	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_enable1_counter;$/;"	r
l_enable1_counter	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_enable1_counter;$/;"	r
l_enable_switch_over_counter	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r
l_enable_switch_over_counter	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r
l_enable_switch_over_counter	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r
l_enable_switch_over_counter	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r
l_enable_switch_over_counter	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_enable_switch_over_counter;$/;"	r
l_feedback_source	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_feedback_source;$/;"	r
l_feedback_source	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_feedback_source;$/;"	r
l_ff	Library/altera_sim/altera_mf.v	/^    integer l_ff;$/;"	r
l_gate_lock_signal	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_gate_lock_signal;$/;"	r
l_gate_lock_signal	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_gate_lock_signal;$/;"	r
l_index	Library/altera_sim/altera_mf.v	/^    integer l_index;$/;"	r
l_int_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] l_int_reg;$/;"	r
l_operation_mode	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r
l_operation_mode	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r
l_operation_mode	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r
l_operation_mode	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r
l_operation_mode	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_operation_mode;$/;"	r
l_pll_type	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r
l_pll_type	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r
l_pll_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r
l_pll_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r
l_pll_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_pll_type;$/;"	r
l_primary_clock	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_primary_clock;$/;"	r
l_primary_clock	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_primary_clock;$/;"	r
l_qualify_conf_done	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_qualify_conf_done;$/;"	r
l_qualify_conf_done	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_qualify_conf_done;$/;"	r
l_s_ff	Library/altera_sim/altera_mf.v	/^    integer l_s_ff;$/;"	r
l_scan_chain	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r
l_scan_chain	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r
l_scan_chain	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r
l_scan_chain	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r
l_scan_chain	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_scan_chain;$/;"	r
l_self_reset_on_loss_lock	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_self_reset_on_loss_lock;$/;"	r
l_self_reset_on_loss_lock	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_self_reset_on_loss_lock;$/;"	r
l_self_reset_on_loss_lock	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_self_reset_on_loss_lock;$/;"	r
l_sim_gate_lock_device_behavior	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_sim_gate_lock_device_behavior;$/;"	r
l_sim_gate_lock_device_behavior	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_sim_gate_lock_device_behavior;$/;"	r
l_sim_gate_lock_device_behavior	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_sim_gate_lock_device_behavior;$/;"	r
l_sim_gate_lock_device_behavior	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_sim_gate_lock_device_behavior;$/;"	r
l_simulation_type	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r
l_simulation_type	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r
l_simulation_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r
l_simulation_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r
l_simulation_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_simulation_type;$/;"	r
l_switch_over_on_gated_lock	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_switch_over_on_gated_lock;$/;"	r
l_switch_over_on_gated_lock	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_switch_over_on_gated_lock;$/;"	r
l_switch_over_on_lossclk	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_switch_over_on_lossclk;$/;"	r
l_switch_over_on_lossclk	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] l_switch_over_on_lossclk;$/;"	r
l_switch_over_type	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_switch_over_type;$/;"	r
l_switch_over_type	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_switch_over_type;$/;"	r
l_switch_over_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_switch_over_type;$/;"	r
l_switch_over_type	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] l_switch_over_type;$/;"	r
l_us_ff	Library/altera_sim/altera_mf.v	/^    integer l_us_ff;$/;"	r
l_vco_frequency_control	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] l_vco_frequency_control;$/;"	r
l_vco_frequency_control	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] l_vco_frequency_control;$/;"	r
l_vco_frequency_control	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] l_vco_frequency_control;$/;"	r
last_clk_period	Library/altera_sim/altera_mf.v	/^    real clk_period, last_clk_period;$/;"	r
last_clkin_edge	Library/altera_sim/altera_mf.v	/^    real last_clkin_edge;$/;"	r
last_inclk0_edge	Library/altera_sim/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r
last_inclk0_period	Library/altera_sim/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r
last_inclk1_edge	Library/altera_sim/altera_mf.v	/^    real last_inclk0_edge,last_inclk1_edge,diff_percent_period;$/;"	r
last_inclk1_period	Library/altera_sim/altera_mf.v	/^    real inclk0_period, last_inclk0_period,inclk1_period, last_inclk1_period;$/;"	r
last_length	Library/altera_sim/altera_mf.v	/^    reg [31 : 0]                             last_length;$/;"	r
last_length_idx	Library/altera_sim/altera_mf.v	/^    integer   last_length_idx;\/\/ decoding previous length index$/;"	r
last_phase_shift	Library/altera_sim/altera_mf.v	/^    integer last_phase_shift[0:7];$/;"	r
last_phase_shift	Library/altera_sim/altera_mf.v	/^    time last_phase_shift[0:7];$/;"	r
last_rec	Library/altera_sim/220model.v	/^    reg last_rec;$/;"	r
last_rec	Library/altera_sim/altera_mf.v	/^    reg last_rec;$/;"	r
last_synchronizing_rising_edge_for_clk0	Library/altera_sim/altera_mf.v	/^time last_synchronizing_rising_edge_for_clk0;$/;"	r
last_synchronizing_rising_edge_for_clk1	Library/altera_sim/altera_mf.v	/^time last_synchronizing_rising_edge_for_clk1;$/;"	r
last_synchronizing_rising_edge_for_clk2	Library/altera_sim/altera_mf.v	/^time last_synchronizing_rising_edge_for_clk2;$/;"	r
last_synchronizing_rising_edge_for_extclk	Library/altera_sim/altera_mf.v	/^time last_synchronizing_rising_edge_for_extclk;$/;"	r
lc	Library/altera_sim/altera_mf.v	/^    integer fac_ten, lc;$/;"	r
lcell	Library/altera_sim/altera_mf.v	/^module lcell (in, out);$/;"	m
led	Sim/Fpga_sim/TB/fifo_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Fpga_sim/TB/led_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Fpga_sim/TB/led_tb_gate.v	/^wire [3:0]  led;$/;"	n
led	Sim/Fpga_sim/TB/pll_loss_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Fpga_sim/TB/pll_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Fpga_sim/TB/ram_mif_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Fpga_sim/TB/ram_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Verilog_sim/TB/fifo_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Verilog_sim/TB/led_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Verilog_sim/TB/pll_loss_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Verilog_sim/TB/pll_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Verilog_sim/TB/ram_init_tb.v	/^wire [3:0]  led;$/;"	n
led	Sim/Verilog_sim/TB/ram_tb.v	/^wire [3:0]  led;$/;"	n
led_cnt	User/Verilog/led_top.v	/^reg [1:0]										led_cnt;$/;"	r
led_tb	Sim/Fpga_sim/TB/led_tb.v	/^module led_tb();$/;"	m
led_tb	Sim/Verilog_sim/TB/led_tb.v	/^module led_tb();$/;"	m
led_tb_gate	Sim/Fpga_sim/TB/led_tb_gate.v	/^module led_tb_gate();$/;"	m
led_top	User/Verilog/led_top.v	/^module led_top$/;"	m
legacy_speed	Library/altera_sim/altera_mf.v	/^    parameter legacy_speed            = ((lpm_showahead == "OFF") && (add_ram_output_register == "ON"));$/;"	c
length	Library/altera_sim/altera_mf.v	/^        input [`DEFAULT_BIT_LENGTH - 1 : 0] length;    $/;"	p
length_idx	Library/altera_sim/altera_mf.v	/^    integer   length_idx;     \/\/ decoding length index$/;"	r
length_idx_cur	Library/altera_sim/altera_mf.v	/^    integer   length_idx_cur; \/\/ reading\/outputing length index$/;"	r
length_idx_old	Library/altera_sim/altera_mf.v	/^    integer   length_idx_old; \/\/ previous decoding length index$/;"	r
lfc_old	Library/altera_sim/altera_mf.v	/^    integer lfc_old;$/;"	r
lfc_val	Library/altera_sim/altera_mf.v	/^    integer lfc_val;$/;"	r
lfc_val_bit_setting	Library/altera_sim/altera_mf.v	/^    reg [1:2] lfc_val_bit_setting, lfc_val_old_bit_setting;$/;"	r
lfc_val_old_bit_setting	Library/altera_sim/altera_mf.v	/^    reg [1:2] lfc_val_bit_setting, lfc_val_old_bit_setting;$/;"	r
lfr_old	Library/altera_sim/altera_mf.v	/^    reg [9*8:1] lfr_old;$/;"	r
lfr_val	Library/altera_sim/altera_mf.v	/^    reg [9*8:1] lfr_val;$/;"	r
lfr_val_bit_setting	Library/altera_sim/altera_mf.v	/^    reg [3:7] lfr_val_bit_setting, lfr_val_old_bit_setting;$/;"	r
lfr_val_old_bit_setting	Library/altera_sim/altera_mf.v	/^    reg [3:7] lfr_val_bit_setting, lfr_val_old_bit_setting;$/;"	r
line_no	Library/altera_sim/220model.v	/^    integer line_no;$/;"	r
line_no	Library/altera_sim/altera_mf.v	/^    integer line_no;$/;"	r
lloaden	Library/altera_sim/altera_mf.v	/^output lloaden;$/;"	p
lloaden_tmp	Library/altera_sim/altera_mf.v	/^reg lloaden_tmp;$/;"	r
load	Library/altera_sim/220model.v	/^    input  load;$/;"	p
load	Library/altera_sim/220model.v	/^    tri0 load;$/;"	n
load_cntr	Library/altera_sim/altera_mf.v	/^    integer load_cntr;$/;"	r
load_const_value	Library/altera_sim/altera_mf.v	/^    wire [63 : 0]load_const_value;$/;"	n
load_enable	Library/altera_sim/altera_mf.v	/^    reg load_enable;$/;"	r
load_enable_cdr	Library/altera_sim/altera_mf.v	/^    reg load_enable_cdr;$/;"	r
loadconst_control_aclr	Library/altera_sim/altera_mf.v	/^  	parameter loadconst_control_aclr	= "ACLR0";$/;"	c
loadconst_control_register	Library/altera_sim/altera_mf.v	/^  	parameter loadconst_control_register = "CLOCK0";$/;"	c
loadconst_value	Library/altera_sim/altera_mf.v	/^  	parameter loadconst_value = 0;$/;"	c
local_clk_div_lloaden	Library/altera_sim/altera_mf.v	/^    wire local_clk_div_lloaden;$/;"	n
local_loaden	Library/altera_sim/altera_mf.v	/^    wire local_loaden;$/;"	n
lock_c	Library/altera_sim/altera_mf.v	/^    parameter lock_c = 4;$/;"	c
lock_high	Library/altera_sim/altera_mf.v	/^    parameter lock_high = 0; \/\/ 0 .. 4095$/;"	c
lock_high	Library/altera_sim/altera_mf.v	/^parameter   lock_high                 = 1;$/;"	c
lock_low	Library/altera_sim/altera_mf.v	/^    parameter lock_low = 0;  \/\/ 0 .. 7$/;"	c
lock_low	Library/altera_sim/altera_mf.v	/^parameter   lock_low                  = 0;$/;"	c
lock_out_reg_dly	Library/altera_sim/altera_mf.v	/^    reg lock_out_reg_dly;$/;"	r
lock_out_regr	Library/altera_sim/altera_mf.v	/^    reg lock_out_regr;$/;"	r
lock_state_mc	Library/altera_sim/altera_mf.v	/^    reg [1 : 0] lock_state_mc;$/;"	r
lock_state_mc_d	Library/altera_sim/altera_mf.v	/^    reg [1 : 0] lock_state_mc_d;$/;"	r
lock_window	Library/altera_sim/altera_mf.v	/^    parameter lock_window = 5000;$/;"	c
lock_window	Library/altera_sim/altera_mf.v	/^    parameter lock_window = 5;$/;"	c
lock_window_ui	Library/altera_sim/altera_mf.v	/^    parameter lock_window_ui = "0.05"; \/\/ "0.05", "0.1", "0.15", "0.2"$/;"	c
lock_window_ui	Library/altera_sim/altera_mf.v	/^parameter   lock_window_ui           = "0.05";$/;"	c
lock_window_ui_bits	Library/altera_sim/altera_mf.v	/^parameter lock_window_ui_bits = 0;$/;"	c
locked	Library/altera_sim/altera_mf.v	/^    output locked;$/;"	p
locked	Library/altera_sim/altera_mf.v	/^output        locked;$/;"	p
locked	Library/altera_sim/altera_mf.v	/^output locked;$/;"	p
locked	Library/rtl_logic/clock_gen.v	/^	output						locked$/;"	p
locked	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	output	  locked;$/;"	p
locked	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	wire  locked = sub_wire0;$/;"	n
locked	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_bb.v	/^	output	  locked;$/;"	p
locked	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	output	  locked;$/;"	p
locked	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	output   locked;$/;"	p
locked	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire  locked = sub_wire0;$/;"	n
locked	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	output	  locked;$/;"	p
locked	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	wire  locked = sub_wire0;$/;"	n
locked	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_bb.v	/^	output	  locked;$/;"	p
locked	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	output	  locked;$/;"	p
locked	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	output   locked;$/;"	p
locked	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire  locked = sub_wire0;$/;"	n
locked	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	output   locked;$/;"	p
locked	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	output   locked;$/;"	p
locked_tmp	Library/altera_sim/altera_mf.v	/^    reg locked_tmp;$/;"	r
locked_tmp	Library/altera_sim/altera_mf.v	/^wire locked_tmp;$/;"	n
locked_wire	Library/altera_sim/altera_mf.v	/^wire locked_wire;$/;"	n
loop_filter_c	Library/altera_sim/altera_mf.v	/^    parameter loop_filter_c = 0;        \/\/ 0 , 2 , 4$/;"	c
loop_filter_c	Library/altera_sim/altera_mf.v	/^    parameter loop_filter_c = 16;$/;"	c
loop_filter_c	Library/altera_sim/altera_mf.v	/^    parameter loop_filter_c = 1;$/;"	c
loop_filter_c	Library/altera_sim/altera_mf.v	/^parameter   loop_filter_c       = 5;$/;"	c
loop_filter_c_arr	Library/altera_sim/altera_mf.v	/^    integer loop_filter_c_arr[0:3];$/;"	r
loop_filter_c_bits	Library/altera_sim/altera_mf.v	/^parameter loop_filter_c_bits = 0;$/;"	c
loop_filter_c_bits	Library/altera_sim/altera_mf.v	/^parameter loop_filter_c_bits = 9999;$/;"	c
loop_filter_r	Library/altera_sim/altera_mf.v	/^    parameter loop_filter_r = "1.0";    \/\/ "1.0", "2.0", "4.0", "6.0", "8.0", "12.0", "16.0", "20.0"$/;"	c
loop_filter_r	Library/altera_sim/altera_mf.v	/^    parameter loop_filter_r = "1.0";$/;"	c
loop_filter_r	Library/altera_sim/altera_mf.v	/^parameter   loop_filter_r       = "1.0";$/;"	c
loop_filter_r_arr	Library/altera_sim/altera_mf.v	/^    reg [9*8:1] loop_filter_r_arr[0:39];$/;"	r
loop_filter_r_bits	Library/altera_sim/altera_mf.v	/^parameter loop_filter_r_bits = 0;$/;"	c
loop_filter_r_bits	Library/altera_sim/altera_mf.v	/^parameter loop_filter_r_bits = 9999;$/;"	c
loop_initial	Library/altera_sim/altera_mf.v	/^    integer loop_initial;$/;"	r
loop_iter	Library/altera_sim/altera_mf.v	/^        integer loop_iter;$/;"	r
loop_ph	Library/altera_sim/altera_mf.v	/^    integer loop_ph;$/;"	r
loop_time_delay	Library/altera_sim/altera_mf.v	/^    integer loop_time_delay;$/;"	r
loop_xplier	Library/altera_sim/altera_mf.v	/^    integer loop_xplier;$/;"	r
loopback_input_pad	Library/altera_sim/altera_mf.v	/^    parameter loopback_input_pad = (int_width_b > width_b)? (int_width_b - width_b) : 1; $/;"	c
loopback_lower_bound	Library/altera_sim/altera_mf.v	/^    parameter loopback_lower_bound = (int_width_b > width_b)? width_b : 0 ;$/;"	c
loopback_out_wire	Library/altera_sim/altera_mf.v	/^    wire [int_width_result - 1: 0] loopback_out_wire;$/;"	n
loopback_out_wire_feedback	Library/altera_sim/altera_mf.v	/^    wire [int_width_result - 1: 0] loopback_out_wire_feedback;$/;"	n
loopback_wire	Library/altera_sim/altera_mf.v	/^    reg [int_width_result: 0] loopback_wire;$/;"	r
loopback_wire_latency	Library/altera_sim/altera_mf.v	/^    reg [int_width_result: 0] loopback_wire_latency;$/;"	r
loopback_wire_reg	Library/altera_sim/altera_mf.v	/^    reg [int_width_result: 0] loopback_wire_reg;$/;"	r
loopback_wire_temp	Library/altera_sim/altera_mf.v	/^    wire [mult_b_pre_width - 1 : 0] loopback_wire_temp;$/;"	n
lose_lock_on_one_change	Library/altera_sim/altera_mf.v	/^    parameter lose_lock_on_one_change = "OFF";$/;"	c
lose_lock_on_one_change	Library/altera_sim/altera_mf.v	/^    parameter lose_lock_on_one_change ="OFF" ;$/;"	c
low	Library/altera_sim/altera_mf.v	/^    input [31:0] low;$/;"	p
low	Library/altera_sim/altera_mf.v	/^    integer low;$/;"	r
low_reg	Library/altera_sim/altera_mf.v	/^    reg [31:0] low_reg;$/;"	r
low_time	Library/altera_sim/altera_mf.v	/^    integer low_time;$/;"	r
low_time	Library/altera_sim/altera_mf.v	/^    time low_time;$/;"	r
low_time0	Library/altera_sim/altera_mf.v	/^time low_time0;$/;"	r
low_time1	Library/altera_sim/altera_mf.v	/^time low_time1;$/;"	r
low_time2	Library/altera_sim/altera_mf.v	/^time low_time2;$/;"	r
low_time_ext	Library/altera_sim/altera_mf.v	/^time low_time_ext;$/;"	r
lower_bits	Library/altera_sim/altera_mf.v	/^    reg [width_result - width_upper_data -1 + 4 : 0] lower_bits;$/;"	r
lower_range	Library/altera_sim/altera_mf.v	/^    parameter lower_range = ((2*int_width_result - 1) < (int_width_a + int_width_b)) ? int_width_result : int_width_a + int_width_b;$/;"	c
lpbck_cnt	Library/altera_sim/altera_mf.v	/^    integer lpbck_cnt;$/;"	r
lpm_abs	Library/altera_sim/220model.v	/^module lpm_abs ( $/;"	m
lpm_add_sub	Library/altera_sim/220model.v	/^module lpm_add_sub ($/;"	m
lpm_address_control	Library/altera_sim/220model.v	/^    parameter lpm_address_control = "REGISTERED"; \/\/ Controls whether the address and we ports are registered.$/;"	c
lpm_address_control	Library/altera_sim/220model.v	/^    parameter lpm_address_control = "REGISTERED"; \/\/ Indicates whether the address port is registered.$/;"	c
lpm_address_control	Library/altera_sim/220model.v	/^    parameter lpm_address_control = "REGISTERED";$/;"	c
lpm_and	Library/altera_sim/220model.v	/^module lpm_and ($/;"	m
lpm_avalue	Library/altera_sim/220model.v	/^    parameter lpm_avalue = "UNUSED";    \/\/ Constant value that is loaded when aset is high.$/;"	c
lpm_avalue	Library/altera_sim/220model.v	/^    parameter lpm_avalue = "UNUSED"; \/\/ Constant value that is loaded when aset is high.$/;"	c
lpm_bipad	Library/altera_sim/220model.v	/^module lpm_bipad ($/;"	m
lpm_bustri	Library/altera_sim/220model.v	/^module lpm_bustri ( $/;"	m
lpm_clshift	Library/altera_sim/220model.v	/^module lpm_clshift (     $/;"	m
lpm_compare	Library/altera_sim/220model.v	/^module lpm_compare ( $/;"	m
lpm_constant	Library/altera_sim/220model.v	/^module lpm_constant ( $/;"	m
lpm_counter	Library/altera_sim/220model.v	/^module lpm_counter ( $/;"	m
lpm_cvalue	Library/altera_sim/220model.v	/^    parameter lpm_cvalue = 0;   \/\/ Constant value to be driven out on the $/;"	c
lpm_decode	Library/altera_sim/220model.v	/^module lpm_decode ($/;"	m
lpm_decodes	Library/altera_sim/220model.v	/^    parameter lpm_decodes = 1 << lpm_width; \/\/ Number of explicit decoder outputs. (Required)$/;"	c
lpm_delay	Library/altera_sim/220model.v	/^    parameter lpm_delay = 1;$/;"	c
lpm_delay	Library/altera_sim/altera_mf.v	/^    parameter lpm_delay = 1;$/;"	c
lpm_direction	Library/altera_sim/220model.v	/^    parameter lpm_direction  = "UNUSED";  \/\/ Specify the operation of the lpm_add_sub function$/;"	c
lpm_direction	Library/altera_sim/220model.v	/^    parameter lpm_direction = "LEFT";   \/\/ Values are "LEFT", "RIGHT", and "UNUSED".$/;"	c
lpm_direction	Library/altera_sim/220model.v	/^    parameter lpm_direction = "UNUSED"; \/\/ Direction of the count.$/;"	c
lpm_divide	Library/altera_sim/220model.v	/^module lpm_divide ( $/;"	m
lpm_drepresentation	Library/altera_sim/220model.v	/^    parameter lpm_drepresentation = "UNSIGNED";  \/\/ The representation of denom$/;"	c
lpm_ff	Library/altera_sim/220model.v	/^module lpm_ff ($/;"	m
lpm_fftype	Library/altera_sim/220model.v	/^    parameter lpm_fftype = "DFF";       \/\/ Type of flipflop$/;"	c
lpm_fifo	Library/altera_sim/220model.v	/^module lpm_fifo (   data,$/;"	m
lpm_fifo_dc	Library/altera_sim/220model.v	/^module lpm_fifo_dc (data, $/;"	m
lpm_fifo_dc_async	Library/altera_sim/220model.v	/^module lpm_fifo_dc_async (  data,$/;"	m
lpm_fifo_dc_dffpipe	Library/altera_sim/220model.v	/^module lpm_fifo_dc_dffpipe (d,$/;"	m
lpm_fifo_dc_fefifo	Library/altera_sim/220model.v	/^module lpm_fifo_dc_fefifo ( usedw_in,$/;"	m
lpm_file	Library/altera_sim/220model.v	/^    parameter lpm_file = ""; \/\/ Name of the memory file containing ROM initialization data $/;"	c
lpm_file	Library/altera_sim/220model.v	/^    parameter lpm_file = "UNUSED"; \/\/ Name of the file containing RAM initialization data.$/;"	c
lpm_file	Library/altera_sim/220model.v	/^    parameter lpm_file = "UNUSED";$/;"	c
lpm_file	Library/altera_sim/altera_mf.v	/^    parameter lpm_file         = "UNUSED";      \/\/ name of hex file$/;"	c
lpm_file	Library/altera_sim/altera_mf.v	/^    parameter lpm_file = "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/220model.v	/^    parameter lpm_hint  = "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/220model.v	/^    parameter lpm_hint = "";$/;"	c
lpm_hint	Library/altera_sim/220model.v	/^    parameter lpm_hint = "INTENDED_DEVICE_FAMILY=Stratix";$/;"	c
lpm_hint	Library/altera_sim/220model.v	/^    parameter lpm_hint = "LPM_REMAINDERPOSITIVE=TRUE";$/;"	c
lpm_hint	Library/altera_sim/220model.v	/^    parameter lpm_hint = "UNUSED";       $/;"	c
lpm_hint	Library/altera_sim/220model.v	/^    parameter lpm_hint = "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^        parameter lpm_hint = "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter    lpm_hint    =    "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter lpm_hint                           = "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter lpm_hint                  = "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter lpm_hint                = "USE_EAB=ON";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter lpm_hint              = "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter lpm_hint         = "USE_EAB=ON";  \/\/ non-LPM parameters (Altera)$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter lpm_hint = "SLD_VIRTUAL_JTAG"; \/\/ required by coding standard$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter lpm_hint = "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter lpm_hint = "USE_EAB=ON";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^    parameter lpm_hint= "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^  parameter lpm_hint = "UNUSED",$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^parameter   lpm_hint                  = "UNUSED";$/;"	c
lpm_hint	Library/altera_sim/altera_mf.v	/^parameter lpm_hint = "UNUSED";$/;"	c
lpm_indata	Library/altera_sim/220model.v	/^    parameter lpm_indata = "REGISTERED";  \/\/ Controls whether the data port is registered.$/;"	c
lpm_indata	Library/altera_sim/220model.v	/^    parameter lpm_indata = "REGISTERED"; \/\/ Determines the clock used by the data port.$/;"	c
lpm_indata	Library/altera_sim/220model.v	/^    parameter lpm_indata = "REGISTERED";$/;"	c
lpm_inpad	Library/altera_sim/220model.v	/^module lpm_inpad ($/;"	m
lpm_inv	Library/altera_sim/220model.v	/^module lpm_inv ( $/;"	m
lpm_latch	Library/altera_sim/220model.v	/^module lpm_latch ($/;"	m
lpm_mode	Library/altera_sim/220model.v	/^    parameter lpm_mode = "READ";$/;"	c
lpm_mode	Library/altera_sim/altera_mf.v	/^    parameter lpm_mode = "READ";$/;"	c
lpm_modulus	Library/altera_sim/220model.v	/^    parameter lpm_modulus = 0;          \/\/ The maximum count, plus one.$/;"	c
lpm_mult	Library/altera_sim/220model.v	/^module lpm_mult ( $/;"	m
lpm_mux	Library/altera_sim/220model.v	/^module lpm_mux ( $/;"	m
lpm_nrepresentation	Library/altera_sim/220model.v	/^    parameter lpm_nrepresentation = "UNSIGNED";  \/\/ The representation of numer$/;"	c
lpm_numwords	Library/altera_sim/220model.v	/^    parameter lpm_numwords = 0; \/\/ Number of words stored in memory. $/;"	c
lpm_numwords	Library/altera_sim/220model.v	/^    parameter lpm_numwords = 1 << lpm_widthad; \/\/ Number of words stored in memory.$/;"	c
lpm_numwords	Library/altera_sim/220model.v	/^    parameter lpm_numwords = 1;$/;"	c
lpm_numwords	Library/altera_sim/220model.v	/^    parameter lpm_numwords = 1<< lpm_widthad;$/;"	c
lpm_numwords	Library/altera_sim/220model.v	/^    parameter lpm_numwords = 2;$/;"	c
lpm_numwords	Library/altera_sim/altera_mf.v	/^    parameter lpm_numwords            = 2;$/;"	c
lpm_numwords	Library/altera_sim/altera_mf.v	/^    parameter lpm_numwords = 1;$/;"	c
lpm_numwords	Library/altera_sim/altera_mf.v	/^    parameter lpm_numwords = 2;$/;"	c
lpm_or	Library/altera_sim/220model.v	/^module lpm_or ($/;"	m
lpm_outdata	Library/altera_sim/220model.v	/^    parameter lpm_outdata = "REGISTERED"; \/\/ Controls whether the q ports are registered.$/;"	c
lpm_outdata	Library/altera_sim/220model.v	/^    parameter lpm_outdata = "REGISTERED"; \/\/ Determines the clock used by the q[] pxort. $/;"	c
lpm_outdata	Library/altera_sim/220model.v	/^    parameter lpm_outdata = "REGISTERED"; \/\/ Indicates whether the q and eq ports are registered.$/;"	c
lpm_outdata	Library/altera_sim/220model.v	/^    parameter lpm_outdata = "REGISTERED";$/;"	c
lpm_outpad	Library/altera_sim/220model.v	/^module lpm_outpad ($/;"	m
lpm_pipeline	Library/altera_sim/220model.v	/^    parameter lpm_pipeline  = 0; \/\/ Number of clock cycles of latency $/;"	c
lpm_pipeline	Library/altera_sim/220model.v	/^    parameter lpm_pipeline = 0;             \/\/ Number of Clock cycles of latency $/;"	c
lpm_pipeline	Library/altera_sim/220model.v	/^    parameter lpm_pipeline = 0; \/\/ Number of Clock cycles of latency$/;"	c
lpm_pipeline	Library/altera_sim/220model.v	/^    parameter lpm_pipeline = 0; \/\/ Specifies the number of Clock cycles of latency$/;"	c
lpm_port_updown	Library/altera_sim/220model.v	/^    parameter lpm_port_updown = "PORT_CONNECTIVITY";$/;"	c
lpm_pvalue	Library/altera_sim/220model.v	/^    parameter lpm_pvalue = "UNUSED";$/;"	c
lpm_ram_dp	Library/altera_sim/220model.v	/^module lpm_ram_dp ($/;"	m
lpm_ram_dq	Library/altera_sim/220model.v	/^module lpm_ram_dq ($/;"	m
lpm_ram_io	Library/altera_sim/220model.v	/^module lpm_ram_io ( dio, inclock, outclock, we, memenab, outenab, address );$/;"	m
lpm_rdaddress_control	Library/altera_sim/220model.v	/^    parameter lpm_rdaddress_control  = "REGISTERED"; \/\/ Determines the clock used by the rdaddress and rden ports.$/;"	c
lpm_remainderpositive	Library/altera_sim/220model.v	/^    reg [8*5:1] lpm_remainderpositive;$/;"	r
lpm_representation	Library/altera_sim/220model.v	/^    parameter lpm_representation  = "UNSIGNED"; \/\/ Type of multiplication performed$/;"	c
lpm_representation	Library/altera_sim/220model.v	/^    parameter lpm_representation = "SIGNED"; \/\/ Type of addition performed$/;"	c
lpm_representation	Library/altera_sim/220model.v	/^    parameter lpm_representation = "UNSIGNED";  \/\/ Type of comparison performed: $/;"	c
lpm_representation	Library/altera_sim/altera_mf.v	/^    parameter lpm_representation = "UNSIGNED";$/;"	c
lpm_rom	Library/altera_sim/220model.v	/^module lpm_rom ($/;"	m
lpm_shiftreg	Library/altera_sim/220model.v	/^module lpm_shiftreg ($/;"	m
lpm_shifttype	Library/altera_sim/220model.v	/^    parameter lpm_shifttype = "LOGICAL"; \/\/ Type of shifting operation to be performed.$/;"	c
lpm_showahead	Library/altera_sim/220model.v	/^    parameter lpm_showahead = "OFF";$/;"	c
lpm_showahead	Library/altera_sim/altera_mf.v	/^    parameter lpm_showahead           = "OFF";$/;"	c
lpm_showahead	Library/altera_sim/altera_mf.v	/^    parameter lpm_showahead = "OFF";$/;"	c
lpm_size	Library/altera_sim/220model.v	/^    parameter lpm_size = 1;$/;"	c
lpm_size	Library/altera_sim/220model.v	/^    parameter lpm_size = 2;   \/\/ Number of input buses to the multiplexer. (Required)$/;"	c
lpm_strength	Library/altera_sim/220model.v	/^    parameter lpm_strength = "UNUSED";    $/;"	c
lpm_svalue	Library/altera_sim/220model.v	/^    parameter lpm_svalue = "UNUSED";    \/\/ Constant value that is loaded on the rising edge$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_abs";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_add_sub";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_and";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_bipad";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_bustri";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_clshift";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_compare";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_constant";  $/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_counter";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_decode";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_divide";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_ff";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_fifo";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_fifo_dc";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_inpad";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_inv";    $/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_latch";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_mult";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_mux";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_or";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_outpad";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_ram_dp";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_ram_dq";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_ram_io";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_rom";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_shiftreg";$/;"	c
lpm_type	Library/altera_sim/220model.v	/^    parameter lpm_type = "lpm_xor";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^        parameter lpm_type = "alt_cal";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^        parameter lpm_type = "alt_cal_av";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^        parameter lpm_type = "alt_cal_c3gxb";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^        parameter lpm_type = "alt_cal_mm";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^        parameter lpm_type = "alt_cal_sv";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter    lpm_type    =    "ALTPARALLEL_FLASH_LOADER";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter    lpm_type    =    "ALTSERIAL_FLASH_LOADER";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter    lpm_type    =    "altsource_probe";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter    lpm_type    =    "altstratixii_oct";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter    lpm_type    =    "sld_signaltap";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter    lpm_type    =    "sld_virtual_jtag_basic";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type                           = "altsyncram";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type                  = "altmult_accum";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type                = "scfifo";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type               = "alt3pram";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type              = "altmult_add";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "SLD_VIRTUAL_JTAG"; \/\/ required by coding standard$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "a_graycounter";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "altaccumulate";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "altdpram";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "altfp_mult";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "altlvds_rx";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "altlvds_tx";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "altshift_taps";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "altsqrt";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "altsquare";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "dcfifo";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "dcfifo_mixed_widths";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^    parameter lpm_type = "parallel_add";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^  parameter lpm_type = "alt_aeq_s4",$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^parameter   lpm_type            = "altpll";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^parameter lpm_type = "altclklock";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^parameter lpm_type = "altddio_bidir";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^parameter lpm_type = "altddio_in";$/;"	c
lpm_type	Library/altera_sim/altera_mf.v	/^parameter lpm_type = "altddio_out";$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width  = 1;  \/\/ Width of the data[] and q ports. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width  = 1; \/\/ Width of the data[] and q[] ports. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;                \/\/ Width of the data[] port, or the$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;         \/\/ Width of the data[] and q[] ports. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;    \/\/ Width of the data[] and result[] ports. Must be$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;    \/\/ Width of the q[] port. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;    \/\/ Width of the result[] port. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;    \/\/The number of bits in the count, or the width of the q[]$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;   \/\/ Width of the data[] and q[] ports. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;  \/\/ Width of data[] and q[] ports. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;  \/\/ Width of the data[][] and result[] ports. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;  \/\/ Width of the dataa[] and datab[] ports. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1; \/\/ Width of the data[] and result[] ports. (Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1; \/\/ Width of the data[] and result[] ports.(Required)$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1; \/\/ Width of the dataa[],datab[], and result[] ports.$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 1;$/;"	c
lpm_width	Library/altera_sim/220model.v	/^    parameter lpm_width = 64;$/;"	c
lpm_width	Library/altera_sim/altera_mf.v	/^    parameter lpm_width               = 1;$/;"	c
lpm_width	Library/altera_sim/altera_mf.v	/^    parameter lpm_width = 1;$/;"	c
lpm_width	Library/altera_sim/altera_mf.v	/^    parameter lpm_width = 64;$/;"	c
lpm_width_r	Library/altera_sim/altera_mf.v	/^    parameter lpm_width_r = lpm_width;$/;"	c
lpm_widtha	Library/altera_sim/220model.v	/^    parameter lpm_widtha = 1; \/\/ Width of the dataa[] port. (Required)$/;"	c
lpm_widthad	Library/altera_sim/220model.v	/^    parameter lpm_widthad = 1;  \/\/ Width of the address[] port. (Required)$/;"	c
lpm_widthad	Library/altera_sim/220model.v	/^    parameter lpm_widthad = 1; \/\/ Width of the address port. (Required)$/;"	c
lpm_widthad	Library/altera_sim/220model.v	/^    parameter lpm_widthad = 1; \/\/ Width of the rdaddress[] and wraddress[] ports. (Required)$/;"	c
lpm_widthad	Library/altera_sim/220model.v	/^    parameter lpm_widthad = 1;$/;"	c
lpm_widthad	Library/altera_sim/altera_mf.v	/^    parameter lpm_widthad = 1;$/;"	c
lpm_widthb	Library/altera_sim/220model.v	/^    parameter lpm_widthb = 1; \/\/ Width of the datab[] port. (Required)$/;"	c
lpm_widthd	Library/altera_sim/220model.v	/^    parameter lpm_widthd = 1;  \/\/ Width of the denom[] and remain[] port. (Required)$/;"	c
lpm_widthdist	Library/altera_sim/220model.v	/^    parameter lpm_widthdist = 1; \/\/ Width of the distance[] input port. (Required) $/;"	c
lpm_widthn	Library/altera_sim/220model.v	/^    parameter lpm_widthn = 1;  \/\/ Width of the numer[] and quotient[] port. (Required)$/;"	c
lpm_widthp	Library/altera_sim/220model.v	/^    parameter lpm_widthp = 1; \/\/ Width of the result[] port. (Required)$/;"	c
lpm_widths	Library/altera_sim/220model.v	/^    parameter lpm_widths = 1; \/\/ Width of the sel[] input port. (Required)$/;"	c
lpm_widths	Library/altera_sim/220model.v	/^    parameter lpm_widths = 1; \/\/ Width of the sum[] port. (Required)$/;"	c
lpm_widthu	Library/altera_sim/220model.v	/^    parameter lpm_widthu = 1;$/;"	c
lpm_widthu	Library/altera_sim/altera_mf.v	/^    parameter lpm_widthu              = 1;$/;"	c
lpm_widthu	Library/altera_sim/altera_mf.v	/^    parameter lpm_widthu = 1;$/;"	c
lpm_widthu_r	Library/altera_sim/altera_mf.v	/^    parameter lpm_widthu_r = lpm_widthu;$/;"	c
lpm_wraddress_control	Library/altera_sim/220model.v	/^    parameter lpm_wraddress_control  = "REGISTERED"; \/\/ Determines the clock used by the wraddress and wren ports. $/;"	c
lpm_xor	Library/altera_sim/220model.v	/^module lpm_xor ($/;"	m
lrreq	Library/altera_sim/220model.v	/^    reg lrreq;$/;"	r
lrreq	Library/altera_sim/altera_mf.v	/^    reg lrreq;$/;"	r
lsb_position	Library/altera_sim/altera_mf.v	/^    parameter lsb_position = 36 - width_a - width_b;$/;"	c
lutram_dual_port_fast_read	Library/altera_sim/altera_mf.v	/^   parameter lutram_dual_port_fast_read = ((is_lutram == 1) && ((read_during_write_mode_mixed_ports == "NEW_DATA") || (read_during_write_mode_mixed_ports == "DONT_CARE") || (read_during_write_mode_mixed_ports == "CONSTRAINED_DONT_CARE") || ((read_during_write_mode_mixed_ports == "OLD_DATA") && (outdata_reg_b == "UNREGISTERED")))) ? 1 : 0;$/;"	c
lutram_single_port_fast_read	Library/altera_sim/altera_mf.v	/^   parameter lutram_single_port_fast_read = ((is_lutram == 1) && ((read_during_write_mode_port_a == "DONT_CARE") || (outdata_reg_a == "UNREGISTERED")) && (operation_mode == "SINGLE_PORT")) ? 1 : 0;$/;"	c
lvds_dffb_clk	Library/altera_sim/altera_mf.v	/^    wire lvds_dffb_clk;$/;"	n
lvds_dffc_clk	Library/altera_sim/altera_mf.v	/^    wire lvds_dffc_clk;$/;"	n
lvds_dffd_clk	Library/altera_sim/altera_mf.v	/^    wire lvds_dffd_clk;$/;"	n
m	Library/altera_sim/220model.v	/^    integer i, j, k, m, n;$/;"	r
m	Library/altera_sim/220model.v	/^    integer m;$/;"	r
m	Library/altera_sim/altera_mf.v	/^        integer m, ivalue;$/;"	r
m	Library/altera_sim/altera_mf.v	/^        integer m; $/;"	r
m	Library/altera_sim/altera_mf.v	/^        output m; $/;"	p
m	Library/altera_sim/altera_mf.v	/^    input m,n;$/;"	p
m	Library/altera_sim/altera_mf.v	/^    input tap_phase, m, n;$/;"	p
m	Library/altera_sim/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r
m	Library/altera_sim/altera_mf.v	/^    integer m, magnitude;$/;"	r
m	Library/altera_sim/altera_mf.v	/^    integer m,n, phase;$/;"	r
m	Library/altera_sim/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r
m	Library/altera_sim/altera_mf.v	/^    parameter m = 0;$/;"	c
m	Library/altera_sim/altera_mf.v	/^integer m;$/;"	r
m	Library/altera_sim/altera_mf.v	/^parameter   m                   = 0; \/\/ m must default to 0 in order for altpll to calculate advanced parameters for itself$/;"	c
m1	Library/altera_sim/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r
m2	Library/altera_sim/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r
m2	Library/altera_sim/altera_mf.v	/^    parameter m2 = 1;$/;"	c
m2	Library/altera_sim/altera_mf.v	/^parameter   m2                  = 1;$/;"	c
m2_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] m2_mode_val;$/;"	r
m2_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] m2_val;$/;"	r
m3	Library/altera_sim/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r
m4	Library/altera_sim/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r
m5	Library/altera_sim/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r
m6	Library/altera_sim/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r
m7	Library/altera_sim/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r
m8	Library/altera_sim/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r
m9	Library/altera_sim/altera_mf.v	/^    integer m1,m2,m3,m4,m5,m6,m7,m8,m9;$/;"	r
m_delay	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_delay;$/;"	r
m_hi	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_hi;$/;"	r
m_hi	Library/altera_sim/altera_mf.v	/^    reg [7:0] m_hi;$/;"	r
m_initial	Library/altera_sim/altera_mf.v	/^    parameter m_initial = 1;$/;"	c
m_initial	Library/altera_sim/altera_mf.v	/^parameter   m_initial           = 1;$/;"	c
m_initial_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_initial_val;$/;"	r
m_lo	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_lo;$/;"	r
m_lo	Library/altera_sim/altera_mf.v	/^    reg [7:0] m_lo;$/;"	r
m_mod	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
m_mod	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
m_mod	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
m_mod	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_mod;$/;"	r
m_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] m_mode_val;$/;"	r
m_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] m_mode_val[0:1];$/;"	r
m_mode_val_old	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] m_mode_val_old[0:1];$/;"	r
m_out	Library/altera_sim/altera_mf.v	/^        integer m_out;$/;"	r
m_ph	Library/altera_sim/altera_mf.v	/^    parameter m_ph = 0;$/;"	c
m_ph	Library/altera_sim/altera_mf.v	/^parameter   m_ph                = 0;$/;"	c
m_ph_val	Library/altera_sim/altera_mf.v	/^    integer   m_ph_val;$/;"	r
m_ph_val_old	Library/altera_sim/altera_mf.v	/^    integer   m_ph_val_old;$/;"	r
m_ph_val_orig	Library/altera_sim/altera_mf.v	/^    integer m_ph_val_orig;$/;"	r
m_ph_val_tmp	Library/altera_sim/altera_mf.v	/^    integer   m_ph_val_tmp;$/;"	r
m_test_source	Library/altera_sim/altera_mf.v	/^    parameter m_test_source  = -1;$/;"	c
m_test_source	Library/altera_sim/altera_mf.v	/^    parameter m_test_source = 5;$/;"	c
m_test_source	Library/altera_sim/altera_mf.v	/^parameter   m_test_source       = 5;$/;"	c
m_time_delay	Library/altera_sim/altera_mf.v	/^    input clk_time_delay, m_time_delay, n_time_delay;$/;"	p
m_time_delay	Library/altera_sim/altera_mf.v	/^    integer clk_time_delay, m_time_delay, n_time_delay;$/;"	r
m_time_delay	Library/altera_sim/altera_mf.v	/^    parameter m_time_delay = 0;$/;"	c
m_time_delay	Library/altera_sim/altera_mf.v	/^parameter   m_time_delay        = 0;$/;"	c
m_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_time_delay_val;$/;"	r
m_times_vco_period	Library/altera_sim/altera_mf.v	/^    integer m_times_vco_period;$/;"	r
m_times_vco_period	Library/altera_sim/altera_mf.v	/^    time m_times_vco_period;$/;"	r
m_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_val;$/;"	r
m_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_val[0:1];$/;"	r
m_val_old	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_val_old[0:1];$/;"	r
m_val_tmp	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_val_tmp;$/;"	r
m_val_tmp	Library/altera_sim/altera_mf.v	/^    reg [31:0] m_val_tmp[0:1];$/;"	r
m_value	Library/altera_sim/altera_mf.v	/^        integer m_value;$/;"	r
magnitude	Library/altera_sim/altera_mf.v	/^    integer m, magnitude;$/;"	r
mant_dataa	Library/altera_sim/altera_mf.v	/^    reg[width_man : 0] mant_dataa;$/;"	r
mant_datab	Library/altera_sim/altera_mf.v	/^    reg[width_man : 0] mant_datab;$/;"	r
mant_result	Library/altera_sim/altera_mf.v	/^    reg[(2 * width_man) + 1 : 0] mant_result;$/;"	r
mant_result_msb	Library/altera_sim/altera_mf.v	/^    reg mant_result_msb;$/;"	r
max_d_value	Library/altera_sim/altera_mf.v	/^    integer max_d_value;$/;"	r
max_denom	Library/altera_sim/altera_mf.v	/^        input max_denom;$/;"	p
max_denom	Library/altera_sim/altera_mf.v	/^        integer max_denom;$/;"	r
max_iter	Library/altera_sim/altera_mf.v	/^        parameter max_iter = 20;$/;"	c
max_m	Library/altera_sim/altera_mf.v	/^        parameter max_m = 511;$/;"	c
max_modulus	Library/altera_sim/220model.v	/^    reg  [lpm_width:0] max_modulus;$/;"	r
max_modulus	Library/altera_sim/altera_mf.v	/^    integer max_modulus;$/;"	r
max_n	Library/altera_sim/altera_mf.v	/^        parameter max_n = 511;$/;"	c
max_neg_abs	Library/altera_sim/altera_mf.v	/^    integer   max_neg_abs;$/;"	r
max_offset	Library/altera_sim/altera_mf.v	/^        parameter max_offset = 0.004;$/;"	c
max_pfd	Library/altera_sim/altera_mf.v	/^        parameter max_pfd = 720;$/;"	c
max_precision	Library/altera_sim/altera_mf.v	/^    `define max_precision (width+size+shift*(size-1)+30)    \/\/ Result will not overflow this size$/;"	c
max_vco	Library/altera_sim/altera_mf.v	/^        parameter max_vco = 1300;$/;"	c
max_vco	Library/altera_sim/altera_mf.v	/^        parameter max_vco = 1600; \/\/ max vco frequency. (in mHz)$/;"	c
maximum_depth	Library/altera_sim/altera_mf.v	/^    parameter maximum_depth                      = 0;$/;"	c
maximum_depth	Library/altera_sim/altera_mf.v	/^    parameter maximum_depth           = 0;    $/;"	c
maximum_depth	Library/altera_sim/altera_mf.v	/^    parameter maximum_depth    = 0;             \/\/ maximum segmented value of the RAM$/;"	c
maximum_depth	Library/altera_sim/altera_mf.v	/^    parameter maximum_depth = 2048;$/;"	c
mem_data	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] mem_data [0:NUM_WORDS-1];$/;"	r
mem_data	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] mem_data [lpm_numwords-1:0];$/;"	r
mem_data	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] mem_data [(1<<lpm_widthad)-1:0];$/;"	r
mem_data	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] mem_data [(1<<lpm_widthu)-1:0];$/;"	r
mem_data	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] mem_data [(1<<lpm_widthu):0];$/;"	r
mem_data	Library/altera_sim/altera_mf.v	/^    reg  [width-1:0]       mem_data [(1<<widthad)-1:0];$/;"	r
mem_data	Library/altera_sim/altera_mf.v	/^    reg [lpm_width-1:0] mem_data [(1<<lpm_widthu)-1:0];$/;"	r
mem_data	Library/altera_sim/altera_mf.v	/^    reg [lpm_width-1:0] mem_data [(1<<lpm_widthu):0];$/;"	r
mem_data	Library/altera_sim/altera_mf.v	/^    reg [lpm_width_r-1:0] mem_data [(1<<FIFO_DEPTH) + WIDTH_RATIO : 0];$/;"	r
mem_data	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] mem_data [0:(1<<widthad)-1];$/;"	r
mem_data	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] mem_data [0:(1<<widthad_a)-1];$/;"	r
mem_data2	Library/altera_sim/altera_mf.v	/^    reg [lpm_width-1:0] mem_data2 [(1<<lpm_widthu)-1:0];$/;"	r
mem_data_b	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] mem_data_b [0:(1<<widthad_b)-1];$/;"	r
mem_output	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] mem_output;$/;"	r
mem_output_at_inclock	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] mem_output_at_inclock;$/;"	r
mem_output_at_outclock	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] mem_output_at_outclock;$/;"	r
memenab	Library/altera_sim/220model.v	/^    input  memenab;$/;"	p
memenab	Library/altera_sim/220model.v	/^    tri1 memenab;$/;"	n
memory_data1	Library/altera_sim/220model.v	/^    reg [`LPM_MAX_WIDTH : 0] memory_data1, memory_data2;$/;"	r
memory_data1	Library/altera_sim/altera_mf.v	/^    reg [`MAX_WIDTH : 0] memory_data1, memory_data2;$/;"	r
memory_data2	Library/altera_sim/220model.v	/^    reg [`LPM_MAX_WIDTH : 0] memory_data1, memory_data2;$/;"	r
memory_data2	Library/altera_sim/altera_mf.v	/^    reg [`MAX_WIDTH : 0] memory_data1, memory_data2;$/;"	r
memory_depth	Library/altera_sim/220model.v	/^    integer memory_width, memory_depth;$/;"	r
memory_depth	Library/altera_sim/altera_mf.v	/^    integer memory_width, memory_depth;$/;"	r
memory_width	Library/altera_sim/220model.v	/^    integer memory_width, memory_depth;$/;"	r
memory_width	Library/altera_sim/altera_mf.v	/^    integer memory_width, memory_depth;$/;"	r
metastable_event	Library/altera_sim/altera_mf.v	/^    event metastable_event; \/\/ hook for debug monitoring$/;"	e
min_pfd	Library/altera_sim/altera_mf.v	/^        parameter min_pfd = 5;$/;"	c
min_vco	Library/altera_sim/altera_mf.v	/^        parameter min_vco = 300;  \/\/ min vco frequency. (in mHz)$/;"	c
min_vco	Library/altera_sim/altera_mf.v	/^        parameter min_vco = 300;$/;"	c
mode	Library/altera_sim/altera_mf.v	/^    input [8*6:1] mode;$/;"	p
mode	Library/altera_sim/altera_mf.v	/^    input mode;$/;"	p
mode	Library/altera_sim/altera_mf.v	/^    integer mode;$/;"	r
modulus	Library/altera_sim/altera_mf.v	/^    input [31:0] modulus;$/;"	p
modulus	Library/altera_sim/altera_mf.v	/^    integer modulus;$/;"	r
msb	Library/altera_sim/altera_mf.v	/^    reg msb;$/;"	r
msb_aligned_result	Library/altera_sim/altera_mf.v	/^    wire [`max_precision-1:0] msb_aligned_result;$/;"	n
msg_code	Library/altera_sim/altera_mf.v	/^    input msg_code;$/;"	p
msg_code	Library/altera_sim/altera_mf.v	/^    integer msg_code;$/;"	r
msw_subtract	Library/altera_sim/altera_mf.v	/^    parameter msw_subtract = "NO";  \/\/ or "YES"$/;"	c
mult01_round	Library/altera_sim/altera_mf.v	/^    input mult01_round;$/;"	p
mult01_round_aclr	Library/altera_sim/altera_mf.v	/^    parameter mult01_round_aclr                     = "ACLR3";$/;"	c
mult01_round_pre	Library/altera_sim/altera_mf.v	/^    wire mult01_round_pre;$/;"	n
mult01_round_reg	Library/altera_sim/altera_mf.v	/^    reg mult01_round_reg;$/;"	r
mult01_round_register	Library/altera_sim/altera_mf.v	/^    parameter mult01_round_register                 = "CLOCK0";$/;"	c
mult01_round_wire	Library/altera_sim/altera_mf.v	/^    wire mult01_round_wire;$/;"	n
mult01_round_wire_clk	Library/altera_sim/altera_mf.v	/^    wire mult01_round_wire_clk;$/;"	n
mult01_round_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 mult01_round_wire_clr;$/;"	n
mult01_round_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 mult01_round_wire_en;$/;"	n
mult01_saturate_pre	Library/altera_sim/altera_mf.v	/^    wire mult01_saturate_pre;$/;"	n
mult01_saturate_reg	Library/altera_sim/altera_mf.v	/^    reg mult01_saturate_reg;$/;"	r
mult01_saturate_wire	Library/altera_sim/altera_mf.v	/^    wire mult01_saturate_wire;$/;"	n
mult01_saturate_wire_clk	Library/altera_sim/altera_mf.v	/^    wire mult01_saturate_wire_clk;$/;"	n
mult01_saturate_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 mult01_saturate_wire_clr;$/;"	n
mult01_saturate_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 mult01_saturate_wire_en;$/;"	n
mult01_saturation	Library/altera_sim/altera_mf.v	/^    input mult01_saturation;$/;"	p
mult01_saturation_aclr	Library/altera_sim/altera_mf.v	/^    parameter mult01_saturation_aclr                = "ACLR3";$/;"	c
mult01_saturation_register	Library/altera_sim/altera_mf.v	/^    parameter mult01_saturation_register            = "CLOCK0";$/;"	c
mult0_is_saturated	Library/altera_sim/altera_mf.v	/^    output mult0_is_saturated;$/;"	p
mult0_result	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult0_result;$/;"	r
mult0_round_out	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult0_round_out;$/;"	r
mult0_saturate_out	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult0_saturate_out;$/;"	r
mult0_saturate_overflow	Library/altera_sim/altera_mf.v	/^    reg mult0_saturate_overflow;$/;"	r
mult0_saturate_overflow_stat	Library/altera_sim/altera_mf.v	/^    reg mult0_saturate_overflow_stat;$/;"	r
mult0_source_scanin_en	Library/altera_sim/altera_mf.v	/^    tri0 mult0_source_scanin_en;$/;"	n
mult1_is_saturated	Library/altera_sim/altera_mf.v	/^    output mult1_is_saturated;$/;"	p
mult1_result	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b) -1 : 0] mult1_result;$/;"	r
mult1_round_out	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult1_round_out;$/;"	r
mult1_saturate_out	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult1_saturate_out;$/;"	r
mult1_saturate_overflow	Library/altera_sim/altera_mf.v	/^    reg mult1_saturate_overflow;$/;"	r
mult1_saturate_overflow_stat	Library/altera_sim/altera_mf.v	/^    reg mult1_saturate_overflow_stat;$/;"	r
mult1_source_scanin_en	Library/altera_sim/altera_mf.v	/^    tri0 mult1_source_scanin_en;$/;"	n
mult23_round	Library/altera_sim/altera_mf.v	/^    input mult23_round;$/;"	p
mult23_round_aclr	Library/altera_sim/altera_mf.v	/^    parameter mult23_round_aclr                     = "ACLR3";$/;"	c
mult23_round_pre	Library/altera_sim/altera_mf.v	/^    wire mult23_round_pre;$/;"	n
mult23_round_reg	Library/altera_sim/altera_mf.v	/^    reg mult23_round_reg;$/;"	r
mult23_round_register	Library/altera_sim/altera_mf.v	/^    parameter mult23_round_register                 = "CLOCK0";$/;"	c
mult23_round_wire	Library/altera_sim/altera_mf.v	/^    wire mult23_round_wire;$/;"	n
mult23_round_wire_clk	Library/altera_sim/altera_mf.v	/^    wire mult23_round_wire_clk;$/;"	n
mult23_round_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 mult23_round_wire_clr;$/;"	n
mult23_round_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 mult23_round_wire_en;$/;"	n
mult23_saturate_pre	Library/altera_sim/altera_mf.v	/^    wire mult23_saturate_pre;$/;"	n
mult23_saturate_reg	Library/altera_sim/altera_mf.v	/^    reg mult23_saturate_reg;$/;"	r
mult23_saturate_wire	Library/altera_sim/altera_mf.v	/^    wire mult23_saturate_wire;$/;"	n
mult23_saturate_wire_clk	Library/altera_sim/altera_mf.v	/^    wire mult23_saturate_wire_clk;$/;"	n
mult23_saturate_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 mult23_saturate_wire_clr;$/;"	n
mult23_saturate_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 mult23_saturate_wire_en;$/;"	n
mult23_saturation	Library/altera_sim/altera_mf.v	/^    input mult23_saturation;$/;"	p
mult23_saturation_aclr	Library/altera_sim/altera_mf.v	/^    parameter mult23_saturation_aclr                = "ACLR3";$/;"	c
mult23_saturation_register	Library/altera_sim/altera_mf.v	/^    parameter mult23_saturation_register            = "CLOCK0";$/;"	c
mult2_is_saturated	Library/altera_sim/altera_mf.v	/^    output mult2_is_saturated;$/;"	p
mult2_result	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b) -1 : 0] mult2_result;$/;"	r
mult2_round_out	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult2_round_out;$/;"	r
mult2_saturate_out	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult2_saturate_out;$/;"	r
mult2_saturate_overflow	Library/altera_sim/altera_mf.v	/^    reg mult2_saturate_overflow;$/;"	r
mult2_saturate_overflow_stat	Library/altera_sim/altera_mf.v	/^    reg mult2_saturate_overflow_stat;$/;"	r
mult2_source_scanin_en	Library/altera_sim/altera_mf.v	/^    tri0 mult2_source_scanin_en;$/;"	n
mult3_is_saturated	Library/altera_sim/altera_mf.v	/^    output mult3_is_saturated; $/;"	p
mult3_result	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b) -1 : 0] mult3_result;$/;"	r
mult3_round_out	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult3_round_out;$/;"	r
mult3_saturate_out	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 3) -1 : 0] mult3_saturate_out;$/;"	r
mult3_saturate_overflow	Library/altera_sim/altera_mf.v	/^    reg mult3_saturate_overflow;$/;"	r
mult3_saturate_overflow_stat	Library/altera_sim/altera_mf.v	/^    reg mult3_saturate_overflow_stat;$/;"	r
mult3_source_scanin_en	Library/altera_sim/altera_mf.v	/^    tri0 mult3_source_scanin_en;$/;"	n
mult_a_int	Library/altera_sim/altera_mf.v	/^    reg [int_width_a - 1 : 0] mult_a_int;$/;"	r
mult_a_pre	Library/altera_sim/altera_mf.v	/^    wire [4 * int_width_a -1 : 0] mult_a_pre;$/;"	n
mult_a_reg	Library/altera_sim/altera_mf.v	/^    reg  [4 * int_width_a -1 : 0] mult_a_reg;$/;"	r
mult_a_reg	Library/altera_sim/altera_mf.v	/^    reg [int_width_a - 1 : 0] mult_a_reg;$/;"	r
mult_a_tmp	Library/altera_sim/altera_mf.v	/^    reg [int_width_a -1 : 0] mult_a_tmp;$/;"	r
mult_a_wire	Library/altera_sim/altera_mf.v	/^    wire  [4 * int_width_a -1 : 0] mult_a_wire;$/;"	n
mult_a_wire	Library/altera_sim/altera_mf.v	/^    wire [int_width_a -1 :0] mult_a_wire;$/;"	n
mult_b_int	Library/altera_sim/altera_mf.v	/^    reg [int_width_b -1 :0] mult_b_int;$/;"	r
mult_b_pre	Library/altera_sim/altera_mf.v	/^    wire [4 * int_width_b -1 : 0] mult_b_pre;$/;"	n
mult_b_pre_temp	Library/altera_sim/altera_mf.v	/^    wire [int_width_b - 1: 0] mult_b_pre_temp;$/;"	n
mult_b_pre_width	Library/altera_sim/altera_mf.v	/^    parameter mult_b_pre_width = int_width_b + 19;$/;"	c
mult_b_reg	Library/altera_sim/altera_mf.v	/^    reg  [4 * int_width_b -1 : 0] mult_b_reg;$/;"	r
mult_b_reg	Library/altera_sim/altera_mf.v	/^    reg [int_width_b -1 :0] mult_b_reg;$/;"	r
mult_b_tmp	Library/altera_sim/altera_mf.v	/^    reg [int_width_b -1 : 0] mult_b_tmp;$/;"	r
mult_b_wire	Library/altera_sim/altera_mf.v	/^    wire  [4 * int_width_b -1 : 0] mult_b_wire;$/;"	n
mult_b_wire	Library/altera_sim/altera_mf.v	/^    wire [int_width_b -1 :0] mult_b_wire;$/;"	n
mult_c_pre	Library/altera_sim/altera_mf.v	/^    wire [int_width_c -1 : 0] mult_c_pre;$/;"	n
mult_c_reg	Library/altera_sim/altera_mf.v	/^    reg  [int_width_c -1 : 0] mult_c_reg;$/;"	r
mult_c_wire	Library/altera_sim/altera_mf.v	/^    wire  [4 * int_width_c -1 : 0] mult_c_wire;$/;"	n
mult_final_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_a + int_width_b -1 : 0] mult_final_out;$/;"	r
mult_full	Library/altera_sim/altera_mf.v	/^    reg [5 + int_width_a + int_width_b + width_upper_data : 0] mult_full;$/;"	r
mult_is_saturate_vec	Library/altera_sim/altera_mf.v	/^    wire [3 : 0] mult_is_saturate_vec;$/;"	n
mult_is_saturated	Library/altera_sim/altera_mf.v	/^    output mult_is_saturated;$/;"	p
mult_is_saturated_int	Library/altera_sim/altera_mf.v	/^    reg mult_is_saturated_int;$/;"	r
mult_is_saturated_latent	Library/altera_sim/altera_mf.v	/^    tri0 mult_is_saturated_latent;$/;"	n
mult_is_saturated_pipe	Library/altera_sim/altera_mf.v	/^    reg [extra_accumulator_latency : 0] mult_is_saturated_pipe;$/;"	r
mult_is_saturated_reg	Library/altera_sim/altera_mf.v	/^    reg mult_is_saturated_reg;$/;"	r
mult_is_saturated_wire	Library/altera_sim/altera_mf.v	/^    tri0 mult_is_saturated_wire;$/;"	n
mult_out_latent	Library/altera_sim/altera_mf.v	/^    wire [int_width_a + int_width_b -1 : 0] mult_out_latent;$/;"	n
mult_pipe	Library/altera_sim/altera_mf.v	/^    reg [5 + int_width_a + int_width_b + width_upper_data : 0] mult_pipe [extra_multiplier_latency:0];$/;"	r
mult_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire mult_pipe_wire_clk; $/;"	n
mult_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 mult_pipe_wire_clr;$/;"	n
mult_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 mult_pipe_wire_en; $/;"	n
mult_res	Library/altera_sim/altera_mf.v	/^    reg [int_width_a + int_width_b - 1 : 0] mult_res;$/;"	r
mult_res_0	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_0;$/;"	r
mult_res_1	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_1;$/;"	r
mult_res_2	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_2;$/;"	r
mult_res_3	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_3;$/;"	r
mult_res_ext	Library/altera_sim/altera_mf.v	/^    reg  [2*int_width_result : 0] mult_res_ext;$/;"	r
mult_res_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_result -1 : 0] mult_res_out;$/;"	r
mult_res_pad	Library/altera_sim/altera_mf.v	/^    parameter mult_res_pad = (int_width_result > int_width_a + int_width_b)? (int_width_result - int_width_a - int_width_b) :$/;"	c
mult_res_reg	Library/altera_sim/altera_mf.v	/^    reg  [4 * (int_width_a + int_width_b) -1:0] mult_res_reg;$/;"	r
mult_res_reg_0	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_reg_0;$/;"	r
mult_res_reg_2	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] mult_res_reg_2;$/;"	r
mult_res_temp	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b - 1) :0] mult_res_temp;$/;"	r
mult_res_wire	Library/altera_sim/altera_mf.v	/^    wire  [4 * (int_width_a + int_width_b) -1:0] mult_res_wire;$/;"	n
mult_result	Library/altera_sim/altera_mf.v	/^    reg [int_width_a + int_width_b -1 : 0] mult_result;$/;"	r
mult_round	Library/altera_sim/altera_mf.v	/^    input mult_round;$/;"	p
mult_round	Library/altera_sim/altera_mf.v	/^    tri0 mult_round;$/;"	n
mult_round_aclr	Library/altera_sim/altera_mf.v	/^    parameter mult_round_aclr = "ACLR3";$/;"	c
mult_round_for_ini	Library/altera_sim/altera_mf.v	/^    parameter mult_round_for_ini = ((multiplier_rounding == "NO")? 0 : (int_width_a + int_width_b - 18));$/;"	c
mult_round_int	Library/altera_sim/altera_mf.v	/^    wire mult_round_int;$/;"	n
mult_round_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_a + int_width_b -1 : 0] mult_round_out;$/;"	r
mult_round_reg	Library/altera_sim/altera_mf.v	/^    parameter mult_round_reg = "CLOCK0";$/;"	c
mult_round_tmp	Library/altera_sim/altera_mf.v	/^    reg  mult_round_tmp;$/;"	r
mult_round_wire_clk	Library/altera_sim/altera_mf.v	/^    wire mult_round_wire_clk;$/;"	n
mult_round_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 mult_round_wire_clr;$/;"	n
mult_round_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 mult_round_wire_en;$/;"	n
mult_saturate_out	Library/altera_sim/altera_mf.v	/^    reg [int_width_a + int_width_b -1 : 0] mult_saturate_out;$/;"	r
mult_saturate_overflow	Library/altera_sim/altera_mf.v	/^    reg mult_saturate_overflow;$/;"	r
mult_saturate_overflow_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg [3 : 0] mult_saturate_overflow_pipe_reg;$/;"	r
mult_saturate_overflow_reg	Library/altera_sim/altera_mf.v	/^    reg [3 : 0] mult_saturate_overflow_reg;$/;"	r
mult_saturate_overflow_vec	Library/altera_sim/altera_mf.v	/^    wire [3 : 0] mult_saturate_overflow_vec;$/;"	n
mult_saturation	Library/altera_sim/altera_mf.v	/^    input mult_saturation;$/;"	p
mult_saturation	Library/altera_sim/altera_mf.v	/^    tri0 mult_saturation;$/;"	n
mult_saturation_aclr	Library/altera_sim/altera_mf.v	/^    parameter mult_saturation_aclr = "ACLR3";$/;"	c
mult_saturation_int	Library/altera_sim/altera_mf.v	/^    wire mult_saturation_int;$/;"	n
mult_saturation_reg	Library/altera_sim/altera_mf.v	/^    parameter mult_saturation_reg = "CLOCK0";$/;"	c
mult_saturation_tmp	Library/altera_sim/altera_mf.v	/^    reg  mult_saturation_tmp;$/;"	r
mult_saturation_wire_clk	Library/altera_sim/altera_mf.v	/^    wire mult_saturation_wire_clk;$/;"	n
mult_saturation_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 mult_saturation_wire_clr;$/;"	n
mult_saturation_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 mult_saturation_wire_en;$/;"	n
mult_signed	Library/altera_sim/altera_mf.v	/^    reg mult_signed;$/;"	r
mult_signed_latent	Library/altera_sim/altera_mf.v	/^    wire mult_signed_latent;$/;"	n
mult_signed_out	Library/altera_sim/altera_mf.v	/^    reg mult_signed_out;$/;"	r
multi_clock	Library/altera_sim/altera_mf.v	/^    parameter multi_clock = "OFF";$/;"	c
multiplier	Library/altera_sim/altera_mf.v	/^        input [32 : 0] multiplier;$/;"	p
multiplier01_rounding	Library/altera_sim/altera_mf.v	/^    parameter multiplier01_rounding = "NO";$/;"	c
multiplier01_saturation	Library/altera_sim/altera_mf.v	/^    parameter multiplier01_saturation = "NO";$/;"	c
multiplier1_direction	Library/altera_sim/altera_mf.v	/^    parameter multiplier1_direction		= "UNUSED";$/;"	c
multiplier1_direction	Library/altera_sim/altera_mf.v	/^    parameter multiplier1_direction = "UNUSED";$/;"	c
multiplier23_rounding	Library/altera_sim/altera_mf.v	/^    parameter multiplier23_rounding = "NO";$/;"	c
multiplier23_saturation	Library/altera_sim/altera_mf.v	/^    parameter multiplier23_saturation = "NO";$/;"	c
multiplier3_direction	Library/altera_sim/altera_mf.v	/^    parameter multiplier3_direction		= "UNUSED";$/;"	c
multiplier3_direction	Library/altera_sim/altera_mf.v	/^    parameter multiplier3_direction = "UNUSED";$/;"	c
multiplier_aclr	Library/altera_sim/altera_mf.v	/^    parameter multiplier_aclr           = "ACLR3";$/;"	c
multiplier_aclr0	Library/altera_sim/altera_mf.v	/^    parameter multiplier_aclr0     = "ACLR3";$/;"	c
multiplier_aclr1	Library/altera_sim/altera_mf.v	/^    parameter multiplier_aclr1     = "ACLR3";$/;"	c
multiplier_aclr2	Library/altera_sim/altera_mf.v	/^    parameter multiplier_aclr2     = "ACLR3";$/;"	c
multiplier_aclr3	Library/altera_sim/altera_mf.v	/^    parameter multiplier_aclr3     = "ACLR3";$/;"	c
multiplier_reg	Library/altera_sim/altera_mf.v	/^    parameter multiplier_reg            = "CLOCK0";$/;"	c
multiplier_reg0_wire_clk	Library/altera_sim/altera_mf.v	/^    wire multiplier_reg0_wire_clk;$/;"	n
multiplier_reg0_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 multiplier_reg0_wire_clr;$/;"	n
multiplier_reg0_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 multiplier_reg0_wire_en;$/;"	n
multiplier_reg1_wire_clk	Library/altera_sim/altera_mf.v	/^    wire multiplier_reg1_wire_clk;$/;"	n
multiplier_reg1_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 multiplier_reg1_wire_clr;$/;"	n
multiplier_reg1_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 multiplier_reg1_wire_en;$/;"	n
multiplier_reg2_wire_clk	Library/altera_sim/altera_mf.v	/^    wire multiplier_reg2_wire_clk;$/;"	n
multiplier_reg2_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 multiplier_reg2_wire_clr;$/;"	n
multiplier_reg2_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 multiplier_reg2_wire_en;$/;"	n
multiplier_reg3_wire_clk	Library/altera_sim/altera_mf.v	/^    wire multiplier_reg3_wire_clk;$/;"	n
multiplier_reg3_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 multiplier_reg3_wire_clr;$/;"	n
multiplier_reg3_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 multiplier_reg3_wire_en;$/;"	n
multiplier_register0	Library/altera_sim/altera_mf.v	/^    parameter multiplier_register0 = "CLOCK0";$/;"	c
multiplier_register1	Library/altera_sim/altera_mf.v	/^    parameter multiplier_register1 = "CLOCK0";$/;"	c
multiplier_register2	Library/altera_sim/altera_mf.v	/^    parameter multiplier_register2 = "CLOCK0";$/;"	c
multiplier_register3	Library/altera_sim/altera_mf.v	/^    parameter multiplier_register3 = "CLOCK0";$/;"	c
multiplier_rounding	Library/altera_sim/altera_mf.v	/^    parameter multiplier_rounding = "NO";$/;"	c
multiplier_saturation	Library/altera_sim/altera_mf.v	/^    parameter multiplier_saturation = "NO";$/;"	c
multiplier_wire_clk	Library/altera_sim/altera_mf.v	/^    wire multiplier_wire_clk;$/;"	n
multiplier_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 multiplier_wire_clr;$/;"	n
multiplier_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 multiplier_wire_en;$/;"	n
my_rem	Library/altera_sim/altera_mf.v	/^    integer my_rem;$/;"	r
n	Library/altera_sim/220model.v	/^    integer i, j, k, m, n;$/;"	r
n	Library/altera_sim/altera_mf.v	/^        integer n;$/;"	r
n	Library/altera_sim/altera_mf.v	/^        output n; $/;"	p
n	Library/altera_sim/altera_mf.v	/^    input m,n;$/;"	p
n	Library/altera_sim/altera_mf.v	/^    input tap_phase, m, n;$/;"	p
n	Library/altera_sim/altera_mf.v	/^    integer i, j, k, m, n;$/;"	r
n	Library/altera_sim/altera_mf.v	/^    integer m,n, phase;$/;"	r
n	Library/altera_sim/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r
n	Library/altera_sim/altera_mf.v	/^    parameter n = 1;$/;"	c
n	Library/altera_sim/altera_mf.v	/^parameter   n                   = 1;$/;"	c
n2	Library/altera_sim/altera_mf.v	/^    parameter n2 = 1;$/;"	c
n2	Library/altera_sim/altera_mf.v	/^parameter   n2                  = 1;$/;"	c
n2_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] n2_mode_val;$/;"	r
n2_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] n2_val;$/;"	r
nState	Library/altera_sim/altera_mf.v	/^    reg [ 4 : 0 ] nState;$/;"	r
n_cntr_inclk	Library/altera_sim/altera_mf.v	/^    wire n_cntr_inclk;$/;"	n
n_flash	Library/altera_sim/altera_mf.v	/^    parameter    n_flash    =    1;$/;"	c
n_hi	Library/altera_sim/altera_mf.v	/^    reg [7:0] n_hi;$/;"	r
n_lo	Library/altera_sim/altera_mf.v	/^    reg [7:0] n_lo;$/;"	r
n_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] n_mode_val;$/;"	r
n_mode_val	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] n_mode_val[0:1];$/;"	r
n_mode_val_old	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] n_mode_val_old[0:1];$/;"	r
n_out	Library/altera_sim/altera_mf.v	/^        integer n_out;$/;"	r
n_time_delay	Library/altera_sim/altera_mf.v	/^    input clk_time_delay, m_time_delay, n_time_delay;$/;"	p
n_time_delay	Library/altera_sim/altera_mf.v	/^    integer clk_time_delay, m_time_delay, n_time_delay;$/;"	r
n_time_delay	Library/altera_sim/altera_mf.v	/^    parameter n_time_delay = 0;$/;"	c
n_time_delay	Library/altera_sim/altera_mf.v	/^parameter   n_time_delay        = 0;$/;"	c
n_time_delay_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] n_time_delay_val;$/;"	r
n_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] n_val;$/;"	r
n_val	Library/altera_sim/altera_mf.v	/^    reg [31:0] n_val[0:1];$/;"	r
n_val_old	Library/altera_sim/altera_mf.v	/^    reg [31:0] n_val_old[0:1];$/;"	r
n_val_tmp	Library/altera_sim/altera_mf.v	/^    reg [31:0] n_val_tmp;$/;"	r
nan	Library/altera_sim/altera_mf.v	/^    output nan;$/;"	p
nan_bit	Library/altera_sim/altera_mf.v	/^    reg nan_bit;$/;"	r
nan_dataa	Library/altera_sim/altera_mf.v	/^    reg nan_dataa;$/;"	r
nan_datab	Library/altera_sim/altera_mf.v	/^    reg nan_datab;$/;"	r
nan_pipe	Library/altera_sim/altera_mf.v	/^    reg[LATENCY : 0] nan_pipe;$/;"	r
nand_size	Library/altera_sim/altera_mf.v	/^    parameter    nand_size    =    67108864;$/;"	c
nce_l0	Library/altera_sim/altera_mf.v	/^    wire nce_l0;$/;"	n
nce_l1	Library/altera_sim/altera_mf.v	/^    wire nce_l1;$/;"	n
nce_temp	Library/altera_sim/altera_mf.v	/^    wire nce_temp;$/;"	n
neg_a	Library/altera_sim/altera_mf.v	/^        reg neg_a;$/;"	r
neg_a	Library/altera_sim/altera_mf.v	/^    reg neg_a;$/;"	r
neg_b	Library/altera_sim/altera_mf.v	/^        reg neg_b;$/;"	r
neg_b	Library/altera_sim/altera_mf.v	/^    reg neg_b;$/;"	r
negedge_count	Library/altera_sim/altera_mf.v	/^    integer negedge_count;$/;"	r
negedge_detect	Library/rtl_logic/edge_detect.v	/^module negedge_detect$/;"	m
new_data	Library/altera_sim/altera_mf.v	/^    integer                new_data;$/;"	r
new_dataa_int	Library/altera_sim/altera_mf.v	/^    tri0  [4 * int_width_a -1 : 0] new_dataa_int;$/;"	n
new_datab_int	Library/altera_sim/altera_mf.v	/^    tri0  [4 * int_width_b -1 : 0] new_datab_int;$/;"	n
new_divisor	Library/altera_sim/altera_mf.v	/^    integer   new_divisor;$/;"	r
new_m_times_vco_period	Library/altera_sim/altera_mf.v	/^    integer new_m_times_vco_period;$/;"	r
new_m_times_vco_period	Library/altera_sim/altera_mf.v	/^    time new_m_times_vco_period;$/;"	r
new_mode	Library/altera_sim/altera_mf.v	/^    reg [8*6:1] new_mode;$/;"	r
new_multiplier	Library/altera_sim/altera_mf.v	/^    integer new_multiplier;$/;"	r
new_read_data	Library/altera_sim/altera_mf.v	/^    wire [width-1:0] new_read_data;$/;"	n
next_clk_check	Library/altera_sim/altera_mf.v	/^reg [1:0] next_clk_check;$/;"	r
next_din_s1	Library/altera_sim/altera_mf.v	/^    wire  next_din_s1;$/;"	n
next_st	User/Verilog/led_top.v	/^reg	[4:0]										next_st;$/;"	r
next_vco_sched_time	Library/altera_sim/altera_mf.v	/^    time    next_vco_sched_time;$/;"	r
nflash_mfc	Library/altera_sim/altera_mf.v	/^    parameter    nflash_mfc    =    "NUMONYX";$/;"	c
ni	Library/altera_sim/altera_mf.v	/^    integer ni;$/;"	r
nn	Library/altera_sim/220model.v	/^    integer off_addr, nn, aaaa, tt, cc, aah, aal, dd, sum ;$/;"	r
nn	Library/altera_sim/220model.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
nn	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
nn	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
no_multiply	Library/altera_sim/altera_mf.v	/^    reg no_multiply;$/;"	r
no_rounding	Library/altera_sim/altera_mf.v	/^    reg no_rounding;$/;"	r
no_warn	Library/altera_sim/altera_mf.v	/^    reg no_warn;$/;"	r
noe	Library/altera_sim/altera_mf.v	/^    input    noe;$/;"	p
non_50_duty_cycle_is_valid	Library/altera_sim/altera_mf.v	/^    reg non_50_duty_cycle_is_valid;$/;"	r
normal_mode	Library/altera_sim/altera_mf.v	/^    parameter    normal_mode    =    1;$/;"	c
not_denom	Library/altera_sim/220model.v	/^    reg [lpm_widthd-1:0] not_denom;$/;"	r
not_numer	Library/altera_sim/220model.v	/^    reg [lpm_widthn-1:0] not_numer;$/;"	r
nrb_addr	Library/altera_sim/altera_mf.v	/^    parameter    nrb_addr    =    65667072;$/;"	c
num	Library/altera_sim/altera_mf.v	/^        integer num;$/;"	r
num_bit_mult0	Library/altera_sim/altera_mf.v	/^    integer num_bit_mult0;$/;"	r
num_bit_mult1	Library/altera_sim/altera_mf.v	/^    integer num_bit_mult1;$/;"	r
num_bit_mult2	Library/altera_sim/altera_mf.v	/^    integer num_bit_mult2;$/;"	r
num_bit_mult3	Library/altera_sim/altera_mf.v	/^    integer num_bit_mult3;$/;"	r
num_corrupt_bits	Library/altera_sim/altera_mf.v	/^    reg [1 : 0] num_corrupt_bits [number_of_channels -1 : 0];$/;"	r
num_corrupt_bits	Library/altera_sim/altera_mf.v	/^    reg [1 : 0] num_corrupt_bits;$/;"	r
num_mult	Library/altera_sim/altera_mf.v	/^    integer num_mult;$/;"	r
num_output_cntrs	Library/altera_sim/altera_mf.v	/^    integer num_output_cntrs;$/;"	r
num_phase_taps	Library/altera_sim/altera_mf.v	/^    parameter num_phase_taps = 8;$/;"	c
num_stor	Library/altera_sim/altera_mf.v	/^    integer num_stor;$/;"	r
number_of_channels	Library/altera_sim/altera_mf.v	/^        parameter number_of_channels = 1;$/;"	c
number_of_channels	Library/altera_sim/altera_mf.v	/^    parameter number_of_channels = 1;$/;"	c
number_of_channels	Library/altera_sim/altera_mf.v	/^  parameter number_of_channels = 5,$/;"	c
number_of_multipliers	Library/altera_sim/altera_mf.v	/^    parameter number_of_multipliers		= 1;$/;"	c
number_of_multipliers	Library/altera_sim/altera_mf.v	/^    parameter number_of_multipliers = 1;$/;"	c
number_of_taps	Library/altera_sim/altera_mf.v	/^    parameter number_of_taps = 4;   \/\/ Specifies the number of regularly spaced$/;"	c
numer	Library/altera_sim/220model.v	/^    input  [lpm_widthn-1:0] numer;$/;"	p
numerator	Library/altera_sim/altera_mf.v	/^        input numerator;$/;"	p
numerator	Library/altera_sim/altera_mf.v	/^        integer numerator;$/;"	r
numwords	Library/altera_sim/altera_mf.v	/^    parameter numwords         = 0;             \/\/ words stored in memory$/;"	c
numwords	Library/altera_sim/altera_mf.v	/^    parameter numwords = 0;$/;"	c
numwords_a	Library/altera_sim/altera_mf.v	/^    parameter numwords_a       = 0;$/;"	c
numwords_b	Library/altera_sim/altera_mf.v	/^    parameter numwords_b                = 0;$/;"	c
o	Library/altera_sim/altera_mf.v	/^    output o;$/;"	p
o	Library/altera_sim/altera_mf.v	/^    reg    o;$/;"	r
o_avmm_sreaddata	Library/altera_sim/altera_mf.v	/^  output [avmm_slave_rdata_width-1:0] o_avmm_sreaddata,$/;"	p
o_dprio_addr	Library/altera_sim/altera_mf.v	/^  output [dprio_addr_width-1:0] o_dprio_addr,$/;"	p
o_dprio_data	Library/altera_sim/altera_mf.v	/^  output [dprio_data_width-1:0] o_dprio_data$/;"	p
o_dprio_rden	Library/altera_sim/altera_mf.v	/^  output                        o_dprio_rden,$/;"	p
o_dprio_wren	Library/altera_sim/altera_mf.v	/^  output                        o_dprio_wren,$/;"	p
o_quad_address	Library/altera_sim/altera_mf.v	/^  output [8:0] o_quad_address, \/\/ output to altgx_reconfig$/;"	p
o_reconfig_busy	Library/altera_sim/altera_mf.v	/^  output       o_reconfig_busy,$/;"	p
oe	Library/altera_sim/altera_mf.v	/^    input oe;$/;"	p
oe	Library/altera_sim/altera_mf.v	/^input oe;$/;"	p
oe	Library/altera_sim/altera_mf.v	/^tri1 oe;   \/\/ default oe to 1$/;"	n
oe	Library/altera_sim/altera_mf.v	/^tri1 oe;$/;"	n
oe_out	Library/altera_sim/altera_mf.v	/^output [width-1:0] oe_out;$/;"	p
oe_reg	Library/altera_sim/altera_mf.v	/^parameter oe_reg = "UNUSED";$/;"	c
oe_reg_ext	Library/altera_sim/altera_mf.v	/^reg  oe_reg_ext;$/;"	r
oe_rgd	Library/altera_sim/altera_mf.v	/^reg  oe_rgd;$/;"	r
off_addr	Library/altera_sim/220model.v	/^    integer off_addr, nn, aaaa, tt, cc, aah, aal, dd, sum ;$/;"	r
off_addr	Library/altera_sim/220model.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
off_addr	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
off_addr	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
offset	Library/altera_sim/altera_mf.v	/^    integer offset;$/;"	r
offsets_pden_rd	Library/altera_sim/altera_mf.v	/^	parameter offsets_pden_rd	= 5'd3;$/;"	c
offsets_pden_wr	Library/altera_sim/altera_mf.v	/^	parameter offsets_pden_wr	= 5'd4;$/;"	c
ofp	Library/altera_sim/220model.v	/^    integer ifp, ofp, r, r2;$/;"	r
ofp	Library/altera_sim/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r
old_m_value	Library/altera_sim/altera_mf.v	/^        integer old_m_value;$/;"	r
op_a	Library/altera_sim/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_a; $/;"	r
op_a	Library/altera_sim/altera_mf.v	/^        reg [int_width_a -1 :0]        op_a; $/;"	r
op_a_int	Library/altera_sim/altera_mf.v	/^        reg [int_width_a -1 :0]        op_a_int; $/;"	r
op_b	Library/altera_sim/altera_mf.v	/^        reg [2*int_width_result - 1 :0] op_b; $/;"	r
op_b	Library/altera_sim/altera_mf.v	/^        reg [int_width_b -1 :0]        op_b; $/;"	r
op_b	Library/altera_sim/altera_mf.v	/^        reg [int_width_multiply_b -1 :0]        op_b; $/;"	r
op_b_int	Library/altera_sim/altera_mf.v	/^        reg [int_width_b -1 :0]        op_b_int; $/;"	r
op_b_int	Library/altera_sim/altera_mf.v	/^        reg [int_width_multiply_b -1 :0]        op_b_int; $/;"	r
op_mode	Library/altera_sim/altera_mf.v	/^    reg op_mode;$/;"	r
operation_mode	Library/altera_sim/altera_mf.v	/^    parameter operation_mode                       = "normal";$/;"	c
operation_mode	Library/altera_sim/altera_mf.v	/^    parameter operation_mode                     = "BIDIR_DUAL_PORT";$/;"	c
operation_mode	Library/altera_sim/altera_mf.v	/^    parameter operation_mode = "normal";$/;"	c
operation_mode	Library/altera_sim/altera_mf.v	/^parameter   operation_mode            = "NORMAL" ;$/;"	c
operation_mode	Library/altera_sim/altera_mf.v	/^parameter operation_mode = "NORMAL";$/;"	c
option_bits_start_address	Library/altera_sim/altera_mf.v	/^    parameter    option_bits_start_address    =    0;$/;"	c
or_sign_wire	Library/altera_sim/altera_mf.v	/^    reg or_sign_wire;$/;"	r
ori_per0	Library/altera_sim/altera_mf.v	/^time ori_per0;$/;"	r
ori_per1	Library/altera_sim/altera_mf.v	/^time ori_per1;$/;"	r
ori_per2	Library/altera_sim/altera_mf.v	/^time ori_per2;$/;"	r
ori_per_ext	Library/altera_sim/altera_mf.v	/^time ori_per_ext;$/;"	r
other_clock_last_value	Library/altera_sim/altera_mf.v	/^    reg other_clock_last_value;$/;"	r
other_clock_value	Library/altera_sim/altera_mf.v	/^    reg other_clock_value;$/;"	r
out	Library/altera_sim/altera_mf.v	/^    output out;$/;"	p
out_file	Library/altera_sim/220model.v	/^    output [`LPM_MAX_NAME_SZ*8 : 1] out_file;$/;"	p
out_file	Library/altera_sim/220model.v	/^    reg [`LPM_MAX_NAME_SZ*8 : 1] out_file;$/;"	r
out_file	Library/altera_sim/altera_mf.v	/^    output [`MAX_NAME_SZ*8 : 1] out_file;$/;"	p
out_file	Library/altera_sim/altera_mf.v	/^    reg [`MAX_NAME_SZ*8 : 1] out_file;$/;"	r
outclk	Library/rtl_logic/clock_gen.v	/^	output						outclk,$/;"	p
outclk	Library/rtl_logic/clock_gen.v	/^	output 						outclk,$/;"	p
outclk1	Library/rtl_logic/clock_gen.v	/^reg									outclk1;$/;"	r
outclk2	Library/rtl_logic/clock_gen.v	/^reg									outclk2;$/;"	r
outclk_data_h	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 :0] outclk_data_h;$/;"	r
outclk_data_l	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 :0] outclk_data_l;$/;"	r
outclk_load_cntr	Library/altera_sim/altera_mf.v	/^    integer outclk_load_cntr;$/;"	r
outclk_shift_h	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 :0] outclk_shift_h;$/;"	r
outclk_shift_l	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 :0] outclk_shift_l;$/;"	r
outclkn	Library/rtl_logic/clock_gen.v	/^	output						outclkn,$/;"	p
outclock	Library/altera_sim/220model.v	/^    input  inclock, outclock, we;$/;"	p
outclock	Library/altera_sim/220model.v	/^    input  outclock;$/;"	p
outclock	Library/altera_sim/220model.v	/^    tri0 outclock;$/;"	n
outclock	Library/altera_sim/altera_mf.v	/^    input                  outclock;$/;"	p
outclock	Library/altera_sim/altera_mf.v	/^    input  outclock;             \/\/ Output or read clock$/;"	p
outclock	Library/altera_sim/altera_mf.v	/^    tri1                   outclock;$/;"	n
outclock	Library/altera_sim/altera_mf.v	/^    tri1 outclock;$/;"	n
outclock	Library/altera_sim/altera_mf.v	/^input outclock;$/;"	p
outclock_alignment	Library/altera_sim/altera_mf.v	/^    parameter outclock_alignment = "EDGE_ALIGNED";$/;"	c
outclock_divide_by	Library/altera_sim/altera_mf.v	/^    parameter outclock_divide_by = 1;$/;"	c
outclock_divide_by	Library/altera_sim/altera_mf.v	/^    parameter outclock_divide_by = deserialization_factor;$/;"	c
outclock_duty_cycle	Library/altera_sim/altera_mf.v	/^    parameter outclock_duty_cycle = 50;$/;"	c
outclock_h	Library/altera_sim/altera_mf.v	/^    reg outclock_h;$/;"	r
outclock_l	Library/altera_sim/altera_mf.v	/^    reg outclock_l;$/;"	r
outclock_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter outclock_multiply_by = 1;$/;"	c
outclock_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter outclock_phase_shift = 0;$/;"	c
outclock_phase_shift	Library/altera_sim/altera_mf.v	/^parameter outclock_phase_shift = 0;  \/\/ units in ps$/;"	c
outclock_phase_shift_adj	Library/altera_sim/altera_mf.v	/^integer outclock_phase_shift_adj;$/;"	r
outclock_resource	Library/altera_sim/altera_mf.v	/^    parameter outclock_resource = "AUTO";$/;"	c
outclocken	Library/altera_sim/altera_mf.v	/^    input                  outclocken;$/;"	p
outclocken	Library/altera_sim/altera_mf.v	/^    input  outclocken;           \/\/ Clock enable for outclock$/;"	p
outclocken	Library/altera_sim/altera_mf.v	/^    tri1                   outclocken;$/;"	n
outclocken	Library/altera_sim/altera_mf.v	/^    tri1 outclocken;$/;"	n
outclocken	Library/altera_sim/altera_mf.v	/^input outclocken;$/;"	p
outclocken	Library/altera_sim/altera_mf.v	/^tri1 outclocken; \/\/ default outclocken to 1$/;"	n
outclocken	Library/altera_sim/altera_mf.v	/^tri1 outclocken;$/;"	n
outdata_aclr	Library/altera_sim/altera_mf.v	/^    parameter outdata_aclr = "ON";$/;"	c
outdata_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter outdata_aclr_a   = "NONE";$/;"	c
outdata_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter outdata_aclr_a   = "ON";         \/\/ aclr affects qa[]?$/;"	c
outdata_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter outdata_aclr_b            = "NONE";$/;"	c
outdata_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter outdata_aclr_b   = "ON";         \/\/ aclr affects qb[]?$/;"	c
outdata_reg	Library/altera_sim/altera_mf.v	/^    parameter outdata_reg = "UNREGISTERED";$/;"	c
outdata_reg_a	Library/altera_sim/altera_mf.v	/^    parameter outdata_reg_a    = "UNREGISTERED";$/;"	c
outdata_reg_a	Library/altera_sim/altera_mf.v	/^    parameter outdata_reg_a    = "UNREGISTERED";\/\/ clock used by qa[]$/;"	c
outdata_reg_b	Library/altera_sim/altera_mf.v	/^    parameter outdata_reg_b             = "UNREGISTERED";$/;"	c
outdata_reg_b	Library/altera_sim/altera_mf.v	/^    parameter outdata_reg_b    = "UNREGISTERED";\/\/ clock used by qb[]$/;"	c
outenab	Library/altera_sim/220model.v	/^    input  outenab;$/;"	p
outenab	Library/altera_sim/220model.v	/^    tri1 outenab;$/;"	n
output	Library/altera_sim/altera_mf.v	/^  output                            adce_cal_busy,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output                            busy,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output                            dprio_rden,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output                            timeout,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output                        o_dprio_rden,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output                        o_dprio_wren,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output                      [8:0] quad_address,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output       o_reconfig_busy,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output [15:0]                     dprio_data,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output [4*number_of_channels-1:0] testbus_sels,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output [8:0] o_quad_address, \/\/ output to altgx_reconfig$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output [dprio_addr_width-1:0] o_dprio_addr,$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output [dprio_data_width-1:0] o_dprio_data$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output [number_of_channels-1:0]   error$/;"	p
output	Library/altera_sim/altera_mf.v	/^  output reg                              o_avmm_swaitrequest,$/;"	p
output	Library/rtl_logic/clock_gen.v	/^	output						locked$/;"	p
output	Library/rtl_logic/clock_gen.v	/^	output						outclkn,$/;"	p
output	Library/rtl_logic/edge_detect.v	/^	output						Y$/;"	p
output	Library/rtl_logic/fifo_gen.v	/^	output [DATA_WIDTH-1:0]	q$/;"	p
output	Library/rtl_logic/fifo_gen.v	/^	output reg 									rd_empty,$/;"	p
output	Library/rtl_logic/fifo_gen.v	/^	output reg [DATA_WIDTH-1:0]	q$/;"	p
output	Library/rtl_logic/ram_gen.v	/^	output reg [DATA_WIDTH-1:0]	q_a,$/;"	p
output	Library/rtl_logic/sync_ff.v	/^	output reg [WIDTH-1:0]	Y$/;"	p
output	User/Verilog/clock_tree.v	/^	output						clk_25m,$/;"	p
output	User/Verilog/fifo_controller/fifo_wr.v	/^	output reg [ 7:0]	fifo_wr_data$/;"	p
output	User/Verilog/key/key.v	/^	output reg				key_value,$/;"	p
output	User/Verilog/key/key_top.v	/^	output [KEY_NUM-1:0]	key_value,$/;"	p
output	User/Verilog/ram_controller/ram_data_check.v	/^	output reg						ram_data_error$/;"	p
output	User/Verilog/ram_controller/ram_rd.v	/^	output reg [ 4:0]	ram_rd_addr,$/;"	p
output	User/Verilog/ram_controller/ram_wr.v	/^	output reg [ 4:0]	ram_wr_addr,$/;"	p
output	User/Verilog/top.v	/^	output [ 3:0]			led$/;"	p
output_aclr	Library/altera_sim/altera_mf.v	/^    parameter output_aclr               = "ACLR3";$/;"	c
output_aclr	Library/altera_sim/altera_mf.v	/^    parameter output_aclr     = "ACLR3";$/;"	c
output_count	Library/altera_sim/altera_mf.v	/^    integer   output_count;$/;"	r
output_counter_value	Library/altera_sim/altera_mf.v	/^    input output_counter_value, duty_cycle;$/;"	p
output_counter_value	Library/altera_sim/altera_mf.v	/^    input output_counter_value;$/;"	p
output_counter_value	Library/altera_sim/altera_mf.v	/^    integer output_counter_value, duty_cycle, counter_h;$/;"	r
output_counter_value	Library/altera_sim/altera_mf.v	/^    integer output_counter_value, duty_cycle;$/;"	r
output_counter_value	Library/altera_sim/altera_mf.v	/^    integer output_counter_value;$/;"	r
output_data_rate	Library/altera_sim/altera_mf.v	/^    parameter output_data_rate = 0;$/;"	c
output_enable	Library/altera_sim/altera_mf.v	/^wire output_enable;$/;"	n
output_laten_result	Library/altera_sim/altera_mf.v	/^    reg [(2*int_width_result - 1): 0] output_laten_result;$/;"	r
output_reg	Library/altera_sim/altera_mf.v	/^    parameter output_reg                = "CLOCK0";$/;"	c
output_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire output_reg_wire_clk;$/;"	n
output_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 output_reg_wire_clr;$/;"	n
output_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 output_reg_wire_en;$/;"	n
output_reg_wire_result	Library/altera_sim/altera_mf.v	/^    wire [(2*int_width_result - 1): 0] output_reg_wire_result;$/;"	n
output_register	Library/altera_sim/altera_mf.v	/^    parameter output_register = "CLOCK0";$/;"	c
output_round	Library/altera_sim/altera_mf.v	/^    input output_round;$/;"	p
output_round_aclr	Library/altera_sim/altera_mf.v	/^    parameter output_round_aclr = "NONE";$/;"	c
output_round_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter output_round_pipeline_aclr = "NONE";$/;"	c
output_round_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter output_round_pipeline_register = "UNREGISTERED";$/;"	c
output_round_register	Library/altera_sim/altera_mf.v	/^    parameter output_round_register = "UNREGISTERED";$/;"	c
output_round_type	Library/altera_sim/altera_mf.v	/^    parameter output_round_type = "NEAREST_INTEGER";$/;"	c
output_rounding	Library/altera_sim/altera_mf.v	/^    parameter output_rounding = "NO";$/;"	c
output_saturate	Library/altera_sim/altera_mf.v	/^    input output_saturate;$/;"	p
output_saturate_aclr	Library/altera_sim/altera_mf.v	/^    parameter output_saturate_aclr = "NONE";$/;"	c
output_saturate_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter output_saturate_pipeline_aclr = "NONE";$/;"	c
output_saturate_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter output_saturate_pipeline_register = "UNREGISTERED";$/;"	c
output_saturate_register	Library/altera_sim/altera_mf.v	/^    parameter output_saturate_register = "UNREGISTERED";$/;"	c
output_saturate_type	Library/altera_sim/altera_mf.v	/^    parameter output_saturate_type = "ASYMMETRIC";$/;"	c
output_saturation	Library/altera_sim/altera_mf.v	/^    parameter output_saturation = "NO";$/;"	c
output_shift_count	Library/altera_sim/altera_mf.v	/^    integer output_shift_count;$/;"	r
output_value0	Library/altera_sim/altera_mf.v	/^reg output_value0;$/;"	r
output_value1	Library/altera_sim/altera_mf.v	/^reg output_value1;$/;"	r
output_value2	Library/altera_sim/altera_mf.v	/^reg output_value2;$/;"	r
output_value_ext	Library/altera_sim/altera_mf.v	/^reg output_value_ext;$/;"	r
output_wire_clk	Library/altera_sim/altera_mf.v	/^    wire output_wire_clk;$/;"	n
output_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 output_wire_clr;$/;"	n
output_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 output_wire_en;$/;"	n
outround_int	Library/altera_sim/altera_mf.v	/^    tri0 outround_int;$/;"	n
outround_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg outround_pipe_reg;$/;"	r
outround_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire outround_pipe_wire;$/;"	n
outround_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire outround_pipe_wire_clk;$/;"	n
outround_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 outround_pipe_wire_clr;$/;"	n
outround_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 outround_pipe_wire_en;$/;"	n
outround_reg	Library/altera_sim/altera_mf.v	/^    reg outround_reg;$/;"	r
outround_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire outround_reg_wire_clk;$/;"	n
outround_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 outround_reg_wire_clr;$/;"	n
outround_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 outround_reg_wire_en;$/;"	n
outround_wire	Library/altera_sim/altera_mf.v	/^    wire outround_wire;$/;"	n
outsat_int	Library/altera_sim/altera_mf.v	/^    tri0 outsat_int;$/;"	n
outsat_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg outsat_pipe_reg;$/;"	r
outsat_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire outsat_pipe_wire;$/;"	n
outsat_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire outsat_pipe_wire_clk;$/;"	n
outsat_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 outsat_pipe_wire_clr;$/;"	n
outsat_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 outsat_pipe_wire_en;$/;"	n
outsat_reg	Library/altera_sim/altera_mf.v	/^    reg outsat_reg;$/;"	r
outsat_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire outsat_reg_wire_clk;$/;"	n
outsat_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 outsat_reg_wire_clr;$/;"	n
outsat_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 outsat_reg_wire_en;$/;"	n
outsat_wire	Library/altera_sim/altera_mf.v	/^    wire outsat_wire;$/;"	n
overflow	Library/altera_sim/220model.v	/^        reg   overflow; $/;"	r
overflow	Library/altera_sim/220model.v	/^        reg   overflow;$/;"	r
overflow	Library/altera_sim/220model.v	/^    output overflow;$/;"	p
overflow	Library/altera_sim/220model.v	/^    reg overflow;$/;"	r
overflow	Library/altera_sim/altera_mf.v	/^    output overflow;$/;"	p
overflow	Library/altera_sim/altera_mf.v	/^    reg overflow;$/;"	r
overflow_bit	Library/altera_sim/altera_mf.v	/^    reg overflow_bit;$/;"	r
overflow_checking	Library/altera_sim/220model.v	/^    parameter overflow_checking = "ON";$/;"	c
overflow_checking	Library/altera_sim/220model.v	/^    reg [8*5:1] overflow_checking;$/;"	r
overflow_checking	Library/altera_sim/altera_mf.v	/^    parameter overflow_checking       = "ON";$/;"	c
overflow_checking	Library/altera_sim/altera_mf.v	/^    parameter overflow_checking = "ON";$/;"	c
overflow_checking	Library/altera_sim/altera_mf.v	/^    reg overflow_checking;$/;"	r
overflow_int	Library/altera_sim/altera_mf.v	/^    reg overflow_int;$/;"	r
overflow_int_wire	Library/altera_sim/altera_mf.v	/^    wire overflow_int_wire;$/;"	n
overflow_pipe	Library/altera_sim/220model.v	/^    reg    [(lpm_pipeline+1):0] overflow_pipe;$/;"	r
overflow_pipe	Library/altera_sim/220model.v	/^    reg [(lpm_pipeline+1):0] overflow_pipe;$/;"	r
overflow_pipe	Library/altera_sim/altera_mf.v	/^    reg[LATENCY : 0] overflow_pipe;$/;"	r
overflow_stat_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg [extra_latency : 0] overflow_stat_pipe_reg;$/;"	r
overflow_stat_reg	Library/altera_sim/altera_mf.v	/^    reg overflow_stat_reg;$/;"	r
overflow_status	Library/altera_sim/altera_mf.v	/^    reg overflow_status;$/;"	r
overflow_status_bit_pos	Library/altera_sim/altera_mf.v	/^    integer overflow_status_bit_pos; $/;"	r
overflow_tmp_int	Library/altera_sim/altera_mf.v	/^    reg overflow_tmp_int;$/;"	r
p0addr_sim	Library/altera_sim/altera_mf.v	/^        reg     [0:0]   p0addr_sim;$/;"	r
pad	Library/altera_sim/220model.v	/^    inout  [lpm_width-1:0] pad;$/;"	p
pad	Library/altera_sim/220model.v	/^    input  [lpm_width-1:0] pad;$/;"	p
pad	Library/altera_sim/220model.v	/^    output [lpm_width-1:0] pad;$/;"	p
pad	Library/altera_sim/220model.v	/^    reg    [lpm_width-1:0] pad;$/;"	r
pad_regr	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 : 0] pad_regr;$/;"	r
paddress	Library/altera_sim/220model.v	/^        input [lpm_widthad-1:0] paddress;$/;"	p
paddress	Library/altera_sim/220model.v	/^    reg  [lpm_widthad-1:0] paddress;$/;"	r
paddress_tmp	Library/altera_sim/220model.v	/^    reg  [lpm_widthad-1:0] paddress_tmp;$/;"	r
padio	Library/altera_sim/altera_mf.v	/^inout  [width-1:0] padio;$/;"	p
page_clk_divisor	Library/altera_sim/altera_mf.v	/^    parameter    page_clk_divisor    =    1;$/;"	c
page_mode	Library/altera_sim/altera_mf.v	/^    parameter    page_mode    =    0;$/;"	c
parallel_add	Library/altera_sim/altera_mf.v	/^module parallel_add ($/;"	m
param_found	Library/altera_sim/220model.v	/^    reg param_found; \/\/ to indicate whether compare_param_name have been found in the given_string$/;"	r
param_found	Library/altera_sim/altera_mf.v	/^    reg param_found; \/\/ to indicate whether compare_param_name have been found in the given_string$/;"	r
param_name	Library/altera_sim/220model.v	/^    reg [8*50:1] param_name;  \/\/ to store parameter name$/;"	r
param_name	Library/altera_sim/altera_mf.v	/^    reg [8*50:1] param_name;  \/\/ to store parameter name$/;"	r
param_name_char_count	Library/altera_sim/220model.v	/^    integer param_name_char_count;  \/\/ to indicate current character count in the param_name$/;"	r
param_name_char_count	Library/altera_sim/altera_mf.v	/^    integer param_name_char_count;  \/\/ to indicate current character count in the param_name$/;"	r
param_value	Library/altera_sim/220model.v	/^    reg [8*20:1] param_value; \/\/ to store parameter value$/;"	r
param_value	Library/altera_sim/altera_mf.v	/^    reg [8*20:1] param_value; \/\/ to store parameter value$/;"	r
param_value_char_count	Library/altera_sim/220model.v	/^    integer param_value_char_count; \/\/ to indicate current character count in the param_value$/;"	r
param_value_char_count	Library/altera_sim/altera_mf.v	/^    integer param_value_char_count; \/\/ to indicate current character count in the param_value$/;"	r
parameter	Library/altera_sim/altera_mf.v	/^  parameter ST_WRITE = 2'd1,$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter avmm_master_rdata_width = 16,$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter avmm_slave_addr_width = 16, \/\/ tbd$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter avmm_slave_wdata_width = 16,$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter channel_address_width = 3,$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter dprio_addr_width = 16,$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter ireg_chaddr_width = channel_address_width,$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter ireg_data_width   = 16,$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter lpm_hint = "UNUSED"$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter lpm_type = "alt_dfe",$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter lpm_type = "alt_eyemon",$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter radce_hflck = 15'h0000, \/\/ settings for RADCE_HFLCK CRAM settings - get values from ICD$/;"	c
parameter	Library/altera_sim/altera_mf.v	/^  parameter use_hw_conv_det = 1'b0, \/\/ use hardware convergence detect macro if set to 1'b1 - else, default to soft ip.$/;"	c
parity6	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	parity6;$/;"	r
parity9	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	parity9;$/;"	r
parity_cout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  parity_cout;$/;"	n
pattern	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] pattern;$/;"	r
pdata	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] pdata;$/;"	r
pdio	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] pdio;$/;"	r
pfd_freq	Library/altera_sim/altera_mf.v	/^        integer pfd_freq;$/;"	r
pfd_locked	Library/altera_sim/altera_mf.v	/^    reg pfd_locked;$/;"	r
pfd_max	Library/altera_sim/altera_mf.v	/^    parameter pfd_max                              = 0;$/;"	c
pfd_max	Library/altera_sim/altera_mf.v	/^    parameter pfd_max = 0;$/;"	c
pfd_max	Library/altera_sim/altera_mf.v	/^parameter   pfd_max             = 0;$/;"	c
pfd_min	Library/altera_sim/altera_mf.v	/^    parameter pfd_min                              = 0;$/;"	c
pfd_min	Library/altera_sim/altera_mf.v	/^    parameter pfd_min = 0;$/;"	c
pfd_min	Library/altera_sim/altera_mf.v	/^parameter   pfd_min             = 0;$/;"	c
pfdena	Library/altera_sim/altera_mf.v	/^    input pfdena;$/;"	p
pfdena	Library/altera_sim/altera_mf.v	/^input       pfdena;$/;"	p
pfdena_ipd	Library/altera_sim/altera_mf.v	/^    wire pfdena_ipd;$/;"	n
pfdena_ipd_last_value	Library/altera_sim/altera_mf.v	/^    reg pfdena_ipd_last_value;$/;"	r
pfdena_last_value	Library/altera_sim/altera_mf.v	/^    reg pfdena_last_value;$/;"	r
pfdena_pullup	Library/altera_sim/altera_mf.v	/^tri1 pfdena_pullup;$/;"	n
pfdena_wire	Library/altera_sim/altera_mf.v	/^    wire pfdena_wire;$/;"	n
pfl_clk	Library/altera_sim/altera_mf.v	/^    input    pfl_clk;$/;"	p
pfl_flash_access_granted	Library/altera_sim/altera_mf.v	/^    input    pfl_flash_access_granted;$/;"	p
pfl_flash_access_request	Library/altera_sim/altera_mf.v	/^    output    pfl_flash_access_request;$/;"	p
pfl_nreconfigure	Library/altera_sim/altera_mf.v	/^    input    pfl_nreconfigure;$/;"	p
pfl_nreset	Library/altera_sim/altera_mf.v	/^    input    pfl_nreset;$/;"	p
pfl_reset_watchdog	Library/altera_sim/altera_mf.v	/^    input    pfl_reset_watchdog;$/;"	p
pfl_rsu_watchdog_enabled	Library/altera_sim/altera_mf.v	/^    parameter    pfl_rsu_watchdog_enabled    =    0;$/;"	c
pfl_watchdog_error	Library/altera_sim/altera_mf.v	/^    output    pfl_watchdog_error;$/;"	p
ph_base	Library/altera_sim/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p
ph_base	Library/altera_sim/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r
ph_tap	Library/altera_sim/altera_mf.v	/^    input [31:0] ph_tap;$/;"	p
phase	Library/altera_sim/altera_mf.v	/^    integer m,n, phase;$/;"	r
phase	Library/altera_sim/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r
phase_adjust_was_scheduled	Library/altera_sim/altera_mf.v	/^    reg phase_adjust_was_scheduled;$/;"	r
phase_counter_select_width	Library/altera_sim/altera_mf.v	/^    parameter phase_counter_select_width = 3;$/;"	c
phase_counter_select_width	Library/altera_sim/altera_mf.v	/^    parameter phase_counter_select_width = 4;$/;"	c
phase_shift	Library/altera_sim/altera_mf.v	/^    input phase_shift;$/;"	p
phase_shift	Library/altera_sim/altera_mf.v	/^    integer phase_shift, result;$/;"	r
phase_shift	Library/altera_sim/altera_mf.v	/^    integer phase_shift[0:7];$/;"	r
phase_shift	Library/altera_sim/altera_mf.v	/^    time phase_shift[0:7];$/;"	r
phase_shift_txdata	Library/altera_sim/altera_mf.v	/^    reg [9 : 0] phase_shift_txdata;$/;"	r
phasecounterselect	Library/altera_sim/altera_mf.v	/^    input [phase_counter_select_width - 1:0] phasecounterselect;$/;"	p
phasecounterselect	Library/altera_sim/altera_mf.v	/^input       [width_phasecounterselect-1:0] phasecounterselect;$/;"	p
phasecounterselect_ipd	Library/altera_sim/altera_mf.v	/^    wire [phase_counter_select_width - 1:0] phasecounterselect_ipd;$/;"	n
phasecounterselect_pulldown	Library/altera_sim/altera_mf.v	/^tri0 [3:0] phasecounterselect_pulldown;$/;"	n
phasecounterselect_reg	Library/altera_sim/altera_mf.v	/^    reg [2:0] phasecounterselect_reg;$/;"	r
phasecounterselect_reg	Library/altera_sim/altera_mf.v	/^    reg [3:0] phasecounterselect_reg;$/;"	r
phasedone	Library/altera_sim/altera_mf.v	/^    output phasedone;$/;"	p
phasedone	Library/altera_sim/altera_mf.v	/^output        phasedone;$/;"	p
phasedone_wire	Library/altera_sim/altera_mf.v	/^wire phasedone_wire;$/;"	n
phasestep	Library/altera_sim/altera_mf.v	/^    input phasestep;$/;"	p
phasestep	Library/altera_sim/altera_mf.v	/^input       phasestep;$/;"	p
phasestep_high_count	Library/altera_sim/altera_mf.v	/^    integer phasestep_high_count;$/;"	r
phasestep_ipd	Library/altera_sim/altera_mf.v	/^    wire phasestep_ipd;$/;"	n
phasestep_pulldown	Library/altera_sim/altera_mf.v	/^tri0 phasestep_pulldown;$/;"	n
phasestep_reg	Library/altera_sim/altera_mf.v	/^    reg phasestep_reg;$/;"	r
phaseupdown	Library/altera_sim/altera_mf.v	/^    input phaseupdown;$/;"	p
phaseupdown	Library/altera_sim/altera_mf.v	/^input       phaseupdown;$/;"	p
phaseupdown_ipd	Library/altera_sim/altera_mf.v	/^    wire phaseupdown_ipd;$/;"	n
phaseupdown_pulldown	Library/altera_sim/altera_mf.v	/^tri0 phaseupdown_pulldown;$/;"	n
phaseupdown_reg	Library/altera_sim/altera_mf.v	/^    reg phaseupdown_reg;$/;"	r
pipe_ptr	Library/altera_sim/220model.v	/^    integer pipe_ptr;$/;"	r
pipe_ptr	Library/altera_sim/altera_mf.v	/^    integer pipe_ptr;$/;"	r
pipeline	Library/altera_sim/altera_mf.v	/^    parameter pipeline = 0;     \/\/ The latency for the output$/;"	c
pipeline	Library/altera_sim/altera_mf.v	/^    parameter pipeline = 0;$/;"	c
pipeline	Library/altera_sim/altera_mf.v	/^    parameter pipeline = 5;$/;"	c
place	Library/altera_sim/altera_mf.v	/^    integer place;$/;"	r
pll0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^module pll0 ($/;"	m
pll0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_bb.v	/^module pll0 ($/;"	m
pll0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^module pll0 ($/;"	m
pll0_altpll	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^module  pll0_altpll$/;"	m
pll0_altpll	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^module  pll0_altpll$/;"	m
pll0_locked	User/Verilog/clock_tree.v	/^wire								pll0_locked;$/;"	n
pll1	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^module pll1 ($/;"	m
pll1	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_bb.v	/^module pll1 ($/;"	m
pll1	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^module pll1 ($/;"	m
pll1_altpll	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^module  pll1_altpll$/;"	m
pll1_altpll	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^module  pll1_altpll$/;"	m
pll1_locked	User/Verilog/clock_tree.v	/^wire								pll1_locked;$/;"	n
pll_about_to_lock	Library/altera_sim/altera_mf.v	/^    reg pll_about_to_lock;$/;"	r
pll_areset	Library/altera_sim/altera_mf.v	/^    input pll_areset;$/;"	p
pll_areset	Library/altera_sim/altera_mf.v	/^    tri0 pll_areset;$/;"	n
pll_compensation_delay	Library/altera_sim/altera_mf.v	/^    parameter pll_compensation_delay = 0;$/;"	c
pll_compensation_mode	Library/altera_sim/altera_mf.v	/^    parameter pll_compensation_mode = "AUTO";$/;"	c
pll_duty_cycle	Library/altera_sim/altera_mf.v	/^real pll_duty_cycle;$/;"	r
pll_has_just_been_reconfigured	Library/altera_sim/altera_mf.v	/^    reg pll_has_just_been_reconfigured;$/;"	r
pll_in_quiet_period	Library/altera_sim/altera_mf.v	/^    reg pll_in_quiet_period;$/;"	r
pll_in_test_mode	Library/altera_sim/altera_mf.v	/^    reg pll_in_test_mode;$/;"	r
pll_iobuf	Library/altera_sim/altera_mf.v	/^module pll_iobuf (i, oe, io, o);$/;"	m
pll_is_disabled	Library/altera_sim/altera_mf.v	/^    reg pll_is_disabled;$/;"	r
pll_is_in_reset	Library/altera_sim/altera_mf.v	/^    reg pll_is_in_reset;$/;"	r
pll_is_locked	Library/altera_sim/altera_mf.v	/^    reg pll_is_locked;$/;"	r
pll_last_falling_edge	Library/altera_sim/altera_mf.v	/^real pll_last_falling_edge;$/;"	r
pll_last_rising_edge	Library/altera_sim/altera_mf.v	/^real pll_last_rising_edge;$/;"	r
pll_lock	Library/altera_sim/altera_mf.v	/^reg pll_lock;$/;"	r
pll_lock	Library/altera_sim/altera_mf.v	/^wire pll_lock;$/;"	n
pll_lock_sync	Library/altera_sim/altera_mf.v	/^    reg pll_lock_sync;$/;"	r
pll_lock_sync	Library/altera_sim/altera_mf.v	/^reg pll_lock_sync;$/;"	r
pll_lock_sync	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	reg	pll_lock_sync;$/;"	r
pll_lock_sync	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	reg	pll_lock_sync;$/;"	r
pll_lock_sync	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	reg	pll_lock_sync;$/;"	r
pll_lock_sync	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	reg	pll_lock_sync;$/;"	r
pll_locked	Library/altera_sim/altera_mf.v	/^    wire pll_locked;$/;"	n
pll_locked	User/Verilog/top.v	/^wire								pll_locked;$/;"	n
pll_locked_cnt	User/Verilog/clock_tree.v	/^reg [3:0]						pll_locked_cnt;$/;"	r
pll_locked_d	User/Verilog/clock_tree.v	/^reg									pll_locked_d;$/;"	r
pll_loss_tb	Sim/Fpga_sim/TB/pll_loss_tb.v	/^module pll_loss_tb();$/;"	m
pll_loss_tb	Sim/Verilog_sim/TB/pll_loss_tb.v	/^module pll_loss_tb();$/;"	m
pll_operation_mode	Library/altera_sim/altera_mf.v	/^    parameter pll_operation_mode = "NORMAL";$/;"	c
pll_outclock	Library/altera_sim/altera_mf.v	/^    input pll_outclock;$/;"	p
pll_phasecounterselect	Library/altera_sim/altera_mf.v	/^    output [3: 0] pll_phasecounterselect;$/;"	p
pll_phasedone	Library/altera_sim/altera_mf.v	/^    input pll_phasedone;$/;"	p
pll_phasedone	Library/altera_sim/altera_mf.v	/^    tri1 pll_phasedone;$/;"	n
pll_phasestep	Library/altera_sim/altera_mf.v	/^    output pll_phasestep;$/;"	p
pll_phaseupdown	Library/altera_sim/altera_mf.v	/^    output pll_phaseupdown;$/;"	p
pll_reconfig_display_full_setting	Library/altera_sim/altera_mf.v	/^    reg pll_reconfig_display_full_setting;$/;"	r
pll_rising_edge_count	Library/altera_sim/altera_mf.v	/^integer pll_rising_edge_count;$/;"	r
pll_rstn	User/Verilog/clock_tree.v	/^wire								pll_rstn;$/;"	n
pll_rstn_flag	User/Verilog/clock_tree.v	/^wire								pll_rstn_flag;$/;"	n
pll_scanclk	Library/altera_sim/altera_mf.v	/^    output pll_scanclk;$/;"	p
pll_self_reset_on_loss_lock	Library/altera_sim/altera_mf.v	/^    parameter pll_self_reset_on_loss_lock = "OFF";$/;"	c
pll_tb	Sim/Fpga_sim/TB/pll_tb.v	/^module pll_tb();$/;"	m
pll_tb	Sim/Verilog_sim/TB/pll_tb.v	/^module pll_tb();$/;"	m
pll_type	Library/altera_sim/altera_mf.v	/^    parameter pll_type                             = "auto"; \/\/ auto,fast(left_right),enhanced(top_bottom)$/;"	c
pll_type	Library/altera_sim/altera_mf.v	/^    parameter pll_type                             = "auto";$/;"	c
pll_type	Library/altera_sim/altera_mf.v	/^    parameter pll_type = "auto";$/;"	c
pll_type	Library/altera_sim/altera_mf.v	/^parameter   pll_type                  = "AUTO" ;$/;"	c
pllena	Library/altera_sim/altera_mf.v	/^input       pllena;$/;"	p
pllena_reg	Library/altera_sim/altera_mf.v	/^    wire pllena_reg;$/;"	n
pma_base_address	Library/altera_sim/altera_mf.v	/^        parameter pma_base_address = 12'h0;$/;"	c
port_a_bit_count_high	Library/altera_sim/altera_mf.v	/^    integer port_a_bit_count_high;$/;"	r
port_a_bit_count_low	Library/altera_sim/altera_mf.v	/^    integer port_a_bit_count_low;$/;"	r
port_accum_is_saturated	Library/altera_sim/altera_mf.v	/^    parameter port_accum_is_saturated = "UNUSED";$/;"	c
port_activeclock	Library/altera_sim/altera_mf.v	/^parameter port_activeclock = "PORT_CONNECTIVITY";$/;"	c
port_addnsub	Library/altera_sim/altera_mf.v	/^    parameter port_addnsub              = "PORT_CONNECTIVITY";$/;"	c
port_addnsub1	Library/altera_sim/altera_mf.v	/^    parameter port_addnsub1                         = "PORT_CONNECTIVITY";$/;"	c
port_addnsub3	Library/altera_sim/altera_mf.v	/^    parameter port_addnsub3                         = "PORT_CONNECTIVITY";$/;"	c
port_areset	Library/altera_sim/altera_mf.v	/^parameter port_areset = "PORT_CONNECTIVITY";$/;"	c
port_b_bit_count_high	Library/altera_sim/altera_mf.v	/^    integer port_b_bit_count_high;$/;"	r
port_b_bit_count_low	Library/altera_sim/altera_mf.v	/^    integer port_b_bit_count_low;$/;"	r
port_chainout_sat_is_overflow	Library/altera_sim/altera_mf.v	/^    parameter port_chainout_sat_is_overflow = "PORT_UNUSED";$/;"	c
port_clk0	Library/altera_sim/altera_mf.v	/^parameter port_clk0 = "PORT_CONNECTIVITY";$/;"	c
port_clk1	Library/altera_sim/altera_mf.v	/^parameter port_clk1 = "PORT_CONNECTIVITY";$/;"	c
port_clk2	Library/altera_sim/altera_mf.v	/^parameter port_clk2 = "PORT_CONNECTIVITY";$/;"	c
port_clk3	Library/altera_sim/altera_mf.v	/^parameter port_clk3 = "PORT_CONNECTIVITY";$/;"	c
port_clk4	Library/altera_sim/altera_mf.v	/^parameter port_clk4 = "PORT_CONNECTIVITY";$/;"	c
port_clk5	Library/altera_sim/altera_mf.v	/^parameter port_clk5 = "PORT_CONNECTIVITY";$/;"	c
port_clk6	Library/altera_sim/altera_mf.v	/^parameter port_clk6 = "PORT_CONNECTIVITY";$/;"	c
port_clk7	Library/altera_sim/altera_mf.v	/^parameter port_clk7 = "PORT_CONNECTIVITY";$/;"	c
port_clk8	Library/altera_sim/altera_mf.v	/^parameter port_clk8 = "PORT_CONNECTIVITY";$/;"	c
port_clk9	Library/altera_sim/altera_mf.v	/^parameter port_clk9 = "PORT_CONNECTIVITY";$/;"	c
port_clkbad0	Library/altera_sim/altera_mf.v	/^parameter port_clkbad0 = "PORT_CONNECTIVITY";$/;"	c
port_clkbad1	Library/altera_sim/altera_mf.v	/^parameter port_clkbad1 = "PORT_CONNECTIVITY";$/;"	c
port_clkena0	Library/altera_sim/altera_mf.v	/^parameter port_clkena0 = "PORT_CONNECTIVITY";$/;"	c
port_clkena1	Library/altera_sim/altera_mf.v	/^parameter port_clkena1 = "PORT_CONNECTIVITY";$/;"	c
port_clkena2	Library/altera_sim/altera_mf.v	/^parameter port_clkena2 = "PORT_CONNECTIVITY";$/;"	c
port_clkena3	Library/altera_sim/altera_mf.v	/^parameter port_clkena3 = "PORT_CONNECTIVITY";$/;"	c
port_clkena4	Library/altera_sim/altera_mf.v	/^parameter port_clkena4 = "PORT_CONNECTIVITY";$/;"	c
port_clkena5	Library/altera_sim/altera_mf.v	/^parameter port_clkena5 = "PORT_CONNECTIVITY";$/;"	c
port_clkloss	Library/altera_sim/altera_mf.v	/^parameter port_clkloss = "PORT_CONNECTIVITY";$/;"	c
port_clkswitch	Library/altera_sim/altera_mf.v	/^parameter port_clkswitch = "PORT_CONNECTIVITY";$/;"	c
port_configupdate	Library/altera_sim/altera_mf.v	/^parameter port_configupdate = "PORT_CONNECTIVITY";$/;"	c
port_enable0	Library/altera_sim/altera_mf.v	/^parameter port_enable0 = "PORT_CONNECTIVITY";$/;"	c
port_enable1	Library/altera_sim/altera_mf.v	/^parameter port_enable1 = "PORT_CONNECTIVITY";$/;"	c
port_extclk0	Library/altera_sim/altera_mf.v	/^parameter port_extclk0 = "PORT_CONNECTIVITY";$/;"	c
port_extclk1	Library/altera_sim/altera_mf.v	/^parameter port_extclk1 = "PORT_CONNECTIVITY";$/;"	c
port_extclk2	Library/altera_sim/altera_mf.v	/^parameter port_extclk2 = "PORT_CONNECTIVITY";$/;"	c
port_extclk3	Library/altera_sim/altera_mf.v	/^parameter port_extclk3 = "PORT_CONNECTIVITY";$/;"	c
port_extclkena0	Library/altera_sim/altera_mf.v	/^parameter port_extclkena0 = "PORT_CONNECTIVITY";$/;"	c
port_extclkena1	Library/altera_sim/altera_mf.v	/^parameter port_extclkena1 = "PORT_CONNECTIVITY";$/;"	c
port_extclkena2	Library/altera_sim/altera_mf.v	/^parameter port_extclkena2 = "PORT_CONNECTIVITY";$/;"	c
port_extclkena3	Library/altera_sim/altera_mf.v	/^parameter port_extclkena3 = "PORT_CONNECTIVITY";$/;"	c
port_fbin	Library/altera_sim/altera_mf.v	/^parameter port_fbin = "PORT_CONNECTIVITY";$/;"	c
port_fbout	Library/altera_sim/altera_mf.v	/^parameter port_fbout = "PORT_CONNECTIVITY";$/;"	c
port_inclk0	Library/altera_sim/altera_mf.v	/^parameter port_inclk0 = "PORT_CONNECTIVITY";$/;"	c
port_inclk1	Library/altera_sim/altera_mf.v	/^parameter port_inclk1 = "PORT_CONNECTIVITY";$/;"	c
port_locked	Library/altera_sim/altera_mf.v	/^parameter port_locked = "PORT_CONNECTIVITY";$/;"	c
port_mult0_is_saturated	Library/altera_sim/altera_mf.v	/^    parameter port_mult0_is_saturated = "UNUSED";$/;"	c
port_mult1_is_saturated	Library/altera_sim/altera_mf.v	/^    parameter port_mult1_is_saturated = "UNUSED";$/;"	c
port_mult2_is_saturated	Library/altera_sim/altera_mf.v	/^    parameter port_mult2_is_saturated = "UNUSED";$/;"	c
port_mult3_is_saturated	Library/altera_sim/altera_mf.v	/^    parameter port_mult3_is_saturated = "UNUSED";$/;"	c
port_mult_is_saturated	Library/altera_sim/altera_mf.v	/^    parameter port_mult_is_saturated = "UNUSED";$/;"	c
port_output_is_overflow	Library/altera_sim/altera_mf.v	/^    parameter port_output_is_overflow = "PORT_UNUSED";$/;"	c
port_pfdena	Library/altera_sim/altera_mf.v	/^parameter port_pfdena = "PORT_CONNECTIVITY";$/;"	c
port_phasecounterselect	Library/altera_sim/altera_mf.v	/^parameter port_phasecounterselect = "PORT_CONNECTIVITY";$/;"	c
port_phasedone	Library/altera_sim/altera_mf.v	/^parameter port_phasedone = "PORT_CONNECTIVITY";$/;"	c
port_phasestep	Library/altera_sim/altera_mf.v	/^parameter port_phasestep = "PORT_CONNECTIVITY";$/;"	c
port_phaseupdown	Library/altera_sim/altera_mf.v	/^parameter port_phaseupdown = "PORT_CONNECTIVITY";$/;"	c
port_pllena	Library/altera_sim/altera_mf.v	/^parameter port_pllena = "PORT_CONNECTIVITY";$/;"	c
port_rx_channel_data_align	Library/altera_sim/altera_mf.v	/^    parameter port_rx_channel_data_align = "PORT_CONNECTIVITY";$/;"	c
port_rx_data_align	Library/altera_sim/altera_mf.v	/^    parameter port_rx_data_align = "PORT_CONNECTIVITY";$/;"	c
port_scanaclr	Library/altera_sim/altera_mf.v	/^parameter port_scanaclr = "PORT_CONNECTIVITY";$/;"	c
port_scanclk	Library/altera_sim/altera_mf.v	/^parameter port_scanclk = "PORT_CONNECTIVITY";$/;"	c
port_scanclkena	Library/altera_sim/altera_mf.v	/^parameter port_scanclkena = "PORT_CONNECTIVITY";$/;"	c
port_scandata	Library/altera_sim/altera_mf.v	/^parameter port_scandata = "PORT_CONNECTIVITY";$/;"	c
port_scandataout	Library/altera_sim/altera_mf.v	/^parameter port_scandataout = "PORT_CONNECTIVITY";$/;"	c
port_scandone	Library/altera_sim/altera_mf.v	/^parameter port_scandone = "PORT_CONNECTIVITY";$/;"	c
port_scanread	Library/altera_sim/altera_mf.v	/^parameter port_scanread = "PORT_CONNECTIVITY";$/;"	c
port_scanwrite	Library/altera_sim/altera_mf.v	/^parameter port_scanwrite = "PORT_CONNECTIVITY";$/;"	c
port_sclkout0	Library/altera_sim/altera_mf.v	/^parameter port_sclkout0 = "PORT_CONNECTIVITY";$/;"	c
port_sclkout1	Library/altera_sim/altera_mf.v	/^parameter port_sclkout1 = "PORT_CONNECTIVITY";$/;"	c
port_signa	Library/altera_sim/altera_mf.v	/^    parameter port_signa                 = "PORT_CONNECTIVITY";$/;"	c
port_signa	Library/altera_sim/altera_mf.v	/^    parameter port_signa                = "PORT_CONNECTIVITY";$/;"	c
port_signb	Library/altera_sim/altera_mf.v	/^    parameter port_signb                 = "PORT_CONNECTIVITY";$/;"	c
port_signb	Library/altera_sim/altera_mf.v	/^    parameter port_signb                = "PORT_CONNECTIVITY";$/;"	c
port_vcooverrange	Library/altera_sim/altera_mf.v	/^parameter port_vcooverrange = "PORT_CONNECTIVITY";$/;"	c
port_vcounderrange	Library/altera_sim/altera_mf.v	/^parameter port_vcounderrange = "PORT_CONNECTIVITY";$/;"	c
pos_data_value	Library/altera_sim/altera_mf.v	/^    reg [data_width - 1 : 0] pos_data_value;$/;"	r
posedge_detect	Library/rtl_logic/edge_detect.v	/^module posedge_detect$/;"	m
power_up_high	Library/altera_sim/altera_mf.v	/^parameter power_up_high = "OFF";$/;"	c
power_up_state	Library/altera_sim/altera_mf.v	/^    parameter power_up_state = "CLEARED";$/;"	c
power_up_uninitialized	Library/altera_sim/altera_mf.v	/^    parameter power_up_uninitialized            = "FALSE";$/;"	c
ppm_offset	Library/altera_sim/altera_mf.v	/^    integer ppm_offset;$/;"	r
pre_m	Library/altera_sim/altera_mf.v	/^        integer pre_m;$/;"	r
pre_n	Library/altera_sim/altera_mf.v	/^        integer pre_n;$/;"	r
preadder0_result	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 1) -1 : 0] preadder0_result;$/;"	r
preadder1_result	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 1) -1 : 0] preadder1_result;$/;"	r
preadder2_result	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 1) -1 : 0] preadder2_result;$/;"	r
preadder3_result	Library/altera_sim/altera_mf.v	/^    reg [(int_width_a + int_width_b + 1) -1 : 0] preadder3_result;$/;"	r
preadder_direction_0	Library/altera_sim/altera_mf.v	/^   	parameter preadder_direction_0	= "ADD";$/;"	c
preadder_direction_1	Library/altera_sim/altera_mf.v	/^	parameter preadder_direction_1	= "ADD";$/;"	c
preadder_direction_2	Library/altera_sim/altera_mf.v	/^	parameter preadder_direction_2	= "ADD";$/;"	c
preadder_direction_3	Library/altera_sim/altera_mf.v	/^	parameter preadder_direction_3	= "ADD";$/;"	c
preadder_mode	Library/altera_sim/altera_mf.v	/^  	parameter preadder_mode	= "SIMPLE";$/;"	c
preadder_res_0	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] preadder_res_0;$/;"	r
preadder_res_1	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] preadder_res_1;$/;"	r
preadder_res_2	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] preadder_res_2;$/;"	r
preadder_res_3	Library/altera_sim/altera_mf.v	/^    reg  [(int_width_a + int_width_b) -1:0] preadder_res_3;$/;"	r
preadder_res_wire	Library/altera_sim/altera_mf.v	/^    wire  [4 * (int_width_preadder) -1:0] preadder_res_wire;$/;"	n
preadder_sum1a	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_a - 1: 0] preadder_sum1a;$/;"	r
preadder_sum2a	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_b - 1: 0] preadder_sum2a;$/;"	r
preemphasis_setting	Library/altera_sim/altera_mf.v	/^    parameter preemphasis_setting = 0;$/;"	c
previous_read_data	Library/altera_sim/altera_mf.v	/^    wire [width-1:0] previous_read_data;$/;"	n
prim_clk	Library/altera_sim/altera_mf.v	/^    parameter prim_clk = "inclk0";$/;"	c
primary_clk_is_bad	Library/altera_sim/altera_mf.v	/^    reg primary_clk_is_bad;$/;"	r
primary_clock	Library/altera_sim/altera_mf.v	/^    parameter primary_clock = "inclk0";$/;"	c
primary_clock	Library/altera_sim/altera_mf.v	/^parameter   primary_clock             = "inclk0";$/;"	c
primary_clock_frequency	Library/altera_sim/altera_mf.v	/^    integer primary_clock_frequency;$/;"	r
prn	Library/altera_sim/altera_mf.v	/^    input prn;$/;"	p
prn	Library/altera_sim/altera_mf.v	/^    tri1 prn, clrn, ena;$/;"	n
prn	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire prn;$/;"	n
probe	Library/altera_sim/altera_mf.v	/^    input    [probe_width-1:0]    probe;$/;"	p
probe_width	Library/altera_sim/altera_mf.v	/^    parameter    probe_width    =    1;$/;"	c
pull_back_M	Library/altera_sim/altera_mf.v	/^    integer pull_back_M;$/;"	r
pull_back_ext_cntr	Library/altera_sim/altera_mf.v	/^    integer pull_back_ext_cntr;$/;"	r
pvalue	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] pvalue;$/;"	r
pvalue	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] pvalue;$/;"	r
pvalue	Library/altera_sim/altera_mf.v	/^    parameter pvalue = 0;$/;"	c
pwe	Library/altera_sim/220model.v	/^    reg  pwe;$/;"	r
q	Library/altera_sim/220model.v	/^    output [lpm_width-1:0] q;$/;"	p
q	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] q;$/;"	r
q	Library/altera_sim/altera_mf.v	/^    output [lpm_width-1:0] q;$/;"	p
q	Library/altera_sim/altera_mf.v	/^    output [lpm_width_r-1:0] q;$/;"	p
q	Library/altera_sim/altera_mf.v	/^    output [q_port_width - 1 : 0] q;$/;"	p
q	Library/altera_sim/altera_mf.v	/^    output [width-1:0] q;        \/\/ Data output from the memory$/;"	p
q	Library/altera_sim/altera_mf.v	/^    output [width-1:0] q;$/;"	p
q	Library/altera_sim/altera_mf.v	/^    output q;$/;"	p
q	Library/altera_sim/altera_mf.v	/^    reg [lpm_width-1:0] q;$/;"	r
q	Library/altera_sim/altera_mf.v	/^    reg q;$/;"	r
q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	output	[7:0]  q;$/;"	p
q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire [7:0] q = sub_wire2[7:0];$/;"	n
q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	output	[7:0]  q;$/;"	p
q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output	[7:0]  q;$/;"	p
q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   [5:0]  q;$/;"	p
q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   [7:0]  q;$/;"	p
q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire [7:0] q = sub_wire2[7:0];$/;"	n
q	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	output	[7:0]  q;$/;"	p
q	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	wire [7:0] q = sub_wire0[7:0];$/;"	n
q	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	output	[7:0]  q;$/;"	p
q	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	output	[7:0]  q;$/;"	p
q	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire [7:0] q = sub_wire0[7:0];$/;"	n
q_a	Library/altera_sim/altera_mf.v	/^    output [width_a-1:0] q_a; \/\/ Port A output$/;"	p
q_b	Library/altera_sim/altera_mf.v	/^    output [width_b-1:0] q_b; \/\/ Port B output$/;"	p
q_b	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   [7:0]  q_b;$/;"	p
q_b	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	output   [7:0]  q_b;$/;"	p
q_index	Library/altera_sim/altera_mf.v	/^    integer q_index;$/;"	r
q_pipeline	Library/altera_sim/altera_mf.v	/^    reg[q_port_width - 1 : 0] q_pipeline[(pipeline +1) : 0];$/;"	r
q_port_width	Library/altera_sim/altera_mf.v	/^    parameter q_port_width = 1; \/\/ The width of the q port$/;"	c
q_temp	Library/altera_sim/altera_mf.v	/^    reg[q_port_width - 1 : 0] q_temp;$/;"	r
q_value_comp	Library/altera_sim/altera_mf.v	/^    reg[r_port_width : 0]     q_value_comp;$/;"	r
q_value_temp	Library/altera_sim/altera_mf.v	/^    reg[q_port_width - 1 : 0] q_value_temp;$/;"	r
qa	Library/altera_sim/altera_mf.v	/^    output [width-1:0]     qa;$/;"	p
qb	Library/altera_sim/altera_mf.v	/^    output [width-1:0]     qb;$/;"	p
qbin	Library/altera_sim/altera_mf.v	/^    output [width-1:0] qbin;$/;"	p
qflash_fast_speed	Library/altera_sim/altera_mf.v	/^    parameter    qflash_fast_speed    =    0;$/;"	c
qflash_mfc	Library/altera_sim/altera_mf.v	/^    parameter    qflash_mfc    =    "ALTERA";$/;"	c
qspi_data_delay	Library/altera_sim/altera_mf.v	/^    parameter    qspi_data_delay    =    0;$/;"	c
qspi_data_delay_count	Library/altera_sim/altera_mf.v	/^    parameter    qspi_data_delay_count    =    1;$/;"	c
quad_addr	Library/altera_sim/altera_mf.v	/^        output   [8:0]  quad_addr;$/;"	p
qualify_conf_done	Library/altera_sim/altera_mf.v	/^    parameter qualify_conf_done                    = "off";$/;"	c
qualify_conf_done	Library/altera_sim/altera_mf.v	/^    parameter qualify_conf_done = "off";$/;"	c
qualify_conf_done	Library/altera_sim/altera_mf.v	/^parameter   qualify_conf_done         = "OFF" ;$/;"	c
quiet_period_violation	Library/altera_sim/altera_mf.v	/^    reg quiet_period_violation;$/;"	r
quiet_time	Library/altera_sim/altera_mf.v	/^    integer quiet_time;$/;"	r
quotient	Library/altera_sim/220model.v	/^    output [lpm_widthn-1:0] quotient;$/;"	p
quotient_array	Library/altera_sim/altera_mf.v	/^        integer quotient_array[max_iter-1:0];$/;"	r
quotient_pipe	Library/altera_sim/220model.v	/^    reg [lpm_widthn-1:0] quotient_pipe [lpm_pipeline+1:0];$/;"	r
r	Library/altera_sim/220model.v	/^    integer ifp, ofp, r, r2;$/;"	r
r	Library/altera_sim/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r
r	Library/altera_sim/altera_mf.v	/^    real r;$/;"	r
r2	Library/altera_sim/220model.v	/^    integer ifp, ofp, r, r2;$/;"	r
r2	Library/altera_sim/altera_mf.v	/^    integer ifp, ofp, r, r2;$/;"	r
r_int	Library/altera_sim/altera_mf.v	/^    integer r_int;$/;"	r
r_port_width	Library/altera_sim/altera_mf.v	/^    parameter r_port_width = 1; \/\/ The width of the remainder port$/;"	c
r_temp	Library/altera_sim/altera_mf.v	/^    reg[r_port_width : 0]     r_temp;$/;"	r
radce_lflck	Library/altera_sim/altera_mf.v	/^  parameter radce_lflck = 15'h0000, \/\/ settings for RADCE_LFLCK CRAM settings - get values from ICD$/;"	c
radical	Library/altera_sim/altera_mf.v	/^    input [width - 1 : 0] radical;$/;"	p
ram	Library/rtl_logic/ram_gen.v	/^reg [DATA_WIDTH-1:0]					ram [2**ADDR_WIDTH-1:0];$/;"	r
ram0_2port	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^module ram0_2port ($/;"	m
ram0_2port	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^module ram0_2port ($/;"	m
ram0_2port	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^module ram0_2port ($/;"	m
ram0_2port_altsyncram	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^module  ram0_2port_altsyncram$/;"	m
ram_1port	Library/rtl_logic/ram_gen.v	/^module ram_1port$/;"	m
ram_2port_dp	Library/rtl_logic/ram_gen.v	/^module ram_2port_dp$/;"	m
ram_2port_tp	Library/rtl_logic/ram_gen.v	/^module ram_2port_tp$/;"	m
ram_address_a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [4:0]  ram_address_a;$/;"	n
ram_address_b	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [4:0]  ram_address_b;$/;"	n
ram_array	Library/altera_sim/altera_mf.v	/^    reg [(RAM_WIDTH*number_of_channels) -1 : 0] ram_array;$/;"	r
ram_array	Library/altera_sim/altera_mf.v	/^    reg [RAM_WIDTH -1 : 0] ram_array;$/;"	r
ram_array0	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] ram_array0;$/;"	r
ram_array1	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] ram_array1;$/;"	r
ram_array2	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] ram_array2;$/;"	r
ram_array3	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] ram_array3;$/;"	r
ram_block_type	Library/altera_sim/altera_mf.v	/^    parameter ram_block_type                     = "AUTO";$/;"	c
ram_block_type	Library/altera_sim/altera_mf.v	/^    parameter ram_block_type   = "AUTO";        \/\/ ram block type to be used$/;"	c
ram_block_type	Library/altera_sim/altera_mf.v	/^    parameter ram_block_type = "AUTO";$/;"	c
ram_data_check	User/Verilog/ram_controller/ram_data_check.v	/^module ram_data_check$/;"	m
ram_data_error_temp	User/Verilog/ram_controller/ram_data_check.v	/^reg									ram_data_error_temp;$/;"	r
ram_data_temp	User/Verilog/ram_controller/ram_data_check.v	/^reg  [ 7:0]					ram_data_temp;$/;"	r
ram_data_temp_d	User/Verilog/ram_controller/ram_data_check.v	/^wire [ 7:0]					ram_data_temp_d;$/;"	n
ram_enable	User/Verilog/ram_controller/ram_top.v	/^wire								ram_enable;$/;"	n
ram_init_tb	Sim/Verilog_sim/TB/ram_init_tb.v	/^module ram_init_tb();$/;"	m
ram_initf	Library/altera_sim/220model.v	/^    reg  [8*256:1] ram_initf;$/;"	r
ram_initf	Library/altera_sim/220model.v	/^    reg [8*256:1] ram_initf;$/;"	r
ram_initf	Library/altera_sim/altera_mf.v	/^    reg [8*256:1]          ram_initf;       \/\/ max RAM size 8*256=2048$/;"	r
ram_initf	Library/altera_sim/altera_mf.v	/^    reg [8*256:1] ram_initf;$/;"	r
ram_mif_tb	Sim/Fpga_sim/TB/ram_mif_tb.v	/^module ram_mif_tb();$/;"	m
ram_rd	User/Verilog/ram_controller/ram_rd.v	/^module ram_rd$/;"	m
ram_rd_addr	User/Verilog/ram_controller/ram_top.v	/^wire [ 4:0]					ram_rd_addr\/*synthesis keep*\/;$/;"	n
ram_rd_cnt	User/Verilog/ram_controller/ram_data_check.v	/^reg  [ 5:0]							ram_rd_cnt;$/;"	r
ram_rd_cnt	User/Verilog/ram_controller/ram_rd.v	/^reg [ 5:0]					ram_rd_cnt;$/;"	r
ram_rd_data	User/Verilog/ram_controller/ram_data_check.v	/^	input	[ 7:0]					ram_rd_data,$/;"	p
ram_rd_data	User/Verilog/ram_controller/ram_rd.v	/^	input      [ 7:0]	ram_rd_data$/;"	p
ram_rd_data	User/Verilog/ram_controller/ram_top.v	/^wire [ 7:0]					ram_rd_data\/*synthesis keep*\/;$/;"	n
ram_rd_en	User/Verilog/ram_controller/ram_data_check.v	/^	input									ram_rd_en,$/;"	p
ram_rd_en	User/Verilog/ram_controller/ram_rd.v	/^	output						ram_rd_en,$/;"	p
ram_rd_en	User/Verilog/ram_controller/ram_top.v	/^wire 								ram_rd_en\/*synthesis keep*\/;$/;"	n
ram_state	User/Verilog/ram_controller/ram_top.v	/^	output 						ram_state$/;"	p
ram_tb	Sim/Fpga_sim/TB/ram_tb.v	/^module ram_tb();$/;"	m
ram_tb	Sim/Verilog_sim/TB/ram_tb.v	/^module ram_tb();$/;"	m
ram_top	User/Verilog/ram_controller/ram_top.v	/^module ram_top$/;"	m
ram_wr	User/Verilog/ram_controller/ram_wr.v	/^module ram_wr$/;"	m
ram_wr_addr	User/Verilog/ram_controller/ram_top.v	/^wire [ 4:0]					ram_wr_addr;$/;"	n
ram_wr_cnt	User/Verilog/ram_controller/ram_wr.v	/^reg [ 5:0]					ram_wr_cnt;		$/;"	r
ram_wr_data	User/Verilog/ram_controller/ram_top.v	/^wire [ 7:0]					ram_wr_data;$/;"	n
ram_wr_en	User/Verilog/ram_controller/ram_top.v	/^wire								ram_wr_en;$/;"	n
ram_wr_en	User/Verilog/ram_controller/ram_wr.v	/^	output						ram_wr_en,$/;"	p
random	Library/altera_sim/altera_mf.v	/^    reg   random;$/;"	r
raw_tck	Library/altera_sim/altera_mf.v	/^    input    raw_tck;$/;"	p
rdPtr	Library/altera_sim/altera_mf.v	/^    reg [2 : 0] rdPtr [number_of_channels -1 : 0];$/;"	r
rdPtr	Library/altera_sim/altera_mf.v	/^    reg [2 : 0] rdPtr;$/;"	r
rd_addr	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH-1:0]					rd_addr;$/;"	r
rd_addr	Library/rtl_logic/fifo_gen.v	/^wire [ADDR_WIDTH-1:0]					rd_addr;$/;"	n
rd_addr	Library/rtl_logic/ram_gen.v	/^	input [ADDR_WIDTH-1:0]			rd_addr,$/;"	p
rd_bin	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH:0]						rd_bin;$/;"	r
rd_bin_next	Library/rtl_logic/fifo_gen.v	/^wire [ADDR_WIDTH:0]						rd_bin_next;$/;"	n
rd_empty_val	Library/rtl_logic/fifo_gen.v	/^wire 													rd_empty_val;$/;"	n
rd_gray_next	Library/rtl_logic/fifo_gen.v	/^wire [ADDR_WIDTH:0]						rd_gray_next;$/;"	n
rd_ptr	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH:0]						rd_ptr;$/;"	r
rd_req	Library/rtl_logic/fifo_gen.v	/^	input												rd_req,$/;"	p
rd_wptr1	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH:0]						rd_wptr1;$/;"	r
rd_wptr2	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH:0]						rd_wptr2;$/;"	r
rdaddress	Library/altera_sim/220model.v	/^    input  [lpm_widthad-1:0] rdaddress;$/;"	p
rdaddress	Library/altera_sim/altera_mf.v	/^    input  [widthad-1:0] rdaddress; \/\/ Write address input to the memory$/;"	p
rdaddress	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	input	[4:0]  rdaddress;$/;"	p
rdaddress	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	input	[4:0]  rdaddress;$/;"	p
rdaddress	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input	[4:0]  rdaddress;$/;"	p
rdaddress_a	Library/altera_sim/altera_mf.v	/^    input [widthad-1:0]    rdaddress_a;$/;"	p
rdaddress_aclr	Library/altera_sim/altera_mf.v	/^    parameter rdaddress_aclr = "ON";$/;"	c
rdaddress_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter rdaddress_aclr_a = "ON";         \/\/ aclr affects rdaddress_a?$/;"	c
rdaddress_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter rdaddress_aclr_b = "ON";         \/\/ aclr affects rdaddress_b?$/;"	c
rdaddress_at_inclock	Library/altera_sim/altera_mf.v	/^    reg [widthad-1:0] rdaddress_at_inclock;$/;"	r
rdaddress_at_inclock_low	Library/altera_sim/altera_mf.v	/^    reg [widthad-1:0] rdaddress_at_inclock_low;$/;"	r
rdaddress_at_outclock	Library/altera_sim/altera_mf.v	/^    reg [widthad-1:0] rdaddress_at_outclock;$/;"	r
rdaddress_b	Library/altera_sim/altera_mf.v	/^    input [widthad-1:0]    rdaddress_b;$/;"	p
rdaddress_reg	Library/altera_sim/altera_mf.v	/^    parameter rdaddress_reg = "OUTCLOCK";$/;"	c
rdaddress_reg_a	Library/altera_sim/altera_mf.v	/^    parameter rdaddress_reg_a  = "UNREGISTERED";\/\/ clock used by readdress_a$/;"	c
rdaddress_reg_b	Library/altera_sim/altera_mf.v	/^    parameter rdaddress_reg_b  = "UNREGISTERED";\/\/ clock used by readdress_b$/;"	c
rdaddress_tmp	Library/altera_sim/altera_mf.v	/^    wire [widthad-1:0] rdaddress_tmp;$/;"	n
rdaddressstall	Library/altera_sim/altera_mf.v	/^    input  rdaddressstall;              \/\/ Address stall input for read port$/;"	p
rdaddressstall	Library/altera_sim/altera_mf.v	/^    tri0 rdaddressstall;$/;"	n
rdclk	Library/altera_sim/220model.v	/^    input rdclk;$/;"	p
rdclk	Library/altera_sim/altera_mf.v	/^    input rdclk;$/;"	p
rdclk	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	input	  rdclk;$/;"	p
rdclk	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	input	  rdclk;$/;"	p
rdclk	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input	  rdclk;$/;"	p
rdclk	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   rdclk;$/;"	p
rdclken	Library/altera_sim/220model.v	/^    input  rdclken;$/;"	p
rdclken	Library/altera_sim/220model.v	/^    tri1 rdclken;$/;"	n
rdclock	Library/altera_sim/220model.v	/^    input  rdclock;$/;"	p
rdclock	Library/altera_sim/220model.v	/^    input rdclock;$/;"	p
rdclock	Library/altera_sim/220model.v	/^    tri0 rdclock;$/;"	n
rdclock	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	input	  rdclock;$/;"	p
rdclock	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	input	  rdclock;$/;"	p
rdclock	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input	  rdclock;$/;"	p
rdcontrol_aclr	Library/altera_sim/altera_mf.v	/^    parameter rdcontrol_aclr = "ON";$/;"	c
rdcontrol_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter rdcontrol_aclr_a = "ON";         \/\/ aclr affects rden_a?$/;"	c
rdcontrol_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter rdcontrol_aclr_b          = "NONE";$/;"	c
rdcontrol_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter rdcontrol_aclr_b = "ON";         \/\/ aclr affects rden_b?$/;"	c
rdcontrol_reg	Library/altera_sim/altera_mf.v	/^    parameter rdcontrol_reg = "OUTCLOCK";$/;"	c
rdcontrol_reg_a	Library/altera_sim/altera_mf.v	/^    parameter rdcontrol_reg_a  = "UNREGISTERED";\/\/ clock used by rden_a$/;"	c
rdcontrol_reg_b	Library/altera_sim/altera_mf.v	/^    parameter rdcontrol_reg_b           = "CLOCK1";$/;"	c
rdcontrol_reg_b	Library/altera_sim/altera_mf.v	/^    parameter rdcontrol_reg_b  = "UNREGISTERED";\/\/ clock used by rden_b$/;"	c
rdempty	Library/altera_sim/220model.v	/^    output rdempty;$/;"	p
rdempty	Library/altera_sim/altera_mf.v	/^    output rdempty;$/;"	p
rdempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	output	  rdempty;$/;"	p
rdempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire  rdempty = sub_wire3;$/;"	n
rdempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	output	  rdempty;$/;"	p
rdempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output	  rdempty;$/;"	p
rdempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   rdempty;$/;"	p
rdempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  rdempty = sub_wire3;$/;"	n
rden	Library/altera_sim/220model.v	/^    input  rden;$/;"	p
rden	Library/altera_sim/220model.v	/^    tri1 rden;$/;"	n
rden	Library/altera_sim/altera_mf.v	/^    input  rden;                 \/\/ Read enable input. Disable reading when low$/;"	p
rden	Library/altera_sim/altera_mf.v	/^    tri1 rden;$/;"	n
rden	Library/rtl_logic/ram_gen.v	/^	input												rden,$/;"	p
rden	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	input	  rden;$/;"	p
rden	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	tri1	  rden;$/;"	n
rden	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	input	  rden;$/;"	p
rden	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	tri1	  rden;$/;"	n
rden	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input	  rden;$/;"	p
rden	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	tri1	  rden;$/;"	n
rden_a	Library/altera_sim/altera_mf.v	/^    input                  rden_a;$/;"	p
rden_a	Library/altera_sim/altera_mf.v	/^    input  rden_a; \/\/ Port A read enable input$/;"	p
rden_a	Library/altera_sim/altera_mf.v	/^    tri1                   rden_a;$/;"	n
rden_a	Library/altera_sim/altera_mf.v	/^    tri1 rden_a;$/;"	n
rden_a	Library/rtl_logic/ram_gen.v	/^	input												rden_a,$/;"	p
rden_at_inclock	Library/altera_sim/altera_mf.v	/^    reg rden_at_inclock;$/;"	r
rden_at_outclock	Library/altera_sim/altera_mf.v	/^    reg rden_at_outclock;$/;"	r
rden_b	Library/altera_sim/altera_mf.v	/^    input                  rden_b;$/;"	p
rden_b	Library/altera_sim/altera_mf.v	/^    input  rden_b; \/\/ Port B read enable input$/;"	p
rden_b	Library/altera_sim/altera_mf.v	/^    tri1                   rden_b;$/;"	n
rden_b	Library/altera_sim/altera_mf.v	/^    tri1 rden_b;$/;"	n
rden_b	Library/rtl_logic/ram_gen.v	/^	input												rden_b,$/;"	p
rden_b	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input   rden_b;$/;"	p
rden_b	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	tri1   rden_b;$/;"	n
rden_low_output_0	Library/altera_sim/altera_mf.v	/^    reg rden_low_output_0;$/;"	r
rden_tmp	Library/altera_sim/altera_mf.v	/^    wire rden_tmp;$/;"	n
rden_used	Library/altera_sim/220model.v	/^    parameter rden_used = "TRUE"; \/\/ Specified whether to use the rden port or not.$/;"	c
rdfull	Library/altera_sim/220model.v	/^    output rdfull;$/;"	p
rdfull	Library/altera_sim/altera_mf.v	/^    output rdfull;$/;"	p
rdfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	output	  rdfull;$/;"	p
rdfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire  rdfull = sub_wire4;$/;"	n
rdfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	output	  rdfull;$/;"	p
rdfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output	  rdfull;$/;"	p
rdfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   rdfull;$/;"	p
rdfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  rdfull = sub_wire4;$/;"	n
rdn	Library/altera_sim/altera_mf.v	/^    input    rdn;$/;"	p
rdptr_g	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	rdptr_g;$/;"	r
rdptr_gs	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]  rdptr_gs;$/;"	n
rdreq	Library/altera_sim/220model.v	/^    input  rdreq;$/;"	p
rdreq	Library/altera_sim/220model.v	/^    input rdreq;$/;"	p
rdreq	Library/altera_sim/altera_mf.v	/^    input  rdreq;$/;"	p
rdreq	Library/altera_sim/altera_mf.v	/^    input rdreq;$/;"	p
rdreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	input	  rdreq;$/;"	p
rdreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	input	  rdreq;$/;"	p
rdreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input	  rdreq;$/;"	p
rdreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   rdreq;$/;"	p
rdsync_delaypipe	Library/altera_sim/220model.v	/^    parameter rdsync_delaypipe = 3;$/;"	c
rdsync_delaypipe	Library/altera_sim/altera_mf.v	/^    parameter rdsync_delaypipe = 0;$/;"	c
rdusedw	Library/altera_sim/220model.v	/^    output [lpm_widthu-1:0] rdusedw;$/;"	p
rdusedw	Library/altera_sim/altera_mf.v	/^    output [lpm_widthu-1:0] rdusedw;$/;"	p
rdusedw	Library/altera_sim/altera_mf.v	/^    output [lpm_widthu_r-1:0] rdusedw;$/;"	p
rdusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	output	[4:0]  rdusedw;$/;"	p
rdusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire [4:0] rdusedw = sub_wire6[4:0];$/;"	n
rdusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	output	[4:0]  rdusedw;$/;"	p
rdusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output	[4:0]  rdusedw;$/;"	p
rdusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   [4:0]  rdusedw;$/;"	p
rdusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire [4:0] rdusedw = sub_wire6[4:0];$/;"	n
read_aclr	Library/altera_sim/altera_mf.v	/^    wire read_aclr;$/;"	n
read_aclr_synch	Library/altera_sim/altera_mf.v	/^    parameter read_aclr_synch = "OFF";$/;"	c
read_data	Library/altera_sim/220model.v	/^    wire [lpm_width-1:0] read_data;$/;"	n
read_during_write_mode_mixed_ports	Library/altera_sim/altera_mf.v	/^    parameter read_during_write_mode_mixed_ports = "DONT_CARE";$/;"	c
read_during_write_mode_port_a	Library/altera_sim/altera_mf.v	/^    parameter read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ";$/;"	c
read_during_write_mode_port_b	Library/altera_sim/altera_mf.v	/^    parameter read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ";$/;"	c
read_id	Library/altera_sim/220model.v	/^    reg [lpm_widthu-1:0] read_id;$/;"	r
read_id	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] read_id;$/;"	r
read_side_sync_reset	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] read_side_sync_reset;$/;"	r
read_side_sync_reset	Library/altera_sim/altera_mf.v	/^    reg read_side_sync_reset;$/;"	r
real_lock_high	Library/altera_sim/altera_mf.v	/^    reg [31:0] real_lock_high;$/;"	r
reconfig_clk	Library/altera_sim/altera_mf.v	/^  input                             reconfig_clk,$/;"	p
reconfig_err	Library/altera_sim/altera_mf.v	/^    reg reconfig_err;$/;"	r
reduced_functionality	Library/altera_sim/altera_mf.v	/^    parameter reduced_functionality = "NO";$/;"	c
refclk	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, C6, C6_mode, C7, C7_mode, C8, C8_mode, C9, C9_mode, refclk, m_mod;$/;"	p
refclk	Library/altera_sim/altera_mf.v	/^    input C0, C0_mode, C1, C1_mode, C2, C2_mode, C3, C3_mode, C4, C4_mode, C5, C5_mode, refclk, m_mod;$/;"	p
refclk	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
refclk	Library/altera_sim/altera_mf.v	/^    integer refclk;$/;"	r
refclk	Library/altera_sim/altera_mf.v	/^    wire refclk;$/;"	n
refclk_frequency	Library/altera_sim/altera_mf.v	/^    parameter refclk_frequency = "UNUSED";$/;"	c
refclk_last_value	Library/altera_sim/altera_mf.v	/^    reg refclk_last_value;$/;"	r
refclk_period	Library/altera_sim/altera_mf.v	/^    integer refclk_period;$/;"	r
refclk_period	Library/altera_sim/altera_mf.v	/^    time refclk_period;$/;"	r
refclk_time	Library/altera_sim/altera_mf.v	/^    time    refclk_time;$/;"	r
reg	Library/altera_sim/altera_mf.v	/^  output reg [number_of_channels-1:0] adce_standby, \/\/ put channels into standby - to RX PMA$/;"	p
reg	Library/rtl_logic/fifo_gen.v	/^	output reg									rd_empty,$/;"	p
reg	Library/rtl_logic/fifo_gen.v	/^	output reg									wr_full,$/;"	p
reg	Library/rtl_logic/ram_gen.v	/^	output reg [DATA_WIDTH-1:0]	q$/;"	p
reg	Library/rtl_logic/ram_gen.v	/^	output reg [DATA_WIDTH-1:0]	q_b$/;"	p
reg	User/Verilog/clock_tree.v	/^	output reg				pll_locked$/;"	p
reg	User/Verilog/led_top.v	/^	output reg [LED_NUM-1:0]	led$/;"	p
reg	User/Verilog/ram_controller/ram_wr.v	/^	output reg [ 7:0]	ram_wr_data$/;"	p
reg_chaddress	Library/altera_sim/altera_mf.v	/^  reg [ireg_chaddr_width-1:0] reg_chaddress, reg_chaddress0q;$/;"	r
reg_chaddress0q	Library/altera_sim/altera_mf.v	/^  reg [ireg_chaddr_width-1:0] reg_chaddress, reg_chaddress0q;$/;"	r
reg_ctrlstatus	Library/altera_sim/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_ctrlstatus, reg_ctrlstatus0q;$/;"	r
reg_ctrlstatus0q	Library/altera_sim/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_ctrlstatus, reg_ctrlstatus0q;$/;"	r
reg_data	Library/altera_sim/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_data, reg_data0q;$/;"	r
reg_data0q	Library/altera_sim/altera_mf.v	/^  reg [ireg_data_width-1:0] reg_data, reg_data0q;$/;"	r
reg_read	Library/altera_sim/altera_mf.v	/^  reg        reg_read, reg_write;$/;"	r
reg_s	Library/altera_sim/220model.v	/^    reg [8*40:1] reg_s;$/;"	r
reg_s	Library/altera_sim/altera_mf.v	/^        reg [8*16:1] reg_s;$/;"	r
reg_s	Library/altera_sim/altera_mf.v	/^    reg [8*16:1] reg_s;$/;"	r
reg_s	Library/altera_sim/altera_mf.v	/^reg [8*16:1] reg_s;$/;"	r
reg_str	Library/altera_sim/220model.v	/^    reg [8*256:1] reg_str;$/;"	r
reg_string	Library/altera_sim/220model.v	/^    reg [8*200:1] reg_string; \/\/ to store the value of the given string$/;"	r
reg_string	Library/altera_sim/altera_mf.v	/^    reg [8*200:1] reg_string; \/\/ to store the value of the given string$/;"	r
reg_string	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] reg_string;$/;"	r
reg_string	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] reg_string;$/;"	r
reg_string	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] reg_string;$/;"	r
reg_string	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] reg_string;$/;"	r
reg_string	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] reg_string;$/;"	r
reg_string	Library/altera_sim/altera_mf.v	/^reg [8*`STR_LENGTH:1] reg_string;$/;"	r
reg_wdaddress	Library/altera_sim/altera_mf.v	/^  reg [ireg_wdaddr_width-1:0] reg_wdaddress, reg_wdaddress0q;$/;"	r
reg_wdaddress0q	Library/altera_sim/altera_mf.v	/^  reg [ireg_wdaddr_width-1:0] reg_wdaddress, reg_wdaddress0q;$/;"	r
reg_write	Library/altera_sim/altera_mf.v	/^  reg        reg_read, reg_write;$/;"	r
registered_data_align_input	Library/altera_sim/altera_mf.v	/^    parameter registered_data_align_input = "OFF";$/;"	c
registered_data_align_input	Library/altera_sim/altera_mf.v	/^    parameter registered_data_align_input = "ON";$/;"	c
registered_input	Library/altera_sim/altera_mf.v	/^    parameter registered_input = "ON";$/;"	c
registered_output	Library/altera_sim/altera_mf.v	/^    parameter registered_output = "ON";$/;"	c
rem	Library/altera_sim/altera_mf.v	/^    integer rem;$/;"	r
rem0	Library/altera_sim/altera_mf.v	/^integer rem0;$/;"	r
rem1	Library/altera_sim/altera_mf.v	/^integer rem1;$/;"	r
rem2	Library/altera_sim/altera_mf.v	/^integer rem2;$/;"	r
rem_ext	Library/altera_sim/altera_mf.v	/^integer rem_ext;$/;"	r
remain	Library/altera_sim/220model.v	/^    output [lpm_widthd-1:0] remain;$/;"	p
remain_pipe	Library/altera_sim/220model.v	/^    reg [lpm_widthd-1:0] remain_pipe [lpm_pipeline+1:0];$/;"	r
remainder	Library/altera_sim/altera_mf.v	/^    output [r_port_width - 1 : 0] remainder;$/;"	p
remainder_pipeline	Library/altera_sim/altera_mf.v	/^    reg[r_port_width - 1 : 0] remainder_pipeline[(pipeline +1) : 0];$/;"	r
remap_addr	Library/altera_sim/altera_mf.v	/^        input   [11:0]  remap_addr;$/;"	p
remap_address	Library/altera_sim/altera_mf.v	/^  input                      [11:0] remap_address,$/;"	p
representation	Library/altera_sim/altera_mf.v	/^    parameter representation = "UNSIGNED";$/;"	c
representation_a	Library/altera_sim/altera_mf.v	/^    parameter representation_a           = "UNSIGNED";$/;"	c
representation_a	Library/altera_sim/altera_mf.v	/^    parameter representation_a          = "UNSIGNED";$/;"	c
representation_b	Library/altera_sim/altera_mf.v	/^    parameter representation_b           = "UNSIGNED";$/;"	c
representation_b	Library/altera_sim/altera_mf.v	/^    parameter representation_b          = "UNSIGNED";$/;"	c
reset	Library/altera_sim/altera_mf.v	/^        input   reset;$/;"	p
reset	Library/altera_sim/altera_mf.v	/^    input reset;$/;"	p
reset_fifo	Library/altera_sim/altera_mf.v	/^    reg reset_fifo;$/;"	r
reset_fifo_at_first_lock	Library/altera_sim/altera_mf.v	/^    parameter reset_fifo_at_first_lock = "ON";$/;"	c
reset_fifo_at_first_lock	Library/altera_sim/altera_mf.v	/^    parameter reset_fifo_at_first_lock ="ON" ;$/;"	c
reset_jtag	Library/altera_sim/altera_mf.v	/^    task reset_jtag;    $/;"	t
reset_n	Library/altera_sim/altera_mf.v	/^    input   reset_n;    $/;"	p
reset_n	Library/altera_sim/altera_mf.v	/^    input reset_n;$/;"	p
reset_self	Library/altera_sim/altera_mf.v	/^    wire reset_self;$/;"	n
result	Library/altera_sim/220model.v	/^    output [lpm_width-1:0] result;   $/;"	p
result	Library/altera_sim/220model.v	/^    output [lpm_width-1:0] result;$/;"	p
result	Library/altera_sim/220model.v	/^    output [lpm_widthp-1:0] result;$/;"	p
result	Library/altera_sim/220model.v	/^    reg    [lpm_width-1:0] result;$/;"	r
result	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] result;$/;"	r
result	Library/altera_sim/altera_mf.v	/^    integer count, result;$/;"	r
result	Library/altera_sim/altera_mf.v	/^    integer phase_shift, result;$/;"	r
result	Library/altera_sim/altera_mf.v	/^    output [WIDTH_MAN_EXP : 0] result;$/;"	p
result	Library/altera_sim/altera_mf.v	/^    output [result_width - 1 : 0] result;$/;"	p
result	Library/altera_sim/altera_mf.v	/^    output [width_out-1:0] result;  \/\/Required port$/;"	p
result	Library/altera_sim/altera_mf.v	/^    output [width_result -1 : 0] result;$/;"	p
result	Library/altera_sim/altera_mf.v	/^    output [widthr-1:0] result;  \/\/Required port$/;"	p
result	Library/altera_sim/altera_mf.v	/^    reg [width_result -1 : 0] result;$/;"	r
result_alignment	Library/altera_sim/altera_mf.v	/^    parameter result_alignment = "LSB"; \/\/ or "MSB"$/;"	c
result_alignment	Library/altera_sim/altera_mf.v	/^    parameter result_alignment = "LSB";$/;"	c
result_ext	Library/altera_sim/altera_mf.v	/^    wire  [width_result - 1 : 0] result_ext; $/;"	n
result_full	Library/altera_sim/altera_mf.v	/^    reg [width_out+1:0] result_full;$/;"	r
result_full	Library/altera_sim/altera_mf.v	/^    reg [width_result + 1 : 0] result_full ;$/;"	r
result_full2	Library/altera_sim/altera_mf.v	/^    reg [width_out+1:0] result_full2;$/;"	r
result_int	Library/altera_sim/altera_mf.v	/^    reg [int_width_result - 1 : 0] result_int;$/;"	r
result_int	Library/altera_sim/altera_mf.v	/^    reg [width_out+1:0] result_int;$/;"	r
result_int_wire	Library/altera_sim/altera_mf.v	/^    wire [width_out+1:0] result_int_wire;$/;"	n
result_msb	Library/altera_sim/altera_mf.v	/^    parameter result_msb = (width_a + width_b - 1); $/;"	c
result_msb_stxiii	Library/altera_sim/altera_mf.v	/^    parameter result_msb_stxiii = ((number_of_multipliers == 1) && (width_result > width_a + width_b))? $/;"	c
result_pad	Library/altera_sim/altera_mf.v	/^    parameter result_pad = ((width_result - 1 + int_mult_diff_bit) > int_width_result)? (width_result + 1 + int_mult_diff_bit - int_width_result) :$/;"	c
result_pipe	Library/altera_sim/220model.v	/^    reg    [lpm_width-1:0] result_pipe [(lpm_pipeline+1):0];$/;"	r
result_pipe	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] result_pipe [(lpm_pipeline+1):0];$/;"	r
result_pipe	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] result_pipe [lpm_pipeline+1:0];$/;"	r
result_pipe	Library/altera_sim/220model.v	/^    reg [lpm_widthp-1:0] result_pipe [lpm_pipeline+1:0];$/;"	r
result_pipe	Library/altera_sim/altera_mf.v	/^    reg [(2*int_width_result - 1): 0] result_pipe [extra_latency : 0];$/;"	r
result_pipe	Library/altera_sim/altera_mf.v	/^    reg [width_out+1:0] result_pipe [extra_latency:0];$/;"	r
result_pipe	Library/altera_sim/altera_mf.v	/^    reg [width_result + 1 : 0] result_pipe [extra_accumulator_latency : 0];$/;"	r
result_pipe	Library/altera_sim/altera_mf.v	/^    reg[WIDTH_MAN_EXP : 0] result_pipe[LATENCY : 0];$/;"	r
result_pipe1	Library/altera_sim/altera_mf.v	/^    reg [(2*int_width_result - 1): 0] result_pipe1 [extra_latency : 0];$/;"	r
result_stxii_ext	Library/altera_sim/altera_mf.v	/^    wire  [width_result - 1 : 0] result_stxii_ext;$/;"	n
result_stxii_ext_temp	Library/altera_sim/altera_mf.v	/^    wire [result_pad + int_width_result - 1 - int_mult_diff_bit : 0] result_stxii_ext_temp;$/;"	n
result_stxii_ext_temp2	Library/altera_sim/altera_mf.v	/^    wire [result_pad + int_width_result - 1 - int_mult_diff_bit : 0] result_stxii_ext_temp2;$/;"	n
result_stxiii	Library/altera_sim/altera_mf.v	/^    wire [width_result - 1 : 0] result_stxiii;$/;"	n
result_stxiii_ext	Library/altera_sim/altera_mf.v	/^    wire [width_result - 1 : 0] result_stxiii_ext;$/;"	n
result_stxiii_pad	Library/altera_sim/altera_mf.v	/^    parameter result_stxiii_pad = (width_result > width_a + width_b)? $/;"	c
result_stxiii_temp	Library/altera_sim/altera_mf.v	/^    wire [result_pad + int_width_result + 1 - int_mult_diff_bit : 0] result_stxiii_temp;$/;"	n
result_stxiii_temp2	Library/altera_sim/altera_mf.v	/^    wire [result_pad + int_width_result - int_mult_diff_bit : 0] result_stxiii_temp2;$/;"	n
result_stxiii_temp3	Library/altera_sim/altera_mf.v	/^    wire [result_pad + int_width_result - int_mult_diff_bit : 0] result_stxiii_temp3;$/;"	n
result_tmp	Library/altera_sim/220model.v	/^    reg    [lpm_width-1:0] result_tmp;$/;"	r
result_tmp	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] result_tmp;$/;"	r
result_width	Library/altera_sim/altera_mf.v	/^    parameter result_width = 1;$/;"	c
resultpipe	Library/altera_sim/altera_mf.v	/^    reg [widthr-1:0] resultpipe [(pipeline +1):0];$/;"	r
retain_addr	Library/altera_sim/altera_mf.v	/^        output   [0:0]  retain_addr;$/;"	p
retime_data	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] retime_data;$/;"	r
retime_data	Library/altera_sim/altera_mf.v	/^    wire retime_data;$/;"	n
return_string	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIIIGL_PLL_WORD_LENGTH:1] return_string;$/;"	r
return_string	Library/altera_sim/altera_mf.v	/^    reg [8*`CYCIII_PLL_WORD_LENGTH:1] return_string;$/;"	r
return_string	Library/altera_sim/altera_mf.v	/^    reg [8*`STXIII_PLL_WORD_LENGTH:1] return_string;$/;"	r
return_string	Library/altera_sim/altera_mf.v	/^    reg [8*`STXII_PLL_WORD_LENGTH:1] return_string;$/;"	r
return_string	Library/altera_sim/altera_mf.v	/^    reg [8*`STX_PLL_WORD_LENGTH:1] return_string;$/;"	r
return_string	Library/altera_sim/altera_mf.v	/^reg [8*`STR_LENGTH:1] return_string;$/;"	r
rnd_bit_cnt	Library/altera_sim/altera_mf.v	/^    integer rnd_bit_cnt;$/;"	r
rom_initf	Library/altera_sim/220model.v	/^    reg  [8*256:1] rom_initf;$/;"	r
rotate	Library/altera_sim/altera_mf.v	/^    input rotate;$/;"	p
rotate_aclr	Library/altera_sim/altera_mf.v	/^    parameter rotate_aclr = "NONE";$/;"	c
rotate_int	Library/altera_sim/altera_mf.v	/^    tri0 rotate_int;$/;"	n
rotate_out_reg	Library/altera_sim/altera_mf.v	/^    reg rotate_out_reg;$/;"	r
rotate_out_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire rotate_out_reg_wire_clk;$/;"	n
rotate_out_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 rotate_out_reg_wire_clr;$/;"	n
rotate_out_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 rotate_out_reg_wire_en;$/;"	n
rotate_out_wire	Library/altera_sim/altera_mf.v	/^    wire rotate_out_wire;$/;"	n
rotate_output_aclr	Library/altera_sim/altera_mf.v	/^    parameter rotate_output_aclr = "NONE";$/;"	c
rotate_output_register	Library/altera_sim/altera_mf.v	/^    parameter rotate_output_register = "UNREGISTERED";$/;"	c
rotate_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg rotate_pipe_reg;$/;"	r
rotate_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire rotate_pipe_wire;$/;"	n
rotate_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire rotate_pipe_wire_clk;$/;"	n
rotate_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 rotate_pipe_wire_clr;$/;"	n
rotate_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 rotate_pipe_wire_en;$/;"	n
rotate_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter rotate_pipeline_aclr = "NONE";$/;"	c
rotate_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter rotate_pipeline_register = "UNREGISTERED";$/;"	c
rotate_reg	Library/altera_sim/altera_mf.v	/^    reg rotate_reg;$/;"	r
rotate_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire rotate_reg_wire_clk;$/;"	n
rotate_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 rotate_reg_wire_clr;$/;"	n
rotate_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 rotate_reg_wire_en;$/;"	n
rotate_register	Library/altera_sim/altera_mf.v	/^    parameter rotate_register = "UNREGISTERED";$/;"	c
rotate_wire	Library/altera_sim/altera_mf.v	/^    wire rotate_wire;$/;"	n
round_bit	Library/altera_sim/altera_mf.v	/^    reg round_bit;$/;"	r
round_block_result	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result - 1: 0] round_block_result;$/;"	r
round_checking	Library/altera_sim/altera_mf.v	/^    reg round_checking;$/;"	r
round_happen	Library/altera_sim/altera_mf.v	/^    reg round_happen;$/;"	r
round_position	Library/altera_sim/altera_mf.v	/^    parameter round_position = ((output_rounding != "NO") || (output_saturate_type == "SYMMETRIC")) ?$/;"	c
round_sat_blk_res	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result - 1: 0] round_sat_blk_res;$/;"	r
round_sat_in_reg	Library/altera_sim/altera_mf.v	/^    reg  [2*int_width_result - 1: 0] round_sat_in_reg;$/;"	r
round_sat_in_result	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result - 1: 0] round_sat_in_result;$/;"	r
rreq	Library/altera_sim/220model.v	/^    input rreq;$/;"	p
rreq	Library/altera_sim/altera_mf.v	/^    input wreq, rreq;$/;"	p
rsig	Library/altera_sim/220model.v	/^    integer rsig;$/;"	r
rstn	Library/rtl_logic/fifo_gen.v	/^	input												rstn,$/;"	p
rstn	Library/rtl_logic/ram_gen.v	/^	input												rstn,$/;"	p
rstn	User/Verilog/fifo_controller/fifo_top.v	/^	input							rstn,$/;"	p
rstn	User/Verilog/ram_controller/ram_top.v	/^	input							rstn,$/;"	p
rsu_watchdog_counter	Library/altera_sim/altera_mf.v	/^    parameter    rsu_watchdog_counter    =    100000000;$/;"	c
rti	Library/altera_sim/altera_mf.v	/^    input    rti;$/;"	p
rup	Library/altera_sim/altera_mf.v	/^    input    rup;$/;"	p
rx_align_data_reg	Library/altera_sim/altera_mf.v	/^    parameter rx_align_data_reg = "RISING_EDGE";$/;"	c
rx_cda_max	Library/altera_sim/altera_mf.v	/^    output [number_of_channels -1: 0] rx_cda_max;$/;"	p
rx_cda_max	Library/altera_sim/altera_mf.v	/^    output rx_cda_max;$/;"	p
rx_cda_max	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_cda_max;$/;"	r
rx_cda_max	Library/altera_sim/altera_mf.v	/^    reg rx_cda_max;$/;"	r
rx_cda_reset	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0]  rx_cda_reset;$/;"	p
rx_cda_reset	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_cda_reset;$/;"	p
rx_cda_reset	Library/altera_sim/altera_mf.v	/^    input rx_cda_reset;$/;"	p
rx_cda_reset	Library/altera_sim/altera_mf.v	/^    tri0 rx_cda_reset;$/;"	n
rx_cda_reset	Library/altera_sim/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_cda_reset;$/;"	n
rx_channel_data_align	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_channel_data_align;$/;"	p
rx_channel_data_align	Library/altera_sim/altera_mf.v	/^    input rx_channel_data_align;$/;"	p
rx_channel_data_align	Library/altera_sim/altera_mf.v	/^    tri0 rx_channel_data_align;$/;"	n
rx_channel_data_align	Library/altera_sim/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_channel_data_align;$/;"	n
rx_channel_data_align_int	Library/altera_sim/altera_mf.v	/^    wire[number_of_channels -1 :0] rx_channel_data_align_int;$/;"	n
rx_channel_data_align_pre	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_channel_data_align_pre;$/;"	r
rx_channel_data_align_pre	Library/altera_sim/altera_mf.v	/^    reg rx_channel_data_align_pre;$/;"	r
rx_coreclk	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_coreclk;$/;"	p
rx_coreclk	Library/altera_sim/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_coreclk;$/;"	n
rx_data_align	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_data_align;$/;"	p
rx_data_align	Library/altera_sim/altera_mf.v	/^    input rx_data_align;$/;"	p
rx_data_align_clk	Library/altera_sim/altera_mf.v	/^    wire rx_data_align_clk;$/;"	n
rx_data_align_int	Library/altera_sim/altera_mf.v	/^    wire [number_of_channels -1 :0] rx_data_align_int;$/;"	n
rx_data_align_int	Library/altera_sim/altera_mf.v	/^    wire rx_data_align_int;$/;"	n
rx_data_align_pulldown	Library/altera_sim/altera_mf.v	/^    wire rx_data_align_pulldown;$/;"	n
rx_data_align_reg	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] rx_data_align_reg;$/;"	r
rx_data_align_reg	Library/altera_sim/altera_mf.v	/^    reg rx_data_align_reg;$/;"	r
rx_data_align_reset	Library/altera_sim/altera_mf.v	/^    input rx_data_align_reset;$/;"	p
rx_data_align_reset	Library/altera_sim/altera_mf.v	/^    tri0 rx_data_align_reset;$/;"	n
rx_data_reset	Library/altera_sim/altera_mf.v	/^    input rx_data_reset;$/;"	p
rx_ddio_in	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_ddio_in;$/;"	r
rx_deskew	Library/altera_sim/altera_mf.v	/^    input rx_deskew;$/;"	p
rx_deskew	Library/altera_sim/altera_mf.v	/^    tri0 rx_deskew;$/;"	n
rx_divfwdclk	Library/altera_sim/altera_mf.v	/^    output [number_of_channels -1: 0] rx_divfwdclk;$/;"	p
rx_divfwdclk	Library/altera_sim/altera_mf.v	/^    output rx_divfwdclk;$/;"	p
rx_divfwdclk_int	Library/altera_sim/altera_mf.v	/^    reg rx_divfwdclk_int;$/;"	r
rx_dpa_clk	Library/altera_sim/altera_mf.v	/^    output rx_dpa_clk;$/;"	p
rx_dpa_clk	Library/altera_sim/altera_mf.v	/^    reg rx_dpa_clk;$/;"	r
rx_dpa_hold	Library/altera_sim/altera_mf.v	/^    input rx_dpa_hold;$/;"	p
rx_dpa_loaden	Library/altera_sim/altera_mf.v	/^    output rx_dpa_loaden;$/;"	p
rx_dpa_lock_reset	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpa_lock_reset;$/;"	p
rx_dpa_lock_reset	Library/altera_sim/altera_mf.v	/^    input rx_dpa_lock_reset;$/;"	p
rx_dpa_lock_reset	Library/altera_sim/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_dpa_lock_reset;$/;"	n
rx_dpa_locked	Library/altera_sim/altera_mf.v	/^    output [number_of_channels -1: 0] rx_dpa_locked;$/;"	p
rx_dpa_locked	Library/altera_sim/altera_mf.v	/^    output rx_dpa_locked;$/;"	p
rx_dpa_locked	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_dpa_locked;$/;"	r
rx_dpa_locked	Library/altera_sim/altera_mf.v	/^    reg rx_dpa_locked;$/;"	r
rx_dpa_locked	Library/altera_sim/altera_mf.v	/^    wire rx_dpa_locked;$/;"	n
rx_dpa_reset	Library/altera_sim/altera_mf.v	/^    input rx_dpa_reset;$/;"	p
rx_dpa_sync_reg	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 : 0] rx_dpa_sync_reg;$/;"	r
rx_dpa_sync_reg_clk	Library/altera_sim/altera_mf.v	/^    wire rx_dpa_sync_reg_clk;$/;"	n
rx_dpaclock	Library/altera_sim/altera_mf.v	/^    input rx_dpaclock;$/;"	p
rx_dpaclock_wire	Library/altera_sim/altera_mf.v	/^    wire rx_dpaclock_wire;$/;"	n
rx_dpll_enable	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_enable;$/;"	p
rx_dpll_enable	Library/altera_sim/altera_mf.v	/^    input rx_dpll_enable;$/;"	p
rx_dpll_enable	Library/altera_sim/altera_mf.v	/^    tri1 rx_dpll_enable;$/;"	n
rx_dpll_enable	Library/altera_sim/altera_mf.v	/^    tri1[number_of_channels -1 :0] rx_dpll_enable;$/;"	n
rx_dpll_hold	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_hold;$/;"	p
rx_dpll_hold	Library/altera_sim/altera_mf.v	/^    input rx_dpll_hold;$/;"	p
rx_dpll_hold	Library/altera_sim/altera_mf.v	/^    tri0 rx_dpll_hold;$/;"	n
rx_dpll_hold	Library/altera_sim/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_dpll_hold;$/;"	n
rx_dpll_reset	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_dpll_reset;$/;"	p
rx_dpll_reset	Library/altera_sim/altera_mf.v	/^    input rx_dpll_reset;$/;"	p
rx_dpll_reset	Library/altera_sim/altera_mf.v	/^    tri0 rx_dpll_reset;$/;"	n
rx_dpll_reset	Library/altera_sim/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_dpll_reset;$/;"	n
rx_enable	Library/altera_sim/altera_mf.v	/^    input rx_enable;$/;"	p
rx_enable0	Library/altera_sim/altera_mf.v	/^    input rx_enable0;$/;"	p
rx_enable1	Library/altera_sim/altera_mf.v	/^    input rx_enable1;$/;"	p
rx_enable_dly	Library/altera_sim/altera_mf.v	/^    reg rx_enable_dly;$/;"	r
rx_fastclk	Library/altera_sim/altera_mf.v	/^    input rx_fastclk;$/;"	p
rx_fastclk_dly	Library/altera_sim/altera_mf.v	/^    reg rx_fastclk_dly;$/;"	r
rx_fastclk_dly2	Library/altera_sim/altera_mf.v	/^    reg rx_fastclk_dly2;$/;"	r
rx_fastclk_dly3	Library/altera_sim/altera_mf.v	/^    reg rx_fastclk_dly3;$/;"	r
rx_fifo_reset	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_fifo_reset;$/;"	p
rx_fifo_reset	Library/altera_sim/altera_mf.v	/^    input rx_fifo_reset;$/;"	p
rx_fifo_reset	Library/altera_sim/altera_mf.v	/^    tri0 rx_fifo_reset;$/;"	n
rx_fifo_reset	Library/altera_sim/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_fifo_reset;$/;"	n
rx_hold_clk	Library/altera_sim/altera_mf.v	/^    wire rx_hold_clk;$/;"	n
rx_in	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_in;$/;"	p
rx_in	Library/altera_sim/altera_mf.v	/^    input rx_in;$/;"	p
rx_in_int	Library/altera_sim/altera_mf.v	/^    reg rx_in_int;$/;"	r
rx_in_latched	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_in_latched;$/;"	r
rx_in_reg	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] rx_in_reg;$/;"	r
rx_in_reg0	Library/altera_sim/altera_mf.v	/^    reg rx_in_reg0;$/;"	r
rx_in_reg1	Library/altera_sim/altera_mf.v	/^    reg rx_in_reg1;$/;"	r
rx_in_reg_neg	Library/altera_sim/altera_mf.v	/^    reg rx_in_reg_neg;$/;"	r
rx_in_reg_pos	Library/altera_sim/altera_mf.v	/^    reg rx_in_reg_pos;$/;"	r
rx_in_wire	Library/altera_sim/altera_mf.v	/^    wire rx_in_wire;$/;"	n
rx_inclock	Library/altera_sim/altera_mf.v	/^    input rx_inclock;$/;"	p
rx_locked	Library/altera_sim/altera_mf.v	/^    input rx_locked;$/;"	p
rx_locked	Library/altera_sim/altera_mf.v	/^    output rx_locked;$/;"	p
rx_locked_int	Library/altera_sim/altera_mf.v	/^    wire rx_locked_int;$/;"	n
rx_out	Library/altera_sim/altera_mf.v	/^    output [REGISTER_WIDTH -1: 0] rx_out;$/;"	p
rx_out	Library/altera_sim/altera_mf.v	/^    output [deserialization_factor -1: 0] rx_out;$/;"	p
rx_out	Library/altera_sim/altera_mf.v	/^    output rx_out;$/;"	p
rx_out	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out;$/;"	r
rx_out	Library/altera_sim/altera_mf.v	/^    reg rx_out;$/;"	r
rx_out	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] rx_out;$/;"	n
rx_out_hold	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_hold;$/;"	r
rx_out_int	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 : 0] rx_out_int;$/;"	r
rx_out_int	Library/altera_sim/altera_mf.v	/^    reg rx_out_int;$/;"	r
rx_out_int	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] rx_out_int;$/;"	n
rx_out_odd	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_odd;$/;"	r
rx_out_odd_mode	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_odd_mode;$/;"	r
rx_out_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_out_reg;$/;"	r
rx_out_reg	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1: 0]  rx_out_reg;$/;"	r
rx_outclk_int	Library/altera_sim/altera_mf.v	/^    wire rx_outclk_int;$/;"	n
rx_outclock	Library/altera_sim/altera_mf.v	/^    output rx_outclock;$/;"	p
rx_outclock_resource	Library/altera_sim/altera_mf.v	/^    parameter rx_outclock_resource = "auto";$/;"	c
rx_parallel_load_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_parallel_load_reg;$/;"	r
rx_pll_enable	Library/altera_sim/altera_mf.v	/^    input rx_pll_enable;$/;"	p
rx_pll_enable	Library/altera_sim/altera_mf.v	/^    tri1 rx_pll_enable;$/;"	n
rx_readclock	Library/altera_sim/altera_mf.v	/^    input rx_readclock;$/;"	p
rx_reg_clk	Library/altera_sim/altera_mf.v	/^    wire [number_of_channels -1 : 0] rx_reg_clk;$/;"	n
rx_reg_clk	Library/altera_sim/altera_mf.v	/^    wire rx_reg_clk;$/;"	n
rx_reset	Library/altera_sim/altera_mf.v	/^    input [number_of_channels -1 :0] rx_reset;$/;"	p
rx_reset	Library/altera_sim/altera_mf.v	/^    input rx_reset;$/;"	p
rx_reset	Library/altera_sim/altera_mf.v	/^    tri0 rx_reset;$/;"	n
rx_reset	Library/altera_sim/altera_mf.v	/^    tri0[number_of_channels -1 :0] rx_reset;$/;"	n
rx_shift_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg;$/;"	r
rx_shift_reg	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 : 0] rx_shift_reg;$/;"	r
rx_shift_reg1	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg1;$/;"	r
rx_shift_reg2	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_shift_reg2;$/;"	r
rx_slowclk	Library/altera_sim/altera_mf.v	/^    input rx_slowclk;$/;"	p
rx_slowclk	Library/altera_sim/altera_mf.v	/^    wire rx_slowclk;$/;"	n
rx_slowclk_pre	Library/altera_sim/altera_mf.v	/^    reg rx_slowclk_pre;$/;"	r
rx_sync_reg1	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1;$/;"	r
rx_sync_reg1_buf1	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1_buf1;$/;"	r
rx_sync_reg1_buf1_pipe	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1_buf1_pipe;$/;"	r
rx_sync_reg1_buf2	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1_buf2;$/;"	r
rx_sync_reg1_buf2_pipe	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg1_buf2_pipe;$/;"	r
rx_sync_reg2	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg2;$/;"	r
rx_sync_reg2_buf1	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg2_buf1;$/;"	r
rx_sync_reg2_buf2	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rx_sync_reg2_buf2;$/;"	r
rx_syncclk	Library/altera_sim/altera_mf.v	/^    input rx_syncclk;$/;"	p
rx_syncclock	Library/altera_sim/altera_mf.v	/^    input rx_syncclock;$/;"	p
rxpdat1	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] rxpdat1;$/;"	n
rxpdat2	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rxpdat2;$/;"	r
rxpdat3	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rxpdat3;$/;"	r
rxpdatout	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] rxpdatout;$/;"	r
s	Library/altera_sim/altera_mf.v	/^        input [8*16:1] s;$/;"	p
s	Library/altera_sim/altera_mf.v	/^    input [8*16:1] s;$/;"	p
s	Library/altera_sim/altera_mf.v	/^input [8*16:1] s;$/;"	p
s3_address_aclr_a	Library/altera_sim/altera_mf.v	/^   parameter s3_address_aclr_a =  ((family_has_stratixv_style_ram || family_stratixiii) && (is_lutram != 1) && (outdata_reg_a != "CLOCK0") && (outdata_reg_a != "CLOCK1")) ? 1 : 0;$/;"	c
s3_address_aclr_b	Library/altera_sim/altera_mf.v	/^   parameter s3_address_aclr_b =  ((family_has_stratixv_style_ram || family_stratixiii) && (is_lutram != 1) && (outdata_reg_b != "CLOCK0") && (outdata_reg_b != "CLOCK1")) ? 1 : 0;$/;"	c
safe_mode_halt	Library/altera_sim/altera_mf.v	/^    parameter    safe_mode_halt    =    0;$/;"	c
safe_mode_retry	Library/altera_sim/altera_mf.v	/^    parameter    safe_mode_retry    =    1;$/;"	c
safe_mode_revert	Library/altera_sim/altera_mf.v	/^    parameter    safe_mode_revert    =    0;$/;"	c
safe_mode_revert_addr	Library/altera_sim/altera_mf.v	/^    parameter    safe_mode_revert_addr    =    0;$/;"	c
same_clock_pulse0	Library/altera_sim/altera_mf.v	/^    reg same_clock_pulse0;$/;"	r
same_clock_pulse1	Library/altera_sim/altera_mf.v	/^    reg same_clock_pulse1;$/;"	r
sample_length	Library/altera_sim/altera_mf.v	/^	parameter sample_length		= 8'd0;$/;"	c
sample_length	Library/altera_sim/altera_mf.v	/^        parameter sample_length = 8'd100;$/;"	c
sample_tb	Library/altera_sim/altera_mf.v	/^	parameter sample_tb		= 5'd9;$/;"	c
sat_all_bit_cnt	Library/altera_sim/altera_mf.v	/^    integer sat_all_bit_cnt;$/;"	r
sat_bit_cnt	Library/altera_sim/altera_mf.v	/^    integer sat_bit_cnt;$/;"	r
sat_bits_or	Library/altera_sim/altera_mf.v	/^    reg sat_bits_or;$/;"	r
sat_block_result	Library/altera_sim/altera_mf.v	/^    reg [2*int_width_result - 1: 0] sat_block_result;$/;"	r
sat_for_ini	Library/altera_sim/altera_mf.v	/^    parameter sat_for_ini = ((multiplier_saturation == "NO") && (accumulator_saturation == "NO")) ? 0 : (int_width_a + int_width_b - 34);$/;"	c
sat_ini_value	Library/altera_sim/altera_mf.v	/^    parameter sat_ini_value = (((multiplier01_saturation == "NO") && (multiplier23_saturation == "NO"))? 3:$/;"	c
sat_msb	Library/altera_sim/altera_mf.v	/^    parameter sat_msb = (int_width_a + int_width_b - 1);$/;"	c
saturation_position	Library/altera_sim/altera_mf.v	/^    parameter saturation_position = (output_saturation != "NO") ? (chainout_saturation == "NO")?  $/;"	c
scan_chain	Library/altera_sim/altera_mf.v	/^    input L0, L0_mode, L1, L1_mode, G0, G0_mode, G1, G1_mode, G2, G2_mode, G3, G3_mode, E0, E0_mode, E1, E1_mode, E2, E2_mode, E3, E3_mode, scan_chain, refclk, m_mod;$/;"	p
scan_chain	Library/altera_sim/altera_mf.v	/^    parameter scan_chain = "long";$/;"	c
scan_chain	Library/altera_sim/altera_mf.v	/^    reg [8*5:1] scan_chain;$/;"	r
scan_chain	Library/altera_sim/altera_mf.v	/^parameter   scan_chain                = "LONG";$/;"	c
scan_chain_length	Library/altera_sim/altera_mf.v	/^    integer scan_chain_length;$/;"	r
scan_chain_mif_file	Library/altera_sim/altera_mf.v	/^    parameter scan_chain_mif_file = "";$/;"	c
scan_chain_mif_file	Library/altera_sim/altera_mf.v	/^parameter scan_chain_mif_file = ""; $/;"	c
scan_chain_mif_file	Library/altera_sim/altera_mf.v	/^parameter scan_chain_mif_file = "UNUSED";$/;"	c
scan_data	Library/altera_sim/altera_mf.v	/^    reg [-1:142]  scan_data;$/;"	r
scan_data	Library/altera_sim/altera_mf.v	/^    reg [-1:232] scan_data;$/;"	r
scan_data	Library/altera_sim/altera_mf.v	/^    reg [173:0] scan_data;$/;"	r
scan_data	Library/altera_sim/altera_mf.v	/^    reg [288:0] scan_data;$/;"	r
scan_length	Library/altera_sim/altera_mf.v	/^    reg [ `DEFAULT_SCAN_LENGTH - 1 : 0 ]    scan_length;$/;"	r
scan_time	Library/altera_sim/altera_mf.v	/^    reg [ `DEFAULT_SCAN_LENGTH - 1 : 0 ]    scan_time;$/;"	r
scan_type	Library/altera_sim/altera_mf.v	/^    reg [ `TYPE_SCAN_LENGTH : 0 ]           scan_type;$/;"	r
scan_values	Library/altera_sim/altera_mf.v	/^    reg [ sld_node_total_length  - 1 : 0 ]  scan_values;$/;"	r
scanaclr	Library/altera_sim/altera_mf.v	/^    input scanaclr;$/;"	p
scanaclr	Library/altera_sim/altera_mf.v	/^input       scanaclr;$/;"	p
scanaclr_falling_time	Library/altera_sim/altera_mf.v	/^    time    scanaclr_falling_time;$/;"	r
scanaclr_ipd	Library/altera_sim/altera_mf.v	/^    wire scanaclr_ipd;$/;"	n
scanaclr_last_value	Library/altera_sim/altera_mf.v	/^    reg scanaclr_last_value;$/;"	r
scanaclr_rising_time	Library/altera_sim/altera_mf.v	/^    time    scanaclr_rising_time;$/;"	r
scanclk	Library/altera_sim/altera_mf.v	/^    input scanclk;$/;"	p
scanclk	Library/altera_sim/altera_mf.v	/^input       scanclk;$/;"	p
scanclk_cycles	Library/altera_sim/altera_mf.v	/^    integer scanclk_cycles;$/;"	r
scanclk_ipd	Library/altera_sim/altera_mf.v	/^    wire scanclk_ipd;$/;"	n
scanclk_last_rising_edge	Library/altera_sim/altera_mf.v	/^    time    scanclk_last_rising_edge;$/;"	r
scanclk_last_value	Library/altera_sim/altera_mf.v	/^    reg scanclk_last_value;$/;"	r
scanclk_period	Library/altera_sim/altera_mf.v	/^    integer scanclk_period;$/;"	r
scanclk_pulldown	Library/altera_sim/altera_mf.v	/^tri0 scanclk_pulldown;$/;"	n
scanclkena	Library/altera_sim/altera_mf.v	/^    input scanclkena;$/;"	p
scanclkena	Library/altera_sim/altera_mf.v	/^input       scanclkena;$/;"	p
scanclkena_ipd	Library/altera_sim/altera_mf.v	/^    wire scanclkena_ipd;$/;"	n
scanclkena_pullup	Library/altera_sim/altera_mf.v	/^tri1 scanclkena_pullup;$/;"	n
scanclkena_reg	Library/altera_sim/altera_mf.v	/^    reg scanclkena_reg; \/\/ register scanclkena on negative edge of scanclk$/;"	r
scanclr_clk_violation	Library/altera_sim/altera_mf.v	/^    reg scanclr_clk_violation;$/;"	r
scanclr_pulldown	Library/altera_sim/altera_mf.v	/^tri0 scanclr_pulldown;$/;"	n
scanclr_violation	Library/altera_sim/altera_mf.v	/^    reg scanclr_violation;$/;"	r
scandata	Library/altera_sim/altera_mf.v	/^    input scandata;$/;"	p
scandata	Library/altera_sim/altera_mf.v	/^input       scandata;$/;"	p
scandata_in	Library/altera_sim/altera_mf.v	/^    reg scandata_in, scandata_out; \/\/ hold scan data in negative-edge triggered ff (on either side on chain)$/;"	r
scandata_ipd	Library/altera_sim/altera_mf.v	/^    wire scandata_ipd;$/;"	n
scandata_out	Library/altera_sim/altera_mf.v	/^    reg scandata_in, scandata_out; \/\/ hold scan data in negative-edge triggered ff (on either side on chain)$/;"	r
scandata_pulldown	Library/altera_sim/altera_mf.v	/^tri0 scandata_pulldown;$/;"	n
scandataout	Library/altera_sim/altera_mf.v	/^    output scandataout;$/;"	p
scandataout	Library/altera_sim/altera_mf.v	/^output        scandataout;$/;"	p
scandataout_tmp	Library/altera_sim/altera_mf.v	/^    reg scandataout_tmp;$/;"	r
scandataout_tmp	Library/altera_sim/altera_mf.v	/^    wire scandataout_tmp;$/;"	n
scandataout_trigger	Library/altera_sim/altera_mf.v	/^    reg scandataout_trigger;$/;"	r
scandataout_wire	Library/altera_sim/altera_mf.v	/^wire scandataout_wire;$/;"	n
scandone	Library/altera_sim/altera_mf.v	/^    output scandone;$/;"	p
scandone	Library/altera_sim/altera_mf.v	/^output        scandone;$/;"	p
scandone_tmp	Library/altera_sim/altera_mf.v	/^    reg scandone_tmp;$/;"	r
scandone_tmp_last_value	Library/altera_sim/altera_mf.v	/^    reg scandone_tmp_last_value;$/;"	r
scandone_wire	Library/altera_sim/altera_mf.v	/^wire scandone_wire;$/;"	n
scanina	Library/altera_sim/altera_mf.v	/^    input [width_a -1 : 0] scanina;$/;"	p
scanina	Library/altera_sim/altera_mf.v	/^    tri0 [width_a -1 : 0] scanina;$/;"	n
scanina_z	Library/altera_sim/altera_mf.v	/^    tri0  [int_width_a - 1 : 0] scanina_z;$/;"	n
scaninb	Library/altera_sim/altera_mf.v	/^    input [width_b -1 : 0] scaninb;$/;"	p
scaninb	Library/altera_sim/altera_mf.v	/^    tri0 [width_b -1 : 0] scaninb;$/;"	n
scaninb_z	Library/altera_sim/altera_mf.v	/^    tri0  [int_width_b - 1 : 0] scaninb_z;$/;"	n
scanouta	Library/altera_sim/altera_mf.v	/^    output [width_a -1 : 0] scanouta;$/;"	p
scanouta	Library/altera_sim/altera_mf.v	/^    wire [int_width_a -1 : 0] scanouta;$/;"	n
scanouta	Library/altera_sim/altera_mf.v	/^    wire [width_a -1 : 0] scanouta;$/;"	n
scanouta_aclr	Library/altera_sim/altera_mf.v	/^    parameter scanouta_aclr = "NONE";$/;"	c
scanouta_reg	Library/altera_sim/altera_mf.v	/^    reg [int_width_a -1 : 0] scanouta_reg;$/;"	r
scanouta_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire scanouta_reg_wire_clk;$/;"	n
scanouta_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 scanouta_reg_wire_clr;$/;"	n
scanouta_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 scanouta_reg_wire_en;$/;"	n
scanouta_register	Library/altera_sim/altera_mf.v	/^    parameter scanouta_register = "UNREGISTERED";$/;"	c
scanouta_wire	Library/altera_sim/altera_mf.v	/^    wire [int_width_a -1 : 0] scanouta_wire;$/;"	n
scanoutb	Library/altera_sim/altera_mf.v	/^    output [width_b -1 : 0] scanoutb;$/;"	p
scanoutb	Library/altera_sim/altera_mf.v	/^    wire [int_width_b -1 : 0] scanoutb; $/;"	n
scanoutb	Library/altera_sim/altera_mf.v	/^    wire [width_b -1 : 0] scanoutb;$/;"	n
scanread	Library/altera_sim/altera_mf.v	/^    input scanread;$/;"	p
scanread	Library/altera_sim/altera_mf.v	/^input       scanread;$/;"	p
scanread_active_edge	Library/altera_sim/altera_mf.v	/^    time    scanread_active_edge;$/;"	r
scanread_ipd	Library/altera_sim/altera_mf.v	/^    wire scanread_ipd;$/;"	n
scanread_pulldown	Library/altera_sim/altera_mf.v	/^tri0 scanread_pulldown;$/;"	n
scanread_reg	Library/altera_sim/altera_mf.v	/^    reg scanread_reg;$/;"	r
scanread_setup_violation	Library/altera_sim/altera_mf.v	/^    reg scanread_setup_violation;$/;"	r
scanwrite	Library/altera_sim/altera_mf.v	/^    input scanwrite;$/;"	p
scanwrite	Library/altera_sim/altera_mf.v	/^input       scanwrite;$/;"	p
scanwrite_enabled	Library/altera_sim/altera_mf.v	/^    reg scanwrite_enabled;$/;"	r
scanwrite_ipd	Library/altera_sim/altera_mf.v	/^    wire scanwrite_ipd;$/;"	n
scanwrite_last_value	Library/altera_sim/altera_mf.v	/^    reg scanwrite_last_value;$/;"	r
scanwrite_pulldown	Library/altera_sim/altera_mf.v	/^tri0 scanwrite_pulldown;$/;"	n
scanwrite_reg	Library/altera_sim/altera_mf.v	/^    reg scanwrite_reg;$/;"	r
scein	Library/altera_sim/altera_mf.v	/^    input    scein;$/;"	p
scfifo	Library/altera_sim/altera_mf.v	/^module scfifo ( data, $/;"	m
sched_time	Library/altera_sim/altera_mf.v	/^    integer sched_time;$/;"	r
sched_time	Library/altera_sim/altera_mf.v	/^    time sched_time;$/;"	r
sched_time0	Library/altera_sim/altera_mf.v	/^time sched_time0;$/;"	r
sched_time1	Library/altera_sim/altera_mf.v	/^time sched_time1;$/;"	r
sched_time2	Library/altera_sim/altera_mf.v	/^time sched_time2;$/;"	r
sched_time_ext	Library/altera_sim/altera_mf.v	/^time sched_time_ext;$/;"	r
schedule_clk0	Library/altera_sim/altera_mf.v	/^reg schedule_clk0;$/;"	r
schedule_clk1	Library/altera_sim/altera_mf.v	/^reg schedule_clk1;$/;"	r
schedule_clk2	Library/altera_sim/altera_mf.v	/^reg schedule_clk2;$/;"	r
schedule_extclk	Library/altera_sim/altera_mf.v	/^reg schedule_extclk;$/;"	r
schedule_offset	Library/altera_sim/altera_mf.v	/^    reg schedule_offset;$/;"	r
schedule_vco	Library/altera_sim/altera_mf.v	/^    reg schedule_vco;$/;"	r
schedule_vco_last_value	Library/altera_sim/altera_mf.v	/^    reg schedule_vco_last_value;$/;"	r
sclkout	Library/altera_sim/altera_mf.v	/^    output [1:0] sclkout;$/;"	p
sclkout0	Library/altera_sim/altera_mf.v	/^    wire sclkout0;$/;"	n
sclkout0	Library/altera_sim/altera_mf.v	/^output        sclkout0;$/;"	p
sclkout0_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter sclkout0_phase_shift = "0";$/;"	c
sclkout0_phase_shift	Library/altera_sim/altera_mf.v	/^parameter sclkout0_phase_shift = "0";$/;"	c
sclkout0_tmp	Library/altera_sim/altera_mf.v	/^    reg sclkout0_tmp;$/;"	r
sclkout0_wire	Library/altera_sim/altera_mf.v	/^wire sclkout0_wire;$/;"	n
sclkout1	Library/altera_sim/altera_mf.v	/^    wire sclkout1;$/;"	n
sclkout1	Library/altera_sim/altera_mf.v	/^output        sclkout1;$/;"	p
sclkout1_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter sclkout1_phase_shift = "0";$/;"	c
sclkout1_phase_shift	Library/altera_sim/altera_mf.v	/^parameter sclkout1_phase_shift = "0";$/;"	c
sclkout1_tmp	Library/altera_sim/altera_mf.v	/^    reg sclkout1_tmp;$/;"	r
sclkout1_wire	Library/altera_sim/altera_mf.v	/^wire sclkout1_wire;$/;"	n
sclr	Library/altera_sim/220model.v	/^    input  sclr;$/;"	p
sclr	Library/altera_sim/220model.v	/^    tri0 sclr;$/;"	n
sclr	Library/altera_sim/altera_mf.v	/^    input  sclr;$/;"	p
sclr	Library/altera_sim/altera_mf.v	/^    tri0 sclr;$/;"	n
sclr	Library/altera_sim/altera_mf.v	/^input sclr;$/;"	p
sclr	Library/altera_sim/altera_mf.v	/^tri0 sclr; \/\/ default sclr to 0$/;"	n
sclr	Library/altera_sim/altera_mf.v	/^tri0 sclr;$/;"	n
sclr	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire sclr;$/;"	n
sdoin	Library/altera_sim/altera_mf.v	/^    input    sdoin;$/;"	p
sel	Library/altera_sim/220model.v	/^    input [lpm_widths-1:0] sel;$/;"	p
select_bit	Library/altera_sim/altera_mf.v	/^    reg select_bit;$/;"	r
select_counter	Library/altera_sim/altera_mf.v	/^    integer select_counter;$/;"	r
self_reset_on_gated_loss_lock	Library/altera_sim/altera_mf.v	/^    parameter self_reset_on_gated_loss_lock        = "off";$/;"	c
self_reset_on_gated_loss_lock	Library/altera_sim/altera_mf.v	/^parameter   self_reset_on_gated_loss_lock = "OFF";$/;"	c
self_reset_on_loss_lock	Library/altera_sim/altera_mf.v	/^    parameter self_reset_on_loss_lock        = "off";$/;"	c
self_reset_on_loss_lock	Library/altera_sim/altera_mf.v	/^parameter   self_reset_on_loss_lock = "OFF";$/;"	c
send_force_ir_capture	Library/altera_sim/altera_mf.v	/^    task send_force_ir_capture;$/;"	t
serdes_data_out	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] serdes_data_out;$/;"	n
set_q_to_x	Library/altera_sim/altera_mf.v	/^    reg set_q_to_x;$/;"	r
set_q_to_x_by_empty	Library/altera_sim/altera_mf.v	/^    reg set_q_to_x_by_empty;$/;"	r
shift	Library/altera_sim/altera_mf.v	/^    input    shift;$/;"	p
shift	Library/altera_sim/altera_mf.v	/^    parameter shift = 0;$/;"	c
shift_data	Library/altera_sim/altera_mf.v	/^    integer shift_data;$/;"	r
shift_mode	Library/altera_sim/altera_mf.v	/^    parameter shift_mode = "NO";$/;"	c
shift_msb	Library/altera_sim/altera_mf.v	/^    parameter shift_msb = (shift_mode == "NO") ? 1 : (int_width_result - 1);$/;"	c
shift_num	Library/altera_sim/220model.v	/^        input [lpm_widthdist-1:0] shift_num;$/;"	p
shift_partition	Library/altera_sim/altera_mf.v	/^    parameter shift_partition = (shift_mode == "NO") ? 1 : (int_width_result \/ 2);$/;"	c
shift_reg_chain	Library/altera_sim/altera_mf.v	/^    reg [(MUX_WIDTH*number_of_channels) -1 : 0] shift_reg_chain;$/;"	r
shift_reg_chain	Library/altera_sim/altera_mf.v	/^    reg [MUX_WIDTH -1 : 0] shift_reg_chain;$/;"	r
shift_right	Library/altera_sim/altera_mf.v	/^    input shift_right;$/;"	p
shift_right_aclr	Library/altera_sim/altera_mf.v	/^    parameter shift_right_aclr = "NONE";$/;"	c
shift_right_output_aclr	Library/altera_sim/altera_mf.v	/^    parameter shift_right_output_aclr = "NONE";$/;"	c
shift_right_output_register	Library/altera_sim/altera_mf.v	/^    parameter shift_right_output_register = "UNREGISTERED";$/;"	c
shift_right_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter shift_right_pipeline_aclr = "NONE";$/;"	c
shift_right_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter shift_right_pipeline_register = "UNREGISTERED";$/;"	c
shift_right_register	Library/altera_sim/altera_mf.v	/^    parameter shift_right_register = "UNREGISTERED";$/;"	c
shift_rot_blk_in_wire	Library/altera_sim/altera_mf.v	/^    wire [int_width_result: 0] shift_rot_blk_in_wire;$/;"	n
shift_rot_result	Library/altera_sim/altera_mf.v	/^    reg [int_width_result : 0] shift_rot_result;$/;"	r
shiftin	Library/altera_sim/220model.v	/^    input  shiftin;$/;"	p
shiftin	Library/altera_sim/220model.v	/^    tri1 shiftin;$/;"	n
shiftin	Library/altera_sim/altera_mf.v	/^    input [width-1:0] shiftin;      \/\/ Data input to the shifter$/;"	p
shiftout	Library/altera_sim/220model.v	/^    output shiftout;$/;"	p
shiftout	Library/altera_sim/altera_mf.v	/^    output [width-1:0] shiftout;    \/\/ Output from the end of the shift$/;"	p
shiftout	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] shiftout;$/;"	r
shiftout_tmp	Library/altera_sim/altera_mf.v	/^    reg [width-1:0] shiftout_tmp;$/;"	r
shiftr_int	Library/altera_sim/altera_mf.v	/^    tri0 shiftr_int;$/;"	n
shiftr_out_reg	Library/altera_sim/altera_mf.v	/^    reg shiftr_out_reg;$/;"	r
shiftr_out_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire shiftr_out_reg_wire_clk;    $/;"	n
shiftr_out_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 shiftr_out_reg_wire_clr;$/;"	n
shiftr_out_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 shiftr_out_reg_wire_en;$/;"	n
shiftr_out_wire	Library/altera_sim/altera_mf.v	/^    wire shiftr_out_wire;$/;"	n
shiftr_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg shiftr_pipe_reg;$/;"	r
shiftr_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire shiftr_pipe_wire;$/;"	n
shiftr_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire shiftr_pipe_wire_clk;$/;"	n
shiftr_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 shiftr_pipe_wire_clr;$/;"	n
shiftr_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 shiftr_pipe_wire_en;$/;"	n
shiftr_reg	Library/altera_sim/altera_mf.v	/^    reg shiftr_reg;$/;"	r
shiftr_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire shiftr_reg_wire_clk;$/;"	n
shiftr_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 shiftr_reg_wire_clr;$/;"	n
shiftr_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 shiftr_reg_wire_en;$/;"	n
shiftr_wire	Library/altera_sim/altera_mf.v	/^    wire shiftr_wire;$/;"	n
show_errors	Library/altera_sim/altera_mf.v	/^  parameter show_errors = "NO",  \/\/ "YES" = show errors; anything else = do not show errors$/;"	c
show_warning	Library/altera_sim/altera_mf.v	/^    parameter show_warning = "OFF";$/;"	c
showahead_area	Library/altera_sim/altera_mf.v	/^    parameter showahead_area          = ((lpm_showahead == "ON")  && (add_ram_output_register == "OFF"));$/;"	c
showahead_speed	Library/altera_sim/altera_mf.v	/^    parameter showahead_speed         = ((lpm_showahead == "ON")  && (add_ram_output_register == "ON"));$/;"	c
sign	Library/altera_sim/altera_mf.v	/^    integer sign;$/;"	r
sign	Library/altera_sim/altera_mf.v	/^integer sign;$/;"	r
sign_a_int	Library/altera_sim/altera_mf.v	/^    wire sign_a_int;$/;"	n
sign_a_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg sign_a_pipe_reg;$/;"	r
sign_a_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire sign_a_pipe_wire;$/;"	n
sign_a_reg	Library/altera_sim/altera_mf.v	/^    reg sign_a_reg;$/;"	r
sign_a_reg_int	Library/altera_sim/altera_mf.v	/^    wire sign_a_reg_int;$/;"	n
sign_a_wire	Library/altera_sim/altera_mf.v	/^    wire sign_a_wire;$/;"	n
sign_a_wire_clk	Library/altera_sim/altera_mf.v	/^    wire sign_a_wire_clk;$/;"	n
sign_a_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 sign_a_wire_clr;$/;"	n
sign_a_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 sign_a_wire_en;$/;"	n
sign_ab	Library/altera_sim/220model.v	/^    reg sign_ab;$/;"	r
sign_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter sign_aclr_a               = "ACLR3";$/;"	c
sign_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter sign_aclr_b               = "ACLR3";$/;"	c
sign_b_int	Library/altera_sim/altera_mf.v	/^    wire sign_b_int;$/;"	n
sign_b_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg sign_b_pipe_reg;$/;"	r
sign_b_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire sign_b_pipe_wire;$/;"	n
sign_b_reg	Library/altera_sim/altera_mf.v	/^    reg sign_b_reg;$/;"	r
sign_b_reg_int	Library/altera_sim/altera_mf.v	/^    wire sign_b_reg_int;$/;"	n
sign_b_wire	Library/altera_sim/altera_mf.v	/^    wire sign_b_wire;$/;"	n
sign_b_wire_clk	Library/altera_sim/altera_mf.v	/^    wire sign_b_wire_clk;$/;"	n
sign_b_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 sign_b_wire_clr;$/;"	n
sign_b_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 sign_b_wire_en;$/;"	n
sign_d	Library/altera_sim/220model.v	/^    reg sign_d;$/;"	r
sign_data	Library/altera_sim/altera_mf.v	/^    input sign_data;            \/\/ Default = 0$/;"	p
sign_data_int	Library/altera_sim/altera_mf.v	/^    tri0 sign_data_int;$/;"	n
sign_n	Library/altera_sim/220model.v	/^    reg sign_n; $/;"	r
sign_pipe_a_wire_clk	Library/altera_sim/altera_mf.v	/^    wire sign_pipe_a_wire_clk;$/;"	n
sign_pipe_a_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 sign_pipe_a_wire_clr;$/;"	n
sign_pipe_a_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 sign_pipe_a_wire_en;$/;"	n
sign_pipe_b_wire_clk	Library/altera_sim/altera_mf.v	/^    wire sign_pipe_b_wire_clk;$/;"	n
sign_pipe_b_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 sign_pipe_b_wire_clr;$/;"	n
sign_pipe_b_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 sign_pipe_b_wire_en;$/;"	n
sign_pipeline_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter sign_pipeline_aclr_a      = "ACLR3";$/;"	c
sign_pipeline_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter sign_pipeline_aclr_b      = "ACLR3";$/;"	c
sign_pipeline_reg_a	Library/altera_sim/altera_mf.v	/^    parameter sign_pipeline_reg_a       = "CLOCK0";$/;"	c
sign_pipeline_reg_b	Library/altera_sim/altera_mf.v	/^    parameter sign_pipeline_reg_b       = "CLOCK0";$/;"	c
sign_q	Library/altera_sim/220model.v	/^    reg sign_q;$/;"	r
sign_r	Library/altera_sim/220model.v	/^    reg sign_r; $/;"	r
sign_reg_a	Library/altera_sim/altera_mf.v	/^    parameter sign_reg_a                = "CLOCK0";$/;"	c
sign_reg_a_wire_clk	Library/altera_sim/altera_mf.v	/^    wire sign_reg_a_wire_clk;$/;"	n
sign_reg_a_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 sign_reg_a_wire_clr;$/;"	n
sign_reg_a_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 sign_reg_a_wire_en;$/;"	n
sign_reg_b	Library/altera_sim/altera_mf.v	/^    parameter sign_reg_b                = "CLOCK0";$/;"	c
sign_reg_b_wire_clk	Library/altera_sim/altera_mf.v	/^    wire sign_reg_b_wire_clk;$/;"	n
sign_reg_b_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 sign_reg_b_wire_clr;$/;"	n
sign_reg_b_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 sign_reg_b_wire_en;$/;"	n
sign_s	Library/altera_sim/220model.v	/^    reg sign_s;$/;"	r
signa	Library/altera_sim/altera_mf.v	/^    input signa;$/;"	p
signa_latent	Library/altera_sim/altera_mf.v	/^    wire signa_latent;$/;"	n
signa_wire	Library/altera_sim/altera_mf.v	/^        input signa_wire;$/;"	p
signa_z	Library/altera_sim/altera_mf.v	/^    tri0 signa_z;$/;"	n
signal_gen	Library/altera_sim/altera_mf.v	/^module signal_gen (tck,tms,tdi,jtag_usr1,tdo);$/;"	m
signb	Library/altera_sim/altera_mf.v	/^    input signb;$/;"	p
signb_latent	Library/altera_sim/altera_mf.v	/^    wire signb_latent;$/;"	n
signb_wire	Library/altera_sim/altera_mf.v	/^        input signb_wire;$/;"	p
signb_z	Library/altera_sim/altera_mf.v	/^    tri0 signb_z;  $/;"	n
signed_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter signed_aclr_a              = "ACLR3";$/;"	c
signed_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter signed_aclr_b              = "ACLR3";$/;"	c
signed_pipeline_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter signed_pipeline_aclr_a     = "ACLR3";$/;"	c
signed_pipeline_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter signed_pipeline_aclr_b     = "ACLR3";$/;"	c
signed_pipeline_register_a	Library/altera_sim/altera_mf.v	/^    parameter signed_pipeline_register_a = "CLOCK0";$/;"	c
signed_pipeline_register_b	Library/altera_sim/altera_mf.v	/^    parameter signed_pipeline_register_b = "CLOCK0";$/;"	c
signed_register_a	Library/altera_sim/altera_mf.v	/^    parameter signed_register_a          = "CLOCK0";$/;"	c
signed_register_b	Library/altera_sim/altera_mf.v	/^    parameter signed_register_b          = "CLOCK0";$/;"	c
sim_activator	Library/altera_sim/altera_mf.v	/^        wire  [0:0]  sim_activator;$/;"	n
sim_counter_and	Library/altera_sim/altera_mf.v	/^        wire  [0:0]  sim_counter_and;$/;"	n
sim_counter_next	Library/altera_sim/altera_mf.v	/^        wire  [3:0]  sim_counter_next;$/;"	n
sim_counter_next	Library/altera_sim/altera_mf.v	/^        wire  [COUNTER_WIDTH-1:0]  sim_counter_next;$/;"	n
sim_counter_or	Library/altera_sim/altera_mf.v	/^        wire  [0:0]  sim_counter_or;$/;"	n
sim_counter_reg	Library/altera_sim/altera_mf.v	/^        reg     [3:0]   sim_counter_reg;$/;"	r
sim_counter_reg	Library/altera_sim/altera_mf.v	/^        reg     [COUNTER_WIDTH-1:0]   sim_counter_reg;$/;"	r
sim_dpa_is_negative_ppm_drift	Library/altera_sim/altera_mf.v	/^    parameter sim_dpa_is_negative_ppm_drift = "OFF";$/;"	c
sim_dpa_net_ppm_variation	Library/altera_sim/altera_mf.v	/^    parameter sim_dpa_net_ppm_variation = 0;$/;"	c
sim_dpa_output_clock_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter sim_dpa_output_clock_phase_shift = 0;$/;"	c
sim_gate_lock_device_behavior	Library/altera_sim/altera_mf.v	/^    parameter sim_gate_lock_device_behavior        = "off";$/;"	c
sim_gate_lock_device_behavior	Library/altera_sim/altera_mf.v	/^parameter   sim_gate_lock_device_behavior = "OFF";$/;"	c
sim_model_mode	Library/altera_sim/altera_mf.v	/^        parameter sim_model_mode = "TRUE";$/;"	c
sim_show_memory_data_in_port_b_layout	Library/altera_sim/altera_mf.v	/^    parameter sim_show_memory_data_in_port_b_layout  = "OFF";$/;"	c
simulation_type	Library/altera_sim/altera_mf.v	/^    parameter simulation_type = "functional";$/;"	c
simulation_type	Library/altera_sim/altera_mf.v	/^    parameter simulation_type = "timing";$/;"	c
simulation_type	Library/altera_sim/altera_mf.v	/^parameter   simulation_type           = "functional";$/;"	c
size	Library/altera_sim/altera_mf.v	/^    parameter size = 2;         \/\/ Required$/;"	c
skip_vco	Library/altera_sim/altera_mf.v	/^    parameter skip_vco = "off";$/;"	c
skip_vco	Library/altera_sim/altera_mf.v	/^parameter   skip_vco                    = "off";$/;"	c
sld_auto_instance_index	Library/altera_sim/altera_mf.v	/^    parameter    sld_auto_instance_index    =    "NO";$/;"	c
sld_auto_instance_index	Library/altera_sim/altera_mf.v	/^    parameter    sld_auto_instance_index    =    "YES";$/;"	c
sld_auto_instance_index	Library/altera_sim/altera_mf.v	/^    parameter sld_auto_instance_index = "NO"; \/\/Yes if auto index is desired and no otherwise$/;"	c
sld_instance_index	Library/altera_sim/altera_mf.v	/^    parameter    sld_instance_index    =    0;$/;"	c
sld_instance_index	Library/altera_sim/altera_mf.v	/^    parameter sld_instance_index = 0; \/\/ index to be used if SLD_AUTO_INDEX is no$/;"	c
sld_ir_width	Library/altera_sim/altera_mf.v	/^    parameter    sld_ir_width    =    1;$/;"	c
sld_ir_width	Library/altera_sim/altera_mf.v	/^    parameter    sld_ir_width    =    4;$/;"	c
sld_ir_width	Library/altera_sim/altera_mf.v	/^    parameter sld_ir_width = 1; \/\/the width of the IR register$/;"	c
sld_mfg_id	Library/altera_sim/altera_mf.v	/^    parameter    sld_mfg_id    =    0;$/;"	c
sld_node_ir_width	Library/altera_sim/altera_mf.v	/^    parameter sld_node_ir_width = 16;$/;"	c
sld_node_ir_width	Library/altera_sim/altera_mf.v	/^    parameter sld_node_ir_width = 1;$/;"	c
sld_node_n_scan	Library/altera_sim/altera_mf.v	/^    parameter sld_node_n_scan = 0;$/;"	c
sld_node_sim_action	Library/altera_sim/altera_mf.v	/^    parameter sld_node_sim_action = "()";$/;"	c
sld_node_total_length	Library/altera_sim/altera_mf.v	/^    parameter sld_node_total_length = 0;$/;"	c
sld_signaltap	Library/altera_sim/altera_mf.v	/^module    sld_signaltap    ($/;"	m
sld_sim_action	Library/altera_sim/altera_mf.v	/^    parameter    sld_sim_action    =    "UNUSED";$/;"	c
sld_sim_action	Library/altera_sim/altera_mf.v	/^    parameter sld_sim_action = ""; \/\/ the actions to be simulated$/;"	c
sld_sim_n_scan	Library/altera_sim/altera_mf.v	/^    parameter    sld_sim_n_scan    =    0;$/;"	c
sld_sim_n_scan	Library/altera_sim/altera_mf.v	/^    parameter sld_sim_n_scan = 0; \/\/ the number of scans in the simulatiom parameters$/;"	c
sld_sim_total_length	Library/altera_sim/altera_mf.v	/^    parameter    sld_sim_total_length    =    0;$/;"	c
sld_sim_total_length	Library/altera_sim/altera_mf.v	/^    parameter sld_sim_total_length = 0; \/\/ The total bit width of all scan values$/;"	c
sld_type_id	Library/altera_sim/altera_mf.v	/^    parameter    sld_type_id    =    0;$/;"	c
sld_version	Library/altera_sim/altera_mf.v	/^    parameter    sld_version    =    0;$/;"	c
sld_virtual_jtag	Library/altera_sim/altera_mf.v	/^module sld_virtual_jtag (tdo,ir_out,tck,tdi,ir_in,virtual_state_cdr,virtual_state_sdr,$/;"	m
sld_virtual_jtag_basic	Library/altera_sim/altera_mf.v	/^module    sld_virtual_jtag_basic    ($/;"	m
sload	Library/altera_sim/220model.v	/^    input  sload ;$/;"	p
sload	Library/altera_sim/220model.v	/^    input  sload;$/;"	p
sload	Library/altera_sim/220model.v	/^    tri0 sload;$/;"	n
sload	Library/altera_sim/altera_mf.v	/^    input sload;                \/\/ Default = 0$/;"	p
sload_for_limit	Library/altera_sim/altera_mf.v	/^    parameter sload_for_limit = (width_result < width_upper_data)? width_result + int_extra_width : width_upper_data ;$/;"	c
sload_int	Library/altera_sim/altera_mf.v	/^    tri0 sload_int;$/;"	n
sload_upper_data_latent	Library/altera_sim/altera_mf.v	/^    wire [width_upper_data - 1 : 0] sload_upper_data_latent;$/;"	n
sload_upper_data_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg [width_upper_data - 1 : 0] sload_upper_data_pipe_reg;$/;"	r
sload_upper_data_pipe_wire	Library/altera_sim/altera_mf.v	/^    reg [int_width_result - 1 : 0] sload_upper_data_pipe_wire;$/;"	r
sload_upper_data_reg	Library/altera_sim/altera_mf.v	/^    reg [width_upper_data - 1 : 0] sload_upper_data_reg;$/;"	r
sload_upper_data_wire	Library/altera_sim/altera_mf.v	/^    wire [width_upper_data - 1 : 0] sload_upper_data_wire;$/;"	n
slowest_clk_new	Library/altera_sim/altera_mf.v	/^    integer slowest_clk_new;$/;"	r
slowest_clk_old	Library/altera_sim/altera_mf.v	/^    integer slowest_clk_old;$/;"	r
sm_empty	Library/altera_sim/220model.v	/^    reg [1:0] sm_empty;$/;"	r
sm_empty	Library/altera_sim/altera_mf.v	/^    reg [1:0] sm_empty;$/;"	r
sm_p2s	Library/altera_sim/altera_mf.v	/^    integer sm_p2s;$/;"	r
source	Library/altera_sim/altera_mf.v	/^    output    [source_width-1:0]    source;$/;"	p
source_clk	Library/altera_sim/altera_mf.v	/^    input    source_clk;$/;"	p
source_ena	Library/altera_sim/altera_mf.v	/^    input    source_ena;$/;"	p
source_initial_value	Library/altera_sim/altera_mf.v	/^    parameter    source_initial_value    =    "0";$/;"	c
source_is_pll	Library/altera_sim/altera_mf.v	/^parameter   source_is_pll             = "off";$/;"	c
source_width	Library/altera_sim/altera_mf.v	/^    parameter    source_width    =    1;$/;"	c
sourcea	Library/altera_sim/altera_mf.v	/^    input [number_of_multipliers -1 : 0] sourcea;$/;"	p
sourcea	Library/altera_sim/altera_mf.v	/^    input sourcea;$/;"	p
sourcea	Library/altera_sim/altera_mf.v	/^    tri0 sourcea;$/;"	n
sourcea_wire	Library/altera_sim/altera_mf.v	/^    tri0 [3 : 0] sourcea_wire;$/;"	n
sourceb	Library/altera_sim/altera_mf.v	/^    input [number_of_multipliers -1 : 0] sourceb;$/;"	p
sourceb	Library/altera_sim/altera_mf.v	/^    input sourceb;$/;"	p
sourceb	Library/altera_sim/altera_mf.v	/^    tri0 sourceb;$/;"	n
sourceb_wire	Library/altera_sim/altera_mf.v	/^    tri0 [3 : 0] sourceb_wire;$/;"	n
spread_frequency	Library/altera_sim/altera_mf.v	/^    parameter spread_frequency                     = 0;$/;"	c
spread_frequency	Library/altera_sim/altera_mf.v	/^    parameter spread_frequency = 0;$/;"	c
spread_frequency	Library/altera_sim/altera_mf.v	/^parameter   spread_frequency          = 0;$/;"	c
ss	Library/altera_sim/altera_mf.v	/^    parameter ss = 0;$/;"	c
ss	Library/altera_sim/altera_mf.v	/^parameter   ss                  = 0;$/;"	c
sset	Library/altera_sim/220model.v	/^    input  sset;$/;"	p
sset	Library/altera_sim/220model.v	/^    tri0 sset;$/;"	n
sset	Library/altera_sim/altera_mf.v	/^input sset;$/;"	p
sset	Library/altera_sim/altera_mf.v	/^tri0 sset; \/\/ default sset to 0$/;"	n
sset	Library/altera_sim/altera_mf.v	/^tri0 sset;$/;"	n
stage1_a	Library/altera_sim/altera_mf.v	/^    reg [(number_of_channels*2) -1:0] stage1_a;$/;"	r
stage1_b	Library/altera_sim/altera_mf.v	/^    reg [(number_of_channels*2) -1:0] stage1_b;$/;"	r
stage2	Library/altera_sim/altera_mf.v	/^    reg [(number_of_channels*2) -1:0] stage2;$/;"	r
stage_values	Library/altera_sim/altera_mf.v	/^    reg [result_width - 1 : 0]stage_values[pipeline+1 : 0];$/;"	r
start	Library/altera_sim/altera_mf.v	/^        input   start;$/;"	p
start_address	Library/altera_sim/220model.v	/^    integer start_address, end_address;$/;"	r
start_address	Library/altera_sim/altera_mf.v	/^    integer start_address, end_address;$/;"	r
start_corrupt_bits	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] start_corrupt_bits;$/;"	r
start_corrupt_bits	Library/altera_sim/altera_mf.v	/^    reg start_corrupt_bits;$/;"	r
start_counter	Library/altera_sim/altera_mf.v	/^    reg start_counter;$/;"	r
start_lock_count	Library/altera_sim/altera_mf.v	/^integer start_lock_count;$/;"	r
start_outclk	Library/altera_sim/altera_mf.v	/^reg start_outclk;$/;"	r
start_quiet_time	Library/altera_sim/altera_mf.v	/^    time start_quiet_time;$/;"	r
start_sm_p2s	Library/altera_sim/altera_mf.v	/^    reg start_sm_p2s;$/;"	r
state	Library/altera_sim/altera_mf.v	/^  reg [1:0]  state, state0q;$/;"	r
state0q	Library/altera_sim/altera_mf.v	/^  reg [1:0]  state, state0q;$/;"	r
stick_bits_or	Library/altera_sim/altera_mf.v	/^    reg stick_bits_or;$/;"	r
sticky_bit	Library/altera_sim/altera_mf.v	/^    reg sticky_bit;$/;"	r
stop_lock_count	Library/altera_sim/altera_mf.v	/^integer stop_lock_count;$/;"	r
stop_vco	Library/altera_sim/altera_mf.v	/^    reg stop_vco;$/;"	r
storage_enable	Library/altera_sim/altera_mf.v	/^    input    storage_enable;$/;"	p
str	Library/altera_sim/220model.v	/^    input [8*256:1] str;$/;"	p
str_width	Library/altera_sim/220model.v	/^    input str_width;$/;"	p
str_width	Library/altera_sim/220model.v	/^    integer str_width; $/;"	r
stratix3_activeclock	Library/altera_sim/altera_mf.v	/^wire stratix3_activeclock;$/;"	n
stratix3_areset	Library/altera_sim/altera_mf.v	/^wire stratix3_areset;$/;"	n
stratix3_clk	Library/altera_sim/altera_mf.v	/^wire [9:0] stratix3_clk;$/;"	n
stratix3_clkbad	Library/altera_sim/altera_mf.v	/^wire [1:0] stratix3_clkbad;$/;"	n
stratix3_clkswitch	Library/altera_sim/altera_mf.v	/^wire stratix3_clkswitch;$/;"	n
stratix3_fbin	Library/altera_sim/altera_mf.v	/^wire stratix3_fbin;$/;"	n
stratix3_fbout	Library/altera_sim/altera_mf.v	/^wire stratix3_fbout;$/;"	n
stratix3_inclk	Library/altera_sim/altera_mf.v	/^wire [1:0] stratix3_inclk;$/;"	n
stratix3_locked	Library/altera_sim/altera_mf.v	/^wire stratix3_locked;$/;"	n
stratix3_pfdena	Library/altera_sim/altera_mf.v	/^wire stratix3_pfdena;$/;"	n
stratix3_phasecounterselect	Library/altera_sim/altera_mf.v	/^wire [3:0] stratix3_phasecounterselect;$/;"	n
stratix3_phasedone	Library/altera_sim/altera_mf.v	/^wire stratix3_phasedone;$/;"	n
stratix3_scanclk	Library/altera_sim/altera_mf.v	/^wire stratix3_scanclk;$/;"	n
stratix3_scandataout	Library/altera_sim/altera_mf.v	/^wire stratix3_scandataout;$/;"	n
stratix3_scandone	Library/altera_sim/altera_mf.v	/^wire stratix3_scandone;$/;"	n
stratix3_vcooverrange	Library/altera_sim/altera_mf.v	/^wire stratix3_vcooverrange;$/;"	n
stratix3_vcounderrange	Library/altera_sim/altera_mf.v	/^wire stratix3_vcounderrange;$/;"	n
stratix_activeclock	Library/altera_sim/altera_mf.v	/^wire stratix_activeclock;$/;"	n
stratix_areset	Library/altera_sim/altera_mf.v	/^wire stratix_areset;$/;"	n
stratix_clk	Library/altera_sim/altera_mf.v	/^wire [5:0] stratix_clk;$/;"	n
stratix_clkbad	Library/altera_sim/altera_mf.v	/^wire [1:0] stratix_clkbad;$/;"	n
stratix_clkena	Library/altera_sim/altera_mf.v	/^wire [5:0] stratix_clkena;$/;"	n
stratix_clkloss	Library/altera_sim/altera_mf.v	/^wire stratix_clkloss;$/;"	n
stratix_clkswitch	Library/altera_sim/altera_mf.v	/^wire stratix_clkswitch;$/;"	n
stratix_dataout	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] stratix_dataout;$/;"	n
stratix_ena	Library/altera_sim/altera_mf.v	/^wire stratix_ena;$/;"	n
stratix_enable	Library/altera_sim/altera_mf.v	/^    wire stratix_enable;$/;"	n
stratix_enable0	Library/altera_sim/altera_mf.v	/^    wire stratix_enable0;$/;"	n
stratix_enable0	Library/altera_sim/altera_mf.v	/^wire stratix_enable0;$/;"	n
stratix_enable1	Library/altera_sim/altera_mf.v	/^    wire stratix_enable1;$/;"	n
stratix_enable1	Library/altera_sim/altera_mf.v	/^wire stratix_enable1;$/;"	n
stratix_extclk	Library/altera_sim/altera_mf.v	/^wire [3:0] stratix_extclk;$/;"	n
stratix_extclkena	Library/altera_sim/altera_mf.v	/^wire [3:0] stratix_extclkena;$/;"	n
stratix_family	Library/altera_sim/altera_mf.v	/^    reg stratix_family;$/;"	r
stratix_fastclk	Library/altera_sim/altera_mf.v	/^    wire stratix_fastclk;$/;"	n
stratix_fbin	Library/altera_sim/altera_mf.v	/^wire stratix_fbin;$/;"	n
stratix_inclk	Library/altera_sim/altera_mf.v	/^wire [1:0] stratix_inclk;$/;"	n
stratix_inclock	Library/altera_sim/altera_mf.v	/^    wire stratix_inclock;$/;"	n
stratix_locked	Library/altera_sim/altera_mf.v	/^    wire stratix_locked;$/;"	n
stratix_locked	Library/altera_sim/altera_mf.v	/^wire stratix_locked;$/;"	n
stratix_lvds_rx	Library/altera_sim/altera_mf.v	/^module stratix_lvds_rx ($/;"	m
stratix_oe	Library/altera_sim/altera_mf.v	/^wire stratix_oe;$/;"	n
stratix_outclock	Library/altera_sim/altera_mf.v	/^    wire stratix_outclock;$/;"	n
stratix_pfdena	Library/altera_sim/altera_mf.v	/^wire stratix_pfdena;$/;"	n
stratix_pll_areset	Library/altera_sim/altera_mf.v	/^    wire stratix_pll_areset;$/;"	n
stratix_pll_enable	Library/altera_sim/altera_mf.v	/^    wire stratix_pll_enable;$/;"	n
stratix_pll_inclock	Library/altera_sim/altera_mf.v	/^    wire [1:0] stratix_pll_inclock;$/;"	n
stratix_pll_inclock	Library/altera_sim/altera_mf.v	/^    wire[1:0] stratix_pll_inclock;$/;"	n
stratix_pll_outclock	Library/altera_sim/altera_mf.v	/^    wire [5:0] stratix_pll_outclock;$/;"	n
stratix_pll_outclock	Library/altera_sim/altera_mf.v	/^    wire[5:0] stratix_pll_outclock;$/;"	n
stratix_scanclk	Library/altera_sim/altera_mf.v	/^wire stratix_scanclk;$/;"	n
stratix_scanclr	Library/altera_sim/altera_mf.v	/^wire stratix_scanclr;$/;"	n
stratix_scandata	Library/altera_sim/altera_mf.v	/^wire stratix_scandata;$/;"	n
stratix_scandataout	Library/altera_sim/altera_mf.v	/^wire stratix_scandataout;$/;"	n
stratix_slowclk	Library/altera_sim/altera_mf.v	/^    wire stratix_slowclk;$/;"	n
stratix_tx_outclk	Library/altera_sim/altera_mf.v	/^module stratix_tx_outclk ($/;"	m
stratixgx_coreclk	Library/altera_sim/altera_mf.v	/^    wire[number_of_channels -1 :0] stratixgx_coreclk;$/;"	n
stratixgx_dataout	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] stratixgx_dataout;$/;"	n
stratixgx_dpa_locked	Library/altera_sim/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixgx_dpa_locked;$/;"	n
stratixgx_dpa_lvds_rx	Library/altera_sim/altera_mf.v	/^module stratixgx_dpa_lvds_rx ($/;"	m
stratixgx_fastclk	Library/altera_sim/altera_mf.v	/^    wire stratixgx_fastclk;$/;"	n
stratixgx_slowclk	Library/altera_sim/altera_mf.v	/^    wire stratixgx_slowclk;$/;"	n
stratixii_activeclock	Library/altera_sim/altera_mf.v	/^wire stratixii_activeclock;$/;"	n
stratixii_areset	Library/altera_sim/altera_mf.v	/^wire stratixii_areset;$/;"	n
stratixii_block	Library/altera_sim/altera_mf.v	/^    wire stratixii_block;$/;"	n
stratixii_cda_max	Library/altera_sim/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixii_cda_max;$/;"	n
stratixii_clk	Library/altera_sim/altera_mf.v	/^wire [5:0] stratixii_clk;$/;"	n
stratixii_clkbad	Library/altera_sim/altera_mf.v	/^wire [1:0] stratixii_clkbad;$/;"	n
stratixii_clkloss	Library/altera_sim/altera_mf.v	/^wire stratixii_clkloss;$/;"	n
stratixii_clkswitch	Library/altera_sim/altera_mf.v	/^wire stratixii_clkswitch;$/;"	n
stratixii_dataout	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] stratixii_dataout;$/;"	n
stratixii_dpa_locked	Library/altera_sim/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixii_dpa_locked;$/;"	n
stratixii_ena	Library/altera_sim/altera_mf.v	/^wire stratixii_ena;$/;"	n
stratixii_enable	Library/altera_sim/altera_mf.v	/^    wire stratixii_enable;$/;"	n
stratixii_enable0	Library/altera_sim/altera_mf.v	/^    wire stratixii_enable0;$/;"	n
stratixii_enable0	Library/altera_sim/altera_mf.v	/^wire stratixii_enable0;$/;"	n
stratixii_enable1	Library/altera_sim/altera_mf.v	/^    wire stratixii_enable1;$/;"	n
stratixii_enable1	Library/altera_sim/altera_mf.v	/^wire stratixii_enable1;$/;"	n
stratixii_fastclk	Library/altera_sim/altera_mf.v	/^    wire stratixii_fastclk;$/;"	n
stratixii_fbin	Library/altera_sim/altera_mf.v	/^wire stratixii_fbin;$/;"	n
stratixii_inclk	Library/altera_sim/altera_mf.v	/^wire [1:0] stratixii_inclk;$/;"	n
stratixii_inclock	Library/altera_sim/altera_mf.v	/^    wire stratixii_inclock;$/;"	n
stratixii_locked	Library/altera_sim/altera_mf.v	/^    wire stratixii_locked;$/;"	n
stratixii_locked	Library/altera_sim/altera_mf.v	/^wire stratixii_locked;$/;"	n
stratixii_lvds_rx	Library/altera_sim/altera_mf.v	/^module stratixii_lvds_rx ($/;"	m
stratixii_outclock	Library/altera_sim/altera_mf.v	/^    wire stratixii_outclock;$/;"	n
stratixii_pfdena	Library/altera_sim/altera_mf.v	/^wire stratixii_pfdena;$/;"	n
stratixii_pll_areset	Library/altera_sim/altera_mf.v	/^    wire stratixii_pll_areset;$/;"	n
stratixii_pll_enable	Library/altera_sim/altera_mf.v	/^    wire stratixii_pll_enable;$/;"	n
stratixii_pll_inclock	Library/altera_sim/altera_mf.v	/^    wire [1:0] stratixii_pll_inclock;$/;"	n
stratixii_pll_inclock	Library/altera_sim/altera_mf.v	/^    wire[1:0] stratixii_pll_inclock;$/;"	n
stratixii_pll_outclock	Library/altera_sim/altera_mf.v	/^    wire [5:0] stratixii_pll_outclock;$/;"	n
stratixii_pll_outclock	Library/altera_sim/altera_mf.v	/^    wire[5:0] stratixii_pll_outclock;$/;"	n
stratixii_scanclk	Library/altera_sim/altera_mf.v	/^wire stratixii_scanclk;$/;"	n
stratixii_scandata	Library/altera_sim/altera_mf.v	/^wire stratixii_scandata;$/;"	n
stratixii_scandataout	Library/altera_sim/altera_mf.v	/^wire stratixii_scandataout;$/;"	n
stratixii_scandone	Library/altera_sim/altera_mf.v	/^wire stratixii_scandone;$/;"	n
stratixii_scanread	Library/altera_sim/altera_mf.v	/^wire stratixii_scanread;$/;"	n
stratixii_scanwrite	Library/altera_sim/altera_mf.v	/^wire stratixii_scanwrite;$/;"	n
stratixii_sclkout0	Library/altera_sim/altera_mf.v	/^    wire stratixii_sclkout0;$/;"	n
stratixii_sclkout0	Library/altera_sim/altera_mf.v	/^wire stratixii_sclkout0;$/;"	n
stratixii_sclkout1	Library/altera_sim/altera_mf.v	/^    wire stratixii_sclkout1;$/;"	n
stratixii_sclkout1	Library/altera_sim/altera_mf.v	/^wire stratixii_sclkout1;$/;"	n
stratixii_tx_outclk	Library/altera_sim/altera_mf.v	/^module stratixii_tx_outclk ($/;"	m
stratixiii_block	Library/altera_sim/altera_mf.v	/^    wire stratixiii_block;$/;"	n
stratixiii_cda_max	Library/altera_sim/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixiii_cda_max;$/;"	n
stratixiii_dataout	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] stratixiii_dataout;$/;"	n
stratixiii_divfwdclk	Library/altera_sim/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixiii_divfwdclk;$/;"	n
stratixiii_dpa_locked	Library/altera_sim/altera_mf.v	/^    wire [number_of_channels -1 : 0] stratixiii_dpa_locked;$/;"	n
stratixiii_enable	Library/altera_sim/altera_mf.v	/^    wire stratixiii_enable;$/;"	n
stratixiii_enable0	Library/altera_sim/altera_mf.v	/^    wire stratixiii_enable0;$/;"	n
stratixiii_enable0_dly	Library/altera_sim/altera_mf.v	/^    reg stratixiii_enable0_dly;$/;"	r
stratixiii_enable1	Library/altera_sim/altera_mf.v	/^    wire stratixiii_enable1;$/;"	n
stratixiii_enable1_dly	Library/altera_sim/altera_mf.v	/^    reg stratixiii_enable1_dly;$/;"	r
stratixiii_fastclk	Library/altera_sim/altera_mf.v	/^    wire stratixiii_fastclk;$/;"	n
stratixiii_locked	Library/altera_sim/altera_mf.v	/^    wire stratixiii_locked;$/;"	n
stratixiii_lvds_rx	Library/altera_sim/altera_mf.v	/^module stratixiii_lvds_rx ($/;"	m
stratixiii_lvds_rx_channel	Library/altera_sim/altera_mf.v	/^module stratixiii_lvds_rx_channel ($/;"	m
stratixiii_lvds_rx_dpa	Library/altera_sim/altera_mf.v	/^module stratixiii_lvds_rx_dpa ($/;"	m
stratixiii_pll_areset	Library/altera_sim/altera_mf.v	/^    wire stratixiii_pll_areset;$/;"	n
stratixiii_pll_inclock	Library/altera_sim/altera_mf.v	/^    wire [1:0] stratixiii_pll_inclock;$/;"	n
stratixiii_pll_inclock	Library/altera_sim/altera_mf.v	/^    wire[1:0] stratixiii_pll_inclock;$/;"	n
stratixiii_pll_outclock	Library/altera_sim/altera_mf.v	/^    wire [9:0] stratixiii_pll_outclock;$/;"	n
stratixiii_pll_outclock	Library/altera_sim/altera_mf.v	/^    wire[9:0] stratixiii_pll_outclock;$/;"	n
stratixiii_slowclk	Library/altera_sim/altera_mf.v	/^    wire stratixiii_slowclk;$/;"	n
stratixv_block	Library/altera_sim/altera_mf.v	/^	wire stratixv_block;$/;"	n
stratixv_local_clk_divider	Library/altera_sim/altera_mf.v	/^module stratixv_local_clk_divider ($/;"	m
string_to_reg	Library/altera_sim/220model.v	/^    task string_to_reg;$/;"	t
string_value	Library/altera_sim/220model.v	/^    input  [8*40:1] string_value;$/;"	p
stx_m_cntr	Library/altera_sim/altera_mf.v	/^module stx_m_cntr  (clk,$/;"	m
stx_n_cntr	Library/altera_sim/altera_mf.v	/^module stx_n_cntr  (clk,$/;"	m
stx_phase_shift_txdata	Library/altera_sim/altera_mf.v	/^    reg [9 : 0] stx_phase_shift_txdata;$/;"	r
stx_scale_cntr	Library/altera_sim/altera_mf.v	/^module stx_scale_cntr  (clk,$/;"	m
sub_parity10a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[1:0]	sub_parity10a;$/;"	r
sub_parity7a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[1:0]	sub_parity7a;$/;"	r
sub_wire0	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire  sub_wire0;$/;"	n
sub_wire0	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  sub_wire0;$/;"	n
sub_wire0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	wire  sub_wire0;$/;"	n
sub_wire0	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire  sub_wire0;$/;"	n
sub_wire0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	wire  sub_wire0;$/;"	n
sub_wire0	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire  sub_wire0;$/;"	n
sub_wire0	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	wire [7:0] sub_wire0;$/;"	n
sub_wire0	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire [7:0] sub_wire0;$/;"	n
sub_wire1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire  sub_wire1;$/;"	n
sub_wire1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  sub_wire1;$/;"	n
sub_wire1	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	wire [4:0] sub_wire1;$/;"	n
sub_wire1	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire [4:0] sub_wire1;$/;"	n
sub_wire1	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	wire [4:0] sub_wire1;$/;"	n
sub_wire1	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire [4:0] sub_wire1;$/;"	n
sub_wire2	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire [7:0] sub_wire2;$/;"	n
sub_wire2	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire [7:0] sub_wire2;$/;"	n
sub_wire2	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	wire [0:0] sub_wire2 = sub_wire1[0:0];$/;"	n
sub_wire2	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire [0:0] sub_wire2 = sub_wire1[0:0];$/;"	n
sub_wire2	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	wire [0:0] sub_wire2 = sub_wire1[0:0];$/;"	n
sub_wire2	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire [0:0] sub_wire2 = sub_wire1[0:0];$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire  sub_wire3;$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  sub_wire3;$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	wire  sub_wire3 = inclk0;$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire  sub_wire3 = inclk0;$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	wire  sub_wire3 = inclk0;$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire  sub_wire3 = inclk0;$/;"	n
sub_wire3	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};$/;"	n
sub_wire4	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire  sub_wire4;$/;"	n
sub_wire4	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  sub_wire4;$/;"	n
sub_wire4	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};$/;"	n
sub_wire4	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};$/;"	n
sub_wire4	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};$/;"	n
sub_wire4	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};$/;"	n
sub_wire5	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire [4:0] sub_wire5;$/;"	n
sub_wire5	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire [4:0] sub_wire5;$/;"	n
sub_wire5	Project/Fpga_syn/Verilog/ipcores/pll0/pll0.v	/^	wire [0:0] sub_wire5 = 1'h0;$/;"	n
sub_wire5	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire [0:0] sub_wire5 = 1'h0;$/;"	n
sub_wire5	Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v	/^	wire [0:0] sub_wire5 = 1'h0;$/;"	n
sub_wire5	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire [0:0] sub_wire5 = 1'h0;$/;"	n
sub_wire6	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire [4:0] sub_wire6;$/;"	n
sub_wire6	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire [4:0] sub_wire6;$/;"	n
sum	Library/altera_sim/220model.v	/^    input  [lpm_widths-1:0] sum;$/;"	p
sum	Library/altera_sim/220model.v	/^    integer off_addr, nn, aaaa, tt, cc, aah, aal, dd, sum ;$/;"	r
sum	Library/altera_sim/220model.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
sum	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
sum	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
svalue	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] svalue;$/;"	r
swap	Library/altera_sim/altera_mf.v	/^        integer swap;$/;"	r
switch_clock	Library/altera_sim/altera_mf.v	/^    reg switch_clock;$/;"	r
switch_over_count	Library/altera_sim/altera_mf.v	/^    integer switch_over_count;$/;"	r
switch_over_counter	Library/altera_sim/altera_mf.v	/^    parameter switch_over_counter                  = 1;$/;"	c
switch_over_counter	Library/altera_sim/altera_mf.v	/^    parameter switch_over_counter = 1;$/;"	c
switch_over_counter	Library/altera_sim/altera_mf.v	/^parameter   switch_over_counter       = 0;$/;"	c
switch_over_on_gated_lock	Library/altera_sim/altera_mf.v	/^    parameter switch_over_on_gated_lock            = "off";$/;"	c
switch_over_on_gated_lock	Library/altera_sim/altera_mf.v	/^    parameter switch_over_on_gated_lock = "off";$/;"	c
switch_over_on_gated_lock	Library/altera_sim/altera_mf.v	/^parameter   switch_over_on_gated_lock = "OFF" ;$/;"	c
switch_over_on_lossclk	Library/altera_sim/altera_mf.v	/^    parameter switch_over_on_lossclk               = "off";$/;"	c
switch_over_on_lossclk	Library/altera_sim/altera_mf.v	/^    parameter switch_over_on_lossclk = "off";$/;"	c
switch_over_on_lossclk	Library/altera_sim/altera_mf.v	/^parameter   switch_over_on_lossclk    = "OFF" ;$/;"	c
switch_over_type	Library/altera_sim/altera_mf.v	/^    parameter switch_over_type                     = "auto";$/;"	c
switch_over_type	Library/altera_sim/altera_mf.v	/^parameter   switch_over_type          = "AUTO";$/;"	c
sync_b_reg	Library/altera_sim/altera_mf.v	/^    reg [(REGISTER_WIDTH*2) -1 :0] sync_b_reg;$/;"	r
sync_clock	Library/altera_sim/altera_mf.v	/^    reg sync_clock;$/;"	r
sync_dffe	Library/altera_sim/altera_mf.v	/^    reg sync_dffe;$/;"	r
sync_ff	Library/rtl_logic/sync_ff.v	/^module sync_ff$/;"	m
sync_ff_2d	Library/rtl_logic/sync_ff.v	/^module sync_ff_2d$/;"	m
sync_ff_3d	Library/rtl_logic/sync_ff.v	/^module sync_ff_3d$/;"	m
sync_inclock	Library/altera_sim/altera_mf.v	/^    input sync_inclock;$/;"	p
sync_inclock	Library/altera_sim/altera_mf.v	/^    tri0 sync_inclock;$/;"	n
sync_rdaclr	Library/altera_sim/altera_mf.v	/^    reg sync_rdaclr;$/;"	r
sync_rdaclr_pre	Library/altera_sim/altera_mf.v	/^    reg sync_rdaclr_pre;$/;"	r
sync_reset	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] sync_reset;$/;"	r
sync_wraclr	Library/altera_sim/altera_mf.v	/^    reg sync_wraclr;$/;"	r
sync_wraclr_pre	Library/altera_sim/altera_mf.v	/^    reg sync_wraclr_pre;$/;"	r
sys_clk	Sim/Fpga_sim/TB/fifo_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Fpga_sim/TB/led_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Fpga_sim/TB/led_tb_gate.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Fpga_sim/TB/pll_loss_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Fpga_sim/TB/pll_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Fpga_sim/TB/ram_mif_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Fpga_sim/TB/ram_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Verilog_sim/TB/fifo_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Verilog_sim/TB/led_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Verilog_sim/TB/pll_loss_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Verilog_sim/TB/pll_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Verilog_sim/TB/ram_init_tb.v	/^reg sys_clk;$/;"	r
sys_clk	Sim/Verilog_sim/TB/ram_tb.v	/^reg sys_clk;$/;"	r
sys_clk	User/Verilog/clock_tree.v	/^	input							sys_clk,$/;"	p
sys_clk	User/Verilog/top.v	/^	input							sys_clk,$/;"	p
sys_init_done	User/Verilog/top.v	/^wire								sys_init_done;$/;"	n
sys_rstn	Sim/Fpga_sim/TB/fifo_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Fpga_sim/TB/led_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Fpga_sim/TB/led_tb_gate.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Fpga_sim/TB/pll_loss_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Fpga_sim/TB/pll_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Fpga_sim/TB/ram_mif_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Fpga_sim/TB/ram_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Verilog_sim/TB/fifo_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Verilog_sim/TB/led_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Verilog_sim/TB/pll_loss_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Verilog_sim/TB/pll_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Verilog_sim/TB/ram_init_tb.v	/^reg sys_rstn;$/;"	r
sys_rstn	Sim/Verilog_sim/TB/ram_tb.v	/^reg sys_rstn;$/;"	r
systolic1_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire systolic1_reg_wire_clk, systolic3_reg_wire_clk;$/;"	n
systolic1_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    wire systolic1_reg_wire_clr, systolic3_reg_wire_clr;$/;"	n
systolic1_reg_wire_en	Library/altera_sim/altera_mf.v	/^    wire systolic1_reg_wire_en, systolic3_reg_wire_en;$/;"	n
systolic3_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire systolic1_reg_wire_clk, systolic3_reg_wire_clk;$/;"	n
systolic3_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    wire systolic1_reg_wire_clr, systolic3_reg_wire_clr;$/;"	n
systolic3_reg_wire_en	Library/altera_sim/altera_mf.v	/^    wire systolic1_reg_wire_en, systolic3_reg_wire_en;$/;"	n
systolic_aclr1	Library/altera_sim/altera_mf.v	/^	parameter systolic_aclr1 = "NONE";$/;"	c
systolic_aclr3	Library/altera_sim/altera_mf.v	/^	parameter systolic_aclr3 = "NONE";$/;"	c
systolic_delay1	Library/altera_sim/altera_mf.v	/^	parameter systolic_delay1 = "UNREGISTERED";$/;"	c
systolic_delay3	Library/altera_sim/altera_mf.v	/^	parameter systolic_delay3 = "UNREGISTERED";$/;"	c
systolic_register1	Library/altera_sim/altera_mf.v	/^    wire  [(int_width_a + int_width_b) -1:0] systolic_register1;$/;"	n
systolic_register3	Library/altera_sim/altera_mf.v	/^    wire  [(int_width_a + int_width_b) -1:0] systolic_register3;$/;"	n
t1	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t1	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t10	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t10	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t2	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t2	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t3	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t3	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t4	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t4	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t5	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t5	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t6	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t6	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t7	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t7	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t8	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t8	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t9	Library/altera_sim/altera_mf.v	/^    input t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	p
t9	Library/altera_sim/altera_mf.v	/^    integer t1, t2, t3, t4, t5, t6, t7, t8, t9, t10;$/;"	r
t_a	Library/altera_sim/220model.v	/^    reg [lpm_widtha-1:0] t_a;$/;"	r
t_b	Library/altera_sim/220model.v	/^    reg [lpm_widthb-1:0] t_b;$/;"	r
t_denom	Library/altera_sim/220model.v	/^    reg [lpm_widthd-1:0] t_denom;$/;"	r
t_numer	Library/altera_sim/220model.v	/^    reg [lpm_widthn-1:0] t_numer;$/;"	r
t_p	Library/altera_sim/220model.v	/^    reg [lpm_widthp-1:0] t_p;$/;"	r
t_q	Library/altera_sim/220model.v	/^    reg [lpm_widthn-1:0] t_q;$/;"	r
t_r	Library/altera_sim/220model.v	/^    reg [lpm_widthd-1:0] t_r;$/;"	r
t_s	Library/altera_sim/220model.v	/^    reg [lpm_widths-1:0] t_s;$/;"	r
tap0_is_active	Library/altera_sim/altera_mf.v	/^    reg tap0_is_active;$/;"	r
tap_distance	Library/altera_sim/altera_mf.v	/^    parameter tap_distance = 3;     \/\/ Specifies the distance between the$/;"	c
tap_phase	Library/altera_sim/altera_mf.v	/^    input tap_phase, m, n;$/;"	p
tap_phase	Library/altera_sim/altera_mf.v	/^    input tap_phase, ph_base;$/;"	p
tap_phase	Library/altera_sim/altera_mf.v	/^    input tap_phase;$/;"	p
tap_phase	Library/altera_sim/altera_mf.v	/^    integer tap_phase, m, n, phase;$/;"	r
tap_phase	Library/altera_sim/altera_mf.v	/^    integer tap_phase, ph_base;$/;"	r
tap_phase	Library/altera_sim/altera_mf.v	/^    integer tap_phase;$/;"	r
taps	Library/altera_sim/altera_mf.v	/^    output [RAM_WIDTH-1:0] taps;    \/\/ Output from the regularly spaced taps$/;"	p
taps	Library/altera_sim/altera_mf.v	/^    reg [RAM_WIDTH-1:0] taps;$/;"	r
taps_tmp	Library/altera_sim/altera_mf.v	/^    reg [RAM_WIDTH-1:0] taps_tmp;$/;"	r
tck	Library/altera_sim/altera_mf.v	/^    input     tck;  \/\/ tck signal from signal_gen$/;"	p
tck	Library/altera_sim/altera_mf.v	/^    output    tck;$/;"	p
tck	Library/altera_sim/altera_mf.v	/^    output   tck;  \/\/ tck signal from megafunction$/;"	p
tck	Library/altera_sim/altera_mf.v	/^    reg    tck;$/;"	r
tck_i	Library/altera_sim/altera_mf.v	/^    wire   tck_i;$/;"	n
tdi	Library/altera_sim/altera_mf.v	/^    input     tdi;  \/\/ tdi signal from signal_gen$/;"	p
tdi	Library/altera_sim/altera_mf.v	/^    input    tdi;$/;"	p
tdi	Library/altera_sim/altera_mf.v	/^    output    tdi;$/;"	p
tdi	Library/altera_sim/altera_mf.v	/^    output   tdi;  \/\/ tdi signal from megafunction$/;"	p
tdi	Library/altera_sim/altera_mf.v	/^    reg    tdi;$/;"	r
tdi_i	Library/altera_sim/altera_mf.v	/^    wire   tdi_i;$/;"	n
tdi_reg	Library/altera_sim/altera_mf.v	/^    reg                                     tdi_reg;$/;"	r
tdo	Library/altera_sim/altera_mf.v	/^    input     tdo;$/;"	p
tdo	Library/altera_sim/altera_mf.v	/^    input    tdo;$/;"	p
tdo	Library/altera_sim/altera_mf.v	/^    input   tdo;  \/\/ tdo signal into megafunction$/;"	p
tdo	Library/altera_sim/altera_mf.v	/^    output    tdo;  \/\/ tdo signal to signal_gen$/;"	p
tdo	Library/altera_sim/altera_mf.v	/^    output    tdo;$/;"	p
tdo_i	Library/altera_sim/altera_mf.v	/^    wire   tdo_i;$/;"	n
tdo_reg	Library/altera_sim/altera_mf.v	/^    reg       tdo_reg;$/;"	r
tdo_rom_reg	Library/altera_sim/altera_mf.v	/^    reg       tdo_rom_reg;$/;"	r
temp	Library/altera_sim/altera_mf.v	/^    reg temp;$/;"	r
tempLength	Library/altera_sim/altera_mf.v	/^                reg [`DEFAULT_BIT_LENGTH - 1 : 0 ] tempLength;                    $/;"	r
tempLength_idx	Library/altera_sim/altera_mf.v	/^                integer tempLength_idx;          $/;"	r
tempTime	Library/altera_sim/altera_mf.v	/^                reg [`DEFAULT_BIT_LENGTH - 1 : 0 ] tempTime;$/;"	r
tempType	Library/altera_sim/altera_mf.v	/^                reg [`TYPE_BIT_LENGTH - 1 : 0] tempType;        $/;"	r
temp_add	Library/altera_sim/altera_mf.v	/^        reg [2*int_width_result - 1 :0] temp_add;$/;"	r
temp_mant_result	Library/altera_sim/altera_mf.v	/^        inout  [(2 * width_man) + 1 : 0] temp_mant_result;$/;"	p
temp_mult	Library/altera_sim/altera_mf.v	/^        reg [int_width_a + int_width_b -1 :0] temp_mult;$/;"	r
temp_mult	Library/altera_sim/altera_mf.v	/^    reg [int_width_a + int_width_b - 1 : 0] temp_mult;$/;"	r
temp_mult_1	Library/altera_sim/altera_mf.v	/^    reg [int_width_a + int_width_b - 1 : 0] temp_mult_1;$/;"	r
temp_mult_signed	Library/altera_sim/altera_mf.v	/^        reg temp_mult_signed;$/;"	r
temp_mult_signed	Library/altera_sim/altera_mf.v	/^    reg temp_mult_signed;$/;"	r
temp_mult_zero	Library/altera_sim/altera_mf.v	/^        reg [int_width_a + int_width_b -1 :0] temp_mult_zero;$/;"	r
temp_mult_zero	Library/altera_sim/altera_mf.v	/^        reg [int_width_a + int_width_multiply_b -1 :0] temp_mult_zero;$/;"	r
temp_mult_zero	Library/altera_sim/altera_mf.v	/^    supply0 [int_width_a + int_width_b - 1 : 0] temp_mult_zero;$/;"	n
temp_offset	Library/altera_sim/altera_mf.v	/^    integer temp_offset;$/;"	r
temp_result	Library/altera_sim/altera_mf.v	/^    reg[WIDTH_MAN_EXP : 0] temp_result;$/;"	r
temp_sub	Library/altera_sim/altera_mf.v	/^        reg [2*int_width_result - 1 :0] temp_sub;$/;"	r
temp_sum	Library/altera_sim/altera_mf.v	/^    reg  [2*int_width_result - 1 :0] temp_sum;$/;"	r
temp_sum	Library/altera_sim/altera_mf.v	/^    reg [int_width_result : 0] temp_sum;$/;"	r
temp_sum	Library/altera_sim/altera_mf.v	/^    reg [width_out:0] temp_sum;$/;"	r
temp_sum_reg	Library/altera_sim/altera_mf.v	/^    reg  [2*int_width_result - 1 : 0] temp_sum_reg;$/;"	r
temp_sum_wire	Library/altera_sim/altera_mf.v	/^    wire [width_out:0] temp_sum_wire;$/;"	n
temp_value	Library/altera_sim/altera_mf.v	/^    reg [(2*data_width) - 1 : 0] temp_value;$/;"	r
temp_wa	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] temp_wa;$/;"	r
temp_wa2	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] temp_wa2;$/;"	r
temp_wa2b	Library/altera_sim/altera_mf.v	/^    reg [width_a-1:0] temp_wa2b;$/;"	r
temp_wb	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] temp_wb;$/;"	r
temp_wb2	Library/altera_sim/altera_mf.v	/^    reg [width_b-1:0] temp_wb2;$/;"	r
terminationclock	Library/altera_sim/altera_mf.v	/^    input    terminationclock;$/;"	p
terminationenable	Library/altera_sim/altera_mf.v	/^    input    terminationenable;$/;"	p
test_bypass_lock_detect	Library/altera_sim/altera_mf.v	/^    parameter test_bypass_lock_detect              = "off";$/;"	c
test_counter_c0_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_counter_c0_delay_chain_bits = 0;$/;"	c
test_counter_c1_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_counter_c1_delay_chain_bits = 0;$/;"	c
test_counter_c2_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_counter_c2_delay_chain_bits = 0;$/;"	c
test_counter_c3_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_counter_c3_delay_chain_bits = 0;$/;"	c
test_counter_c3_sclk_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_counter_c3_sclk_delay_chain_bits  = -1;$/;"	c
test_counter_c4_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_counter_c4_delay_chain_bits = 0;$/;"	c
test_counter_c4_sclk_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_counter_c4_sclk_delay_chain_bits  = -1;$/;"	c
test_counter_c5_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_counter_c5_delay_chain_bits = 0;$/;"	c
test_counter_c5_lden_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_counter_c5_lden_delay_chain_bits  = -1;$/;"	c
test_counter_c6_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_counter_c6_delay_chain_bits = 0;$/;"	c
test_counter_c6_lden_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_counter_c6_lden_delay_chain_bits  = -1;$/;"	c
test_counter_c7_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_counter_c7_delay_chain_bits = 0;$/;"	c
test_counter_c8_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_counter_c8_delay_chain_bits = 0;$/;"	c
test_counter_c9_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_counter_c9_delay_chain_bits = 0;$/;"	c
test_counter_m_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_counter_m_delay_chain_bits = 0;$/;"	c
test_counter_n_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_counter_n_delay_chain_bits = 0;$/;"	c
test_feedback_comp_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_feedback_comp_delay_chain_bits  = 0;$/;"	c
test_feedback_comp_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_feedback_comp_delay_chain_bits = 0;$/;"	c
test_input	Library/altera_sim/altera_mf.v	/^	parameter test_input		= 5'd10;$/;"	c
test_input_comp_delay_chain_bits	Library/altera_sim/altera_mf.v	/^    parameter test_input_comp_delay_chain_bits     = 0;$/;"	c
test_input_comp_delay_chain_bits	Library/altera_sim/altera_mf.v	/^parameter test_input_comp_delay_chain_bits = 0;$/;"	c
test_mode_inclk	Library/altera_sim/altera_mf.v	/^    wire test_mode_inclk;$/;"	n
test_volt_reg_output_mode_bits	Library/altera_sim/altera_mf.v	/^parameter test_volt_reg_output_mode_bits = 0;$/;"	c
test_volt_reg_output_voltage_bits	Library/altera_sim/altera_mf.v	/^parameter test_volt_reg_output_voltage_bits = 0;$/;"	c
test_volt_reg_test_mode	Library/altera_sim/altera_mf.v	/^parameter test_volt_reg_test_mode = "false";$/;"	c
testbus_set	Library/altera_sim/altera_mf.v	/^	parameter testbus_set		= 5'd2;$/;"	c
testbuses	Library/altera_sim/altera_mf.v	/^        input   [(4*number_of_channels)-1:0]  testbuses;$/;"	p
testbuses	Library/altera_sim/altera_mf.v	/^        input   [(number_of_channels)-1:0]  testbuses;$/;"	p
testbuses	Library/altera_sim/altera_mf.v	/^        input   [7:0]  testbuses; \/\/ always 8 bits - muxing done in the 'B'$/;"	p
testbuses	Library/altera_sim/altera_mf.v	/^  input [7*number_of_channels-1:0]  testbuses,$/;"	p
testdownout	Library/altera_sim/altera_mf.v	/^    output testdownout;$/;"	p
testin	Library/altera_sim/altera_mf.v	/^    input [3:0] testin;$/;"	p
testupout	Library/altera_sim/altera_mf.v	/^    output testupout;$/;"	p
time	Library/altera_sim/altera_mf.v	/^function time time_delay;$/;"	f
time_delay	Library/altera_sim/altera_mf.v	/^    input [31:0] time_delay;$/;"	p
time_idx	Library/altera_sim/altera_mf.v	/^    integer   time_idx;       \/\/ decoding time index$/;"	r
time_idx_cur	Library/altera_sim/altera_mf.v	/^    integer   time_idx_cur;   \/\/ reading\/outputing time index$/;"	r
time_idx_old	Library/altera_sim/altera_mf.v	/^    integer   time_idx_old;   \/\/ previous decoding time index$/;"	r
tmp	Library/altera_sim/220model.v	/^    reg [8:1] tmp; \/\/ to get the value of the current byte$/;"	r
tmp	Library/altera_sim/220model.v	/^    reg [8:1] tmp;$/;"	r
tmp	Library/altera_sim/altera_mf.v	/^        reg [8:1] tmp;$/;"	r
tmp	Library/altera_sim/altera_mf.v	/^    reg [8:1] tmp; \/\/ to get the value of the current byte$/;"	r
tmp	Library/altera_sim/altera_mf.v	/^    reg [8:1] tmp;$/;"	r
tmp	Library/altera_sim/altera_mf.v	/^reg [8:1] tmp;$/;"	r
tmp_aeb	Library/altera_sim/220model.v	/^    reg tmp_aeb;$/;"	r
tmp_agb	Library/altera_sim/220model.v	/^    reg tmp_agb;$/;"	r
tmp_ageb	Library/altera_sim/220model.v	/^    reg tmp_ageb;$/;"	r
tmp_alb	Library/altera_sim/220model.v	/^    reg tmp_alb;$/;"	r
tmp_aleb	Library/altera_sim/220model.v	/^    reg tmp_aleb;$/;"	r
tmp_aneb	Library/altera_sim/220model.v	/^    reg tmp_aneb;$/;"	r
tmp_bit	Library/altera_sim/altera_mf.v	/^    reg tmp_bit;$/;"	r
tmp_buf	Library/altera_sim/220model.v	/^        reg   [lpm_width-1:0] tmp_buf;$/;"	r
tmp_char	Library/altera_sim/220model.v	/^    reg [3 : 0] hex, tmp_char;$/;"	r
tmp_char	Library/altera_sim/220model.v	/^    reg [3:0] hex, tmp_char;$/;"	r
tmp_char	Library/altera_sim/altera_mf.v	/^    reg [3 : 0] hex, tmp_char;$/;"	r
tmp_char	Library/altera_sim/altera_mf.v	/^    reg [3:0] hex, tmp_char;$/;"	r
tmp_count	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] tmp_count;$/;"	r
tmp_counter_high	Library/altera_sim/altera_mf.v	/^    integer tmp_counter_high;$/;"	r
tmp_counter_low	Library/altera_sim/altera_mf.v	/^    integer counter_l, tmp_counter_low;$/;"	r
tmp_cout	Library/altera_sim/220model.v	/^    reg tmp_cout;$/;"	r
tmp_cout	Library/altera_sim/altera_mf.v	/^    reg tmp_cout;$/;"	r
tmp_data	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] tmp_data;$/;"	r
tmp_eq	Library/altera_sim/220model.v	/^    reg    [lpm_decodes-1:0] tmp_eq;$/;"	r
tmp_io	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] tmp_io;$/;"	r
tmp_modulus	Library/altera_sim/220model.v	/^    reg  [lpm_width:0] tmp_modulus;$/;"	r
tmp_new_data	Library/altera_sim/altera_mf.v	/^    integer                tmp_new_data;$/;"	r
tmp_overflow	Library/altera_sim/220model.v	/^    reg    tmp_overflow;$/;"	r
tmp_overflow	Library/altera_sim/220model.v	/^    reg tmp_overflow;$/;"	r
tmp_per0	Library/altera_sim/altera_mf.v	/^time tmp_per0;$/;"	r
tmp_per1	Library/altera_sim/altera_mf.v	/^time tmp_per1;$/;"	r
tmp_per2	Library/altera_sim/altera_mf.v	/^time tmp_per2;$/;"	r
tmp_per_ext	Library/altera_sim/altera_mf.v	/^time tmp_per_ext;$/;"	r
tmp_q	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] tmp_q;$/;"	r
tmp_q	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] tmp_q;$/;"	r
tmp_q	Library/altera_sim/altera_mf.v	/^    reg [lpm_width-1:0] tmp_q;$/;"	r
tmp_q_reg	Library/altera_sim/220model.v	/^    reg  [lpm_width-1:0] tmp_q_reg;$/;"	r
tmp_quotient	Library/altera_sim/220model.v	/^    reg [lpm_widthn-1:0] tmp_quotient;$/;"	r
tmp_reg	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 : 0] tmp_reg;$/;"	r
tmp_reg	Library/altera_sim/altera_mf.v	/^    reg tmp_reg;$/;"	r
tmp_rem	Library/altera_sim/altera_mf.v	/^    integer tmp_rem;$/;"	r
tmp_rem0	Library/altera_sim/altera_mf.v	/^integer tmp_rem0;$/;"	r
tmp_rem1	Library/altera_sim/altera_mf.v	/^integer tmp_rem1;$/;"	r
tmp_rem2	Library/altera_sim/altera_mf.v	/^integer tmp_rem2;$/;"	r
tmp_rem_ext	Library/altera_sim/altera_mf.v	/^integer tmp_rem_ext;$/;"	r
tmp_remain	Library/altera_sim/220model.v	/^    reg [lpm_widthd-1:0] tmp_remain;$/;"	r
tmp_result	Library/altera_sim/220model.v	/^    reg    [lpm_width-1:0] tmp_result;$/;"	r
tmp_result	Library/altera_sim/220model.v	/^    reg [lpm_width-1:0] tmp_result;$/;"	r
tmp_result	Library/altera_sim/altera_mf.v	/^    reg [`max_precision-1:0] tmp_result;$/;"	r
tmp_scan_data	Library/altera_sim/altera_mf.v	/^    reg [173:0] tmp_scan_data;$/;"	r
tmp_shiftout	Library/altera_sim/220model.v	/^    wire tmp_shiftout;$/;"	n
tmp_underflow	Library/altera_sim/220model.v	/^    reg    tmp_underflow;$/;"	r
tmp_updown	Library/altera_sim/220model.v	/^    reg  tmp_updown;$/;"	r
tmp_vco_per	Library/altera_sim/altera_mf.v	/^    integer tmp_vco_per;$/;"	r
tmp_vco_per	Library/altera_sim/altera_mf.v	/^    time tmp_vco_per;$/;"	r
tms	Library/altera_sim/altera_mf.v	/^    input     tms;  \/\/ tms signal from signal_gen$/;"	p
tms	Library/altera_sim/altera_mf.v	/^    output    tms;$/;"	p
tms	Library/altera_sim/altera_mf.v	/^    output   tms;               \/\/ tms signal$/;"	p
tms	Library/altera_sim/altera_mf.v	/^    reg    tms;$/;"	r
tms_i	Library/altera_sim/altera_mf.v	/^    wire   tms_i;$/;"	n
tms_reg	Library/altera_sim/altera_mf.v	/^    reg                                     tms_reg;$/;"	r
tolower	Library/altera_sim/220model.v	/^function [8:1] tolower;$/;"	f
tolower	Library/altera_sim/altera_mf.v	/^function [8:1] tolower;$/;"	f
top	User/Verilog/top.v	/^module top $/;"	m
total_pull_back	Library/altera_sim/altera_mf.v	/^    integer total_pull_back;$/;"	r
transceiver_init	Library/altera_sim/altera_mf.v	/^        input   transceiver_init;$/;"	p
transfer	Library/altera_sim/altera_mf.v	/^    reg transfer;$/;"	r
transfer_enable	Library/altera_sim/altera_mf.v	/^    reg transfer_enable;$/;"	r
translate_string	Library/altera_sim/altera_mf.v	/^    function [8*6:1] translate_string;$/;"	f
tridata	Library/altera_sim/220model.v	/^    inout  [lpm_width-1:0] tridata;$/;"	p
trigger_in	Library/altera_sim/altera_mf.v	/^    input    trigger_in;$/;"	p
trigger_out	Library/altera_sim/altera_mf.v	/^    output    trigger_out;$/;"	p
tristate_checkbox	Library/altera_sim/altera_mf.v	/^    parameter    tristate_checkbox    =    0;$/;"	c
try_result	Library/altera_sim/altera_mf.v	/^        reg [`max_precision-1:0] try_result;$/;"	r
tt	Library/altera_sim/220model.v	/^    integer off_addr, nn, aaaa, tt, cc, aah, aal, dd, sum ;$/;"	r
tt	Library/altera_sim/220model.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
tt	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, aaaa, aaaa_pre, tt, cc, aah, aal, dd, sum ;$/;"	r
tt	Library/altera_sim/altera_mf.v	/^    integer off_addr, nn, address, tt, cc, aah, aal, dd, sum ;$/;"	r
ttn_m_cntr	Library/altera_sim/altera_mf.v	/^module ttn_m_cntr   ( clk,$/;"	m
ttn_n_cntr	Library/altera_sim/altera_mf.v	/^module ttn_n_cntr   ( clk,$/;"	m
ttn_scale_cntr	Library/altera_sim/altera_mf.v	/^module ttn_scale_cntr   ( clk,$/;"	m
two_character	Library/altera_sim/altera_mf.v	/^    reg [15 : 0]                            two_character; $/;"	r
tx_coreclock	Library/altera_sim/altera_mf.v	/^    output tx_coreclock;$/;"	p
tx_coreclock_int	Library/altera_sim/altera_mf.v	/^    wire tx_coreclock_int;$/;"	n
tx_data_reset	Library/altera_sim/altera_mf.v	/^    input tx_data_reset;$/;"	p
tx_ddio_out	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] tx_ddio_out;$/;"	r
tx_ddio_out	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels-1 :0] tx_ddio_out;$/;"	r
tx_enable	Library/altera_sim/altera_mf.v	/^    input tx_enable;$/;"	p
tx_enable	Library/altera_sim/altera_mf.v	/^    tri1 tx_enable;$/;"	n
tx_fastclk	Library/altera_sim/altera_mf.v	/^    input tx_fastclk;$/;"	p
tx_fastclk	Library/altera_sim/altera_mf.v	/^    wire tx_fastclk;$/;"	n
tx_in	Library/altera_sim/altera_mf.v	/^    input  [9 : 0] tx_in;$/;"	p
tx_in	Library/altera_sim/altera_mf.v	/^    input  [REGISTER_WIDTH -1 : 0] tx_in;$/;"	p
tx_in	Library/altera_sim/altera_mf.v	/^    input [REGISTER_WIDTH -1: 0] tx_in;$/;"	p
tx_in_2ary	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels-1:0] tx_in_2ary [deserialization_factor-1:0];$/;"	r
tx_in_chn	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 :0] tx_in_chn;$/;"	r
tx_in_int	Library/altera_sim/altera_mf.v	/^    wire [REGISTER_WIDTH -1 : 0] tx_in_int;$/;"	n
tx_in_int2	Library/altera_sim/altera_mf.v	/^    wire [(REGISTER_WIDTH*2) -1 : 0] tx_in_int2;$/;"	n
tx_in_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] tx_in_reg;$/;"	r
tx_inclock	Library/altera_sim/altera_mf.v	/^    input tx_inclock;$/;"	p
tx_locked	Library/altera_sim/altera_mf.v	/^    input tx_locked;$/;"	p
tx_locked	Library/altera_sim/altera_mf.v	/^    output tx_locked;$/;"	p
tx_locked_int	Library/altera_sim/altera_mf.v	/^    wire tx_locked_int;$/;"	n
tx_out	Library/altera_sim/altera_mf.v	/^    output [number_of_channels -1 :0] tx_out;$/;"	p
tx_out	Library/altera_sim/altera_mf.v	/^    output [number_of_channels-1 :0] tx_out;$/;"	p
tx_out	Library/altera_sim/altera_mf.v	/^    output tx_out;$/;"	p
tx_out_delay	Library/altera_sim/altera_mf.v	/^    time tx_out_delay;$/;"	r
tx_out_neg	Library/altera_sim/altera_mf.v	/^    reg tx_out_neg;$/;"	r
tx_out_reg	Library/altera_sim/altera_mf.v	/^    reg tx_out_reg;$/;"	r
tx_out_stratix	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels-1 :0] tx_out_stratix;$/;"	r
tx_outclock	Library/altera_sim/altera_mf.v	/^    output tx_outclock;$/;"	p
tx_outclock_tmp	Library/altera_sim/altera_mf.v	/^    reg tx_outclock_tmp;$/;"	r
tx_parallel_load_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] tx_parallel_load_reg;$/;"	r
tx_parallel_load_reg	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 : 0] tx_parallel_load_reg;$/;"	r
tx_pll_enable	Library/altera_sim/altera_mf.v	/^    input tx_pll_enable;$/;"	p
tx_pll_enable	Library/altera_sim/altera_mf.v	/^    tri1 tx_pll_enable;$/;"	n
tx_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0]     tx_reg;$/;"	r
tx_reg2	Library/altera_sim/altera_mf.v	/^    reg [(REGISTER_WIDTH*2) -1 : 0] tx_reg2;$/;"	r
tx_reg_2ary	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels-1:0] tx_reg_2ary [deserialization_factor-1:0];$/;"	r
tx_reg_clk	Library/altera_sim/altera_mf.v	/^    wire tx_reg_clk;$/;"	n
tx_regclk	Library/altera_sim/altera_mf.v	/^    input tx_regclk;$/;"	p
tx_shift_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0]     tx_shift_reg;$/;"	r
tx_shift_reg	Library/altera_sim/altera_mf.v	/^    reg [REGISTER_WIDTH -1 : 0] tx_shift_reg;$/;"	r
tx_shift_reg	Library/altera_sim/altera_mf.v	/^    reg [deserialization_factor -1 : 0] tx_shift_reg;$/;"	r
tx_shift_reg2	Library/altera_sim/altera_mf.v	/^    reg [(REGISTER_WIDTH*2) -1 : 0] tx_shift_reg2;$/;"	r
tx_slowclk	Library/altera_sim/altera_mf.v	/^    input tx_slowclk;$/;"	p
tx_slowclk	Library/altera_sim/altera_mf.v	/^    wire tx_slowclk;$/;"	n
tx_slowclk_dly	Library/altera_sim/altera_mf.v	/^    reg tx_slowclk_dly;$/;"	r
tx_syncclock	Library/altera_sim/altera_mf.v	/^    input tx_syncclock;$/;"	p
type_idx	Library/altera_sim/altera_mf.v	/^    integer   type_idx;       \/\/ decoding type index$/;"	r
type_idx_cur	Library/altera_sim/altera_mf.v	/^    integer   type_idx_cur;   \/\/ reading\/outputing type index$/;"	r
type_idx_old	Library/altera_sim/altera_mf.v	/^    integer   type_idx_old;   \/\/ previous decoding type index$/;"	r
underflow	Library/altera_sim/220model.v	/^        reg   underflow;$/;"	r
underflow	Library/altera_sim/220model.v	/^    output underflow;$/;"	p
underflow	Library/altera_sim/altera_mf.v	/^    output underflow;$/;"	p
underflow_bit	Library/altera_sim/altera_mf.v	/^    reg underflow_bit;$/;"	r
underflow_checking	Library/altera_sim/220model.v	/^    parameter underflow_checking = "ON";$/;"	c
underflow_checking	Library/altera_sim/220model.v	/^    reg [8*5:1] underflow_checking;$/;"	r
underflow_checking	Library/altera_sim/altera_mf.v	/^    parameter underflow_checking      = "ON";$/;"	c
underflow_checking	Library/altera_sim/altera_mf.v	/^    parameter underflow_checking = "ON";$/;"	c
underflow_pipe	Library/altera_sim/220model.v	/^    reg    [(lpm_pipeline+1):0] underflow_pipe;$/;"	r
underflow_pipe	Library/altera_sim/altera_mf.v	/^    reg[LATENCY : 0] underflow_pipe;$/;"	r
unsigned_sub1_overflow	Library/altera_sim/altera_mf.v	/^    reg unsigned_sub1_overflow;$/;"	r
unsigned_sub1_overflow_mult_reg	Library/altera_sim/altera_mf.v	/^    reg unsigned_sub1_overflow_mult_reg;$/;"	r
unsigned_sub1_overflow_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg [extra_latency : 0] unsigned_sub1_overflow_pipe_reg;$/;"	r
unsigned_sub1_overflow_reg	Library/altera_sim/altera_mf.v	/^    reg unsigned_sub1_overflow_reg;$/;"	r
unsigned_sub1_overflow_wire	Library/altera_sim/altera_mf.v	/^    wire unsigned_sub1_overflow_wire;$/;"	n
unsigned_sub3_overflow	Library/altera_sim/altera_mf.v	/^    reg unsigned_sub3_overflow;$/;"	r
unsigned_sub3_overflow_mult_reg	Library/altera_sim/altera_mf.v	/^    reg unsigned_sub3_overflow_mult_reg;$/;"	r
unsigned_sub3_overflow_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg [extra_latency : 0] unsigned_sub3_overflow_pipe_reg;$/;"	r
unsigned_sub3_overflow_reg	Library/altera_sim/altera_mf.v	/^    reg unsigned_sub3_overflow_reg;$/;"	r
unsigned_sub3_overflow_wire	Library/altera_sim/altera_mf.v	/^    wire unsigned_sub3_overflow_wire;$/;"	n
unused_clk_ext	Library/altera_sim/altera_mf.v	/^    wire unused_clk_ext;$/;"	n
update	Library/altera_sim/altera_mf.v	/^    input    update;$/;"	p
update_conf_latches	Library/altera_sim/altera_mf.v	/^    wire update_conf_latches;$/;"	n
update_conf_latches_reg	Library/altera_sim/altera_mf.v	/^    reg  update_conf_latches_reg;$/;"	r
update_phase	Library/altera_sim/altera_mf.v	/^    reg update_phase;$/;"	r
updown	Library/altera_sim/220model.v	/^    input  updown;$/;"	p
updown	Library/altera_sim/altera_mf.v	/^    input  updown;$/;"	p
updown	Library/altera_sim/altera_mf.v	/^    tri1 updown;$/;"	n
updown	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire updown;$/;"	n
updown_z	Library/altera_sim/220model.v	/^    tri1 updown_z;$/;"	n
us_unit_counter	Library/altera_sim/altera_mf.v	/^    parameter    us_unit_counter    =    1;$/;"	c
use_adata	Library/altera_sim/220model.v	/^    reg  use_adata;$/;"	r
use_coreclock_input	Library/altera_sim/altera_mf.v	/^    parameter use_coreclock_input = "OFF";$/;"	c
use_dc_coupling	Library/altera_sim/altera_mf.v	/^    parameter use_dc_coupling                      = "false";$/;"	c
use_dc_coupling	Library/altera_sim/altera_mf.v	/^    parameter use_dc_coupling = "false";$/;"	c
use_dpa_calibration	Library/altera_sim/altera_mf.v	/^    parameter use_dpa_calibration = ((ARRIAII_RX_STYLE == 1) && (enable_dpa_calibration == "ON"))$/;"	c
use_dpa_calibration	Library/altera_sim/altera_mf.v	/^    parameter use_dpa_calibration = 0;$/;"	c
use_dpll_rawperror	Library/altera_sim/altera_mf.v	/^    parameter use_dpll_rawperror = "OFF";$/;"	c
use_eab	Library/altera_sim/220model.v	/^    parameter use_eab = "ON"; \/\/ Specified whether to use the EAB or not.$/;"	c
use_eab	Library/altera_sim/220model.v	/^    parameter use_eab = "ON";$/;"	c
use_eab	Library/altera_sim/220model.v	/^    reg [8*10:1] use_eab;$/;"	r
use_eab	Library/altera_sim/altera_mf.v	/^    parameter use_eab                 = "ON";$/;"	c
use_eab	Library/altera_sim/altera_mf.v	/^    parameter use_eab = "ON";$/;"	c
use_external_pll	Library/altera_sim/altera_mf.v	/^    parameter use_external_pll = "OFF";$/;"	c
use_extra_ddio_register	Library/altera_sim/altera_mf.v	/^    parameter use_extra_ddio_register = "YES";$/;"	c
use_extra_pll_clk	Library/altera_sim/altera_mf.v	/^    parameter use_extra_pll_clk = "NO";$/;"	c
use_falling_clock_edge	Library/altera_sim/altera_mf.v	/^    parameter use_falling_clock_edge = "FALSE";$/;"	c
use_low_latency_fifo	Library/altera_sim/altera_mf.v	/^    reg use_low_latency_fifo;$/;"	r
use_new_coreclk_ckt	Library/altera_sim/altera_mf.v	/^    parameter use_new_coreclk_ckt = "FALSE";$/;"	c
use_no_phase_shift	Library/altera_sim/altera_mf.v	/^    parameter use_no_phase_shift = "ON";$/;"	c
use_rdfull_speed	Library/altera_sim/altera_mf.v	/^    reg use_rdfull_speed;$/;"	r
use_self_generated_outclock	Library/altera_sim/altera_mf.v	/^    parameter use_self_generated_outclock = "FALSE";$/;"	c
use_vco_bypass	Library/altera_sim/altera_mf.v	/^    parameter use_vco_bypass = "false";$/;"	c
use_wrempty_speed	Library/altera_sim/altera_mf.v	/^    reg use_wrempty_speed;$/;"	r
use_wys	Library/altera_sim/altera_mf.v	/^    parameter use_wys = "ON";$/;"	c
usedw	Library/altera_sim/220model.v	/^    output [lpm_widthu-1:0] usedw;$/;"	p
usedw	Library/altera_sim/altera_mf.v	/^    output [lpm_widthu-1:0] usedw;$/;"	p
usedw_in	Library/altera_sim/220model.v	/^    input [lpm_widthad-1:0] usedw_in;$/;"	p
usedw_in	Library/altera_sim/altera_mf.v	/^    input [lpm_widthad-1:0] usedw_in;$/;"	p
using_fbmimicbidir_port	Library/altera_sim/altera_mf.v	/^parameter using_fbmimicbidir_port = "ON";$/;"	c
usr1	Library/altera_sim/altera_mf.v	/^    input    usr1;$/;"	p
v_dr_scan	Library/altera_sim/altera_mf.v	/^    task v_dr_scan;$/;"	t
v_ir_scan	Library/altera_sim/altera_mf.v	/^    task v_ir_scan;$/;"	t
val	Library/altera_sim/altera_mf.v	/^        input [(2 * width_man) + 1: 0] val;$/;"	p
val1	Library/altera_sim/altera_mf.v	/^        input  [width_man : 0] val1;$/;"	p
valid_lock_cycles	Library/altera_sim/altera_mf.v	/^parameter valid_lock_cycles = 5;$/;"	c
valid_lock_multiplier	Library/altera_sim/altera_mf.v	/^    parameter valid_lock_multiplier                = 1;$/;"	c
valid_lock_multiplier	Library/altera_sim/altera_mf.v	/^    parameter valid_lock_multiplier = 5;$/;"	c
valid_lock_multiplier	Library/altera_sim/altera_mf.v	/^parameter   valid_lock_multiplier     = 1;$/;"	c
valid_lock_multiplier	Library/altera_sim/altera_mf.v	/^parameter valid_lock_multiplier = 5;$/;"	c
valid_rdreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  valid_rdreq;$/;"	n
valid_rreq	Library/altera_sim/220model.v	/^    wire valid_rreq;$/;"	n
valid_rreq	Library/altera_sim/altera_mf.v	/^    wire valid_rreq;$/;"	n
valid_wreq	Library/altera_sim/220model.v	/^    wire valid_wreq;$/;"	n
valid_wreq	Library/altera_sim/altera_mf.v	/^    reg valid_wreq;$/;"	r
valid_wrreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  valid_wrreq;$/;"	n
value	Library/altera_sim/220model.v	/^    integer value;$/;"	r
value	Library/altera_sim/220model.v	/^    output [lpm_width-1:0] value;$/;"	p
value	Library/altera_sim/altera_mf.v	/^        integer value; \/\/ temporary storage to store the exponential value$/;"	r
value	Library/altera_sim/altera_mf.v	/^    input value;$/;"	p
value	Library/altera_sim/altera_mf.v	/^    integer value;$/;"	r
value1	Library/altera_sim/altera_mf.v	/^    integer value1;$/;"	r
value2	Library/altera_sim/altera_mf.v	/^    integer value2;$/;"	r
value_idx	Library/altera_sim/altera_mf.v	/^    integer   value_idx;      \/\/ decoding value index$/;"	r
value_idx_cur	Library/altera_sim/altera_mf.v	/^    integer   value_idx_cur;  \/\/ reading\/outputing value index   $/;"	r
value_idx_old	Library/altera_sim/altera_mf.v	/^    integer   value_idx_old;  \/\/ previous decoding value index   $/;"	r
var_family_arria10	Library/altera_sim/altera_mf.v	/^    reg var_family_arria10;$/;"	r
var_family_arriaiigx	Library/altera_sim/altera_mf.v	/^    reg var_family_arriaiigx;$/;"	r
var_family_arriaiigz	Library/altera_sim/altera_mf.v	/^    reg var_family_arriaiigz;$/;"	r
var_family_arriav	Library/altera_sim/altera_mf.v	/^    reg var_family_arriav;$/;"	r
var_family_arriavgz	Library/altera_sim/altera_mf.v	/^    reg var_family_arriavgz;$/;"	r
var_family_base_cyclone	Library/altera_sim/220model.v	/^    reg var_family_base_cyclone;$/;"	r
var_family_base_cyclone	Library/altera_sim/altera_mf.v	/^    reg var_family_base_cyclone;$/;"	r
var_family_base_cycloneii	Library/altera_sim/altera_mf.v	/^    reg var_family_base_cycloneii;$/;"	r
var_family_base_stratix	Library/altera_sim/220model.v	/^    reg var_family_base_stratix;$/;"	r
var_family_base_stratix	Library/altera_sim/altera_mf.v	/^    reg var_family_base_stratix;$/;"	r
var_family_base_stratixii	Library/altera_sim/altera_mf.v	/^    reg var_family_base_stratixii;$/;"	r
var_family_cyclone	Library/altera_sim/altera_mf.v	/^    reg var_family_cyclone;$/;"	r
var_family_cycloneii	Library/altera_sim/altera_mf.v	/^    reg var_family_cycloneii;$/;"	r
var_family_cycloneiii	Library/altera_sim/altera_mf.v	/^    reg var_family_cycloneiii;$/;"	r
var_family_cycloneive	Library/altera_sim/altera_mf.v	/^    reg var_family_cycloneive;$/;"	r
var_family_cycloneivgx	Library/altera_sim/altera_mf.v	/^    reg var_family_cycloneivgx;$/;"	r
var_family_cyclonev	Library/altera_sim/altera_mf.v	/^    reg var_family_cyclonev;$/;"	r
var_family_hardcopyiii	Library/altera_sim/altera_mf.v	/^    reg var_family_hardcopyiii;$/;"	r
var_family_hardcopyiv	Library/altera_sim/altera_mf.v	/^    reg var_family_hardcopyiv;$/;"	r
var_family_has_altera_mult_add_flow	Library/altera_sim/altera_mf.v	/^    reg var_family_has_altera_mult_add_flow;$/;"	r
var_family_has_inverted_output_ddio	Library/altera_sim/altera_mf.v	/^    reg var_family_has_inverted_output_ddio;$/;"	r
var_family_has_stratix_style_pll	Library/altera_sim/altera_mf.v	/^    reg var_family_has_stratix_style_pll;$/;"	r
var_family_has_stratixii_style_pll	Library/altera_sim/altera_mf.v	/^    reg var_family_has_stratixii_style_pll;$/;"	r
var_family_has_stratixii_style_ram	Library/altera_sim/altera_mf.v	/^    reg var_family_has_stratixii_style_ram;$/;"	r
var_family_has_stratixiii_style_ram	Library/altera_sim/altera_mf.v	/^    reg var_family_has_stratixiii_style_ram;$/;"	r
var_family_is_altmult_add_eol	Library/altera_sim/altera_mf.v	/^    reg var_family_is_altmult_add_eol;$/;"	r
var_family_max	Library/altera_sim/220model.v	/^    reg var_family_max;$/;"	r
var_family_max10fpga	Library/altera_sim/altera_mf.v	/^    reg var_family_max10fpga;$/;"	r
var_family_maxii	Library/altera_sim/altera_mf.v	/^    reg var_family_maxii;$/;"	r
var_family_maxv	Library/altera_sim/altera_mf.v	/^    reg var_family_maxv;$/;"	r
var_family_stratix	Library/altera_sim/altera_mf.v	/^    reg var_family_stratix;$/;"	r
var_family_stratix_hc	Library/altera_sim/altera_mf.v	/^    reg var_family_stratix_hc;$/;"	r
var_family_stratixgx	Library/altera_sim/altera_mf.v	/^    reg var_family_stratixgx;$/;"	r
var_family_stratixii	Library/altera_sim/altera_mf.v	/^    reg var_family_stratixii;$/;"	r
var_family_stratixiigx	Library/altera_sim/altera_mf.v	/^    reg var_family_stratixiigx;$/;"	r
var_family_stratixiii	Library/altera_sim/altera_mf.v	/^    reg var_family_stratixiii;$/;"	r
var_family_stratixiv	Library/altera_sim/altera_mf.v	/^    reg var_family_stratixiv;$/;"	r
var_family_stratixv	Library/altera_sim/altera_mf.v	/^    reg var_family_stratixv;$/;"	r
vco_c0	Library/altera_sim/altera_mf.v	/^    reg vco_c0;$/;"	r
vco_c0_last_value	Library/altera_sim/altera_mf.v	/^    reg vco_c0_last_value;$/;"	r
vco_c1	Library/altera_sim/altera_mf.v	/^    reg vco_c1;$/;"	r
vco_c1_last_value	Library/altera_sim/altera_mf.v	/^    reg vco_c1_last_value;$/;"	r
vco_center	Library/altera_sim/altera_mf.v	/^    parameter vco_center                           = 0;$/;"	c
vco_center	Library/altera_sim/altera_mf.v	/^    parameter vco_center = 0;$/;"	c
vco_center	Library/altera_sim/altera_mf.v	/^parameter   vco_center          = 0;$/;"	c
vco_cur	Library/altera_sim/altera_mf.v	/^    integer vco_cur;$/;"	r
vco_divide_by	Library/altera_sim/altera_mf.v	/^    parameter vco_divide_by = 0;$/;"	c
vco_divide_by	Library/altera_sim/altera_mf.v	/^parameter vco_divide_by = 0;$/;"	c
vco_freq	Library/altera_sim/altera_mf.v	/^        integer vco_freq;$/;"	r
vco_frequency_control	Library/altera_sim/altera_mf.v	/^    parameter vco_frequency_control = "auto";$/;"	c
vco_frequency_control	Library/altera_sim/altera_mf.v	/^parameter   vco_frequency_control = "AUTO";$/;"	c
vco_l0	Library/altera_sim/altera_mf.v	/^    reg vco_l0;$/;"	r
vco_l0_last_value	Library/altera_sim/altera_mf.v	/^    reg vco_l0_last_value;$/;"	r
vco_l1	Library/altera_sim/altera_mf.v	/^    reg vco_l1;$/;"	r
vco_l1_last_value	Library/altera_sim/altera_mf.v	/^    reg vco_l1_last_value;$/;"	r
vco_max	Library/altera_sim/altera_mf.v	/^    parameter vco_max                              = 0;$/;"	c
vco_max	Library/altera_sim/altera_mf.v	/^    parameter vco_max = 0;$/;"	c
vco_max	Library/altera_sim/altera_mf.v	/^parameter   vco_max             = 0;$/;"	c
vco_min	Library/altera_sim/altera_mf.v	/^    parameter vco_min                              = 0;$/;"	c
vco_min	Library/altera_sim/altera_mf.v	/^    parameter vco_min = 0;$/;"	c
vco_min	Library/altera_sim/altera_mf.v	/^parameter   vco_min             = 0;$/;"	c
vco_multiply_by	Library/altera_sim/altera_mf.v	/^    parameter vco_multiply_by = 0;$/;"	c
vco_multiply_by	Library/altera_sim/altera_mf.v	/^parameter vco_multiply_by = 0;$/;"	c
vco_old	Library/altera_sim/altera_mf.v	/^    integer vco_old;$/;"	r
vco_out	Library/altera_sim/altera_mf.v	/^    reg [7:0] vco_out;$/;"	r
vco_out_last_value	Library/altera_sim/altera_mf.v	/^    reg [7:0] vco_out_last_value;$/;"	r
vco_over	Library/altera_sim/altera_mf.v	/^    reg vco_over, vco_under;$/;"	r
vco_per	Library/altera_sim/altera_mf.v	/^    integer vco_per;$/;"	r
vco_period	Library/altera_sim/altera_mf.v	/^        integer vco_period;$/;"	r
vco_period_was_phase_adjusted	Library/altera_sim/altera_mf.v	/^    reg vco_period_was_phase_adjusted;$/;"	r
vco_phase_shift_step	Library/altera_sim/altera_mf.v	/^        input vco_phase_shift_step;$/;"	p
vco_phase_shift_step	Library/altera_sim/altera_mf.v	/^        integer vco_phase_shift_step;$/;"	r
vco_phase_shift_step	Library/altera_sim/altera_mf.v	/^    parameter vco_phase_shift_step = 0;$/;"	c
vco_phase_shift_step	Library/altera_sim/altera_mf.v	/^parameter   vco_phase_shift_step = 0;$/;"	c
vco_post_scale	Library/altera_sim/altera_mf.v	/^    parameter vco_post_scale = 1; \/\/ 1 .. 2$/;"	c
vco_post_scale	Library/altera_sim/altera_mf.v	/^    parameter vco_post_scale = 1;$/;"	c
vco_post_scale	Library/altera_sim/altera_mf.v	/^parameter   vco_post_scale      = 0;$/;"	c
vco_ps_step_value	Library/altera_sim/altera_mf.v	/^        integer vco_ps_step_value;$/;"	r
vco_range_detector_high_bits	Library/altera_sim/altera_mf.v	/^parameter vco_range_detector_high_bits = -1;$/;"	c
vco_range_detector_low_bits	Library/altera_sim/altera_mf.v	/^parameter vco_range_detector_low_bits = -1;$/;"	c
vco_tap	Library/altera_sim/altera_mf.v	/^    reg [7:0] vco_tap;$/;"	r
vco_tap_last_value	Library/altera_sim/altera_mf.v	/^    reg [7:0] vco_tap_last_value;$/;"	r
vco_under	Library/altera_sim/altera_mf.v	/^    reg vco_over, vco_under;$/;"	r
vco_val	Library/altera_sim/altera_mf.v	/^    reg vco_val;$/;"	r
vco_val_bit_setting	Library/altera_sim/altera_mf.v	/^    reg vco_val_bit_setting, vco_val_old_bit_setting;$/;"	r
vco_val_old_bit_setting	Library/altera_sim/altera_mf.v	/^    reg vco_val_bit_setting, vco_val_old_bit_setting;$/;"	r
vcooverrange	Library/altera_sim/altera_mf.v	/^    output vcooverrange;$/;"	p
vcooverrange	Library/altera_sim/altera_mf.v	/^output        vcooverrange;$/;"	p
vcooverrange_wire	Library/altera_sim/altera_mf.v	/^wire vcooverrange_wire;$/;"	n
vcounderrange	Library/altera_sim/altera_mf.v	/^    output vcounderrange;$/;"	p
vcounderrange	Library/altera_sim/altera_mf.v	/^output        vcounderrange;$/;"	p
vcounderrange_wire	Library/altera_sim/altera_mf.v	/^wire vcounderrange_wire;$/;"	n
violation	Library/altera_sim/altera_mf.v	/^reg violation;$/;"	r
virtual_ir_in	Library/altera_sim/altera_mf.v	/^    output [sld_node_ir_width - 1 : 0] virtual_ir_in;      \/\/ parallel output to user design$/;"	p
virtual_ir_in	Library/altera_sim/altera_mf.v	/^    reg [sld_node_ir_width - 1 : 0]     virtual_ir_in;     $/;"	r
virtual_ir_out	Library/altera_sim/altera_mf.v	/^    input [sld_node_ir_width - 1 : 0] virtual_ir_out; \/\/ captures parallel input from$/;"	p
virtual_state_cdr	Library/altera_sim/altera_mf.v	/^    output    virtual_state_cdr;$/;"	p
virtual_state_cdr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_cdr;  \/\/ virtual cdr state signal$/;"	p
virtual_state_cdr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_cdr; \/\/ cdr state signal of megafunction$/;"	p
virtual_state_cir	Library/altera_sim/altera_mf.v	/^    output    virtual_state_cir;$/;"	p
virtual_state_cir	Library/altera_sim/altera_mf.v	/^    output   virtual_state_cir;  \/\/ virtual cir state signal $/;"	p
virtual_state_cir	Library/altera_sim/altera_mf.v	/^    output   virtual_state_cir; \/\/ cir state signal of megafunction$/;"	p
virtual_state_e1dr	Library/altera_sim/altera_mf.v	/^    output    virtual_state_e1dr;$/;"	p
virtual_state_e1dr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_e1dr; \/\/ virtual e1dr state signal $/;"	p
virtual_state_e1dr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_e1dr;\/\/  e1dr state signal of megafunction$/;"	p
virtual_state_e2dr	Library/altera_sim/altera_mf.v	/^    output    virtual_state_e2dr;$/;"	p
virtual_state_e2dr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_e2dr; \/\/ virtual e2dr state signal $/;"	p
virtual_state_e2dr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_e2dr;\/\/ e2dr state signal of megafunction$/;"	p
virtual_state_pdr	Library/altera_sim/altera_mf.v	/^    output    virtual_state_pdr;$/;"	p
virtual_state_pdr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_pdr;  \/\/ virtula pdr state signal $/;"	p
virtual_state_pdr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_pdr; \/\/ pdr state signal of megafunction$/;"	p
virtual_state_sdr	Library/altera_sim/altera_mf.v	/^    output    virtual_state_sdr;$/;"	p
virtual_state_sdr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_sdr;  \/\/ virtual sdr state signal$/;"	p
virtual_state_sdr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_sdr; \/\/ sdr state signal of megafunction$/;"	p
virtual_state_udr	Library/altera_sim/altera_mf.v	/^    output    virtual_state_udr;$/;"	p
virtual_state_udr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_udr;  \/\/ virtual udr state signal$/;"	p
virtual_state_udr	Library/altera_sim/altera_mf.v	/^    output   virtual_state_udr; \/\/ udr state signal of megafunction$/;"	p
virtual_state_uir	Library/altera_sim/altera_mf.v	/^    output    virtual_state_uir;$/;"	p
virtual_state_uir	Library/altera_sim/altera_mf.v	/^    output   virtual_state_uir;  \/\/ virtual uir state signal$/;"	p
virtual_state_uir	Library/altera_sim/altera_mf.v	/^    output   virtual_state_uir; \/\/ uir state signal of megafunction$/;"	p
vod_setting	Library/altera_sim/altera_mf.v	/^    parameter vod_setting = 0;$/;"	c
w_address	Library/altera_sim/220model.v	/^    wire [lpm_widthad-1:0] w_address;$/;"	n
w_q	Library/altera_sim/altera_mf.v	/^    wire [lpm_width-1:0] w_q;$/;"	n
w_q_a	Library/altera_sim/220model.v	/^    wire [lpm_width-1:0] w_q_a;$/;"	n
w_q_a	Library/altera_sim/altera_mf.v	/^    wire [lpm_width-1:0] w_q_a;$/;"	n
w_q_l	Library/altera_sim/altera_mf.v	/^    wire [lpm_width_r-1:0] w_q_l;$/;"	n
w_q_s	Library/altera_sim/220model.v	/^    wire [lpm_width-1:0] w_q_s;$/;"	n
w_q_s	Library/altera_sim/altera_mf.v	/^    wire [lpm_width-1:0] w_q_s;$/;"	n
w_rd_dbuw	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_rd_dbuw;$/;"	n
w_rd_dbuw	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rd_dbuw;$/;"	n
w_rdempty	Library/altera_sim/220model.v	/^    wire w_rdempty;$/;"	n
w_rdempty	Library/altera_sim/altera_mf.v	/^    wire w_rdempty;$/;"	n
w_rdempty_a	Library/altera_sim/220model.v	/^    wire w_rdempty_a;$/;"	n
w_rdempty_a	Library/altera_sim/altera_mf.v	/^    wire w_rdempty_a;$/;"	n
w_rdempty_l	Library/altera_sim/altera_mf.v	/^    wire w_rdempty_l;$/;"	n
w_rdempty_s	Library/altera_sim/220model.v	/^    wire w_rdempty_s;$/;"	n
w_rdempty_s	Library/altera_sim/altera_mf.v	/^    wire w_rdempty_s;$/;"	n
w_rden	Library/altera_sim/220model.v	/^    wire w_rden;$/;"	n
w_rdfull	Library/altera_sim/220model.v	/^    wire w_rdfull;$/;"	n
w_rdfull	Library/altera_sim/altera_mf.v	/^    wire w_rdfull;$/;"	n
w_rdfull_a	Library/altera_sim/220model.v	/^    wire w_rdfull_a;$/;"	n
w_rdfull_a	Library/altera_sim/altera_mf.v	/^    wire w_rdfull_a;$/;"	n
w_rdfull_l	Library/altera_sim/altera_mf.v	/^    wire w_rdfull_l;$/;"	n
w_rdfull_s	Library/altera_sim/220model.v	/^    wire w_rdfull_s;$/;"	n
w_rdfull_s	Library/altera_sim/altera_mf.v	/^    wire w_rdfull_s;$/;"	n
w_rdptr_s	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu:0] w_rdptr_s;$/;"	n
w_rdptrrg	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_rdptrrg;$/;"	n
w_rdptrrg	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rdptrrg;$/;"	n
w_rdusedw	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_rdusedw;$/;"	n
w_rdusedw	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rdusedw;$/;"	n
w_rdusedw_a	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_rdusedw_a;$/;"	n
w_rdusedw_a	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rdusedw_a;$/;"	n
w_rdusedw_l	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu_r-1:0] w_rdusedw_l;$/;"	n
w_rdusedw_s	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_rdusedw_s;$/;"	n
w_rdusedw_s	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rdusedw_s;$/;"	n
w_read_data	Library/altera_sim/220model.v	/^    wire [lpm_width-1:0] w_read_data;$/;"	n
w_rs_dbwp	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_rs_dbwp;$/;"	n
w_rs_dbwp	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rs_dbwp;$/;"	n
w_rs_nbwp	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_rs_nbwp;$/;"	n
w_rs_nbwp	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_rs_nbwp;$/;"	n
w_updown	Library/altera_sim/220model.v	/^    wire w_updown;$/;"	n
w_wr_dbuw	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_wr_dbuw;$/;"	n
w_wr_dbuw	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wr_dbuw;$/;"	n
w_wrdelaycycle	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_wrdelaycycle;$/;"	n
w_wrdelaycycle	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrdelaycycle;$/;"	n
w_wrempty	Library/altera_sim/220model.v	/^    wire w_wrempty;$/;"	n
w_wrempty	Library/altera_sim/altera_mf.v	/^    wire w_wrempty;$/;"	n
w_wrempty_a	Library/altera_sim/220model.v	/^    wire w_wrempty_a;$/;"	n
w_wrempty_a	Library/altera_sim/altera_mf.v	/^    wire w_wrempty_a;$/;"	n
w_wrempty_l	Library/altera_sim/altera_mf.v	/^    wire w_wrempty_l;$/;"	n
w_wrempty_s	Library/altera_sim/220model.v	/^    wire w_wrempty_s;$/;"	n
w_wrempty_s	Library/altera_sim/altera_mf.v	/^    wire w_wrempty_s;$/;"	n
w_wren	Library/altera_sim/220model.v	/^    wire w_wren;$/;"	n
w_wrfull	Library/altera_sim/220model.v	/^    wire w_wrfull;$/;"	n
w_wrfull	Library/altera_sim/altera_mf.v	/^    wire w_wrfull;$/;"	n
w_wrfull_a	Library/altera_sim/220model.v	/^    wire w_wrfull_a;$/;"	n
w_wrfull_a	Library/altera_sim/altera_mf.v	/^    wire w_wrfull_a;$/;"	n
w_wrfull_l	Library/altera_sim/altera_mf.v	/^    wire w_wrfull_l;$/;"	n
w_wrfull_s	Library/altera_sim/220model.v	/^    wire w_wrfull_s;$/;"	n
w_wrfull_s	Library/altera_sim/altera_mf.v	/^    wire w_wrfull_s;$/;"	n
w_wrptr_r	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu:0] w_wrptr_r;$/;"	n
w_wrptr_s	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu:0] w_wrptr_s;$/;"	n
w_wrusedw	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_wrusedw;$/;"	n
w_wrusedw	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrusedw;$/;"	n
w_wrusedw_a	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_wrusedw_a;$/;"	n
w_wrusedw_a	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrusedw_a;$/;"	n
w_wrusedw_l	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrusedw_l;$/;"	n
w_wrusedw_s	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_wrusedw_s;$/;"	n
w_wrusedw_s	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_wrusedw_s;$/;"	n
w_ws_dbrp	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_ws_dbrp;$/;"	n
w_ws_dbrp	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_ws_dbrp;$/;"	n
w_ws_nbrp	Library/altera_sim/220model.v	/^    wire [lpm_widthu-1:0] w_ws_nbrp;$/;"	n
w_ws_nbrp	Library/altera_sim/altera_mf.v	/^    wire [lpm_widthu-1:0] w_ws_nbrp;$/;"	n
wa_mult_x	Library/altera_sim/altera_mf.v	/^    reg [width_a - 1: 0] wa_mult_x;$/;"	r
wa_mult_x_ii	Library/altera_sim/altera_mf.v	/^    reg [width_a - 1: 0] wa_mult_x_ii;$/;"	r
wa_mult_x_iii	Library/altera_sim/altera_mf.v	/^    reg [width_a - 1: 0] wa_mult_x_iii;$/;"	r
we	Library/altera_sim/220model.v	/^    input  inclock, outclock, we;$/;"	p
we	Library/altera_sim/220model.v	/^    input  we;$/;"	p
wen	Library/rtl_logic/ram_gen.v	/^	input												wen,$/;"	p
white_space_count	Library/altera_sim/220model.v	/^    integer white_space_count;$/;"	r
white_space_count	Library/altera_sim/altera_mf.v	/^    integer white_space_count;$/;"	r
width	Library/altera_sim/220model.v	/^    input width;$/;"	p
width	Library/altera_sim/220model.v	/^    integer width;$/;"	r
width	Library/altera_sim/altera_mf.v	/^    input width;$/;"	p
width	Library/altera_sim/altera_mf.v	/^    integer width;$/;"	r
width	Library/altera_sim/altera_mf.v	/^    parameter width            = 1;             \/\/ data[], qa[] and qb[]$/;"	c
width	Library/altera_sim/altera_mf.v	/^    parameter width  = 3;$/;"	c
width	Library/altera_sim/altera_mf.v	/^    parameter width = 1;        \/\/ The width of the radical$/;"	c
width	Library/altera_sim/altera_mf.v	/^    parameter width = 1;$/;"	c
width	Library/altera_sim/altera_mf.v	/^    parameter width = 4;        \/\/ Required$/;"	c
width	Library/altera_sim/altera_mf.v	/^    parameter width = 8;            \/\/ Specifies the width of the input pattern$/;"	c
width	Library/altera_sim/altera_mf.v	/^parameter width = 1;  \/\/ required parameter$/;"	c
width	Library/altera_sim/altera_mf.v	/^parameter width = 1; \/\/ required parameter$/;"	c
width_a	Library/altera_sim/altera_mf.v	/^    parameter width_a                   = 2;$/;"	c
width_a	Library/altera_sim/altera_mf.v	/^    parameter width_a               = 16;$/;"	c
width_a	Library/altera_sim/altera_mf.v	/^    parameter width_a          = 1;$/;"	c
width_b	Library/altera_sim/altera_mf.v	/^    parameter width_b                   = 1;$/;"	c
width_b	Library/altera_sim/altera_mf.v	/^    parameter width_b                   = 2;$/;"	c
width_b	Library/altera_sim/altera_mf.v	/^    parameter width_b               = 16;$/;"	c
width_byteena	Library/altera_sim/altera_mf.v	/^    parameter width_byteena = 1;$/;"	c
width_byteena_a	Library/altera_sim/altera_mf.v	/^    parameter width_byteena_a  = 1;$/;"	c
width_byteena_b	Library/altera_sim/altera_mf.v	/^    parameter width_byteena_b           = 1;$/;"	c
width_c	Library/altera_sim/altera_mf.v	/^	parameter width_c					= 22;$/;"	c
width_c	Library/altera_sim/altera_mf.v	/^	parameter width_c				= 22;$/;"	c
width_chainin	Library/altera_sim/altera_mf.v	/^    parameter width_chainin = 1;$/;"	c
width_clock	Library/altera_sim/altera_mf.v	/^parameter   width_clock              = 6;$/;"	c
width_coef	Library/altera_sim/altera_mf.v	/^  	parameter width_coef = 0;$/;"	c
width_eccstatus	Library/altera_sim/altera_mf.v	/^    parameter width_eccstatus = 3;$/;"	c
width_exp	Library/altera_sim/altera_mf.v	/^    parameter width_exp = 8;$/;"	c
width_found	Library/altera_sim/220model.v	/^    reg width_found;$/;"	r
width_found	Library/altera_sim/altera_mf.v	/^    reg width_found;$/;"	r
width_in	Library/altera_sim/altera_mf.v	/^    parameter width_in = 4;     \/\/ Required$/;"	c
width_man	Library/altera_sim/altera_mf.v	/^    parameter width_man = 23;$/;"	c
width_msb	Library/altera_sim/altera_mf.v	/^    parameter width_msb = 17;$/;"	c
width_out	Library/altera_sim/altera_mf.v	/^    parameter width_out = 8;    \/\/ Required$/;"	c
width_phasecounterselect	Library/altera_sim/altera_mf.v	/^parameter   width_phasecounterselect = 4;$/;"	c
width_result	Library/altera_sim/altera_mf.v	/^    parameter width_result              = 5;$/;"	c
width_result	Library/altera_sim/altera_mf.v	/^    parameter width_result          = 34;$/;"	c
width_saturate_sign	Library/altera_sim/altera_mf.v	/^    parameter width_saturate_sign = 1;$/;"	c
width_upper_data	Library/altera_sim/altera_mf.v	/^    parameter width_upper_data = 1;$/;"	c
widthad	Library/altera_sim/altera_mf.v	/^    parameter widthad          = 1;             \/\/ rdaddress_a,rdaddress_b,wraddress$/;"	c
widthad	Library/altera_sim/altera_mf.v	/^    parameter widthad = 1;$/;"	c
widthad_a	Library/altera_sim/altera_mf.v	/^    parameter widthad_a        = 1;$/;"	c
widthad_b	Library/altera_sim/altera_mf.v	/^    parameter widthad_b                 = 1;$/;"	c
widthr	Library/altera_sim/altera_mf.v	/^    parameter widthr = 4;       \/\/ Required$/;"	c
wire_dffpipe13_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_dffpipe13_q;$/;"	n
wire_dffpipe16_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_dffpipe16_q;$/;"	n
wire_fifo_ram_q_b	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [7:0]   wire_fifo_ram_q_b;$/;"	n
wire_lock_state_mc_d	Library/altera_sim/altera_mf.v	/^    wire [1:0] wire_lock_state_mc_d;$/;"	n
wire_lock_state_mc_ena	Library/altera_sim/altera_mf.v	/^    wire [1:0] wire_lock_state_mc_ena;$/;"	n
wire_next_scount_num_dataa	Library/altera_sim/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_dataa;$/;"	n
wire_next_scount_num_dataa	Library/altera_sim/altera_mf.v	/^        wire    [COUNTER_WIDTH-1:0]   wire_next_scount_num_dataa;$/;"	n
wire_next_scount_num_datab	Library/altera_sim/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_datab;$/;"	n
wire_next_scount_num_datab	Library/altera_sim/altera_mf.v	/^        wire    [COUNTER_WIDTH-1:0]   wire_next_scount_num_datab;$/;"	n
wire_next_scount_num_result	Library/altera_sim/altera_mf.v	/^        wire    [3:0]   wire_next_scount_num_result;$/;"	n
wire_next_scount_num_result	Library/altera_sim/altera_mf.v	/^        wire    [COUNTER_WIDTH-1:0]   wire_next_scount_num_result;$/;"	n
wire_pll1_clk	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire  [4:0]   wire_pll1_clk;$/;"	n
wire_pll1_clk	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire  [4:0]   wire_pll1_clk;$/;"	n
wire_pll1_clk	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	wire  [4:0]   wire_pll1_clk;$/;"	n
wire_pll1_clk	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	wire  [4:0]   wire_pll1_clk;$/;"	n
wire_pll1_fbout	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire  wire_pll1_fbout;$/;"	n
wire_pll1_fbout	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire  wire_pll1_fbout;$/;"	n
wire_pll1_fbout	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	wire  wire_pll1_fbout;$/;"	n
wire_pll1_fbout	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	wire  wire_pll1_fbout;$/;"	n
wire_pll1_locked	Project/Fpga_syn/Verilog/ipcores/pll0/pll0_syn.v	/^	wire  wire_pll1_locked;$/;"	n
wire_pll1_locked	Project/Fpga_syn/Verilog/ipcores/pll1/pll1_syn.v	/^	wire  wire_pll1_locked;$/;"	n
wire_pll1_locked	Project/Fpga_syn/fpga_trainning/db/pll0_altpll.v	/^	wire  wire_pll1_locked;$/;"	n
wire_pll1_locked	Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v	/^	wire  wire_pll1_locked;$/;"	n
wire_ram_block11a_0portbdataout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]   wire_ram_block11a_0portbdataout;$/;"	n
wire_ram_block11a_1portbdataout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]   wire_ram_block11a_1portbdataout;$/;"	n
wire_ram_block11a_2portbdataout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]   wire_ram_block11a_2portbdataout;$/;"	n
wire_ram_block11a_3portbdataout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]   wire_ram_block11a_3portbdataout;$/;"	n
wire_ram_block11a_4portbdataout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]   wire_ram_block11a_4portbdataout;$/;"	n
wire_ram_block11a_5portbdataout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]   wire_ram_block11a_5portbdataout;$/;"	n
wire_ram_block11a_6portbdataout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]   wire_ram_block11a_6portbdataout;$/;"	n
wire_ram_block11a_7portbdataout	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [0:0]   wire_ram_block11a_7portbdataout;$/;"	n
wire_ram_block1a_0portbdataout	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [0:0]   wire_ram_block1a_0portbdataout;$/;"	n
wire_ram_block1a_1portbdataout	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [0:0]   wire_ram_block1a_1portbdataout;$/;"	n
wire_ram_block1a_2portbdataout	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [0:0]   wire_ram_block1a_2portbdataout;$/;"	n
wire_ram_block1a_3portbdataout	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [0:0]   wire_ram_block1a_3portbdataout;$/;"	n
wire_ram_block1a_4portbdataout	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [0:0]   wire_ram_block1a_4portbdataout;$/;"	n
wire_ram_block1a_5portbdataout	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [0:0]   wire_ram_block1a_5portbdataout;$/;"	n
wire_ram_block1a_6portbdataout	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [0:0]   wire_ram_block1a_6portbdataout;$/;"	n
wire_ram_block1a_7portbdataout	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	wire  [0:0]   wire_ram_block1a_7portbdataout;$/;"	n
wire_rdempty_eq_comp_aeb	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  wire_rdempty_eq_comp_aeb;$/;"	n
wire_rdfull_eq_comp_aeb	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  wire_rdfull_eq_comp_aeb;$/;"	n
wire_rdptr_g1p_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_rdptr_g1p_q;$/;"	n
wire_rdptr_g_gray2bin_bin	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_rdptr_g_gray2bin_bin;$/;"	n
wire_rdusedw_sub_dataa	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire	[5:0]	wire_rdusedw_sub_dataa;$/;"	n
wire_rdusedw_sub_datab	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire	[5:0]	wire_rdusedw_sub_datab;$/;"	n
wire_rdusedw_sub_result	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire	[5:0]	wire_rdusedw_sub_result;$/;"	n
wire_rs_brp_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_rs_brp_q;$/;"	n
wire_rs_bwp_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_rs_bwp_q;$/;"	n
wire_rs_dgwp_gray2bin_bin	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_rs_dgwp_gray2bin_bin;$/;"	n
wire_rs_dgwp_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_rs_dgwp_q;$/;"	n
wire_wrempty_eq_comp_aeb	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  wire_wrempty_eq_comp_aeb;$/;"	n
wire_wrfull_eq_comp_aeb	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  wire_wrfull_eq_comp_aeb;$/;"	n
wire_wrptr_g1p_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_wrptr_g1p_q;$/;"	n
wire_wrptr_g_gray2bin_bin	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_wrptr_g_gray2bin_bin;$/;"	n
wire_wrusedw_sub_dataa	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire	[5:0]	wire_wrusedw_sub_dataa;$/;"	n
wire_wrusedw_sub_datab	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire	[5:0]	wire_wrusedw_sub_datab;$/;"	n
wire_wrusedw_sub_result	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire	[5:0]	wire_wrusedw_sub_result;$/;"	n
wire_ws_brp_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_ws_brp_q;$/;"	n
wire_ws_bwp_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_ws_bwp_q;$/;"	n
wire_ws_dgrp_gray2bin_bin	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_ws_dgrp_gray2bin_bin;$/;"	n
wire_ws_dgrp_q	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]   wire_ws_dgrp_q;$/;"	n
wrPtr	Library/altera_sim/altera_mf.v	/^    reg [2 : 0] wrPtr [number_of_channels -1 : 0];$/;"	r
wrPtr	Library/altera_sim/altera_mf.v	/^    reg [2 : 0] wrPtr;$/;"	r
wr_addr	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH-1:0]					wr_addr;$/;"	r
wr_addr	Library/rtl_logic/fifo_gen.v	/^wire [ADDR_WIDTH-1:0]					wr_addr;$/;"	n
wr_bin	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH:0]						wr_bin;$/;"	r
wr_bin_next	Library/rtl_logic/fifo_gen.v	/^wire [ADDR_WIDTH:0]						wr_bin_next;$/;"	n
wr_clk	Library/rtl_logic/fifo_gen.v	/^	input												wr_clk,$/;"	p
wr_clk	Library/rtl_logic/ram_gen.v	/^	input												wr_clk,$/;"	p
wr_en	Library/rtl_logic/fifo_gen.v	/^	input												wr_en,$/;"	p
wr_full_val	Library/rtl_logic/fifo_gen.v	/^wire													wr_full_val;$/;"	n
wr_gray_next	Library/rtl_logic/fifo_gen.v	/^wire [ADDR_WIDTH:0]						wr_gray_next;$/;"	n
wr_ptr	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH:0]						wr_ptr;$/;"	r
wr_req	Library/rtl_logic/fifo_gen.v	/^	input												wr_req,$/;"	p
wr_rptr1	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH:0]						wr_rptr1;$/;"	r
wr_rptr2	Library/rtl_logic/fifo_gen.v	/^reg [ADDR_WIDTH:0]						wr_rptr2;$/;"	r
wraddress	Library/altera_sim/220model.v	/^    input  [lpm_widthad-1:0] wraddress;$/;"	p
wraddress	Library/altera_sim/altera_mf.v	/^    input  [widthad-1:0] wraddress; \/\/ Write address input to the memory$/;"	p
wraddress	Library/altera_sim/altera_mf.v	/^    input [widthad-1:0]    wraddress;$/;"	p
wraddress	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	input	[4:0]  wraddress;$/;"	p
wraddress	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	input	[4:0]  wraddress;$/;"	p
wraddress	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input	[4:0]  wraddress;$/;"	p
wraddress_aclr	Library/altera_sim/altera_mf.v	/^    parameter wraddress_aclr = "ON";$/;"	c
wraddress_at_high	Library/altera_sim/altera_mf.v	/^    reg [widthad-1:0] wraddress_at_high;$/;"	r
wraddress_at_low	Library/altera_sim/altera_mf.v	/^    reg [widthad-1:0] wraddress_at_low;$/;"	r
wraddress_reg	Library/altera_sim/altera_mf.v	/^    parameter wraddress_reg = "INCLOCK";$/;"	c
wraddress_tmp	Library/altera_sim/altera_mf.v	/^    wire [widthad-1:0] wraddress_tmp;$/;"	n
wraddressstall	Library/altera_sim/altera_mf.v	/^    input  wraddressstall;              \/\/ Address stall input for write port$/;"	p
wraddressstall	Library/altera_sim/altera_mf.v	/^    tri0 wraddressstall;$/;"	n
wrclk	Library/altera_sim/220model.v	/^    input wrclk;$/;"	p
wrclk	Library/altera_sim/altera_mf.v	/^    input wrclk;$/;"	p
wrclk	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	input	  wrclk;$/;"	p
wrclk	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	input	  wrclk;$/;"	p
wrclk	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input	  wrclk;$/;"	p
wrclk	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   wrclk;$/;"	p
wrclken	Library/altera_sim/220model.v	/^    input  wrclken;$/;"	p
wrclken	Library/altera_sim/220model.v	/^    tri1 wrclken;$/;"	n
wrclock	Library/altera_sim/220model.v	/^    input  wrclock;$/;"	p
wrclock	Library/altera_sim/220model.v	/^    input wrclock;$/;"	p
wrclock	Library/altera_sim/220model.v	/^    tri0 wrclock;$/;"	n
wrclock	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	input	  wrclock;$/;"	p
wrclock	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	tri1	  wrclock;$/;"	n
wrclock	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	input	  wrclock;$/;"	p
wrclock	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	tri1	  wrclock;$/;"	n
wrclock	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input	  wrclock;$/;"	p
wrclock	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	tri1	  wrclock;$/;"	n
wrcontrol_aclr	Library/altera_sim/altera_mf.v	/^    parameter wrcontrol_aclr = "ON";$/;"	c
wrcontrol_aclr_a	Library/altera_sim/altera_mf.v	/^    parameter wrcontrol_aclr_a = "NONE";$/;"	c
wrcontrol_aclr_b	Library/altera_sim/altera_mf.v	/^    parameter wrcontrol_aclr_b          = "NONE";$/;"	c
wrcontrol_reg	Library/altera_sim/altera_mf.v	/^    parameter wrcontrol_reg = "INCLOCK";$/;"	c
wrcontrol_wraddress_reg_b	Library/altera_sim/altera_mf.v	/^    parameter wrcontrol_wraddress_reg_b = "CLOCK1";$/;"	c
wrempty	Library/altera_sim/220model.v	/^    output wrempty;$/;"	p
wrempty	Library/altera_sim/altera_mf.v	/^    output wrempty;$/;"	p
wrempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	output	  wrempty;$/;"	p
wrempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire  wrempty = sub_wire0;$/;"	n
wrempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	output	  wrempty;$/;"	p
wrempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output	  wrempty;$/;"	p
wrempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   wrempty;$/;"	p
wrempty	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  wrempty = sub_wire0;$/;"	n
wren	Library/altera_sim/220model.v	/^    input  wren;$/;"	p
wren	Library/altera_sim/220model.v	/^    tri0 wren;$/;"	n
wren	Library/altera_sim/altera_mf.v	/^    input                  wren;$/;"	p
wren	Library/altera_sim/altera_mf.v	/^    input  wren;                 \/\/ Write enable input$/;"	p
wren	Library/altera_sim/altera_mf.v	/^    tri0                   wren;$/;"	n
wren	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	input	  wren;$/;"	p
wren	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port.v	/^	tri0	  wren;$/;"	n
wren	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	input	  wren;$/;"	p
wren	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_bb.v	/^	tri0	  wren;$/;"	n
wren	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input	  wren;$/;"	p
wren	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	tri0	  wren;$/;"	n
wren_a	Library/altera_sim/altera_mf.v	/^    input  wren_a; \/\/ Port A write\/read enable input$/;"	p
wren_a	Library/altera_sim/altera_mf.v	/^    tri0 wren_a;$/;"	n
wren_a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   wren_a;$/;"	p
wren_a	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	tri0   wren_a;$/;"	n
wren_a	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	input   wren_a;$/;"	p
wren_a	Project/Fpga_syn/Verilog/ipcores/ram0_2port/ram0_2port_syn.v	/^	tri0   wren_a;$/;"	n
wren_at_high	Library/altera_sim/altera_mf.v	/^    reg wren_at_high;$/;"	r
wren_at_low	Library/altera_sim/altera_mf.v	/^    reg wren_at_low;$/;"	r
wren_b	Library/altera_sim/altera_mf.v	/^    input  wren_b; \/\/ Port B write enable input$/;"	p
wren_b	Library/altera_sim/altera_mf.v	/^    tri0 wren_b;$/;"	n
wren_tmp	Library/altera_sim/altera_mf.v	/^    wire wren_tmp;$/;"	n
wreq	Library/altera_sim/220model.v	/^    input wreq;$/;"	p
wreq	Library/altera_sim/altera_mf.v	/^    input wreq, rreq;$/;"	p
wrfull	Library/altera_sim/220model.v	/^    output wrfull;$/;"	p
wrfull	Library/altera_sim/altera_mf.v	/^    output wrfull;$/;"	p
wrfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	output	  wrfull;$/;"	p
wrfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire  wrfull = sub_wire1;$/;"	n
wrfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	output	  wrfull;$/;"	p
wrfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output	  wrfull;$/;"	p
wrfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   wrfull;$/;"	p
wrfull	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  wrfull = sub_wire1;$/;"	n
write_aclr	Library/altera_sim/altera_mf.v	/^    parameter write_aclr       = "ON";         \/\/ aclr affects wraddress?$/;"	c
write_aclr	Library/altera_sim/altera_mf.v	/^    wire write_aclr;$/;"	n
write_aclr_synch	Library/altera_sim/altera_mf.v	/^    parameter write_aclr_synch = "OFF";$/;"	c
write_at_low_clock	Library/altera_sim/altera_mf.v	/^    reg write_at_low_clock; \/\/ initialize at initial block $/;"	r
write_flag	Library/altera_sim/220model.v	/^    reg write_flag;$/;"	r
write_flag	Library/altera_sim/altera_mf.v	/^    reg write_flag;$/;"	r
write_id	Library/altera_sim/220model.v	/^    reg [lpm_widthu-1:0] write_id;$/;"	r
write_id	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] write_id;$/;"	r
write_latency1	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] write_latency1; $/;"	r
write_latency2	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] write_latency2; $/;"	r
write_latency3	Library/altera_sim/altera_mf.v	/^    reg [lpm_widthu-1:0] write_latency3; $/;"	r
write_reg	Library/altera_sim/altera_mf.v	/^    parameter write_reg        = "UNREGISTERED";\/\/ clock used by wraddress & wren$/;"	c
write_scan_idx	Library/altera_sim/altera_mf.v	/^                integer write_scan_idx;    $/;"	r
write_side_sync_reset	Library/altera_sim/altera_mf.v	/^    reg [number_of_channels -1 : 0] write_side_sync_reset;$/;"	r
write_side_sync_reset	Library/altera_sim/altera_mf.v	/^    reg write_side_sync_reset;$/;"	r
wrptr_g	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	reg	[5:0]	wrptr_g;$/;"	r
wrptr_gs	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  [5:0]  wrptr_gs;$/;"	n
wrreq	Library/altera_sim/220model.v	/^    input  wrreq;$/;"	p
wrreq	Library/altera_sim/220model.v	/^    input wrreq;$/;"	p
wrreq	Library/altera_sim/altera_mf.v	/^    input  wrreq;$/;"	p
wrreq	Library/altera_sim/altera_mf.v	/^    input wrreq;$/;"	p
wrreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	input	  wrreq;$/;"	p
wrreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	input	  wrreq;$/;"	p
wrreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input	  wrreq;$/;"	p
wrreq	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	input   wrreq;$/;"	p
wrsync_delaypipe	Library/altera_sim/220model.v	/^    parameter wrsync_delaypipe = 3;$/;"	c
wrsync_delaypipe	Library/altera_sim/altera_mf.v	/^    parameter wrsync_delaypipe = 0;$/;"	c
wrt_count	Library/altera_sim/altera_mf.v	/^    integer wrt_count;$/;"	r
wrusedw	Library/altera_sim/220model.v	/^    output [lpm_widthu-1:0] wrusedw;$/;"	p
wrusedw	Library/altera_sim/altera_mf.v	/^    output [lpm_widthu-1:0] wrusedw;$/;"	p
wrusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	output	[4:0]  wrusedw;$/;"	p
wrusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0.v	/^	wire [4:0] wrusedw = sub_wire5[4:0];$/;"	n
wrusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_bb.v	/^	output	[4:0]  wrusedw;$/;"	p
wrusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output	[4:0]  wrusedw;$/;"	p
wrusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	output   [4:0]  wrusedw;$/;"	p
wrusedw	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire [4:0] wrusedw = sub_wire5[4:0];$/;"	n
x	Library/altera_sim/altera_mf.v	/^    integer x;$/;"	r
x2	Library/altera_sim/altera_mf.v	/^    integer x2;$/;"	r
x3	Library/altera_sim/altera_mf.v	/^    integer x3;$/;"	r
x_on_bitslip	Library/altera_sim/altera_mf.v	/^    parameter x_on_bitslip = "ON";$/;"	c
xor0	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  xor0;$/;"	n
xor1	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  xor1;$/;"	n
xor2	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  xor2;$/;"	n
xor3	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  xor3;$/;"	n
xor4	Project/Fpga_syn/Verilog/ipcores/fifo0/fifo0_syn.v	/^	wire  xor4;$/;"	n
y	Library/altera_sim/altera_mf.v	/^    integer y;$/;"	r
zero	Library/altera_sim/altera_mf.v	/^    output zero;$/;"	p
zero_acc_int	Library/altera_sim/altera_mf.v	/^    wire zero_acc_int;$/;"	n
zero_acc_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg zero_acc_pipe_reg;$/;"	r
zero_acc_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire zero_acc_pipe_wire;$/;"	n
zero_acc_reg	Library/altera_sim/altera_mf.v	/^    reg zero_acc_reg;$/;"	r
zero_acc_wire	Library/altera_sim/altera_mf.v	/^    wire zero_acc_wire;$/;"	n
zero_bit	Library/altera_sim/altera_mf.v	/^    reg zero_bit;$/;"	r
zero_chainout	Library/altera_sim/altera_mf.v	/^    input zero_chainout;$/;"	p
zero_chainout_output_aclr	Library/altera_sim/altera_mf.v	/^    parameter zero_chainout_output_aclr = "NONE";$/;"	c
zero_chainout_output_register	Library/altera_sim/altera_mf.v	/^    parameter zero_chainout_output_register = "UNREGISTERED";$/;"	c
zero_dataa	Library/altera_sim/altera_mf.v	/^    reg zero_dataa;$/;"	r
zero_datab	Library/altera_sim/altera_mf.v	/^    reg zero_datab;$/;"	r
zero_loopback	Library/altera_sim/altera_mf.v	/^    input zero_loopback;$/;"	p
zero_loopback_aclr	Library/altera_sim/altera_mf.v	/^    parameter zero_loopback_aclr = "NONE";$/;"	c
zero_loopback_output_aclr	Library/altera_sim/altera_mf.v	/^    parameter zero_loopback_output_aclr = "NONE";$/;"	c
zero_loopback_output_register	Library/altera_sim/altera_mf.v	/^    parameter zero_loopback_output_register = "UNREGISTERED";$/;"	c
zero_loopback_pipeline_aclr	Library/altera_sim/altera_mf.v	/^    parameter zero_loopback_pipeline_aclr = "NONE";$/;"	c
zero_loopback_pipeline_register	Library/altera_sim/altera_mf.v	/^    parameter zero_loopback_pipeline_register = "UNREGISTERED";$/;"	c
zero_loopback_register	Library/altera_sim/altera_mf.v	/^    parameter zero_loopback_register = "UNREGISTERED";$/;"	c
zero_mant_dataa	Library/altera_sim/altera_mf.v	/^    reg zero_mant_dataa;$/;"	r
zero_mant_datab	Library/altera_sim/altera_mf.v	/^    reg zero_mant_datab;$/;"	r
zero_pipe	Library/altera_sim/altera_mf.v	/^    reg[LATENCY : 0] zero_pipe;$/;"	r
zero_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire zero_pipe_wire_clk;$/;"	n
zero_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 zero_pipe_wire_clr;$/;"	n
zero_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 zero_pipe_wire_en;$/;"	n
zero_wire_clk	Library/altera_sim/altera_mf.v	/^    wire zero_wire_clk;$/;"	n
zero_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 zero_wire_clr;$/;"	n
zero_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 zero_wire_en;$/;"	n
zeroacc_latent	Library/altera_sim/altera_mf.v	/^    wire zeroacc_latent;$/;"	n
zerochainout_int	Library/altera_sim/altera_mf.v	/^    tri0 zerochainout_int;$/;"	n
zerochainout_reg	Library/altera_sim/altera_mf.v	/^    reg zerochainout_reg;$/;"	r
zerochainout_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire zerochainout_reg_wire_clk;$/;"	n
zerochainout_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 zerochainout_reg_wire_clr;$/;"	n
zerochainout_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 zerochainout_reg_wire_en;$/;"	n
zerochainout_wire	Library/altera_sim/altera_mf.v	/^    wire zerochainout_wire;$/;"	n
zeroloopback_int	Library/altera_sim/altera_mf.v	/^    tri0 zeroloopback_int;$/;"	n
zeroloopback_out_reg	Library/altera_sim/altera_mf.v	/^    reg zeroloopback_out_reg;$/;"	r
zeroloopback_out_wire	Library/altera_sim/altera_mf.v	/^    wire zeroloopback_out_wire;$/;"	n
zeroloopback_out_wire_clk	Library/altera_sim/altera_mf.v	/^    wire zeroloopback_out_wire_clk;$/;"	n
zeroloopback_out_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 zeroloopback_out_wire_clr;$/;"	n
zeroloopback_out_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 zeroloopback_out_wire_en;$/;"	n
zeroloopback_pipe_reg	Library/altera_sim/altera_mf.v	/^    reg zeroloopback_pipe_reg;$/;"	r
zeroloopback_pipe_wire	Library/altera_sim/altera_mf.v	/^    wire zeroloopback_pipe_wire;$/;"	n
zeroloopback_pipe_wire_clk	Library/altera_sim/altera_mf.v	/^    wire zeroloopback_pipe_wire_clk;$/;"	n
zeroloopback_pipe_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 zeroloopback_pipe_wire_clr;$/;"	n
zeroloopback_pipe_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 zeroloopback_pipe_wire_en;$/;"	n
zeroloopback_reg	Library/altera_sim/altera_mf.v	/^    reg zeroloopback_reg;$/;"	r
zeroloopback_reg_wire_clk	Library/altera_sim/altera_mf.v	/^    wire zeroloopback_reg_wire_clk;$/;"	n
zeroloopback_reg_wire_clr	Library/altera_sim/altera_mf.v	/^    tri0 zeroloopback_reg_wire_clr;$/;"	n
zeroloopback_reg_wire_en	Library/altera_sim/altera_mf.v	/^    tri1 zeroloopback_reg_wire_en;$/;"	n
zeroloopback_wire	Library/altera_sim/altera_mf.v	/^    wire zeroloopback_wire;$/;"	n
zeropad	Library/altera_sim/altera_mf.v	/^    reg [(width_out - width_in) : 0] zeropad;$/;"	r
