--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml nombreModulo.twx nombreModulo.ncd -o nombreModulo.twr
nombreModulo.pcf -ucf puertos.ucf

Design file:              nombreModulo.ncd
Physical constraint file: nombreModulo.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a              |salidaAND      |    8.358|
a              |salidaNAND1    |    5.885|
a              |salidaNAND2    |    5.389|
a              |salidaNOR1     |    5.378|
a              |salidaNOR2     |    7.624|
a              |salidaNOTa     |    5.933|
a              |salidaOR       |    9.808|
a              |salidaXNOR1    |    5.394|
a              |salidaXNOR2    |    8.049|
a              |salidaXOR      |    6.527|
b              |salidaAND      |    7.698|
b              |salidaNAND1    |    5.686|
b              |salidaNAND2    |    5.541|
b              |salidaNOR1     |    5.514|
b              |salidaNOR2     |    7.167|
b              |salidaOR       |    9.380|
b              |salidaXNOR1    |    5.553|
b              |salidaXNOR2    |    7.439|
b              |salidaXOR      |    6.064|
c              |salidaAND      |    7.957|
c              |salidaNAND2    |    5.770|
c              |salidaNOR2     |    6.867|
c              |salidaOR       |    8.959|
c              |salidaXNOR2    |    7.675|
c              |salidaXOR      |    5.737|
---------------+---------------+---------+


Analysis completed Mon Jul  3 11:53:27 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



