# SingleCycle_RV32IM
This is an implementation of a single cycle datapath of RV32IM architechture using verilog
