[{"DBLP title": "Performance and Energy Impact of Locally Controlled NML Circuits.", "DBLP authors": ["Aaron Dingler", "Michael T. Niemier", "Xiaobo Sharon Hu", "Evan Lent"], "year": 2011, "MAG papers": [{"PaperId": 2045268335, "PaperTitle": "performance and energy impact of locally controlled nml circuits", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of notre dame": 4.0}}], "source": "ES"}, {"DBLP title": "Matrix Nanodevice-Based Logic Architectures and Associated Functional Mapping Method.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Fabien Clermidy", "Ian O'Connor", "Junchen Liu", "Maimouna Amadou", "Gabriela Nicolescu"], "year": 2011, "MAG papers": [{"PaperId": 2049306625, "PaperTitle": "matrix nanodevice based logic architectures and associated functional mapping method", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ecole polytechnique de montreal": 2.0, "university of lyon": 2.0}}], "source": "ES"}, {"DBLP title": "Redundant Residue Number System Code for Fault-Tolerant Hybrid Memories.", "DBLP authors": ["Nor Zaidi Haron", "Said Hamdioui"], "year": 2011, "MAG papers": [{"PaperId": 2076490805, "PaperTitle": "redundant residue number system code for fault tolerant hybrid memories", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"universiti teknikal malaysia melaka": 1.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Large-scale integrated photonics for high-performance interconnects.", "DBLP authors": ["Raymond G. Beausoleil"], "year": 2011, "MAG papers": [{"PaperId": 2142605467, "PaperTitle": "large scale integrated photonics for high performance interconnects", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"hewlett packard": 1.0}}, {"PaperId": 3142744617, "PaperTitle": "large scale integrated photonics for high performance interconnects", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2087015358, "PaperTitle": "large scale integrated photonics for high performance interconnects", "Year": 2011, "CitationCount": 79, "EstimatedCitation": 117, "Affiliations": {"hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors.", "DBLP authors": ["Aleksandr Biberman", "Kyle Preston", "Gilbert Hendry", "Nicol\u00e1s Sherwood-Droz", "Johnnie Chan", "Jacob S. Levy", "Michal Lipson", "Keren Bergman"], "year": 2011, "MAG papers": [{"PaperId": 2056545160, "PaperTitle": "photonic network on chip architectures using multilayer deposited silicon materials for high performance chip multiprocessors", "Year": 2011, "CitationCount": 109, "EstimatedCitation": 136, "Affiliations": {"cornell university": 4.0, "columbia university": 4.0}}], "source": "ES"}, {"DBLP title": "Iris: A hybrid nanophotonic network design for high-performance and low-power on-chip communication.", "DBLP authors": ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Hongyu Zhou", "Alan Rolf Mickelson", "Li Shang", "Manish Vachharajani"], "year": 2011, "MAG papers": [{"PaperId": 2025666719, "PaperTitle": "iris a hybrid nanophotonic network design for high performance and low power on chip communication", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 58, "Affiliations": {"university of colorado boulder": 7.0}}], "source": "ES"}, {"DBLP title": "A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors.", "DBLP authors": ["Mark J. Cianchetti", "David H. Albonesi"], "year": 2011, "MAG papers": [{"PaperId": 1982774840, "PaperTitle": "a low latency high throughput on chip optical router architecture for future chip multiprocessors", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "FinFET-Based Power Management for Improved DPA Resistance with Low Overhead.", "DBLP authors": ["Meng Zhang", "Niraj K. Jha"], "year": 2011, "MAG papers": [{"PaperId": 2068028694, "PaperTitle": "finfet based power management for improved dpa resistance with low overhead", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "On the Effect of Quantum Interaction Distance on Quantum Addition Circuits.", "DBLP authors": ["Byung-Soo Choi", "Rodney Van Meter"], "year": 2011, "MAG papers": [{"PaperId": 2055645417, "PaperTitle": "on the effect of quantum interaction distance on quantum addition circuits", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"keio university": 1.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization Using Two-Dimensional Radix Sort.", "DBLP authors": ["Sezer G\u00f6ren", "H. Fatih Ugurdag", "Okan Palaz"], "year": 2011, "MAG papers": [{"PaperId": 1997313523, "PaperTitle": "defect aware nanocrossbar logic mapping through matrix canonization using two dimensional radix sort", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ozyegin university": 1.0, "bahcesehir university": 1.0, "yeditepe university": 1.0}}], "source": "ES"}, {"DBLP title": "p-QCA: A Tiled Programmable Fabric Architecture Using Molecular Quantum-Dot Cellular Automata.", "DBLP authors": ["Rajeswari Devadoss", "Kolin Paul", "M. Balakrishnan"], "year": 2011, "MAG papers": [{"PaperId": 2063870309, "PaperTitle": "p qca a tiled programmable fabric architecture using molecular quantum dot cellular automata", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Asynchronous Solutions for Nanomagnetic Logic Circuits.", "DBLP authors": ["Marco Vacca", "Mariagrazia Graziano", "Maurizio Zamboni"], "year": 2011, "MAG papers": [{"PaperId": 2092978386, "PaperTitle": "asynchronous solutions for nanomagnetic logic circuits", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "A Novel Power Delivery Method for Asynchronous Loads in Energy Harvesting Systems.", "DBLP authors": ["Xuefu Zhang", "Delong Shang", "Fei Xia", "Alex Yakovlev"], "year": 2011, "MAG papers": [{"PaperId": 1977482389, "PaperTitle": "a novel power delivery method for asynchronous loads in energy harvesting systems", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"newcastle university": 4.0}}, {"PaperId": 2149558202, "PaperTitle": "a novel power delivery method for asynchronous loads in energy harvesting systems", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"newcastle university": 4.0}}], "source": "ES"}, {"DBLP title": "SpiNNaker: Design and Implementation of a GALS Multicore System-on-Chip.", "DBLP authors": ["Luis A. Plana", "David M. Clark", "Simon Davidson", "Steve B. Furber", "Jim D. Garside", "Eustace Painkras", "Jeffrey Pepper", "Steve Temple", "John Bainbridge"], "year": 2011, "MAG papers": [{"PaperId": 2171471042, "PaperTitle": "spinnaker design and implementation of a gals multicore system on chip", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 50, "Affiliations": {"university of manchester": 8.0}}], "source": "ES"}, {"DBLP title": "Microarchitectural Transformations Using Elasticity.", "DBLP authors": ["Marc Galceran Oms", "Alexander Gotmanov", "Jordi Cortadella", "Michael Kishinevsky"], "year": 2011, "MAG papers": [{"PaperId": 2087373108, "PaperTitle": "microarchitectural transformations using elasticity", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of catalonia": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Pipeline Templates for High-Performance Asynchronous Circuits.", "DBLP authors": ["Basit Riaz Sheikh", "Rajit Manohar"], "year": 2011, "MAG papers": [{"PaperId": 2155567724, "PaperTitle": "energy efficient pipeline templates for high performance asynchronous circuits", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Relativistic Causality and Clockless Circuits.", "DBLP authors": ["Philippe Matherat", "Marc-Thierry Jaekel"], "year": 2011, "MAG papers": [{"PaperId": 3126099429, "PaperTitle": "relativistic causality and clockless circuits", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pierre and marie curie university": 1.0, "institut mines telecom": 1.0}}, {"PaperId": 2073191020, "PaperTitle": "relativistic causality and clockless circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"institut mines telecom": 1.0, "pierre and marie curie university": 1.0}}], "source": "ES"}]