MODEL
MODEL_VERSION "1.0";
DESIGN "control";
DATE "Sun Mar 11 21:52:09 2007";
VENDOR "Lattice Semiconductor Corporation";
PROGRAM "STAMP Model Generator";

/* port name and type */
INPUT R3;
INPUT R2;
INPUT XRESET;
INPUT CLK;
INPUT S2;
INPUT S1;
OUTPUT READ;
OUTPUT A07;
OUTPUT A08;
OUTPUT TB_5US;
OUTPUT TB_500US;
OUTPUT A09;
OUTPUT TB_20US;
OUTPUT WRAD;
OUTPUT TB_1MS;
OUTPUT TB_10US;
OUTPUT TB_2US;
OUTPUT C8;
OUTPUT READY;
OUTPUT A00;
OUTPUT TB_5MS;
OUTPUT TB_50US;
OUTPUT A01;
OUTPUT CE_RAM;
OUTPUT A02;
OUTPUT A03;
OUTPUT A04;
OUTPUT TB_1US;
OUTPUT TB_100US;
OUTPUT A10;
OUTPUT A05;
OUTPUT TB_2MS;
OUTPUT TB_200US;
OUTPUT A11;
OUTPUT A06;

/* timing arc definitions */
CLK_TB_5US_delay: DELAY CLK TB_5US;
CLK_TB_1MS_delay: DELAY CLK TB_1MS;
CLK_TB_100US_delay: DELAY CLK TB_100US;
S2_CE_RAM_delay: DELAY S2 CE_RAM;
CLK_TB_200US_delay: DELAY CLK TB_200US;
CLK_TB_10US_delay: DELAY CLK TB_10US;
CLK_TB_5MS_delay: DELAY CLK TB_5MS;
CLK_TB_20US_delay: DELAY CLK TB_20US;
CLK_TB_1US_delay: DELAY CLK TB_1US;
CLK_TB_500US_delay: DELAY CLK TB_500US;
CLK_TB_2US_delay: DELAY CLK TB_2US;
CLK_TB_2MS_delay: DELAY CLK TB_2MS;
R3_C8_delay: DELAY R3 C8;
CLK_TB_50US_delay: DELAY CLK TB_50US;

/* timing check arc definitions */
CLK_CLK_setup: SETUP(POSEDGE) CLK CLK;
CLK_CLK_hold: HOLD(POSEDGE) CLK CLK;

ENDMODEL
