

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_k'
================================================================
* Date:           Wed May 21 15:43:58 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_k  |       17|       17|        12|          3|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 15 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 16 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln30_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln30"   --->   Operation 17 'read' 'zext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %i"   --->   Operation 18 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30_cast = zext i7 %zext_ln30_read"   --->   Operation 20 'zext' 'zext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %image_in, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_2, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_2, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln35 = store i2 0, i2 %k" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 25 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln31 = store i21 %tmp, i21 %acc" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 26 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_x"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_1 = load i2 %k" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 28 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.56ns)   --->   "%icmp_ln35 = icmp_eq  i2 %k_1, i2 3" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 29 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %loop_x.split, void %for.end43_ifconv.exitStub" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 30 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i2 %k_1" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 31 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.65ns) (grouped into DSP with root node image_1d_idx)   --->   "%add_ln40 = add i7 %zext_ln40_1, i7 %i_read" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 32 'add' 'add_ln40' <Predicate = (!icmp_ln35)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into DSP with root node image_1d_idx)   --->   "%zext_ln40_2 = zext i7 %add_ln40" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 33 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln40 = mul i13 %zext_ln40_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 34 'mul' 'mul_ln40' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 35 [2/3] (1.05ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln40 = mul i13 %zext_ln40_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 35 'mul' 'mul_ln40' <Predicate = (!icmp_ln35)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 36 [1/1] (1.56ns)   --->   "%add_ln35 = add i2 %k_1, i2 1" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 36 'add' 'add_ln35' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln40 = mul i13 %zext_ln40_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 37 'mul' 'mul_ln40' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%image_1d_idx = add i13 %mul_ln40, i13 %zext_ln30_cast" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 38 'add' 'image_1d_idx' <Predicate = (!icmp_ln35)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln35 = store i2 %add_ln35, i2 %k" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 39 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 40 [1/2] (2.10ns) (root node of the DSP)   --->   "%image_1d_idx = add i13 %mul_ln40, i13 %zext_ln30_cast" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 40 'add' 'image_1d_idx' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %image_1d_idx, i32 2, i32 12" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 41 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i11 %lshr_ln1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 42 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i13 %image_1d_idx" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 43 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i64 0, i64 %zext_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 44 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%image_in_load = load i11 %image_in_addr" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 45 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>

State 5 <SV = 4> <Delay = 5.79>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %k_1" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 46 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_1, i2 0" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 47 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.73ns)   --->   "%sub_ln39 = sub i4 %p_shl, i4 %zext_ln35" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 48 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i4 %sub_ln39" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 49 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%image_in_load = load i11 %image_in_addr" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 50 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln42_2 = add i4 %sub_ln39, i4 2" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 51 'add' 'add_ln42_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i4 %add_ln42_2" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 52 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.67ns)   --->   "%image_1d_idx_2 = add i13 %image_1d_idx, i13 2" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 53 'add' 'image_1d_idx_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln44_4 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %image_1d_idx_2, i32 2, i32 12" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 54 'partselect' 'lshr_ln44_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i11 %lshr_ln44_4" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 55 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = trunc i13 %image_1d_idx_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 56 'trunc' 'trunc_ln44_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%image_in_addr_2 = getelementptr i32 %image_in, i64 0, i64 %zext_ln44_5" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 57 'getelementptr' 'image_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (3.25ns)   --->   "%image_in_load_2 = load i11 %image_in_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 58 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr i8 %weights, i64 0, i64 %zext_ln42_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 59 'getelementptr' 'weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.32ns)   --->   "%weights_load_2 = load i4 %weights_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 60 'load' 'weights_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln44, i3 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 61 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %shl_ln1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 62 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (4.42ns)   --->   "%lshr_ln44 = lshr i32 %image_in_load, i32 %zext_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 63 'lshr' 'lshr_ln44' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i32 %lshr_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 64 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.65ns)   --->   "%add_ln42 = add i3 %trunc_ln40, i3 1" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 65 'add' 'add_ln42' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i3 %add_ln42" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 66 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.67ns)   --->   "%image_1d_idx_1 = add i13 %image_1d_idx, i13 1" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 67 'add' 'image_1d_idx_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln44_2 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %image_1d_idx_1, i32 2, i32 12" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 68 'partselect' 'lshr_ln44_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i11 %lshr_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 69 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = trunc i13 %image_1d_idx_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 70 'trunc' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%image_in_addr_1 = getelementptr i32 %image_in, i64 0, i64 %zext_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 71 'getelementptr' 'image_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (3.25ns)   --->   "%image_in_load_1 = load i11 %image_in_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 72 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i8 %weights, i64 0, i64 %zext_ln42_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 73 'getelementptr' 'weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (2.32ns)   --->   "%weights_load_1 = load i4 %weights_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 74 'load' 'weights_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%image_in_load_2 = load i11 %image_in_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 75 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 76 [1/2] (2.32ns)   --->   "%weights_load_2 = load i4 %weights_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 76 'load' 'weights_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %sub_ln39" [../../lab1_files/hls/axil_conv2D.cpp:40]   --->   Operation 77 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln40" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 78 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 79 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 80 [1/2] (3.25ns)   --->   "%image_in_load_1 = load i11 %image_in_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 80 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 81 [1/2] (2.32ns)   --->   "%weights_load_1 = load i4 %weights_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 81 'load' 'weights_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln44_4, i3 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 82 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i5 %shl_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 83 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (4.42ns)   --->   "%lshr_ln44_3 = lshr i32 %image_in_load_2, i32 %zext_ln44_6" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 84 'lshr' 'lshr_ln44_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = trunc i32 %lshr_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 85 'trunc' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.42>
ST_8 : Operation 86 [1/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 86 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln44_2, i3 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 87 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i5 %shl_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 88 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (4.42ns)   --->   "%lshr_ln44_1 = lshr i32 %image_in_load_1, i32 %zext_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 89 'lshr' 'lshr_ln44_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = trunc i32 %lshr_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 90 'trunc' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln44_3 = sext i8 %weights_load_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 91 'sext' 'sext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i8 %trunc_ln44_5" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 92 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [3/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44_2 = mul i16 %zext_ln44_7, i16 %sext_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 93 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i8 %weights_load" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 94 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %trunc_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 95 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [3/3] (1.05ns) (grouped into DSP with root node add_ln44_1)   --->   "%mul_ln44 = mul i16 %zext_ln42, i16 %sext_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 96 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 97 [2/3] (1.05ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44_2 = mul i16 %zext_ln44_7, i16 %sext_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 97 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%acc_load = load i21 %acc"   --->   Operation 120 'load' 'acc_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i21P0A, i21 %acc_1_out, i21 %acc_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.27>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i8 %weights_load_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 98 'sext' 'sext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i8 %trunc_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 99 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node add_ln44_1)   --->   "%mul_ln44 = mul i16 %zext_ln42, i16 %sext_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 100 'mul' 'mul_ln44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/1] (4.17ns)   --->   "%mul_ln44_1 = mul i16 %zext_ln44_4, i16 %sext_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 101 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %mul_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:42]   --->   Operation 102 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%mul_ln44_2 = mul i16 %zext_ln44_7, i16 %sext_ln44_3" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 103 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node add_ln44)   --->   "%sext_ln44_4 = sext i16 %mul_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 104 'sext' 'sext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i17 %sext_ln42, i17 %sext_ln44_4" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 105 'add' 'add_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node add_ln44_1)   --->   "%mul_ln44 = mul i16 %zext_ln42, i16 %sext_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 106 'mul' 'mul_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node add_ln44_1)   --->   "%sext_ln44_2 = sext i16 %mul_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 107 'sext' 'sext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44 = add i17 %sext_ln42, i17 %sext_ln44_4" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 108 'add' 'add_ln44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln44_5 = sext i17 %add_ln44" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 109 'sext' 'sext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44_1 = add i18 %sext_ln44_5, i18 %sext_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 110 'add' 'add_ln44_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.91>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%acc_load_1 = load i21 %acc" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 111 'load' 'acc_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 112 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 114 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln44_1 = add i18 %sext_ln44_5, i18 %sext_ln44_2" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 115 'add' 'add_ln44_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln44_6 = sext i18 %add_ln44_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 116 'sext' 'sext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (2.22ns)   --->   "%acc_1 = add i21 %acc_load_1, i21 %sext_ln44_6" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 117 'add' 'acc_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln31 = store i21 %acc_1, i21 %acc" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 118 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln35 = br void %loop_x" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 119 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ acc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                    (alloca           ) [ 0111111111111]
k                      (alloca           ) [ 0111000000000]
zext_ln30_read         (read             ) [ 0000000000000]
i_read                 (read             ) [ 0000000000000]
tmp                    (read             ) [ 0000000000000]
zext_ln30_cast         (zext             ) [ 0111100000000]
specmemcore_ln0        (specmemcore      ) [ 0000000000000]
specmemcore_ln0        (specmemcore      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
store_ln35             (store            ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
k_1                    (load             ) [ 0111110000000]
icmp_ln35              (icmp             ) [ 0111111111000]
br_ln35                (br               ) [ 0000000000000]
zext_ln40_1            (zext             ) [ 0000000000000]
add_ln40               (add              ) [ 0000000000000]
zext_ln40_2            (zext             ) [ 0011000000000]
add_ln35               (add              ) [ 0000000000000]
mul_ln40               (mul              ) [ 0100100000000]
store_ln35             (store            ) [ 0000000000000]
image_1d_idx           (add              ) [ 0011011000000]
lshr_ln1               (partselect       ) [ 0000000000000]
zext_ln44              (zext             ) [ 0000000000000]
trunc_ln44             (trunc            ) [ 0011011000000]
image_in_addr          (getelementptr    ) [ 0010010000000]
zext_ln35              (zext             ) [ 0000000000000]
p_shl                  (bitconcatenate   ) [ 0000000000000]
sub_ln39               (sub              ) [ 0101001100000]
trunc_ln40             (trunc            ) [ 0001001000000]
image_in_load          (load             ) [ 0001001000000]
add_ln42_2             (add              ) [ 0000000000000]
zext_ln42_2            (zext             ) [ 0000000000000]
image_1d_idx_2         (add              ) [ 0000000000000]
lshr_ln44_4            (partselect       ) [ 0000000000000]
zext_ln44_5            (zext             ) [ 0000000000000]
trunc_ln44_4           (trunc            ) [ 0101001100000]
image_in_addr_2        (getelementptr    ) [ 0001001000000]
weights_addr_2         (getelementptr    ) [ 0001001000000]
shl_ln1                (bitconcatenate   ) [ 0000000000000]
zext_ln44_1            (zext             ) [ 0000000000000]
lshr_ln44              (lshr             ) [ 0000000000000]
trunc_ln44_1           (trunc            ) [ 0111000111000]
add_ln42               (add              ) [ 0000000000000]
zext_ln42_1            (zext             ) [ 0000000000000]
image_1d_idx_1         (add              ) [ 0000000000000]
lshr_ln44_2            (partselect       ) [ 0000000000000]
zext_ln44_2            (zext             ) [ 0000000000000]
trunc_ln44_2           (trunc            ) [ 0110000110000]
image_in_addr_1        (getelementptr    ) [ 0100000100000]
weights_addr_1         (getelementptr    ) [ 0100000100000]
image_in_load_2        (load             ) [ 0100000100000]
weights_load_2         (load             ) [ 0110000110000]
zext_ln40              (zext             ) [ 0000000000000]
weights_addr           (getelementptr    ) [ 0010000010000]
image_in_load_1        (load             ) [ 0010000010000]
weights_load_1         (load             ) [ 0111000011100]
shl_ln44_2             (bitconcatenate   ) [ 0000000000000]
zext_ln44_6            (zext             ) [ 0000000000000]
lshr_ln44_3            (lshr             ) [ 0000000000000]
trunc_ln44_5           (trunc            ) [ 0010000010000]
weights_load           (load             ) [ 0001000001000]
shl_ln44_1             (bitconcatenate   ) [ 0000000000000]
zext_ln44_3            (zext             ) [ 0000000000000]
lshr_ln44_1            (lshr             ) [ 0000000000000]
trunc_ln44_3           (trunc            ) [ 0101000001100]
sext_ln44_3            (sext             ) [ 0101000001100]
zext_ln44_7            (zext             ) [ 0101000001100]
sext_ln44              (sext             ) [ 0110000000110]
zext_ln42              (zext             ) [ 0110000000110]
sext_ln44_1            (sext             ) [ 0000000000000]
zext_ln44_4            (zext             ) [ 0000000000000]
mul_ln44_1             (mul              ) [ 0000000000000]
sext_ln42              (sext             ) [ 0010000000010]
mul_ln44_2             (mul              ) [ 0000000000000]
sext_ln44_4            (sext             ) [ 0010000000010]
mul_ln44               (mul              ) [ 0000000000000]
sext_ln44_2            (sext             ) [ 0001000000001]
add_ln44               (add              ) [ 0000000000000]
sext_ln44_5            (sext             ) [ 0001000000001]
acc_load_1             (load             ) [ 0000000000000]
specpipeline_ln36      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln31 (speclooptripcount) [ 0000000000000]
specloopname_ln35      (specloopname     ) [ 0000000000000]
add_ln44_1             (add              ) [ 0000000000000]
sext_ln44_6            (sext             ) [ 0000000000000]
acc_1                  (add              ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
br_ln35                (br               ) [ 0000000000000]
acc_load               (load             ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
ret_ln0                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i21P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="acc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="k_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln30_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="7" slack="0"/>
<pin id="95" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="21" slack="0"/>
<pin id="100" dir="0" index="1" bw="21" slack="0"/>
<pin id="101" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="21" slack="0"/>
<pin id="107" dir="0" index="2" bw="21" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="image_in_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_in_load/4 image_in_load_2/5 image_in_load_1/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="image_in_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="11" slack="0"/>
<pin id="128" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_2/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="weights_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_2/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load_2/5 weights_load_1/6 weights_load/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="image_in_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="11" slack="0"/>
<pin id="149" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_1/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="weights_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="3" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_1/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="weights_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/7 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_in_load image_in_load_2 image_in_load_1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_load_2 weights_load "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln30_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln35_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln31_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="21" slack="0"/>
<pin id="188" dir="0" index="1" bw="21" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="k_1_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln35_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln40_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln35_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="2"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln35_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="2" slack="2"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="lshr_ln1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="13" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="5" slack="0"/>
<pin id="219" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln44_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln44_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln35_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="4"/>
<pin id="233" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_shl_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="4"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sub_ln39_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln40_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln42_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln42_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="image_1d_idx_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="1"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_2/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="lshr_ln44_4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="13" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="5" slack="0"/>
<pin id="272" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln44_4/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln44_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_5/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln44_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_4/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shl_ln1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="2"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln44_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="lshr_ln44_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln44/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln44_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_1/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln42_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln42_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="image_1d_idx_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="2"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_1/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="lshr_ln44_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="13" slack="0"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="0" index="3" bw="5" slack="0"/>
<pin id="327" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln44_2/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln44_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln44_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="13" slack="0"/>
<pin id="339" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_2/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln40_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="2"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln44_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="2"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_2/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln44_6_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_6/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="lshr_ln44_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln44_3/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln44_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_5/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln44_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="2"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_1/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln44_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_3/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="lshr_ln44_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln44_1/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln44_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_3/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln44_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="2"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_3/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln44_7_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_7/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln44_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln42_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="3"/>
<pin id="400" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln44_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="3"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_1/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln44_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="2"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_4/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="mul_ln44_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44_1/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln42_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln44_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="17" slack="0"/>
<pin id="419" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_5/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="acc_load_1_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="21" slack="11"/>
<pin id="422" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln44_6_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="18" slack="0"/>
<pin id="425" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_6/12 "/>
</bind>
</comp>

<comp id="426" class="1004" name="acc_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="21" slack="0"/>
<pin id="428" dir="0" index="1" bw="18" slack="0"/>
<pin id="429" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln31_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="21" slack="0"/>
<pin id="434" dir="0" index="1" bw="21" slack="11"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/12 "/>
</bind>
</comp>

<comp id="437" class="1004" name="acc_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="21" slack="8"/>
<pin id="439" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/9 "/>
</bind>
</comp>

<comp id="441" class="1007" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="7" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="7" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln40/1 zext_ln40_2/1 mul_ln40/1 image_1d_idx/3 "/>
</bind>
</comp>

<comp id="452" class="1007" name="grp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="16" slack="0"/>
<pin id="456" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln44_2/8 sext_ln44_4/10 add_ln44/10 "/>
</bind>
</comp>

<comp id="461" class="1007" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="0" index="2" bw="17" slack="0"/>
<pin id="465" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln44/9 sext_ln44_2/11 add_ln44_1/11 "/>
</bind>
</comp>

<comp id="470" class="1005" name="acc_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="21" slack="0"/>
<pin id="472" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="478" class="1005" name="k_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="485" class="1005" name="zext_ln30_cast_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="2"/>
<pin id="487" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30_cast "/>
</bind>
</comp>

<comp id="490" class="1005" name="k_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="2"/>
<pin id="492" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp_ln35_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="501" class="1005" name="image_1d_idx_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="1"/>
<pin id="503" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_1d_idx "/>
</bind>
</comp>

<comp id="507" class="1005" name="trunc_ln44_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="2"/>
<pin id="509" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="512" class="1005" name="image_in_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="1"/>
<pin id="514" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="sub_ln39_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="2"/>
<pin id="519" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln39 "/>
</bind>
</comp>

<comp id="522" class="1005" name="trunc_ln40_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="1"/>
<pin id="524" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln44_4_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="2"/>
<pin id="529" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln44_4 "/>
</bind>
</comp>

<comp id="532" class="1005" name="image_in_addr_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="1"/>
<pin id="534" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="weights_addr_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="trunc_ln44_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="3"/>
<pin id="544" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln44_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="trunc_ln44_2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="2"/>
<pin id="549" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln44_2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="image_in_addr_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="1"/>
<pin id="554" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="weights_addr_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="1"/>
<pin id="559" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_1 "/>
</bind>
</comp>

<comp id="562" class="1005" name="weights_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="1"/>
<pin id="564" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="weights_load_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="3"/>
<pin id="569" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="weights_load_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="trunc_ln44_5_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln44_5 "/>
</bind>
</comp>

<comp id="577" class="1005" name="trunc_ln44_3_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="2"/>
<pin id="579" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln44_3 "/>
</bind>
</comp>

<comp id="582" class="1005" name="sext_ln44_3_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="1"/>
<pin id="584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln44_3 "/>
</bind>
</comp>

<comp id="587" class="1005" name="zext_ln44_7_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="1"/>
<pin id="589" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44_7 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sext_ln44_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="1"/>
<pin id="594" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln44 "/>
</bind>
</comp>

<comp id="597" class="1005" name="zext_ln42_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="1"/>
<pin id="599" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="602" class="1005" name="sext_ln42_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="17" slack="1"/>
<pin id="604" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln42 "/>
</bind>
</comp>

<comp id="607" class="1005" name="sext_ln44_5_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="18" slack="1"/>
<pin id="609" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln44_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="76" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="172"><net_src comp="118" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="139" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="86" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="98" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="226"><net_src comp="214" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="231" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="241" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="262" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="267" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="285"><net_src comp="262" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="169" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="317" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="340"><net_src comp="317" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="169" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="366" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="169" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="173" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="173" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="447"><net_src comp="200" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="92" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="441" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="451"><net_src comp="441" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="457"><net_src comp="391" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="387" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="413" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="460"><net_src comp="452" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="466"><net_src comp="398" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="394" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="417" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="469"><net_src comp="461" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="473"><net_src comp="78" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="481"><net_src comp="82" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="488"><net_src comp="177" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="493"><net_src comp="191" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="500"><net_src comp="194" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="441" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="510"><net_src comp="228" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="515"><net_src comp="111" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="520"><net_src comp="241" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="525"><net_src comp="247" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="530"><net_src comp="282" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="535"><net_src comp="124" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="540"><net_src comp="132" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="545"><net_src comp="303" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="550"><net_src comp="337" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="555"><net_src comp="145" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="560"><net_src comp="153" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="565"><net_src comp="161" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="570"><net_src comp="139" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="575"><net_src comp="362" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="580"><net_src comp="383" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="585"><net_src comp="387" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="590"><net_src comp="391" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="595"><net_src comp="394" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="600"><net_src comp="398" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="605"><net_src comp="413" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="610"><net_src comp="417" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="461" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_1_out | {9 }
 - Input state : 
	Port: axil_conv2D_Pipeline_loop_k : empty | {1 }
	Port: axil_conv2D_Pipeline_loop_k : i | {1 }
	Port: axil_conv2D_Pipeline_loop_k : zext_ln30 | {1 }
	Port: axil_conv2D_Pipeline_loop_k : image_in | {4 5 6 7 }
	Port: axil_conv2D_Pipeline_loop_k : weights | {5 6 7 8 }
  - Chain level:
	State 1
		store_ln35 : 1
		k_1 : 1
		icmp_ln35 : 2
		br_ln35 : 3
		zext_ln40_1 : 2
		add_ln40 : 3
		zext_ln40_2 : 4
		mul_ln40 : 5
	State 2
	State 3
		image_1d_idx : 1
		store_ln35 : 1
	State 4
		lshr_ln1 : 1
		zext_ln44 : 2
		trunc_ln44 : 1
		image_in_addr : 3
		image_in_load : 4
	State 5
		sub_ln39 : 1
		trunc_ln40 : 2
		add_ln42_2 : 2
		zext_ln42_2 : 3
		lshr_ln44_4 : 1
		zext_ln44_5 : 2
		trunc_ln44_4 : 1
		image_in_addr_2 : 3
		image_in_load_2 : 4
		weights_addr_2 : 4
		weights_load_2 : 5
	State 6
		zext_ln44_1 : 1
		lshr_ln44 : 2
		trunc_ln44_1 : 3
		zext_ln42_1 : 1
		lshr_ln44_2 : 1
		zext_ln44_2 : 2
		trunc_ln44_2 : 1
		image_in_addr_1 : 3
		image_in_load_1 : 4
		weights_addr_1 : 2
		weights_load_1 : 3
	State 7
		weights_addr : 1
		weights_load : 2
		zext_ln44_6 : 1
		lshr_ln44_3 : 2
		trunc_ln44_5 : 3
	State 8
		zext_ln44_3 : 1
		lshr_ln44_1 : 2
		trunc_ln44_3 : 3
		mul_ln44_2 : 1
	State 9
		mul_ln44 : 1
		write_ln0 : 1
	State 10
		mul_ln44_1 : 1
		sext_ln42 : 2
		sext_ln44_4 : 1
		add_ln44 : 3
	State 11
		sext_ln44_2 : 1
		sext_ln44_5 : 1
		add_ln44_1 : 2
	State 12
		sext_ln44_6 : 1
		acc_1 : 2
		store_ln31 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      lshr_ln44_fu_297     |    0    |    0    |   100   |
|   lshr   |     lshr_ln44_3_fu_356    |    0    |    0    |   100   |
|          |     lshr_ln44_1_fu_377    |    0    |    0    |   100   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln35_fu_204      |    0    |    0    |    10   |
|          |     add_ln42_2_fu_251     |    0    |    0    |    13   |
|    add   |   image_1d_idx_2_fu_262   |    0    |    0    |    14   |
|          |      add_ln42_fu_307      |    0    |    0    |    11   |
|          |   image_1d_idx_1_fu_317   |    0    |    0    |    14   |
|          |        acc_1_fu_426       |    0    |    0    |    28   |
|----------|---------------------------|---------|---------|---------|
|    mul   |     mul_ln44_1_fu_407     |    0    |    0    |    41   |
|----------|---------------------------|---------|---------|---------|
|    sub   |      sub_ln39_fu_241      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln35_fu_194     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_452        |    1    |    0    |    0    |
|          |         grp_fu_461        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| addmuladd|         grp_fu_441        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | zext_ln30_read_read_fu_86 |    0    |    0    |    0    |
|   read   |     i_read_read_fu_92     |    0    |    0    |    0    |
|          |       tmp_read_fu_98      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_104  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   zext_ln30_cast_fu_177   |    0    |    0    |    0    |
|          |     zext_ln40_1_fu_200    |    0    |    0    |    0    |
|          |      zext_ln44_fu_223     |    0    |    0    |    0    |
|          |      zext_ln35_fu_231     |    0    |    0    |    0    |
|          |     zext_ln42_2_fu_257    |    0    |    0    |    0    |
|          |     zext_ln44_5_fu_277    |    0    |    0    |    0    |
|          |     zext_ln44_1_fu_293    |    0    |    0    |    0    |
|   zext   |     zext_ln42_1_fu_312    |    0    |    0    |    0    |
|          |     zext_ln44_2_fu_332    |    0    |    0    |    0    |
|          |      zext_ln40_fu_341     |    0    |    0    |    0    |
|          |     zext_ln44_6_fu_352    |    0    |    0    |    0    |
|          |     zext_ln44_3_fu_373    |    0    |    0    |    0    |
|          |     zext_ln44_7_fu_391    |    0    |    0    |    0    |
|          |      zext_ln42_fu_398     |    0    |    0    |    0    |
|          |     zext_ln44_4_fu_404    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      lshr_ln1_fu_214      |    0    |    0    |    0    |
|partselect|     lshr_ln44_4_fu_267    |    0    |    0    |    0    |
|          |     lshr_ln44_2_fu_322    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln44_fu_228     |    0    |    0    |    0    |
|          |     trunc_ln40_fu_247     |    0    |    0    |    0    |
|          |    trunc_ln44_4_fu_282    |    0    |    0    |    0    |
|   trunc  |    trunc_ln44_1_fu_303    |    0    |    0    |    0    |
|          |    trunc_ln44_2_fu_337    |    0    |    0    |    0    |
|          |    trunc_ln44_5_fu_362    |    0    |    0    |    0    |
|          |    trunc_ln44_3_fu_383    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        p_shl_fu_234       |    0    |    0    |    0    |
|bitconcatenate|       shl_ln1_fu_286      |    0    |    0    |    0    |
|          |     shl_ln44_2_fu_345     |    0    |    0    |    0    |
|          |     shl_ln44_1_fu_366     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln44_3_fu_387    |    0    |    0    |    0    |
|          |      sext_ln44_fu_394     |    0    |    0    |    0    |
|   sext   |     sext_ln44_1_fu_401    |    0    |    0    |    0    |
|          |      sext_ln42_fu_413     |    0    |    0    |    0    |
|          |     sext_ln44_5_fu_417    |    0    |    0    |    0    |
|          |     sext_ln44_6_fu_423    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    3    |    0    |   454   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      acc_reg_470      |   21   |
|   icmp_ln35_reg_497   |    1   |
|  image_1d_idx_reg_501 |   13   |
|image_in_addr_1_reg_552|   11   |
|image_in_addr_2_reg_532|   11   |
| image_in_addr_reg_512 |   11   |
|      k_1_reg_490      |    2   |
|       k_reg_478       |    2   |
|        reg_169        |   32   |
|        reg_173        |    8   |
|   sext_ln42_reg_602   |   17   |
|  sext_ln44_3_reg_582  |   16   |
|  sext_ln44_5_reg_607  |   18   |
|   sext_ln44_reg_592   |   16   |
|    sub_ln39_reg_517   |    4   |
|   trunc_ln40_reg_522  |    3   |
|  trunc_ln44_1_reg_542 |    8   |
|  trunc_ln44_2_reg_547 |    2   |
|  trunc_ln44_3_reg_577 |    8   |
|  trunc_ln44_4_reg_527 |    2   |
|  trunc_ln44_5_reg_572 |    8   |
|   trunc_ln44_reg_507  |    2   |
| weights_addr_1_reg_557|    4   |
| weights_addr_2_reg_537|    4   |
|  weights_addr_reg_562 |    4   |
| weights_load_1_reg_567|    8   |
| zext_ln30_cast_reg_485|   13   |
|   zext_ln42_reg_597   |   16   |
|  zext_ln44_7_reg_587  |   16   |
+-----------------------+--------+
|         Total         |   281  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_118 |  p0  |   6  |  11  |   66   ||    0    ||    31   |
| grp_access_fu_139 |  p0  |   6  |   4  |   24   ||    0    ||    31   |
|     grp_fu_441    |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_452    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_452    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_461    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_461    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   184  ||  12.309 ||    0    ||   117   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   454  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    0   |   117  |
|  Register |    -   |    -   |   281  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |   281  |   571  |
+-----------+--------+--------+--------+--------+
