V 000050 52 713           1222927120282 STRUCTURE
3_______
58
STRUCTURE
1
11
std
.
.
1
1
5
~std_logic_vector{0~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~0~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
0
0
1
1
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000035 11 300 1222927120248 acc1
E ACC1 VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P B0 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P L _in std_logic = 'U'
P ADD _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic = 'U'
P CO _out std_logic = 'U'
X ACC1
V 000035 11 356 1222927120248 acc1
#VLB_VERSION 58
#INFO
ACC1
E 1222927120248
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 55 1 . 16
B0 1 29 163 1 . 17
D0 2 29 271 1 . 18
L 3 29 379 1 . 19
ADD 4 29 487 1 . 20
CE 5 29 595 1 . 21
C 6 29 703 1 . 22
R 7 29 811 1 . 23
Q0 8 29 919 1 . 24
CO 9 29 1027 1 . 25
#SPECIFICATION 
#END
V 000024 54 1132 0 acc1
12
1
12
00000014
1
./src/ACC1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 767           1222927120657 STRUCTURE
3_______
58
STRUCTURE
1
12
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000036 11 398 1222927120640 acc2b
E ACC2B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P B _in std_logic_vector[1:0] = (others => 'U')
P D _in std_logic_vector[1:0] = (others => 'U')
P L _in std_logic = 'U'
P ADD _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[1:0] = (others => 'U')
P CO _out std_logic = 'U'
P OFL _out std_logic = 'U'
X ACC2B
V 000036 11 679 1222927120640 acc2b
#VLB_VERSION 58
#INFO
ACC2B
E 1222927120640
17
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 56 1 . 16
~std_logic_vector{1~downto~0}~12 1 5 163 1 . 17
~NATURAL~range~1~downto~0~12 2 5 383 1 . 17
B 3 29 577 1 . 17
~std_logic_vector{1~downto~0}~122 4 5 816 1 . 18
~NATURAL~range~1~downto~0~121 5 5 1036 1 . 18
D 6 29 1230 1 . 18
L 7 29 1470 1 . 19
ADD 8 29 1578 1 . 20
CE 9 29 1686 1 . 21
C 10 29 1794 1 . 22
R 11 29 1903 1 . 23
~std_logic_vector{1~downto~0}~124 12 5 2011 1 . 24
~NATURAL~range~1~downto~0~123 13 5 2233 1 . 24
Q 14 29 2428 1 . 24
CO 15 29 2671 1 . 25
OFL 16 29 2780 1 . 26
#SPECIFICATION 
#END
V 000025 54 2888 0 acc2b
12
1
12
00000014
1
./src/ACC2B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 12 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 8
8
68
0
1
12 ~ ~ 12 2
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 1245          1222927120705 STRUCTURE
5_______
58
STRUCTURE
1
17
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
B
1
3
13 ~ ~ 2 0
31
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
D
1
3
13 ~ ~ 3 1
31
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
Q_int
1
3
13 ~ ~ 4 2
32
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000036 11 405 1222927120702 acc2s
E ACC2S VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P L _in std_logic = 'U'
P ADD _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q1 _out std_logic = 'U'
P Q0 _out std_logic = 'U'
P CO _out std_logic = 'U'
P OFL _out std_logic = 'U'
X ACC2S
V 000036 11 446 1222927120702 acc2s
#VLB_VERSION 58
#INFO
ACC2S
E 1222927120702
14
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 56 1 . 16
B1 1 29 164 1 . 17
B0 2 29 272 1 . 17
D1 3 29 380 1 . 18
D0 4 29 488 1 . 18
L 5 29 596 1 . 19
ADD 6 29 704 1 . 20
CE 7 29 812 1 . 21
C 8 29 920 1 . 22
R 9 29 1028 1 . 23
Q1 10 29 1136 1 . 24
Q0 11 29 1247 1 . 24
CO 12 29 1358 1 . 25
OFL 13 29 1469 1 . 26
#SPECIFICATION 
#END
V 000025 54 1577 0 acc2s
12
1
12
00000014
1
./src/ACC2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 767           1222927120737 STRUCTURE
3_______
58
STRUCTURE
1
12
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
31
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000036 11 398 1222927120734 acc4b
E ACC4B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P B _in std_logic_vector[3:0] = (others => 'U')
P D _in std_logic_vector[3:0] = (others => 'U')
P L _in std_logic = 'U'
P ADD _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[3:0] = (others => 'U')
P CO _out std_logic = 'U'
P OFL _out std_logic = 'U'
X ACC4B
V 000036 11 679 1222927120734 acc4b
#VLB_VERSION 58
#INFO
ACC4B
E 1222927120734
17
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 56 1 . 16
~std_logic_vector{3~downto~0}~12 1 5 163 1 . 17
~NATURAL~range~3~downto~0~12 2 5 383 1 . 17
B 3 29 577 1 . 17
~std_logic_vector{3~downto~0}~122 4 5 816 1 . 18
~NATURAL~range~3~downto~0~121 5 5 1036 1 . 18
D 6 29 1230 1 . 18
L 7 29 1470 1 . 19
ADD 8 29 1578 1 . 20
CE 9 29 1686 1 . 21
C 10 29 1794 1 . 22
R 11 29 1903 1 . 23
~std_logic_vector{3~downto~0}~124 12 5 2011 1 . 24
~NATURAL~range~3~downto~0~123 13 5 2233 1 . 24
Q 14 29 2428 1 . 24
CO 15 29 2671 1 . 25
OFL 16 29 2780 1 . 26
#SPECIFICATION 
#END
V 000025 54 2888 0 acc4b
12
1
12
00000014
1
./src/ACC4B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 12 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 8
8
68
0
1
12 ~ ~ 12 2
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 1245          1222927120767 STRUCTURE
5_______
58
STRUCTURE
1
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
B
1
3
13 ~ ~ 2 0
31
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
D
1
3
13 ~ ~ 3 1
31
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
Q_int
1
3
13 ~ ~ 4 2
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000036 11 557 1222927120764 acc4s
E ACC4S VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P L _in std_logic = 'U'
P ADD _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q3 _out std_logic = 'U'
P Q2 _out std_logic = 'U'
P Q1 _out std_logic = 'U'
P Q0 _out std_logic = 'U'
P CO _out std_logic = 'U'
P OFL _out std_logic = 'U'
X ACC4S
V 000036 11 578 1222927120764 acc4s
#VLB_VERSION 58
#INFO
ACC4S
E 1222927120764
20
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 56 1 . 16
B3 1 29 164 1 . 17
B2 2 29 272 1 . 17
B1 3 29 380 1 . 17
B0 4 29 488 1 . 17
D3 5 29 596 1 . 18
D2 6 29 704 1 . 18
D1 7 29 812 1 . 18
D0 8 29 920 1 . 18
L 9 29 1028 1 . 19
ADD 10 29 1136 1 . 20
CE 11 29 1247 1 . 21
C 12 29 1358 1 . 22
R 13 29 1469 1 . 23
Q3 14 29 1580 1 . 24
Q2 15 29 1691 1 . 24
Q1 16 29 1802 1 . 24
Q0 17 29 1913 1 . 24
CO 18 29 2024 1 . 25
OFL 19 29 2135 1 . 26
#SPECIFICATION 
#END
V 000025 54 2243 0 acc4s
12
1
12
00000014
1
./src/ACC4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 767           1222927120784 STRUCTURE
3_______
58
STRUCTURE
1
12
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000036 11 398 1222927120781 acc8b
E ACC8B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P B _in std_logic_vector[7:0] = (others => 'U')
P D _in std_logic_vector[7:0] = (others => 'U')
P L _in std_logic = 'U'
P ADD _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[7:0] = (others => 'U')
P CO _out std_logic = 'U'
P OFL _out std_logic = 'U'
X ACC8B
V 000036 11 679 1222927120781 acc8b
#VLB_VERSION 58
#INFO
ACC8B
E 1222927120781
17
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 56 1 . 16
~std_logic_vector{7~downto~0}~12 1 5 163 1 . 17
~NATURAL~range~7~downto~0~12 2 5 383 1 . 17
B 3 29 577 1 . 17
~std_logic_vector{7~downto~0}~122 4 5 816 1 . 18
~NATURAL~range~7~downto~0~121 5 5 1036 1 . 18
D 6 29 1230 1 . 18
L 7 29 1470 1 . 19
ADD 8 29 1578 1 . 20
CE 9 29 1686 1 . 21
C 10 29 1794 1 . 22
R 11 29 1903 1 . 23
~std_logic_vector{7~downto~0}~124 12 5 2011 1 . 24
~NATURAL~range~7~downto~0~123 13 5 2233 1 . 24
Q 14 29 2428 1 . 24
CO 15 29 2671 1 . 25
OFL 16 29 2780 1 . 26
#SPECIFICATION 
#END
V 000025 54 2888 0 acc8b
12
1
12
00000014
1
./src/ACC8B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 12 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 8
8
68
0
1
12 ~ ~ 12 2
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 772           1222927120815 STRUCTURE
3_______
58
STRUCTURE
1
12
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
31
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 403 1222927120812 acc16b
E ACC16B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P B _in std_logic_vector[15:0] = (others => 'U')
P D _in std_logic_vector[15:0] = (others => 'U')
P L _in std_logic = 'U'
P ADD _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[15:0] = (others => 'U')
P CO _out std_logic = 'U'
P OFL _out std_logic = 'U'
X ACC16B
V 000037 11 686 1222927120812 acc16b
#VLB_VERSION 58
#INFO
ACC16B
E 1222927120812
17
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 57 1 . 16
~std_logic_vector{15~downto~0}~12 1 5 164 1 . 17
~NATURAL~range~15~downto~0~12 2 5 385 1 . 17
B 3 29 580 1 . 17
~std_logic_vector{15~downto~0}~122 4 5 820 1 . 18
~NATURAL~range~15~downto~0~121 5 5 1041 1 . 18
D 6 29 1236 1 . 18
L 7 29 1477 1 . 19
ADD 8 29 1585 1 . 20
CE 9 29 1693 1 . 21
C 10 29 1801 1 . 22
R 11 29 1910 1 . 23
~std_logic_vector{15~downto~0}~124 12 5 2018 1 . 24
~NATURAL~range~15~downto~0~123 13 5 2241 1 . 24
Q 14 29 2437 1 . 24
CO 15 29 2681 1 . 25
OFL 16 29 2790 1 . 26
#SPECIFICATION 
#END
V 000026 54 2898 0 acc16b
12
1
12
00000014
1
./src/ACC16B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 12 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 8
8
68
0
1
12 ~ ~ 12 2
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 772           1222927120845 STRUCTURE
3_______
58
STRUCTURE
1
12
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
31
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 403 1222927120842 acc32b
E ACC32B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P B _in std_logic_vector[31:0] = (others => 'U')
P D _in std_logic_vector[31:0] = (others => 'U')
P L _in std_logic = 'U'
P ADD _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[31:0] = (others => 'U')
P CO _out std_logic = 'U'
P OFL _out std_logic = 'U'
X ACC32B
V 000037 11 686 1222927120842 acc32b
#VLB_VERSION 58
#INFO
ACC32B
E 1222927120842
17
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 57 1 . 16
~std_logic_vector{31~downto~0}~12 1 5 164 1 . 17
~NATURAL~range~31~downto~0~12 2 5 385 1 . 17
B 3 29 580 1 . 17
~std_logic_vector{31~downto~0}~122 4 5 820 1 . 18
~NATURAL~range~31~downto~0~121 5 5 1041 1 . 18
D 6 29 1236 1 . 18
L 7 29 1477 1 . 19
ADD 8 29 1585 1 . 20
CE 9 29 1693 1 . 21
C 10 29 1801 1 . 22
R 11 29 1910 1 . 23
~std_logic_vector{31~downto~0}~124 12 5 2018 1 . 24
~NATURAL~range~31~downto~0~123 13 5 2241 1 . 24
Q 14 29 2437 1 . 24
CO 15 29 2681 1 . 25
OFL 16 29 2790 1 . 26
#SPECIFICATION 
#END
V 000026 54 2898 0 acc32b
12
1
12
00000014
1
./src/ACC32B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 12 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 8
8
68
0
1
12 ~ ~ 12 2
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000046 52 630           1222927120862 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{3~downto~1}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4607182418800017408
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~1~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4607182418800017408
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
TEMP
1
3
13 ~ ~ 2 0
30
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000035 11 165 1222927120859 add1
E ADD1 VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P CI _in std_logic = 'U'
P S0 _out std_logic
P CO _out std_logic
X ADD1
V 000035 11 230 1222927120859 add1
#VLB_VERSION 58
#INFO
ADD1
E 1222927120859
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
A0 0 29 55 1 . 20
B0 1 29 163 1 . 20
CI 2 29 271 1 . 20
S0 3 29 379 1 . 21
CO 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 add1
12
1
12
00000019
1
./src/ADD1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 750           1222927120893 behav
5_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
36
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
36
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
36
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
36
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
S_temp
1
3
13 ~ ~ 4 2
36
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 223 1222927120890 add2b
E ADD2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = "UU"
P B _in std_logic_vector[1:0] = "UU"
P CI _in std_logic = 'U'
P S _out std_logic_vector[1:0]
P CO _out std_logic
P OFL _out std_logic
X ADD2B
V 000036 11 471 1222927120890 add2b
#VLB_VERSION 58
#INFO
ADD2B
E 1222927120890
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~122 0 5 55 1 . 23
~NATURAL~range~1~downto~0~121 1 5 275 1 . 23
A 2 29 469 1 . 23
B 3 29 560 1 . 23
CI 4 29 651 1 . 24
~std_logic_vector{1~downto~0}~124 5 5 758 1 . 25
~NATURAL~range~1~downto~0~123 6 5 978 1 . 25
S 7 29 1172 1 . 25
CO 8 29 1246 1 . 26
OFL 9 29 1336 1 . 26
#SPECIFICATION 
#END
V 000025 54 1423 0 add2b
12
1
12
00000021
1
./src/ADD2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 738           1222927120909 behav
5_______
58
behav
0
12
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
32
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
32
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
S
1
3
13 ~ ~ 4 2
32
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 258 1222927120906 add2s
E ADD2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P CI _in std_logic = 'U'
P S0 _out std_logic
P S1 _out std_logic
P CO _out std_logic
P OFL _out std_logic
X ADD2S
V 000036 11 338 1222927120906 add2s
#VLB_VERSION 58
#INFO
ADD2S
E 1222927120906
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 56 1 . 22
A1 1 29 164 1 . 22
B0 2 29 272 1 . 22
B1 3 29 380 1 . 22
CI 4 29 488 1 . 22
S0 5 29 596 1 . 23
S1 6 29 686 1 . 23
CO 7 29 776 1 . 23
OFL 8 29 866 1 . 23
#SPECIFICATION 
#END
V 000024 54 953 0 add2s
12
1
12
00000021
1
./src/ADD2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 745           1222927120940 behav
5_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
33
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
33
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
Y
1
3
13 ~ ~ 4 2
33
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 227 1222927120937 add4b
E ADD4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = "UUUU"
P B _in std_logic_vector[3:0] = "UUUU"
P CI _in std_logic = 'U'
P S _out std_logic_vector[3:0]
P CO _out std_logic
P OFL _out std_logic
X ADD4B
V 000036 11 471 1222927120937 add4b
#VLB_VERSION 58
#INFO
ADD4B
E 1222927120937
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~122 0 5 55 1 . 21
~NATURAL~range~3~downto~0~121 1 5 275 1 . 21
A 2 29 469 1 . 21
B 3 29 562 1 . 21
CI 4 29 655 1 . 22
~std_logic_vector{3~downto~0}~124 5 5 762 1 . 23
~NATURAL~range~3~downto~0~123 6 5 982 1 . 23
S 7 29 1176 1 . 23
CO 8 29 1250 1 . 24
OFL 9 29 1340 1 . 24
#SPECIFICATION 
#END
V 000025 54 1427 0 add4b
12
1
12
00000020
1
./src/ADD4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 739           1222927120955 behav
5_______
58
behav
0
18
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
33
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
33
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
Y
1
3
13 ~ ~ 4 2
33
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 398 1222927120952 add4s
E ADD4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P CI _in std_logic = 'U'
P S0 _out std_logic
P S1 _out std_logic
P S2 _out std_logic
P S3 _out std_logic
P CO _out std_logic
P OFL _out std_logic
X ADD4S
V 000036 11 470 1222927120952 add4s
#VLB_VERSION 58
#INFO
ADD4S
E 1222927120952
15
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 56 1 . 22
A1 1 29 164 1 . 22
A2 2 29 272 1 . 22
A3 3 29 380 1 . 22
B0 4 29 488 1 . 22
B1 5 29 596 1 . 22
B2 6 29 704 1 . 23
B3 7 29 812 1 . 23
CI 8 29 920 1 . 23
S0 9 29 1028 1 . 24
S1 10 29 1118 1 . 24
S2 11 29 1211 1 . 24
S3 12 29 1304 1 . 24
CO 13 29 1397 1 . 24
OFL 14 29 1490 1 . 24
#SPECIFICATION 
#END
V 000025 54 1580 0 add4s
12
1
12
00000021
1
./src/ADD4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1243          1222927120987 behav
5_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 0 0
33
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
33
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
Y
1
3
13 ~ ~ 4 2
33
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000036 11 245 1222927120984 add8b
E ADD8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P CI _in std_logic = 'U'
P S _out std_logic_vector[7:0]
P CO _out std_logic
P OFL _out std_logic
X ADD8B
V 000036 11 473 1222927120984 add8b
#VLB_VERSION 58
#INFO
ADD8B
E 1222927120984
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~122 0 5 55 1 . 21
~NATURAL~range~7~downto~0~121 1 5 275 1 . 21
A 2 29 469 1 . 21
B 3 29 709 1 . 21
CI 4 29 949 1 . 22
~std_logic_vector{7~downto~0}~124 5 5 1056 1 . 23
~NATURAL~range~7~downto~0~123 6 5 1276 1 . 23
S 7 29 1470 1 . 23
CO 8 29 1544 1 . 24
OFL 9 29 1634 1 . 24
#SPECIFICATION 
#END
V 000025 54 1721 0 add8b
12
1
12
00000020
1
./src/ADD8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1250          1222927121002 behav
5_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 0 0
33
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
33
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
Y
1
3
13 ~ ~ 4 2
33
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 250 1222927120999 add16b
E ADD16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P CI _in std_logic = 'U'
P S _out std_logic_vector[15:0]
P CO _out std_logic
P OFL _out std_logic
X ADD16B
V 000037 11 478 1222927120999 add16b
#VLB_VERSION 58
#INFO
ADD16B
E 1222927120999
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~122 0 5 56 1 . 21
~NATURAL~range~15~downto~0~121 1 5 277 1 . 21
A 2 29 472 1 . 21
B 3 29 713 1 . 21
CI 4 29 954 1 . 22
~std_logic_vector{15~downto~0}~124 5 5 1061 1 . 23
~NATURAL~range~15~downto~0~123 6 5 1282 1 . 23
S 7 29 1477 1 . 23
CO 8 29 1551 1 . 24
OFL 9 29 1641 1 . 24
#SPECIFICATION 
#END
V 000026 54 1728 0 add16b
12
1
12
00000020
1
./src/ADD16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 749           1222927121032 behav
5_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{32~downto~0}~13
513
5
13 ~ ~ 0 0
35
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~32~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
35
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
35
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
Y
1
3
13 ~ ~ 4 2
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 208 1222927121015 add32b
E ADD32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P CI _in std_logic
P S _out std_logic_vector[31:0]
P CO _out std_logic
P OFL _out std_logic
X ADD32B
V 000037 11 577 1222927121015 add32b
#VLB_VERSION 58
#INFO
ADD32B
E 1222927121015
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 56 1 . 21
~NATURAL~range~31~downto~0~12 1 5 277 1 . 21
A 2 29 472 1 . 21
~std_logic_vector{31~downto~0}~122 3 5 545 1 . 22
~NATURAL~range~31~downto~0~121 4 5 766 1 . 22
B 5 29 961 1 . 22
CI 6 29 1035 1 . 23
~std_logic_vector{31~downto~0}~124 7 5 1124 1 . 24
~NATURAL~range~31~downto~0~123 8 5 1345 1 . 24
S 9 29 1540 1 . 24
CO 10 29 1614 1 . 25
OFL 11 29 1705 1 . 26
#SPECIFICATION 
#END
V 000026 54 1793 0 add32b
12
1
12
00000020
1
./src/ADD32B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 750           1222927121049 behav
5_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
36
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
36
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
36
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
36
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
S_temp
1
3
13 ~ ~ 4 2
36
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 204 1222927121046 addf2b
E ADDF2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = "UU"
P B _in std_logic_vector[1:0] = "UU"
P CI _in std_logic = 'U'
P S _out std_logic_vector[1:0]
P CO _out std_logic
X ADDF2B
V 000037 11 449 1222927121046 addf2b
#VLB_VERSION 58
#INFO
ADDF2B
E 1222927121046
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~122 0 5 56 1 . 23
~NATURAL~range~1~downto~0~121 1 5 276 1 . 23
A 2 29 470 1 . 23
B 3 29 561 1 . 23
CI 4 29 652 1 . 24
~std_logic_vector{1~downto~0}~124 5 5 759 1 . 25
~NATURAL~range~1~downto~0~123 6 5 979 1 . 25
S 7 29 1173 1 . 25
CO 8 29 1247 1 . 26
#SPECIFICATION 
#END
V 000026 54 1334 0 addf2b
12
1
12
00000021
1
./src/ADDF2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 737           1222927121065 behav
5_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
32
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
32
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
S
1
3
13 ~ ~ 4 2
32
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 239 1222927121062 addf2s
E ADDF2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P CI _in std_logic = 'U'
P S0 _out std_logic
P S1 _out std_logic
P CO _out std_logic
X ADDF2S
V 000037 11 318 1222927121062 addf2s
#VLB_VERSION 58
#INFO
ADDF2S
E 1222927121062
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 22
A1 1 29 165 1 . 22
B0 2 29 273 1 . 22
B1 3 29 381 1 . 22
CI 4 29 489 1 . 22
S0 5 29 597 1 . 23
S1 6 29 687 1 . 23
CO 7 29 777 1 . 23
#SPECIFICATION 
#END
V 000025 54 864 0 addf2s
12
1
12
00000021
1
./src/ADDF2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 745           1222927121096 behav
5_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
33
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
33
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
33
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
Y
1
3
13 ~ ~ 4 2
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 208 1222927121093 addf4b
E ADDF4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = "UUUU"
P B _in std_logic_vector[3:0] = "UUUU"
P CI _in std_logic = 'U'
P S _out std_logic_vector[3:0]
P CO _out std_logic
X ADDF4B
V 000037 11 449 1222927121093 addf4b
#VLB_VERSION 58
#INFO
ADDF4B
E 1222927121093
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~122 0 5 56 1 . 21
~NATURAL~range~3~downto~0~121 1 5 276 1 . 21
A 2 29 470 1 . 21
B 3 29 563 1 . 21
CI 4 29 656 1 . 22
~std_logic_vector{3~downto~0}~124 5 5 763 1 . 23
~NATURAL~range~3~downto~0~123 6 5 983 1 . 23
S 7 29 1177 1 . 23
CO 8 29 1251 1 . 24
#SPECIFICATION 
#END
V 000026 54 1338 0 addf4b
12
1
12
00000020
1
./src/ADDF4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 739           1222927121112 behav
5_______
58
behav
0
17
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
33
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
33
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
Y
1
3
13 ~ ~ 4 2
33
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 379 1222927121109 addf4s
E ADDF4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P CI _in std_logic = 'U'
P S0 _out std_logic
P S1 _out std_logic
P S2 _out std_logic
P S3 _out std_logic
P CO _out std_logic
X ADDF4S
V 000037 11 448 1222927121109 addf4s
#VLB_VERSION 58
#INFO
ADDF4S
E 1222927121109
14
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 22
A1 1 29 165 1 . 22
A2 2 29 273 1 . 22
A3 3 29 381 1 . 22
B0 4 29 489 1 . 22
B1 5 29 597 1 . 22
B2 6 29 705 1 . 23
B3 7 29 813 1 . 23
CI 8 29 921 1 . 23
S0 9 29 1029 1 . 24
S1 10 29 1119 1 . 24
S2 11 29 1212 1 . 24
S3 12 29 1305 1 . 24
CO 13 29 1398 1 . 24
#SPECIFICATION 
#END
V 000026 54 1488 0 addf4s
12
1
12
00000021
1
./src/ADDF4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 745           1222927121143 behav
5_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 0 0
33
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
33
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
33
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
Y
1
3
13 ~ ~ 4 2
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 226 1222927121140 addf8b
E ADDF8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P CI _in std_logic = 'U'
P S _out std_logic_vector[7:0]
P CO _out std_logic
X ADDF8B
V 000037 11 451 1222927121140 addf8b
#VLB_VERSION 58
#INFO
ADDF8B
E 1222927121140
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~122 0 5 56 1 . 21
~NATURAL~range~7~downto~0~121 1 5 276 1 . 21
A 2 29 470 1 . 21
B 3 29 710 1 . 21
CI 4 29 950 1 . 22
~std_logic_vector{7~downto~0}~124 5 5 1057 1 . 23
~NATURAL~range~7~downto~0~123 6 5 1277 1 . 23
S 7 29 1471 1 . 23
CO 8 29 1545 1 . 24
#SPECIFICATION 
#END
V 000026 54 1632 0 addf8b
12
1
12
00000020
1
./src/ADDF8B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 749           1222927121159 behav
5_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 0 0
33
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
33
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
33
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
Y
1
3
13 ~ ~ 4 2
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 231 1222927121156 addf16b
E ADDF16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P CI _in std_logic = 'U'
P S _out std_logic_vector[15:0]
P CO _out std_logic
X ADDF16B
V 000038 11 456 1222927121156 addf16b
#VLB_VERSION 58
#INFO
ADDF16B
E 1222927121156
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~122 0 5 57 1 . 21
~NATURAL~range~15~downto~0~121 1 5 278 1 . 21
A 2 29 473 1 . 21
B 3 29 714 1 . 21
CI 4 29 955 1 . 22
~std_logic_vector{15~downto~0}~124 5 5 1062 1 . 23
~NATURAL~range~15~downto~0~123 6 5 1283 1 . 23
S 7 29 1478 1 . 23
CO 8 29 1552 1 . 24
#SPECIFICATION 
#END
V 000027 54 1639 0 addf16b
12
1
12
00000020
1
./src/ADDF16B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 749           1222927121188 behav
5_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{32~downto~0}~13
513
5
13 ~ ~ 0 0
33
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~32~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
33
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
33
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
Y
1
3
13 ~ ~ 4 2
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 231 1222927121171 addf32b
E ADDF32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P CI _in std_logic = 'U'
P S _out std_logic_vector[31:0]
P CO _out std_logic
X ADDF32B
V 000038 11 456 1222927121171 addf32b
#VLB_VERSION 58
#INFO
ADDF32B
E 1222927121171
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~122 0 5 57 1 . 21
~NATURAL~range~31~downto~0~121 1 5 278 1 . 21
A 2 29 473 1 . 21
B 3 29 714 1 . 21
CI 4 29 955 1 . 22
~std_logic_vector{31~downto~0}~124 5 5 1062 1 . 23
~NATURAL~range~31~downto~0~123 6 5 1283 1 . 23
S 7 29 1478 1 . 23
CO 8 29 1552 1 . 24
#SPECIFICATION 
#END
V 000027 54 1639 0 addf32b
12
1
12
00000020
1
./src/ADDF32B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121205 behav
0_______
58
behav
3
6
std
.
.
0
0
0
V 000038 11 230 1222927121202 addfr2b
E ADDFR2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = "UU"
P B _in std_logic_vector[1:0] = "UU"
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S _out std_logic_vector[1:0]
P CO _out std_logic
X ADDFR2B
V 000038 11 471 1222927121202 addfr2b
#VLB_VERSION 58
#INFO
ADDFR2B
E 1222927121202
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~122 0 5 57 1 . 23
~NATURAL~range~1~downto~0~121 1 5 277 1 . 23
A 2 29 471 1 . 23
B 3 29 562 1 . 23
CI 4 29 653 1 . 24
C 5 29 761 1 . 25
~std_logic_vector{1~downto~0}~124 6 5 868 1 . 26
~NATURAL~range~1~downto~0~123 7 5 1088 1 . 26
S 8 29 1282 1 . 26
CO 9 29 1356 1 . 27
#SPECIFICATION 
#END
V 000027 54 1443 0 addfr2b
12
1
12
00000021
1
./src/ADDFR2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121221 behav
0_______
58
behav
3
9
std
.
.
0
0
0
V 000038 11 265 1222927121218 addfr2s
E ADDFR2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S0 _out std_logic
P S1 _out std_logic
P CO _out std_logic
X ADDFR2S
V 000038 11 338 1222927121218 addfr2s
#VLB_VERSION 58
#INFO
ADDFR2S
E 1222927121218
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 22
A1 1 29 166 1 . 22
B0 2 29 274 1 . 22
B1 3 29 382 1 . 22
CI 4 29 490 1 . 22
C 5 29 598 1 . 23
S0 6 29 706 1 . 24
S1 7 29 796 1 . 24
CO 8 29 886 1 . 24
#SPECIFICATION 
#END
V 000026 54 973 0 addfr2s
12
1
12
00000021
1
./src/ADDFR2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121252 behav
0_______
58
behav
3
6
std
.
.
0
0
0
V 000038 11 234 1222927121249 addfr4b
E ADDFR4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = "UUUU"
P B _in std_logic_vector[3:0] = "UUUU"
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S _out std_logic_vector[3:0]
P CO _out std_logic
X ADDFR4B
V 000038 11 471 1222927121249 addfr4b
#VLB_VERSION 58
#INFO
ADDFR4B
E 1222927121249
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~122 0 5 57 1 . 21
~NATURAL~range~3~downto~0~121 1 5 277 1 . 21
A 2 29 471 1 . 21
B 3 29 564 1 . 21
CI 4 29 657 1 . 22
C 5 29 765 1 . 23
~std_logic_vector{3~downto~0}~124 6 5 872 1 . 24
~NATURAL~range~3~downto~0~123 7 5 1092 1 . 24
S 8 29 1286 1 . 24
CO 9 29 1360 1 . 25
#SPECIFICATION 
#END
V 000027 54 1447 0 addfr4b
12
1
12
00000020
1
./src/ADDFR4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927121268 behav
0_______
58
behav
3
15
std
.
.
0
0
0
V 000038 11 405 1222927121265 addfr4s
E ADDFR4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S0 _out std_logic
P S1 _out std_logic
P S2 _out std_logic
P S3 _out std_logic
P CO _out std_logic
X ADDFR4S
V 000038 11 470 1222927121265 addfr4s
#VLB_VERSION 58
#INFO
ADDFR4S
E 1222927121265
15
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 22
A1 1 29 166 1 . 22
A2 2 29 274 1 . 22
A3 3 29 382 1 . 22
B0 4 29 490 1 . 22
B1 5 29 598 1 . 22
B2 6 29 706 1 . 23
B3 7 29 814 1 . 23
CI 8 29 922 1 . 23
C 9 29 1030 1 . 24
S0 10 29 1138 1 . 25
S1 11 29 1231 1 . 25
S2 12 29 1324 1 . 25
S3 13 29 1417 1 . 25
CO 14 29 1510 1 . 25
#SPECIFICATION 
#END
V 000027 54 1600 0 addfr4s
12
1
12
00000021
1
./src/ADDFR4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121297 behav
0_______
58
behav
3
6
std
.
.
0
0
0
V 000038 11 252 1222927121281 addfr8b
E ADDFR8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S _out std_logic_vector[7:0]
P CO _out std_logic
X ADDFR8B
V 000038 11 473 1222927121281 addfr8b
#VLB_VERSION 58
#INFO
ADDFR8B
E 1222927121281
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~122 0 5 57 1 . 21
~NATURAL~range~7~downto~0~121 1 5 277 1 . 21
A 2 29 471 1 . 21
B 3 29 711 1 . 21
CI 4 29 951 1 . 22
C 5 29 1059 1 . 23
~std_logic_vector{7~downto~0}~124 6 5 1166 1 . 24
~NATURAL~range~7~downto~0~123 7 5 1386 1 . 24
S 8 29 1580 1 . 24
CO 9 29 1654 1 . 25
#SPECIFICATION 
#END
V 000027 54 1741 0 addfr8b
12
1
12
00000020
1
./src/ADDFR8B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121315 behav
0_______
58
behav
3
6
std
.
.
0
0
0
V 000039 11 257 1222927121312 addfr16b
E ADDFR16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S _out std_logic_vector[15:0]
P CO _out std_logic
X ADDFR16B
V 000039 11 478 1222927121312 addfr16b
#VLB_VERSION 58
#INFO
ADDFR16B
E 1222927121312
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~122 0 5 58 1 . 21
~NATURAL~range~15~downto~0~121 1 5 279 1 . 21
A 2 29 474 1 . 21
B 3 29 715 1 . 21
CI 4 29 956 1 . 22
C 5 29 1064 1 . 23
~std_logic_vector{15~downto~0}~124 6 5 1171 1 . 24
~NATURAL~range~15~downto~0~123 7 5 1392 1 . 24
S 8 29 1587 1 . 24
CO 9 29 1661 1 . 25
#SPECIFICATION 
#END
V 000028 54 1748 0 addfr16b
12
1
12
00000020
1
./src/ADDFR16B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121330 behav
0_______
58
behav
3
6
std
.
.
0
0
0
V 000039 11 257 1222927121327 addfr32b
E ADDFR32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S _out std_logic_vector[31:0]
P CO _out std_logic
X ADDFR32B
V 000039 11 478 1222927121327 addfr32b
#VLB_VERSION 58
#INFO
ADDFR32B
E 1222927121327
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~122 0 5 58 1 . 21
~NATURAL~range~31~downto~0~121 1 5 279 1 . 21
A 2 29 474 1 . 21
B 3 29 715 1 . 21
CI 4 29 956 1 . 22
C 5 29 1064 1 . 23
~std_logic_vector{31~downto~0}~124 6 5 1171 1 . 24
~NATURAL~range~31~downto~0~123 7 5 1392 1 . 24
S 8 29 1587 1 . 24
CO 9 29 1661 1 . 25
#SPECIFICATION 
#END
V 000028 54 1748 0 addfr32b
12
1
12
00000020
1
./src/ADDFR32B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121362 behav
0_______
58
behav
1
6
std
.
.
0
0
0
V 000036 11 191 1222927121359 addr1
E ADDR1 VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S0 _out std_logic
P CO _out std_logic
X ADDR1
V 000036 11 250 1222927121359 addr1
#VLB_VERSION 58
#INFO
ADDR1
E 1222927121359
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
A0 0 29 56 1 . 20
B0 1 29 164 1 . 20
CI 2 29 272 1 . 20
C 3 29 380 1 . 21
S0 4 29 488 1 . 22
CO 5 29 578 1 . 22
#SPECIFICATION 
#END
V 000024 54 665 0 addr1
12
1
12
00000019
1
./src/ADDR1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121377 behav
0_______
58
behav
3
7
std
.
.
0
0
0
V 000037 11 249 1222927121374 addr2b
E ADDR2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = "UU"
P B _in std_logic_vector[1:0] = "UU"
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S _out std_logic_vector[1:0]
P CO _out std_logic
P OFL _out std_logic
X ADDR2B
V 000037 11 493 1222927121374 addr2b
#VLB_VERSION 58
#INFO
ADDR2B
E 1222927121374
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~122 0 5 56 1 . 23
~NATURAL~range~1~downto~0~121 1 5 276 1 . 23
A 2 29 470 1 . 23
B 3 29 561 1 . 23
CI 4 29 652 1 . 24
C 5 29 760 1 . 25
~std_logic_vector{1~downto~0}~124 6 5 867 1 . 26
~NATURAL~range~1~downto~0~123 7 5 1087 1 . 26
S 8 29 1281 1 . 26
CO 9 29 1355 1 . 27
OFL 10 29 1445 1 . 27
#SPECIFICATION 
#END
V 000026 54 1533 0 addr2b
12
1
12
00000021
1
./src/ADDR2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927121393 behav
0_______
58
behav
3
10
std
.
.
0
0
0
V 000037 11 284 1222927121390 addr2s
E ADDR2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S0 _out std_logic
P S1 _out std_logic
P CO _out std_logic
P OFL _out std_logic
X ADDR2S
V 000037 11 359 1222927121390 addr2s
#VLB_VERSION 58
#INFO
ADDR2S
E 1222927121390
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 22
A1 1 29 165 1 . 22
B0 2 29 273 1 . 22
B1 3 29 381 1 . 22
CI 4 29 489 1 . 22
C 5 29 597 1 . 23
S0 6 29 705 1 . 24
S1 7 29 795 1 . 24
CO 8 29 885 1 . 24
OFL 9 29 975 1 . 24
#SPECIFICATION 
#END
V 000026 54 1062 0 addr2s
12
1
12
00000021
1
./src/ADDR2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121424 behav
0_______
58
behav
3
7
std
.
.
0
0
0
V 000037 11 253 1222927121421 addr4b
E ADDR4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = "UUUU"
P B _in std_logic_vector[3:0] = "UUUU"
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S _out std_logic_vector[3:0]
P CO _out std_logic
P OFL _out std_logic
X ADDR4B
V 000037 11 493 1222927121421 addr4b
#VLB_VERSION 58
#INFO
ADDR4B
E 1222927121421
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~122 0 5 56 1 . 21
~NATURAL~range~3~downto~0~121 1 5 276 1 . 21
A 2 29 470 1 . 21
B 3 29 563 1 . 21
CI 4 29 656 1 . 22
C 5 29 764 1 . 23
~std_logic_vector{3~downto~0}~124 6 5 871 1 . 24
~NATURAL~range~3~downto~0~123 7 5 1091 1 . 24
S 8 29 1285 1 . 24
CO 9 29 1359 1 . 25
OFL 10 29 1449 1 . 25
#SPECIFICATION 
#END
V 000026 54 1537 0 addr4b
12
1
12
00000020
1
./src/ADDR4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927121440 behav
0_______
58
behav
3
16
std
.
.
0
0
0
V 000037 11 424 1222927121437 addr4s
E ADDR4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S0 _out std_logic
P S1 _out std_logic
P S2 _out std_logic
P S3 _out std_logic
P CO _out std_logic
P OFL _out std_logic
X ADDR4S
V 000037 11 492 1222927121437 addr4s
#VLB_VERSION 58
#INFO
ADDR4S
E 1222927121437
16
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 22
A1 1 29 165 1 . 22
A2 2 29 273 1 . 22
A3 3 29 381 1 . 22
B0 4 29 489 1 . 22
B1 5 29 597 1 . 22
B2 6 29 705 1 . 23
B3 7 29 813 1 . 23
CI 8 29 921 1 . 23
C 9 29 1029 1 . 24
S0 10 29 1137 1 . 25
S1 11 29 1230 1 . 25
S2 12 29 1323 1 . 25
S3 13 29 1416 1 . 25
CO 14 29 1509 1 . 25
OFL 15 29 1602 1 . 25
#SPECIFICATION 
#END
V 000026 54 1692 0 addr4s
12
1
12
00000021
1
./src/ADDR4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121471 behav
0_______
58
behav
3
7
std
.
.
0
0
0
V 000037 11 271 1222927121468 addr8b
E ADDR8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P CI _in std_logic = 'U'
P C _in std_logic = 'U'
P S _out std_logic_vector[7:0]
P CO _out std_logic
P OFL _out std_logic
X ADDR8B
V 000037 11 495 1222927121468 addr8b
#VLB_VERSION 58
#INFO
ADDR8B
E 1222927121468
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~122 0 5 56 1 . 21
~NATURAL~range~7~downto~0~121 1 5 276 1 . 21
A 2 29 470 1 . 21
B 3 29 710 1 . 21
CI 4 29 950 1 . 22
C 5 29 1058 1 . 23
~std_logic_vector{7~downto~0}~124 6 5 1165 1 . 24
~NATURAL~range~7~downto~0~123 7 5 1385 1 . 24
S 8 29 1579 1 . 24
CO 9 29 1653 1 . 25
OFL 10 29 1743 1 . 25
#SPECIFICATION 
#END
V 000026 54 1831 0 addr8b
12
1
12
00000020
1
./src/ADDR8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121487 behav
0_______
58
behav
3
7
std
.
.
0
0
0
V 000038 11 234 1222927121484 addr16b
E ADDR16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P CI _in std_logic
P C _in std_logic = 'U'
P S _out std_logic_vector[15:0]
P CO _out std_logic
P OFL _out std_logic
X ADDR16B
V 000038 11 599 1222927121484 addr16b
#VLB_VERSION 58
#INFO
ADDR16B
E 1222927121484
13
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 57 1 . 21
~NATURAL~range~15~downto~0~12 1 5 278 1 . 21
A 2 29 473 1 . 21
~std_logic_vector{15~downto~0}~122 3 5 546 1 . 22
~NATURAL~range~15~downto~0~121 4 5 767 1 . 22
B 5 29 962 1 . 22
CI 6 29 1036 1 . 23
C 7 29 1126 1 . 24
~std_logic_vector{15~downto~0}~124 8 5 1233 1 . 25
~NATURAL~range~15~downto~0~123 9 5 1454 1 . 25
S 10 29 1649 1 . 25
CO 11 29 1724 1 . 26
OFL 12 29 1815 1 . 27
#SPECIFICATION 
#END
V 000027 54 1903 0 addr16b
12
1
12
00000020
1
./src/ADDR16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 8 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 4
4
68
0
1
12 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121502 behav
0_______
58
behav
3
7
std
.
.
0
0
0
V 000038 11 234 1222927121499 addr32b
E ADDR32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P CI _in std_logic
P C _in std_logic = 'U'
P S _out std_logic_vector[31:0]
P CO _out std_logic
P OFL _out std_logic
X ADDR32B
V 000038 11 599 1222927121499 addr32b
#VLB_VERSION 58
#INFO
ADDR32B
E 1222927121499
13
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 57 1 . 21
~NATURAL~range~31~downto~0~12 1 5 278 1 . 21
A 2 29 473 1 . 21
~std_logic_vector{31~downto~0}~122 3 5 546 1 . 22
~NATURAL~range~31~downto~0~121 4 5 767 1 . 22
B 5 29 962 1 . 22
CI 6 29 1036 1 . 23
C 7 29 1126 1 . 24
~std_logic_vector{31~downto~0}~124 8 5 1233 1 . 25
~NATURAL~range~31~downto~0~123 9 5 1454 1 . 25
S 10 29 1649 1 . 25
CO 11 29 1724 1 . 26
OFL 12 29 1815 1 . 27
#SPECIFICATION 
#END
V 000027 54 1903 0 addr32b
12
1
12
00000020
1
./src/ADDR32B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 8 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 4
4
68
0
1
12 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 1237          1222927121534 STRUCTURE
5_______
58
STRUCTURE
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
29
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
29
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
29
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B
1
3
13 ~ ~ 3 1
29
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
S
1
3
13 ~ ~ 4 2
30
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000036 11 205 1222927121531 adsu1
E ADSU1 VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P S0 _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSU1
V 000036 11 278 1222927121531 adsu1
#VLB_VERSION 58
#INFO
ADSU1
E 1222927121531
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 56 1 . 19
B0 1 29 164 1 . 20
CI 2 29 272 1 . 21
ADD 3 29 380 1 . 22
S0 4 29 488 1 . 23
CO 5 29 596 1 . 24
#SPECIFICATION 
#END
V 000024 54 701 0 adsu1
12
1
12
00000017
1
./src/ADSU1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 1253          1222927121549 STRUCTURE
5_______
58
STRUCTURE
0
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
26
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
26
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
26
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
26
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
S_temp
1
3
13 ~ ~ 4 2
26
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 273 1222927121546 adsu2b
E ADSU2B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P A _in std_logic_vector[1:0] = (others => 'U')
P B _in std_logic_vector[1:0] = (others => 'U')
P S _out std_logic_vector[1:0]
P OFL _out std_logic
P CO _out std_logic
X ADSU2B
V 000037 11 496 1222927121546 adsu2b
#VLB_VERSION 58
#INFO
ADSU2B
E 1222927121546
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 57 1 . 18
ADD 1 29 165 1 . 18
~std_logic_vector{1~downto~0}~122 2 5 272 1 . 19
~NATURAL~range~1~downto~0~121 3 5 492 1 . 19
A 4 29 686 1 . 19
B 5 29 926 1 . 19
~std_logic_vector{1~downto~0}~124 6 5 1165 1 . 20
~NATURAL~range~1~downto~0~123 7 5 1385 1 . 20
S 8 29 1579 1 . 20
OFL 9 29 1653 1 . 21
CO 10 29 1743 1 . 21
#SPECIFICATION 
#END
V 000026 54 1831 0 adsu2b
12
1
12
00000017
1
./src/ADSU2B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 1241          1222927121580 STRUCTURE
5_______
58
STRUCTURE
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
33
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B
1
3
13 ~ ~ 3 1
33
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
S
1
3
13 ~ ~ 4 2
34
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 310 1222927121577 adsu2s
E ADSU2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P S0 _out std_logic = 'U'
P S1 _out std_logic = 'U'
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSU2S
V 000037 11 362 1222927121577 adsu2s
#VLB_VERSION 58
#INFO
ADSU2S
E 1222927121577
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 19
A1 1 29 165 1 . 20
B0 2 29 273 1 . 21
B1 3 29 381 1 . 22
CI 4 29 489 1 . 23
ADD 5 29 597 1 . 24
S0 6 29 705 1 . 25
S1 7 29 813 1 . 26
OFL 8 29 921 1 . 27
CO 9 29 1029 1 . 28
#SPECIFICATION 
#END
V 000026 54 1134 0 adsu2s
12
1
12
00000017
1
./src/ADSU2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 1253          1222927121596 STRUCTURE
5_______
58
STRUCTURE
0
10
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
26
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
26
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
26
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
26
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
S_temp
1
3
13 ~ ~ 4 2
26
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 303 1222927121593 adsu4b
E ADSU4B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P A _in std_logic_vector[3:0] = (others => 'U')
P B _in std_logic_vector[3:0] = (others => 'U')
P S _out std_logic_vector[3:0] = (others => 'U')
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSU4B
V 000037 11 494 1222927121593 adsu4b
#VLB_VERSION 58
#INFO
ADSU4B
E 1222927121593
11
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 57 1 . 18
ADD 1 29 165 1 . 18
~std_logic_vector{3~downto~0}~122 2 5 272 1 . 19
~NATURAL~range~3~downto~0~121 3 5 492 1 . 19
A 4 29 686 1 . 19
B 5 29 926 1 . 19
~std_logic_vector{3~downto~0}~124 6 5 1165 1 . 20
~NATURAL~range~3~downto~0~123 7 5 1385 1 . 20
S 8 29 1579 1 . 20
OFL 9 29 1819 1 . 21
CO 10 29 1927 1 . 21
#SPECIFICATION 
#END
V 000026 54 2033 0 adsu4b
12
1
12
00000017
1
./src/ADSU4B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 1308          1222927121627 STRUCTURE
6_______
58
STRUCTURE
0
20
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
39
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
39
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
39
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B
1
3
13 ~ ~ 3 1
39
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
S
1
3
13 ~ ~ 4 2
40
18
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
CO_int
1
3
13 ~ ~ 5 3
41
19
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 462 1222927121624 adsu4s
E ADSU4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P S0 _out std_logic = 'U'
P S1 _out std_logic = 'U'
P S2 _out std_logic = 'U'
P S3 _out std_logic = 'U'
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSU4S
V 000037 11 492 1222927121624 adsu4s
#VLB_VERSION 58
#INFO
ADSU4S
E 1222927121624
16
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 19
A1 1 29 165 1 . 20
A2 2 29 273 1 . 21
A3 3 29 381 1 . 22
B0 4 29 489 1 . 23
B1 5 29 597 1 . 24
B2 6 29 705 1 . 25
B3 7 29 813 1 . 26
CI 8 29 921 1 . 27
ADD 9 29 1029 1 . 28
S0 10 29 1137 1 . 29
S1 11 29 1248 1 . 30
S2 12 29 1359 1 . 31
S3 13 29 1470 1 . 32
OFL 14 29 1581 1 . 33
CO 15 29 1692 1 . 34
#SPECIFICATION 
#END
V 000026 54 1800 0 adsu4s
12
1
12
00000017
1
./src/ADSU4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 1253          1222927121643 STRUCTURE
5_______
58
STRUCTURE
0
10
std
.
.
1
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 0 0
28
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 1 0
28
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
28
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
28
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
S_temp
1
3
13 ~ ~ 4 2
28
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 303 1222927121640 adsu8b
E ADSU8B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P S _out std_logic_vector[7:0] = (others => 'U')
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSU8B
V 000037 11 494 1222927121640 adsu8b
#VLB_VERSION 58
#INFO
ADSU8B
E 1222927121640
11
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 57 1 . 18
ADD 1 29 165 1 . 19
~std_logic_vector{7~downto~0}~122 2 5 272 1 . 20
~NATURAL~range~7~downto~0~121 3 5 492 1 . 20
A 4 29 686 1 . 20
B 5 29 926 1 . 20
~std_logic_vector{7~downto~0}~124 6 5 1165 1 . 21
~NATURAL~range~7~downto~0~123 7 5 1385 1 . 21
S 8 29 1579 1 . 21
OFL 9 29 1819 1 . 22
CO 10 29 1927 1 . 23
#SPECIFICATION 
#END
V 000026 54 2033 0 adsu8b
12
1
12
00000017
1
./src/ADSU8B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 1260          1222927121672 STRUCTURE
5_______
58
STRUCTURE
0
10
std
.
.
1
1
5
~std_logic_vector{16~downto~0}~13
513
5
13 ~ ~ 0 0
28
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~16~downto~0~13
521
5
13 ~ ~ 1 0
28
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
28
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
28
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
S_temp
1
3
13 ~ ~ 4 2
28
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625196817309499392
0
1
1
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000038 11 308 1222927121656 adsu16b
E ADSU16B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P S _out std_logic_vector[15:0] = (others => 'U')
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSU16B
V 000038 11 499 1222927121656 adsu16b
#VLB_VERSION 58
#INFO
ADSU16B
E 1222927121656
11
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 58 1 . 18
ADD 1 29 166 1 . 19
~std_logic_vector{15~downto~0}~122 2 5 273 1 . 20
~NATURAL~range~15~downto~0~121 3 5 494 1 . 20
A 4 29 689 1 . 20
B 5 29 930 1 . 20
~std_logic_vector{15~downto~0}~124 6 5 1170 1 . 21
~NATURAL~range~15~downto~0~123 7 5 1391 1 . 21
S 8 29 1586 1 . 21
OFL 9 29 1827 1 . 22
CO 10 29 1935 1 . 23
#SPECIFICATION 
#END
V 000027 54 2041 0 adsu16b
12
1
12
00000017
1
./src/ADSU16B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 1260          1222927121690 STRUCTURE
5_______
58
STRUCTURE
0
10
std
.
.
1
1
5
~std_logic_vector{32~downto~0}~13
513
5
13 ~ ~ 0 0
29
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~32~downto~0~13
521
5
13 ~ ~ 1 0
29
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A_temp
1
3
13 ~ ~ 2 0
29
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B_temp
1
3
13 ~ ~ 3 1
29
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
S_temp
1
3
13 ~ ~ 4 2
29
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000038 11 308 1222927121687 adsu32b
E ADSU32B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P S _out std_logic_vector[31:0] = (others => 'U')
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSU32B
V 000038 11 599 1222927121687 adsu32b
#VLB_VERSION 58
#INFO
ADSU32B
E 1222927121687
13
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 58 1 . 18
ADD 1 29 166 1 . 19
~std_logic_vector{31~downto~0}~12 2 5 273 1 . 20
~NATURAL~range~31~downto~0~12 3 5 494 1 . 20
A 4 29 689 1 . 20
~std_logic_vector{31~downto~0}~122 5 5 929 1 . 21
~NATURAL~range~31~downto~0~121 6 5 1150 1 . 21
B 7 29 1345 1 . 21
~std_logic_vector{31~downto~0}~124 8 5 1585 1 . 22
~NATURAL~range~31~downto~0~123 9 5 1806 1 . 22
S 10 29 2001 1 . 22
OFL 11 29 2243 1 . 23
CO 12 29 2352 1 . 24
#SPECIFICATION 
#END
V 000027 54 2458 0 adsu32b
12
1
12
00000017
1
./src/ADSU32B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
0
0
1
5
513
5
12 ~ ~ 8 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 4
4
68
0
1
12 ~ ~ 8 2
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 43            1222927121705 STRUCTURE
0_______
58
STRUCTURE
3
7
std
.
.
0
0
0
V 000037 11 231 1222927121702 adsur1
E ADSUR1 VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P C _in std_logic = 'U'
P S0 _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSUR1
V 000037 11 298 1222927121702 adsur1
#VLB_VERSION 58
#INFO
ADSUR1
E 1222927121702
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 19
B0 1 29 165 1 . 20
CI 2 29 273 1 . 21
ADD 3 29 381 1 . 22
C 4 29 489 1 . 23
S0 5 29 597 1 . 24
CO 6 29 705 1 . 25
#SPECIFICATION 
#END
V 000025 54 810 0 adsur1
12
1
12
00000017
1
./src/ADSUR1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 43            1222927121737 STRUCTURE
0_______
58
STRUCTURE
3
8
std
.
.
0
0
0
V 000038 11 299 1222927121734 adsur2b
E ADSUR2B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P C _in std_logic = 'U'
P A _in std_logic_vector[1:0] = (others => 'U')
P B _in std_logic_vector[1:0] = (others => 'U')
P S _out std_logic_vector[1:0]
P OFL _out std_logic
P CO _out std_logic
X ADSUR2B
V 000038 11 518 1222927121734 adsur2b
#VLB_VERSION 58
#INFO
ADSUR2B
E 1222927121734
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 58 1 . 18
ADD 1 29 166 1 . 18
C 2 29 274 1 . 19
~std_logic_vector{1~downto~0}~122 3 5 381 1 . 20
~NATURAL~range~1~downto~0~121 4 5 601 1 . 20
A 5 29 795 1 . 20
B 6 29 1035 1 . 20
~std_logic_vector{1~downto~0}~124 7 5 1274 1 . 21
~NATURAL~range~1~downto~0~123 8 5 1494 1 . 21
S 9 29 1688 1 . 21
OFL 10 29 1762 1 . 22
CO 11 29 1853 1 . 22
#SPECIFICATION 
#END
V 000027 54 1941 0 adsur2b
12
1
12
00000017
1
./src/ADSUR2B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 44            1222927121752 STRUCTURE
0_______
58
STRUCTURE
3
11
std
.
.
0
0
0
V 000038 11 336 1222927121749 adsur2s
E ADSUR2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P C _in std_logic = 'U'
P S0 _out std_logic = 'U'
P S1 _out std_logic = 'U'
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSUR2S
V 000038 11 384 1222927121749 adsur2s
#VLB_VERSION 58
#INFO
ADSUR2S
E 1222927121749
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 19
A1 1 29 166 1 . 20
B0 2 29 274 1 . 21
B1 3 29 382 1 . 22
CI 4 29 490 1 . 23
ADD 5 29 598 1 . 24
C 6 29 706 1 . 25
S0 7 29 814 1 . 26
S1 8 29 922 1 . 27
OFL 9 29 1030 1 . 28
CO 10 29 1138 1 . 29
#SPECIFICATION 
#END
V 000027 54 1246 0 adsur2s
12
1
12
00000017
1
./src/ADSUR2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 43            1222927121783 STRUCTURE
0_______
58
STRUCTURE
3
8
std
.
.
0
0
0
V 000038 11 329 1222927121780 adsur4b
E ADSUR4B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P C _in std_logic = 'U'
P A _in std_logic_vector[3:0] = (others => 'U')
P B _in std_logic_vector[3:0] = (others => 'U')
P S _out std_logic_vector[3:0] = (others => 'U')
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSUR4B
V 000038 11 516 1222927121780 adsur4b
#VLB_VERSION 58
#INFO
ADSUR4B
E 1222927121780
12
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 58 1 . 18
ADD 1 29 166 1 . 18
C 2 29 274 1 . 19
~std_logic_vector{3~downto~0}~122 3 5 381 1 . 20
~NATURAL~range~3~downto~0~121 4 5 601 1 . 20
A 5 29 795 1 . 20
B 6 29 1035 1 . 20
~std_logic_vector{3~downto~0}~124 7 5 1274 1 . 21
~NATURAL~range~3~downto~0~123 8 5 1494 1 . 21
S 9 29 1688 1 . 21
OFL 10 29 1928 1 . 22
CO 11 29 2037 1 . 22
#SPECIFICATION 
#END
V 000027 54 2143 0 adsur4b
12
1
12
00000017
1
./src/ADSUR4B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 44            1222927121799 STRUCTURE
0_______
58
STRUCTURE
3
17
std
.
.
0
0
0
V 000038 11 488 1222927121796 adsur4s
E ADSUR4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P C _in std_logic = 'U'
P S0 _out std_logic = 'U'
P S1 _out std_logic = 'U'
P S2 _out std_logic = 'U'
P S3 _out std_logic = 'U'
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSUR4S
V 000038 11 514 1222927121796 adsur4s
#VLB_VERSION 58
#INFO
ADSUR4S
E 1222927121796
17
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 19
A1 1 29 166 1 . 20
A2 2 29 274 1 . 21
A3 3 29 382 1 . 22
B0 4 29 490 1 . 23
B1 5 29 598 1 . 24
B2 6 29 706 1 . 25
B3 7 29 814 1 . 26
CI 8 29 922 1 . 27
ADD 9 29 1030 1 . 28
C 10 29 1138 1 . 29
S0 11 29 1249 1 . 30
S1 12 29 1360 1 . 31
S2 13 29 1471 1 . 32
S3 14 29 1582 1 . 33
OFL 15 29 1693 1 . 34
CO 16 29 1804 1 . 35
#SPECIFICATION 
#END
V 000027 54 1912 0 adsur4s
12
1
12
00000017
1
./src/ADSUR4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 43            1222927121828 STRUCTURE
0_______
58
STRUCTURE
3
8
std
.
.
0
0
0
V 000038 11 329 1222927121812 adsur8b
E ADSUR8B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P C _in std_logic = 'U'
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P S _out std_logic_vector[7:0] = (others => 'U')
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSUR8B
V 000038 11 516 1222927121812 adsur8b
#VLB_VERSION 58
#INFO
ADSUR8B
E 1222927121812
12
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 58 1 . 18
ADD 1 29 166 1 . 19
C 2 29 274 1 . 20
~std_logic_vector{7~downto~0}~122 3 5 381 1 . 21
~NATURAL~range~7~downto~0~121 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 1035 1 . 21
~std_logic_vector{7~downto~0}~124 7 5 1274 1 . 22
~NATURAL~range~7~downto~0~123 8 5 1494 1 . 22
S 9 29 1688 1 . 22
OFL 10 29 1928 1 . 23
CO 11 29 2037 1 . 24
#SPECIFICATION 
#END
V 000027 54 2143 0 adsur8b
12
1
12
00000017
1
./src/ADSUR8B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 43            1222927121846 STRUCTURE
0_______
58
STRUCTURE
3
8
std
.
.
0
0
0
V 000039 11 334 1222927121843 adsur16b
E ADSUR16B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P C _in std_logic = 'U'
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P S _out std_logic_vector[15:0] = (others => 'U')
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSUR16B
V 000039 11 521 1222927121843 adsur16b
#VLB_VERSION 58
#INFO
ADSUR16B
E 1222927121843
12
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 59 1 . 18
ADD 1 29 167 1 . 19
C 2 29 275 1 . 20
~std_logic_vector{15~downto~0}~122 3 5 382 1 . 21
~NATURAL~range~15~downto~0~121 4 5 603 1 . 21
A 5 29 798 1 . 21
B 6 29 1039 1 . 21
~std_logic_vector{15~downto~0}~124 7 5 1279 1 . 22
~NATURAL~range~15~downto~0~123 8 5 1500 1 . 22
S 9 29 1695 1 . 22
OFL 10 29 1936 1 . 23
CO 11 29 2045 1 . 24
#SPECIFICATION 
#END
V 000028 54 2151 0 adsur16b
12
1
12
00000017
1
./src/ADSUR16B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000050 52 43            1222927121862 STRUCTURE
0_______
58
STRUCTURE
3
8
std
.
.
0
0
0
V 000039 11 334 1222927121859 adsur32b
E ADSUR32B VHDL
L IEEE;
U ieee.std_logic_1164;
P CI _in std_logic = 'U'
P ADD _in std_logic = 'U'
P C _in std_logic = 'U'
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P S _out std_logic_vector[31:0] = (others => 'U')
P OFL _out std_logic = 'U'
P CO _out std_logic = 'U'
X ADSUR32B
V 000039 11 621 1222927121859 adsur32b
#VLB_VERSION 58
#INFO
ADSUR32B
E 1222927121859
14
#ACCESS
std
.
ieee
std_logic_signed all .
std_logic_1164 all .
.
#OBJECTS
CI 0 29 59 1 . 18
ADD 1 29 167 1 . 19
C 2 29 275 1 . 20
~std_logic_vector{31~downto~0}~12 3 5 382 1 . 21
~NATURAL~range~31~downto~0~12 4 5 603 1 . 21
A 5 29 798 1 . 21
~std_logic_vector{31~downto~0}~122 6 5 1038 1 . 22
~NATURAL~range~31~downto~0~121 7 5 1259 1 . 22
B 8 29 1454 1 . 22
~std_logic_vector{31~downto~0}~124 9 5 1694 1 . 23
~NATURAL~range~31~downto~0~123 10 5 1916 1 . 23
S 11 29 2112 1 . 23
OFL 12 29 2355 1 . 24
CO 13 29 2464 1 . 25
#SPECIFICATION 
#END
V 000028 54 2570 0 adsur32b
12
1
12
00000017
1
./src/ADSUR32B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
0
V 000046 52 39            1222927121893 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 108 1222927121890 and2b
E AND2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X AND2B
V 000036 11 263 1222927121890 and2b
#VLB_VERSION 58
#INFO
AND2B
E 1222927121890
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~1~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 560 1 . 21
#SPECIFICATION 
#END
V 000024 54 647 0 and2b
12
1
12
00000019
1
./src/AND2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927121909 behav
1_______
58
behav
0
4
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 130 1222927121906 and2db
E AND2DB VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P Y _out std_logic
P YN _out std_logic
X AND2DB
V 000037 11 284 1222927121906 and2db
#VLB_VERSION 58
#INFO
AND2DB
E 1222927121906
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~1~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
Y 3 29 561 1 . 21
YN 4 29 651 1 . 21
#SPECIFICATION 
#END
V 000025 54 738 0 and2db
12
1
12
00000019
1
./src/AND2DB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927121924 behav
1_______
58
behav
0
5
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
4
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 143 1222927121921 and2ds
E AND2DS VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P Y _out std_logic
P YN _out std_logic
X AND2DS
V 000037 11 211 1222927121921 and2ds
#VLB_VERSION 58
#INFO
AND2DS
E 1222927121921
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
Y 2 29 273 1 . 21
YN 3 29 363 1 . 21
#SPECIFICATION 
#END
V 000025 54 450 0 and2ds
12
1
12
00000019
1
./src/AND2DS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121955 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 112 1222927121952 and2n1b
E AND2N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X AND2N1B
V 000038 11 265 1222927121952 and2n1b
#VLB_VERSION 58
#INFO
AND2N1B
E 1222927121952
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~1~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000026 54 649 0 and2n1b
12
1
12
00000019
1
./src/AND2N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121971 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 125 1222927121968 and2n1s
E AND2N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X AND2N1S
V 000038 11 192 1222927121968 and2n1s
#VLB_VERSION 58
#INFO
AND2N1S
E 1222927121968
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
O 2 29 274 1 . 21
#SPECIFICATION 
#END
V 000026 54 361 0 and2n1s
12
1
12
00000019
1
./src/AND2N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927121987 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 112 1222927121984 and2n2b
E AND2N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X AND2N2B
V 000038 11 265 1222927121984 and2n2b
#VLB_VERSION 58
#INFO
AND2N2B
E 1222927121984
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~1~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000026 54 649 0 and2n2b
12
1
12
00000019
1
./src/AND2N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122017 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 125 1222927122014 and2n2s
E AND2N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X AND2N2S
V 000038 11 192 1222927122014 and2n2s
#VLB_VERSION 58
#INFO
AND2N2S
E 1222927122014
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
O 2 29 274 1 . 21
#SPECIFICATION 
#END
V 000026 54 361 0 and2n2s
12
1
12
00000019
1
./src/AND2N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122034 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000036 11 121 1222927122031 and2s
E AND2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X AND2S
V 000036 11 190 1222927122031 and2s
#VLB_VERSION 58
#INFO
AND2S
E 1222927122031
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
O 2 29 272 1 . 21
#SPECIFICATION 
#END
V 000024 54 359 0 and2s
12
1
12
00000019
1
./src/AND2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122049 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 109 1222927122046 and3b
E AND3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X AND3B
V 000036 11 263 1222927122046 and3b
#VLB_VERSION 58
#INFO
AND3B
E 1222927122046
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~2~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 561 1 . 21
#SPECIFICATION 
#END
V 000024 54 648 0 and3b
12
1
12
00000019
1
./src/AND3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927122065 behav
1_______
58
behav
0
4
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 131 1222927122062 and3db
E AND3DB VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P Y _out std_logic
P YN _out std_logic
X AND3DB
V 000037 11 284 1222927122062 and3db
#VLB_VERSION 58
#INFO
AND3DB
E 1222927122062
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~2~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
Y 3 29 562 1 . 21
YN 4 29 652 1 . 21
#SPECIFICATION 
#END
V 000025 54 739 0 and3db
12
1
12
00000019
1
./src/AND3DB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927122096 behav
1_______
58
behav
0
6
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 168 1222927122093 and3ds
E AND3DS VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P Y _out std_logic
P YN _out std_logic
X AND3DS
V 000037 11 231 1222927122093 and3ds
#VLB_VERSION 58
#INFO
AND3DS
E 1222927122093
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
Y 3 29 381 1 . 21
YN 4 29 471 1 . 21
#SPECIFICATION 
#END
V 000025 54 558 0 and3ds
12
1
12
00000019
1
./src/AND3DS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122112 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 113 1222927122109 and3n1b
E AND3N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X AND3N1B
V 000038 11 265 1222927122109 and3n1b
#VLB_VERSION 58
#INFO
AND3N1B
E 1222927122109
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~2~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000026 54 650 0 and3n1b
12
1
12
00000019
1
./src/AND3N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122127 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 150 1222927122124 and3n1s
E AND3N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X AND3N1S
V 000038 11 212 1222927122124 and3n1s
#VLB_VERSION 58
#INFO
AND3N1S
E 1222927122124
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
O 3 29 382 1 . 21
#SPECIFICATION 
#END
V 000026 54 469 0 and3n1s
12
1
12
00000019
1
./src/AND3N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122159 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 113 1222927122156 and3n2b
E AND3N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X AND3N2B
V 000038 11 265 1222927122156 and3n2b
#VLB_VERSION 58
#INFO
AND3N2B
E 1222927122156
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~2~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000026 54 650 0 and3n2b
12
1
12
00000019
1
./src/AND3N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122174 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 150 1222927122171 and3n2s
E AND3N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X AND3N2S
V 000038 11 212 1222927122171 and3n2s
#VLB_VERSION 58
#INFO
AND3N2S
E 1222927122171
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
O 3 29 382 1 . 21
#SPECIFICATION 
#END
V 000026 54 469 0 and3n2s
12
1
12
00000019
1
./src/AND3N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122190 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 113 1222927122187 and3n3b
E AND3N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X AND3N3B
V 000038 11 265 1222927122187 and3n3b
#VLB_VERSION 58
#INFO
AND3N3B
E 1222927122187
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~2~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000026 54 650 0 and3n3b
12
1
12
00000019
1
./src/AND3N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122221 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 150 1222927122218 and3n3s
E AND3N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X AND3N3S
V 000038 11 212 1222927122218 and3n3s
#VLB_VERSION 58
#INFO
AND3N3S
E 1222927122218
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
O 3 29 382 1 . 21
#SPECIFICATION 
#END
V 000026 54 469 0 and3n3s
12
1
12
00000019
1
./src/AND3N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122237 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 146 1222927122234 and3s
E AND3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X AND3S
V 000036 11 210 1222927122234 and3s
#VLB_VERSION 58
#INFO
AND3S
E 1222927122234
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
O 3 29 380 1 . 21
#SPECIFICATION 
#END
V 000024 54 467 0 and3s
12
1
12
00000019
1
./src/AND3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122252 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 110 1222927122249 and4b
E AND4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X AND4B
V 000036 11 263 1222927122249 and4b
#VLB_VERSION 58
#INFO
AND4B
E 1222927122249
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~3~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000024 54 649 0 and4b
12
1
12
00000019
1
./src/AND4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927122283 behav
1_______
58
behav
0
4
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 132 1222927122280 and4db
E AND4DB VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P Y _out std_logic
P YN _out std_logic
X AND4DB
V 000037 11 284 1222927122280 and4db
#VLB_VERSION 58
#INFO
AND4DB
E 1222927122280
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
Y 3 29 563 1 . 21
YN 4 29 653 1 . 21
#SPECIFICATION 
#END
V 000025 54 740 0 and4db
12
1
12
00000019
1
./src/AND4DB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927122299 behav
1_______
58
behav
0
7
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 193 1222927122296 and4ds
E AND4DS VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P Y _out std_logic
P YN _out std_logic
X AND4DS
V 000037 11 251 1222927122296 and4ds
#VLB_VERSION 58
#INFO
AND4DS
E 1222927122296
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
Y 4 29 489 1 . 21
YN 5 29 579 1 . 21
#SPECIFICATION 
#END
V 000025 54 666 0 and4ds
12
1
12
00000019
1
./src/AND4DS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122315 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 114 1222927122312 and4n1b
E AND4N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X AND4N1B
V 000038 11 265 1222927122312 and4n1b
#VLB_VERSION 58
#INFO
AND4N1B
E 1222927122312
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000026 54 651 0 and4n1b
12
1
12
00000019
1
./src/AND4N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122344 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 175 1222927122327 and4n1s
E AND4N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X AND4N1S
V 000038 11 232 1222927122327 and4n1s
#VLB_VERSION 58
#INFO
AND4N1S
E 1222927122327
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
O 4 29 490 1 . 21
#SPECIFICATION 
#END
V 000026 54 577 0 and4n1s
12
1
12
00000019
1
./src/AND4N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122362 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 114 1222927122359 and4n2b
E AND4N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X AND4N2B
V 000038 11 265 1222927122359 and4n2b
#VLB_VERSION 58
#INFO
AND4N2B
E 1222927122359
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000026 54 651 0 and4n2b
12
1
12
00000019
1
./src/AND4N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122377 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 175 1222927122374 and4n2s
E AND4N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X AND4N2S
V 000038 11 232 1222927122374 and4n2s
#VLB_VERSION 58
#INFO
AND4N2S
E 1222927122374
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
O 4 29 490 1 . 21
#SPECIFICATION 
#END
V 000026 54 577 0 and4n2s
12
1
12
00000019
1
./src/AND4N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122393 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 114 1222927122390 and4n3b
E AND4N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X AND4N3B
V 000038 11 265 1222927122390 and4n3b
#VLB_VERSION 58
#INFO
AND4N3B
E 1222927122390
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000026 54 651 0 and4n3b
12
1
12
00000019
1
./src/AND4N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122424 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 175 1222927122421 and4n3s
E AND4N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X AND4N3S
V 000038 11 232 1222927122421 and4n3s
#VLB_VERSION 58
#INFO
AND4N3S
E 1222927122421
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
O 4 29 490 1 . 21
#SPECIFICATION 
#END
V 000026 54 577 0 and4n3s
12
1
12
00000019
1
./src/AND4N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122440 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 114 1222927122437 and4n4b
E AND4N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X AND4N4B
V 000038 11 265 1222927122437 and4n4b
#VLB_VERSION 58
#INFO
AND4N4B
E 1222927122437
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000026 54 651 0 and4n4b
12
1
12
00000019
1
./src/AND4N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122455 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 175 1222927122452 and4n4s
E AND4N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X AND4N4S
V 000038 11 232 1222927122452 and4n4s
#VLB_VERSION 58
#INFO
AND4N4S
E 1222927122452
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
O 4 29 490 1 . 21
#SPECIFICATION 
#END
V 000026 54 577 0 and4n4s
12
1
12
00000019
1
./src/AND4N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122487 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000036 11 171 1222927122484 and4s
E AND4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X AND4S
V 000036 11 230 1222927122484 and4s
#VLB_VERSION 58
#INFO
AND4S
E 1222927122484
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
O 4 29 488 1 . 21
#SPECIFICATION 
#END
V 000024 54 575 0 and4s
12
1
12
00000019
1
./src/AND4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122502 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 119 1222927122499 and5b
E AND5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X AND5B
V 000036 11 263 1222927122499 and5b
#VLB_VERSION 58
#INFO
AND5B
E 1222927122499
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~4~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 709 1 . 21
#SPECIFICATION 
#END
V 000024 54 796 0 and5b
12
1
12
00000019
1
./src/AND5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122518 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927122515 and5n1b
E AND5N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X AND5N1B
V 000038 11 265 1222927122515 and5n1b
#VLB_VERSION 58
#INFO
AND5N1B
E 1222927122515
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 and5n1b
12
1
12
00000019
1
./src/AND5N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122548 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927122545 and5n1s
E AND5N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X AND5N1S
V 000038 11 252 1222927122545 and5n1s
#VLB_VERSION 58
#INFO
AND5N1S
E 1222927122545
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 and5n1s
12
1
12
00000019
1
./src/AND5N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122565 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927122562 and5n2b
E AND5N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X AND5N2B
V 000038 11 265 1222927122562 and5n2b
#VLB_VERSION 58
#INFO
AND5N2B
E 1222927122562
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 and5n2b
12
1
12
00000019
1
./src/AND5N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122580 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927122577 and5n2s
E AND5N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X AND5N2S
V 000038 11 252 1222927122577 and5n2s
#VLB_VERSION 58
#INFO
AND5N2S
E 1222927122577
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 and5n2s
12
1
12
00000019
1
./src/AND5N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122596 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927122593 and5n3b
E AND5N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X AND5N3B
V 000038 11 265 1222927122593 and5n3b
#VLB_VERSION 58
#INFO
AND5N3B
E 1222927122593
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 and5n3b
12
1
12
00000019
1
./src/AND5N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122627 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927122624 and5n3s
E AND5N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X AND5N3S
V 000038 11 252 1222927122624 and5n3s
#VLB_VERSION 58
#INFO
AND5N3S
E 1222927122624
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 and5n3s
12
1
12
00000019
1
./src/AND5N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122643 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927122640 and5n4b
E AND5N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X AND5N4B
V 000038 11 265 1222927122640 and5n4b
#VLB_VERSION 58
#INFO
AND5N4B
E 1222927122640
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 and5n4b
12
1
12
00000019
1
./src/AND5N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122659 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927122656 and5n4s
E AND5N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X AND5N4S
V 000038 11 252 1222927122656 and5n4s
#VLB_VERSION 58
#INFO
AND5N4S
E 1222927122656
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 and5n4s
12
1
12
00000019
1
./src/AND5N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122690 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927122687 and5n5b
E AND5N5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X AND5N5B
V 000038 11 265 1222927122687 and5n5b
#VLB_VERSION 58
#INFO
AND5N5B
E 1222927122687
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 and5n5b
12
1
12
00000019
1
./src/AND5N5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122705 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927122702 and5n5s
E AND5N5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X AND5N5S
V 000038 11 252 1222927122702 and5n5s
#VLB_VERSION 58
#INFO
AND5N5S
E 1222927122702
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 and5n5s
12
1
12
00000019
1
./src/AND5N5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122721 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 196 1222927122718 and5s
E AND5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X AND5S
V 000036 11 250 1222927122718 and5s
#VLB_VERSION 58
#INFO
AND5S
E 1222927122718
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
O 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 and5s
12
1
12
00000019
1
./src/AND5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122752 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 119 1222927122749 and6b
E AND6B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[5:0] = (others => 'U')
P O _out std_logic
X AND6B
V 000036 11 263 1222927122749 and6b
#VLB_VERSION 58
#INFO
AND6B
E 1222927122749
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~5~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 709 1 . 21
#SPECIFICATION 
#END
V 000024 54 796 0 and6b
12
1
12
00000019
1
./src/AND6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122768 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000036 11 221 1222927122765 and6s
E AND6S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P O _out std_logic
X AND6S
V 000036 11 270 1222927122765 and6s
#VLB_VERSION 58
#INFO
AND6S
E 1222927122765
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
O 6 29 704 1 . 21
#SPECIFICATION 
#END
V 000024 54 791 0 and6s
12
1
12
00000019
1
./src/AND6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122784 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 119 1222927122781 and7b
E AND7B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[6:0] = (others => 'U')
P O _out std_logic
X AND7B
V 000036 11 263 1222927122781 and7b
#VLB_VERSION 58
#INFO
AND7B
E 1222927122781
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~6~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 709 1 . 21
#SPECIFICATION 
#END
V 000024 54 796 0 and7b
12
1
12
00000019
1
./src/AND7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122815 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000036 11 246 1222927122812 and7s
E AND7S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P O _out std_logic
X AND7S
V 000036 11 290 1222927122812 and7s
#VLB_VERSION 58
#INFO
AND7S
E 1222927122812
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
O 7 29 812 1 . 21
#SPECIFICATION 
#END
V 000024 54 899 0 and7s
12
1
12
00000019
1
./src/AND7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122830 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 119 1222927122827 and8b
E AND8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => 'U')
P O _out std_logic
X AND8B
V 000036 11 263 1222927122827 and8b
#VLB_VERSION 58
#INFO
AND8B
E 1222927122827
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~7~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 709 1 . 21
#SPECIFICATION 
#END
V 000024 54 796 0 and8b
12
1
12
00000019
1
./src/AND8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122846 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000036 11 271 1222927122843 and8s
E AND8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P O _out std_logic
X AND8S
V 000036 11 310 1222927122843 and8s
#VLB_VERSION 58
#INFO
AND8S
E 1222927122843
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
I7 7 29 812 1 . 20
O 8 29 920 1 . 21
#SPECIFICATION 
#END
V 000025 54 1007 0 and8s
12
1
12
00000019
1
./src/AND8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122877 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 119 1222927122874 and9b
E AND9B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[8:0] = (others => 'U')
P O _out std_logic
X AND9B
V 000036 11 263 1222927122874 and9b
#VLB_VERSION 58
#INFO
AND9B
E 1222927122874
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~8~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 709 1 . 21
#SPECIFICATION 
#END
V 000024 54 796 0 and9b
12
1
12
00000019
1
./src/AND9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927122893 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000036 11 296 1222927122890 and9s
E AND9S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P O _out std_logic
X AND9S
V 000036 11 332 1222927122890 and9s
#VLB_VERSION 58
#INFO
AND9S
E 1222927122890
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
I7 7 29 812 1 . 20
I8 8 29 920 1 . 20
O 9 29 1028 1 . 21
#SPECIFICATION 
#END
V 000025 54 1115 0 and9s
12
1
12
00000019
1
./src/AND9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122923 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 122 1222927122920 and12b
E AND12B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[11:0] = (others => 'U')
P O _out std_logic
X AND12B
V 000037 11 266 1222927122920 and12b
#VLB_VERSION 58
#INFO
AND12B
E 1222927122920
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~11~downto~0~12 1 5 277 1 . 20
I 2 29 472 1 . 20
O 3 29 713 1 . 21
#SPECIFICATION 
#END
V 000025 54 800 0 and12b
12
1
12
00000019
1
./src/AND12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927122940 behav
0_______
58
behav
0
13
std
.
.
0
0
0
V 000037 11 375 1222927122937 and12s
E AND12S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P O _out std_logic
X AND12S
V 000037 11 401 1222927122937 and12s
#VLB_VERSION 58
#INFO
AND12S
E 1222927122937
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
I8 8 29 921 1 . 20
I9 9 29 1029 1 . 20
I10 10 29 1137 1 . 20
I11 11 29 1248 1 . 20
O 12 29 1359 1 . 21
#SPECIFICATION 
#END
V 000026 54 1449 0 and12s
12
1
12
00000019
1
./src/AND12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927122955 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 122 1222927122952 and16b
E AND16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0] = (others => 'U')
P O _out std_logic
X AND16B
V 000037 11 266 1222927122952 and16b
#VLB_VERSION 58
#INFO
AND16B
E 1222927122952
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~15~downto~0~12 1 5 277 1 . 20
I 2 29 472 1 . 20
O 3 29 713 1 . 21
#SPECIFICATION 
#END
V 000025 54 800 0 and16b
12
1
12
00000019
1
./src/AND16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927122985 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000037 11 479 1222927122968 and16s
E AND16S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P O _out std_logic
X AND16S
V 000037 11 493 1222927122968 and16s
#VLB_VERSION 58
#INFO
AND16S
E 1222927122968
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
I8 8 29 921 1 . 20
I9 9 29 1029 1 . 20
I10 10 29 1137 1 . 20
I11 11 29 1248 1 . 20
I12 12 29 1359 1 . 20
I13 13 29 1470 1 . 20
I14 14 29 1581 1 . 20
I15 15 29 1692 1 . 20
O 16 29 1803 1 . 21
#SPECIFICATION 
#END
V 000026 54 1893 0 and16s
12
1
12
00000019
1
./src/AND16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927123002 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 122 1222927122999 and32b
E AND32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0] = (others => 'U')
P O _out std_logic
X AND32B
V 000037 11 266 1222927122999 and32b
#VLB_VERSION 58
#INFO
AND32B
E 1222927122999
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~31~downto~0~12 1 5 277 1 . 20
I 2 29 472 1 . 20
O 3 29 713 1 . 21
#SPECIFICATION 
#END
V 000025 54 800 0 and32b
12
1
12
00000019
1
./src/AND32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123018 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000040 11 187 1222927123015 brlshft4b
E BRLSHFT4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = (others => 'U')
P S _in std_logic_vector[1:0] = (others => 'U')
P O _out std_logic_vector[3:0]
X BRLSHFT4B
V 000040 11 480 1222927123015 brlshft4b
#VLB_VERSION 58
#INFO
BRLSHFT4B
E 1222927123015
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~3~downto~0~12 1 5 279 1 . 18
I 2 29 473 1 . 18
~std_logic_vector{1~downto~0}~12 3 5 712 1 . 19
~NATURAL~range~1~downto~0~12 4 5 932 1 . 19
S 5 29 1126 1 . 19
~std_logic_vector{3~downto~0}~122 6 5 1365 1 . 20
~NATURAL~range~3~downto~0~121 7 5 1585 1 . 20
O 8 29 1779 1 . 20
#SPECIFICATION 
#END
V 000029 54 1850 0 brlshft4b
12
1
12
00000016
1
./src/BRLSHFT4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 1719          1222927123048 STRUCTURE
7_______
58
STRUCTURE
0
13
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
24
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
24
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
I
1
3
13 ~ ~ 2 0
24
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
O
1
3
13 ~ ~ 3 1
24
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 4 1
25
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 5 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 6 2
25
12
1
13 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
0
0
0
0
0
V 000040 11 290 1222927123045 brlshft4s
E BRLSHFT4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X BRLSHFT4S
V 000040 11 336 1222927123045 brlshft4s
#VLB_VERSION 58
#INFO
BRLSHFT4S
E 1222927123045
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 60 1 . 18
I1 1 29 168 1 . 18
I2 2 29 276 1 . 18
I3 3 29 384 1 . 18
S0 4 29 492 1 . 18
S1 5 29 600 1 . 18
O0 6 29 708 1 . 19
O1 7 29 798 1 . 19
O2 8 29 888 1 . 19
O3 9 29 978 1 . 19
#SPECIFICATION 
#END
V 000029 54 1065 0 brlshft4s
12
1
12
00000016
1
./src/BRLSHFT4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123065 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000040 11 187 1222927123062 brlshft8b
E BRLSHFT8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => 'U')
P S _in std_logic_vector[2:0] = (others => 'U')
P O _out std_logic_vector[7:0]
X BRLSHFT8B
V 000040 11 480 1222927123062 brlshft8b
#VLB_VERSION 58
#INFO
BRLSHFT8B
E 1222927123062
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~7~downto~0~12 1 5 279 1 . 18
I 2 29 473 1 . 18
~std_logic_vector{2~downto~0}~12 3 5 712 1 . 19
~NATURAL~range~2~downto~0~12 4 5 932 1 . 19
S 5 29 1126 1 . 19
~std_logic_vector{7~downto~0}~122 6 5 1365 1 . 20
~NATURAL~range~7~downto~0~121 7 5 1585 1 . 20
O 8 29 1779 1 . 20
#SPECIFICATION 
#END
V 000029 54 1850 0 brlshft8b
12
1
12
00000016
1
./src/BRLSHFT8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 1719          1222927123080 STRUCTURE
7_______
58
STRUCTURE
0
22
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
24
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
24
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
I
1
3
13 ~ ~ 2 0
24
19
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
O
1
3
13 ~ ~ 3 1
24
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 4 1
25
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 5 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 6 2
25
21
1
13 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
0
0
0
0
0
V 000040 11 495 1222927123077 brlshft8s
E BRLSHFT8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
X BRLSHFT8S
V 000040 11 535 1222927123077 brlshft8s
#VLB_VERSION 58
#INFO
BRLSHFT8S
E 1222927123077
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 60 1 . 18
I1 1 29 168 1 . 18
I2 2 29 276 1 . 18
I3 3 29 384 1 . 18
I4 4 29 492 1 . 18
I5 5 29 600 1 . 18
I6 6 29 708 1 . 18
I7 7 29 816 1 . 18
S0 8 29 924 1 . 18
S1 9 29 1032 1 . 18
S2 10 29 1140 1 . 18
O0 11 29 1251 1 . 19
O1 12 29 1344 1 . 19
O2 13 29 1437 1 . 19
O3 14 29 1530 1 . 19
O4 15 29 1623 1 . 19
O5 16 29 1716 1 . 19
O6 17 29 1809 1 . 19
O7 18 29 1902 1 . 19
#SPECIFICATION 
#END
V 000029 54 1992 0 brlshft8s
12
1
12
00000016
1
./src/BRLSHFT8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123112 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000041 11 191 1222927123109 brlshft16b
E BRLSHFT16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0] = (others => 'U')
P S _in std_logic_vector[3:0] = (others => 'U')
P O _out std_logic_vector[15:0]
X BRLSHFT16B
V 000041 11 485 1222927123109 brlshft16b
#VLB_VERSION 58
#INFO
BRLSHFT16B
E 1222927123109
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 60 1 . 18
~NATURAL~range~15~downto~0~12 1 5 281 1 . 18
I 2 29 476 1 . 18
~std_logic_vector{3~downto~0}~12 3 5 716 1 . 19
~NATURAL~range~3~downto~0~12 4 5 936 1 . 19
S 5 29 1130 1 . 19
~std_logic_vector{15~downto~0}~122 6 5 1369 1 . 20
~NATURAL~range~15~downto~0~121 7 5 1590 1 . 20
O 8 29 1785 1 . 20
#SPECIFICATION 
#END
V 000030 54 1856 0 brlshft16b
12
1
12
00000016
1
./src/BRLSHFT16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927123142 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000041 11 191 1222927123139 brlshft32b
E BRLSHFT32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0] = (others => 'U')
P S _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic_vector[31:0]
X BRLSHFT32B
V 000041 11 485 1222927123139 brlshft32b
#VLB_VERSION 58
#INFO
BRLSHFT32B
E 1222927123139
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 60 1 . 18
~NATURAL~range~31~downto~0~12 1 5 281 1 . 18
I 2 29 476 1 . 18
~std_logic_vector{4~downto~0}~12 3 5 716 1 . 19
~NATURAL~range~4~downto~0~12 4 5 936 1 . 19
S 5 29 1130 1 . 19
~std_logic_vector{31~downto~0}~122 6 5 1369 1 . 20
~NATURAL~range~31~downto~0~121 7 5 1590 1 . 20
O 8 29 1785 1 . 20
#SPECIFICATION 
#END
V 000030 54 1856 0 brlshft32b
12
1
12
00000016
1
./src/BRLSHFT32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000044 52 3041          1222927123159 RTL
18______
58
RTL
5
9
std
.
.
1
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 0 0
23
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
TShftMode
1
5
13 ~ ~ 1 0
23
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 0 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 2 1
25
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 3 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
Zero
7169
1
13 ~ ~ 4 0
25
0
0
1
13 ~ ~ 2 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
0
1
1
Shift_Nothing
7169
1
13 ~ ~ 5 1
26
1
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
1
Shift_Left_Unsigned
7169
1
13 ~ ~ 6 2
27
2
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
1
Shift_Right_Unsigned
7169
1
13 ~ ~ 7 3
28
3
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
1
Shift_Right_Signed
7169
1
13 ~ ~ 8 4
29
4
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
5
~std_logic_vector{3~downto~0}~136
513
5
13 ~ ~ 9 2
32
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~135
521
5
13 ~ ~ 10 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Shift1L
1
3
13 ~ ~ 11 0
32
4
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2L
1
3
13 ~ ~ 12 1
32
5
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift1R
1
3
13 ~ ~ 13 2
33
6
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2R
1
3
13 ~ ~ 14 3
33
7
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~2}~13
513
5
13 ~ ~ 15 3
34
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~2~13
521
5
13 ~ ~ 16 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Fills
1
3
13 ~ ~ 17 4
34
8
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 186 1222927123156 brlshftm4b
E BRLSHFTM4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0]
P S _in std_logic_vector[1:0]
P Mode _in std_logic_vector[1:0]
P O _out std_logic_vector[3:0]
X BRLSHFTM4B
V 000041 11 604 1222927123156 brlshftm4b
#VLB_VERSION 58
#INFO
BRLSHFTM4B
E 1222927123156
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 60 1 . 12
~NATURAL~range~3~downto~0~12 1 5 280 1 . 12
I 2 29 474 1 . 12
~std_logic_vector{1~downto~0}~12 3 5 547 1 . 13
~NATURAL~range~1~downto~0~12 4 5 767 1 . 13
S 5 29 961 1 . 13
~std_logic_vector{1~downto~0}~122 6 5 1034 1 . 14
~NATURAL~range~1~downto~0~121 7 5 1254 1 . 14
Mode 8 29 1448 1 . 14
~std_logic_vector{3~downto~0}~124 9 5 1521 1 . 15
~NATURAL~range~3~downto~0~123 10 5 1742 1 . 15
O 11 29 1937 1 . 15
#SPECIFICATION 
#END
V 000030 54 2009 0 brlshftm4b
12
1
12
00000011
1
./src/BRLSHFTM4B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
67
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000044 52 3682          1222927123190 RTL
22______
58
RTL
5
19
std
.
.
1
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 0 0
23
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
TShftMode
1
5
13 ~ ~ 1 0
23
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 0 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 2 1
25
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 3 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
Zero
7169
1
13 ~ ~ 4 0
25
0
0
1
13 ~ ~ 2 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
0
1
1
Shift_Nothing
7169
1
13 ~ ~ 5 1
26
1
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
1
Shift_Left_Unsigned
7169
1
13 ~ ~ 6 2
27
2
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
1
Shift_Right_Unsigned
7169
1
13 ~ ~ 7 3
28
3
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
1
Shift_Right_Signed
7169
1
13 ~ ~ 8 4
29
4
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
5
~std_logic_vector{3~downto~0}~132
513
5
13 ~ ~ 9 2
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~131
521
5
13 ~ ~ 10 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Shift1L
1
3
13 ~ ~ 11 0
32
12
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2L
1
3
13 ~ ~ 12 1
32
13
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift1R
1
3
13 ~ ~ 13 2
33
14
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2R
1
3
13 ~ ~ 14 3
33
15
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~2}~13
513
5
13 ~ ~ 15 3
34
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
13 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~2~13
521
5
13 ~ ~ 16 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
4611686018427387904
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Fills
1
3
13 ~ ~ 17 4
34
16
1
13 ~ ~ 15 3
0
15 ieee std_logic_1164 5 3
0
0
1
3
Oi
1
3
13 ~ ~ 18 5
36
17
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 19 4
38
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 20 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~133
521
5
13 ~ ~ 20 0
38
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
mode
1
3
13 ~ ~ 21 6
38
18
1
13 ~ ~ 19 4
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 300 1222927123187 brlshftm4s
E BRLSHFTM4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P S0 _in std_logic
P S1 _in std_logic
P Mode0 _in std_logic
P Mode1 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X BRLSHFTM4S
V 000041 11 386 1222927123187 brlshftm4s
#VLB_VERSION 58
#INFO
BRLSHFTM4S
E 1222927123187
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 61 1 . 12
I1 1 29 151 1 . 12
I2 2 29 241 1 . 12
I3 3 29 331 1 . 12
S0 4 29 421 1 . 13
S1 5 29 511 1 . 13
Mode0 6 29 601 1 . 14
Mode1 7 29 691 1 . 14
O0 8 29 781 1 . 15
O1 9 29 871 1 . 15
O2 10 29 961 1 . 15
O3 11 29 1054 1 . 15
#SPECIFICATION 
#END
V 000030 54 1144 0 brlshftm4s
12
1
12
00000011
1
./src/BRLSHFTM4S.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000044 52 3201          1222927123205 RTL
20______
58
RTL
5
11
std
.
.
1
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 0 0
23
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
TShftMode
1
5
13 ~ ~ 1 0
23
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 0 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 2 1
25
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 3 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
Zero
7169
1
13 ~ ~ 4 0
25
0
0
1
13 ~ ~ 2 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
0
1
1
Shift_Nothing
7169
1
13 ~ ~ 5 1
26
1
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
1
Shift_Left_Unsigned
7169
1
13 ~ ~ 6 2
27
2
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
1
Shift_Right_Unsigned
7169
1
13 ~ ~ 7 3
28
3
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
1
Shift_Right_Signed
7169
1
13 ~ ~ 8 4
29
4
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
5
~std_logic_vector{7~downto~0}~134
513
5
13 ~ ~ 9 2
32
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~133
521
5
13 ~ ~ 10 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Shift1L
1
3
13 ~ ~ 11 0
32
4
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2L
1
3
13 ~ ~ 12 1
32
5
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift4L
1
3
13 ~ ~ 13 2
32
6
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift1R
1
3
13 ~ ~ 14 3
33
7
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2R
1
3
13 ~ ~ 15 4
33
8
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift4R
1
3
13 ~ ~ 16 5
33
9
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{7~downto~4}~13
513
5
13 ~ ~ 17 3
34
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
13 ~ ~ 18 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~4~13
521
5
13 ~ ~ 18 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Fills
1
3
13 ~ ~ 19 6
34
10
1
13 ~ ~ 17 3
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 186 1222927123202 brlshftm8b
E BRLSHFTM8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0]
P S _in std_logic_vector[2:0]
P Mode _in std_logic_vector[1:0]
P O _out std_logic_vector[7:0]
X BRLSHFTM8B
V 000041 11 602 1222927123202 brlshftm8b
#VLB_VERSION 58
#INFO
BRLSHFTM8B
E 1222927123202
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 60 1 . 12
~NATURAL~range~7~downto~0~12 1 5 280 1 . 12
I 2 29 474 1 . 12
~std_logic_vector{2~downto~0}~12 3 5 547 1 . 13
~NATURAL~range~2~downto~0~12 4 5 767 1 . 13
S 5 29 961 1 . 13
~std_logic_vector{1~downto~0}~12 6 5 1034 1 . 14
~NATURAL~range~1~downto~0~12 7 5 1254 1 . 14
Mode 8 29 1448 1 . 14
~std_logic_vector{7~downto~0}~122 9 5 1521 1 . 15
~NATURAL~range~7~downto~0~121 10 5 1742 1 . 15
O 11 29 1937 1 . 15
#SPECIFICATION 
#END
V 000030 54 2009 0 brlshftm8b
12
1
12
00000011
1
./src/BRLSHFTM8B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
67
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000044 52 3842          1222927123237 RTL
24______
58
RTL
5
30
std
.
.
1
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 0 0
23
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
TShftMode
1
5
13 ~ ~ 1 0
23
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 0 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 2 1
25
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 3 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
Zero
7169
1
13 ~ ~ 4 0
25
0
0
1
13 ~ ~ 2 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
0
1
1
Shift_Nothing
7169
1
13 ~ ~ 5 1
26
1
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
1
Shift_Left_Unsigned
7169
1
13 ~ ~ 6 2
27
2
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
1
Shift_Right_Unsigned
7169
1
13 ~ ~ 7 3
28
3
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
1
Shift_Right_Signed
7169
1
13 ~ ~ 8 4
29
4
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
5
~std_logic_vector{7~downto~0}~132
513
5
13 ~ ~ 9 2
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~131
521
5
13 ~ ~ 10 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Shift1L
1
3
13 ~ ~ 11 0
32
21
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2L
1
3
13 ~ ~ 12 1
32
22
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift4L
1
3
13 ~ ~ 13 2
32
23
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift1R
1
3
13 ~ ~ 14 3
33
24
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2R
1
3
13 ~ ~ 15 4
33
25
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift4R
1
3
13 ~ ~ 16 5
33
26
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{7~downto~4}~13
513
5
13 ~ ~ 17 3
34
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
13 ~ ~ 18 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~4~13
521
5
13 ~ ~ 18 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
4616189618054758400
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Fills
1
3
13 ~ ~ 19 6
34
27
1
13 ~ ~ 17 3
0
15 ieee std_logic_1164 5 3
0
0
1
3
oi
1
3
13 ~ ~ 20 7
36
28
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 21 4
38
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~133
521
5
13 ~ ~ 22 0
38
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
mode
1
3
13 ~ ~ 23 8
38
29
1
13 ~ ~ 21 4
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 475 1222927123234 brlshftm8s
E BRLSHFTM8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P S0 _in std_logic
P S1 _in std_logic
P S2 _in std_logic
P Mode0 _in std_logic
P Mode1 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
X BRLSHFTM8S
V 000041 11 584 1222927123234 brlshftm8s
#VLB_VERSION 58
#INFO
BRLSHFTM8S
E 1222927123234
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 61 1 . 12
I1 1 29 151 1 . 12
I2 2 29 241 1 . 12
I3 3 29 331 1 . 12
I4 4 29 421 1 . 12
I5 5 29 511 1 . 12
I6 6 29 601 1 . 12
I7 7 29 691 1 . 12
S0 8 29 781 1 . 13
S1 9 29 871 1 . 13
S2 10 29 961 1 . 13
Mode0 11 29 1054 1 . 14
Mode1 12 29 1147 1 . 14
O0 13 29 1240 1 . 15
O1 14 29 1333 1 . 15
O2 15 29 1426 1 . 15
O3 16 29 1519 1 . 15
O4 17 29 1612 1 . 15
O5 18 29 1705 1 . 15
O6 19 29 1798 1 . 15
O7 20 29 1891 1 . 15
#SPECIFICATION 
#END
V 000030 54 1981 0 brlshftm8s
12
0
12
00000011
1
./src/BRLSHFTM8S.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000044 52 3537          1222927123267 RTL
24______
58
RTL
5
15
std
.
.
1
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 0 0
23
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
TShftMode
1
5
13 ~ ~ 1 0
23
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 0 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 2 1
25
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 3 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
Zero
7169
1
13 ~ ~ 4 0
25
0
0
1
13 ~ ~ 2 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
0
1
1
Shift_Nothing
7169
1
13 ~ ~ 5 1
26
1
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
1
Shift_Left_Unsigned
7169
1
13 ~ ~ 6 2
27
2
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
1
Shift_Right_Unsigned
7169
1
13 ~ ~ 7 3
28
3
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
1
Shift_Right_Signed
7169
1
13 ~ ~ 8 4
29
4
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
5
~std_logic_vector{15~downto~0}~134
513
5
13 ~ ~ 9 2
32
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~133
521
5
13 ~ ~ 10 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Shift1L
1
3
13 ~ ~ 11 0
32
4
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2L
1
3
13 ~ ~ 12 1
32
5
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift4L
1
3
13 ~ ~ 13 2
32
6
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift8L
1
3
13 ~ ~ 14 3
32
7
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift16L
1
3
13 ~ ~ 15 4
32
8
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift1R
1
3
13 ~ ~ 16 5
33
9
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2R
1
3
13 ~ ~ 17 6
33
10
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift4R
1
3
13 ~ ~ 18 7
33
11
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift8R
1
3
13 ~ ~ 19 8
33
12
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift16R
1
3
13 ~ ~ 20 9
33
13
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{15~downto~8}~13
513
5
13 ~ ~ 21 3
34
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
4620693217682128896
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
0
1
13 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~8~13
521
5
13 ~ ~ 22 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
4620693217682128896
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Fills
1
3
13 ~ ~ 23 10
34
14
1
13 ~ ~ 21 3
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000042 11 190 1222927123264 brlshftm16b
E BRLSHFTM16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0]
P S _in std_logic_vector[3:0]
P Mode _in std_logic_vector[1:0]
P O _out std_logic_vector[15:0]
X BRLSHFTM16B
V 000042 11 607 1222927123264 brlshftm16b
#VLB_VERSION 58
#INFO
BRLSHFTM16B
E 1222927123264
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 61 1 . 12
~NATURAL~range~15~downto~0~12 1 5 282 1 . 12
I 2 29 477 1 . 12
~std_logic_vector{3~downto~0}~12 3 5 550 1 . 13
~NATURAL~range~3~downto~0~12 4 5 770 1 . 13
S 5 29 964 1 . 13
~std_logic_vector{1~downto~0}~12 6 5 1037 1 . 14
~NATURAL~range~1~downto~0~12 7 5 1257 1 . 14
Mode 8 29 1451 1 . 14
~std_logic_vector{15~downto~0}~122 9 5 1524 1 . 15
~NATURAL~range~15~downto~0~121 10 5 1746 1 . 15
O 11 29 1942 1 . 15
#SPECIFICATION 
#END
V 000031 54 2014 0 brlshftm16b
12
1
12
00000011
1
./src/BRLSHFTM16B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
67
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000044 52 3537          1222927123284 RTL
24______
58
RTL
5
15
std
.
.
1
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 0 0
23
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
5
TMode
1
5
13 ~ ~ 1 0
23
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 0 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 2 1
25
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 3 0
25
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
1
Zero
7169
1
13 ~ ~ 4 0
25
0
0
1
13 ~ ~ 2 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 3 0
0
0
1
1
Shift_Nothing
7169
1
13 ~ ~ 5 1
26
1
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"00"
0
0
1
1
Shift_Left_Unsigned
7169
1
13 ~ ~ 6 2
27
2
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"01"
0
0
1
1
Shift_Right_Unsigned
7169
1
13 ~ ~ 7 3
28
3
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"10"
0
0
1
1
Shift_Right_Signed
7169
1
13 ~ ~ 8 4
29
4
0
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"11"
0
0
1
5
~std_logic_vector{31~downto~0}~134
513
5
13 ~ ~ 9 2
32
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~133
521
5
13 ~ ~ 10 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Shift1L
1
3
13 ~ ~ 11 0
32
4
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2L
1
3
13 ~ ~ 12 1
32
5
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift4L
1
3
13 ~ ~ 13 2
32
6
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift8L
1
3
13 ~ ~ 14 3
32
7
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift16L
1
3
13 ~ ~ 15 4
32
8
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift1R
1
3
13 ~ ~ 16 5
33
9
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift2R
1
3
13 ~ ~ 17 6
33
10
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift4R
1
3
13 ~ ~ 18 7
33
11
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift8R
1
3
13 ~ ~ 19 8
33
12
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
3
Shift16R
1
3
13 ~ ~ 20 9
33
13
1
13 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{31~downto~16}~13
513
5
13 ~ ~ 21 3
34
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
4625196817309499392
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
0
1
13 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~16~13
521
5
13 ~ ~ 22 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
4625196817309499392
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
16
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Fills
1
3
13 ~ ~ 23 10
34
14
1
13 ~ ~ 21 3
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000042 11 190 1222927123281 brlshftm32b
E BRLSHFTM32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0]
P S _in std_logic_vector[4:0]
P Mode _in std_logic_vector[1:0]
P O _out std_logic_vector[31:0]
X BRLSHFTM32B
V 000042 11 607 1222927123281 brlshftm32b
#VLB_VERSION 58
#INFO
BRLSHFTM32B
E 1222927123281
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 61 1 . 12
~NATURAL~range~31~downto~0~12 1 5 282 1 . 12
I 2 29 477 1 . 12
~std_logic_vector{4~downto~0}~12 3 5 550 1 . 13
~NATURAL~range~4~downto~0~12 4 5 770 1 . 13
S 5 29 964 1 . 13
~std_logic_vector{1~downto~0}~12 6 5 1037 1 . 14
~NATURAL~range~1~downto~0~12 7 5 1257 1 . 14
Mode 8 29 1451 1 . 14
~std_logic_vector{31~downto~0}~122 9 5 1524 1 . 15
~NATURAL~range~31~downto~0~121 10 5 1746 1 . 15
O 11 29 1942 1 . 15
#SPECIFICATION 
#END
V 000031 54 2014 0 brlshftm32b
12
1
12
00000011
1
./src/BRLSHFTM32B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
67
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927123315 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000036 11 113 1222927123312 buf2b
E BUF2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0]
P O _out std_logic_vector[1:0]
X BUF2B
V 000036 11 359 1222927123312 buf2b
#VLB_VERSION 58
#INFO
BUF2B
E 1222927123312
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 55 1 . 18
~NATURAL~range~1~downto~0~12 1 5 275 1 . 18
I 2 29 469 1 . 18
~std_logic_vector{1~downto~0}~122 3 5 542 1 . 19
~NATURAL~range~1~downto~0~121 4 5 762 1 . 19
O 5 29 956 1 . 19
#SPECIFICATION 
#END
V 000025 54 1027 0 buf2b
12
1
12
00000016
1
./src/BUF2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927123330 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000036 11 130 1222927123327 buf2s
E BUF2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
X BUF2S
V 000036 11 211 1222927123327 buf2s
#VLB_VERSION 58
#INFO
BUF2S
E 1222927123327
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 18
I1 1 29 146 1 . 18
O0 2 29 236 1 . 19
O1 3 29 326 1 . 19
#SPECIFICATION 
#END
V 000024 54 413 0 buf2s
12
1
12
00000016
1
./src/BUF2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123346 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000036 11 113 1222927123343 buf3b
E BUF3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0]
P O _out std_logic_vector[2:0]
X BUF3B
V 000036 11 359 1222927123343 buf3b
#VLB_VERSION 58
#INFO
BUF3B
E 1222927123343
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 55 1 . 18
~NATURAL~range~2~downto~0~12 1 5 275 1 . 18
I 2 29 469 1 . 18
~std_logic_vector{2~downto~0}~122 3 5 542 1 . 19
~NATURAL~range~2~downto~0~121 4 5 762 1 . 19
O 5 29 956 1 . 19
#SPECIFICATION 
#END
V 000025 54 1027 0 buf3b
12
1
12
00000016
1
./src/BUF3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927123376 STRUCTURE
0_______
58
STRUCTURE
0
6
std
.
.
0
0
0
V 000036 11 169 1222927123373 buf3s
E BUF3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
X BUF3S
V 000036 11 251 1222927123373 buf3s
#VLB_VERSION 58
#INFO
BUF3S
E 1222927123373
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 18
I1 1 29 146 1 . 18
I2 2 29 236 1 . 18
O0 3 29 326 1 . 19
O1 4 29 416 1 . 19
O2 5 29 506 1 . 19
#SPECIFICATION 
#END
V 000024 54 593 0 buf3s
12
1
12
00000016
1
./src/BUF3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123393 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000036 11 113 1222927123390 buf4b
E BUF4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0]
P O _out std_logic_vector[3:0]
X BUF4B
V 000036 11 359 1222927123390 buf4b
#VLB_VERSION 58
#INFO
BUF4B
E 1222927123390
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 55 1 . 18
~NATURAL~range~3~downto~0~12 1 5 275 1 . 18
I 2 29 469 1 . 18
~std_logic_vector{3~downto~0}~122 3 5 542 1 . 19
~NATURAL~range~3~downto~0~121 4 5 762 1 . 19
O 5 29 956 1 . 19
#SPECIFICATION 
#END
V 000025 54 1027 0 buf4b
12
1
12
00000016
1
./src/BUF4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927123409 STRUCTURE
0_______
58
STRUCTURE
0
8
std
.
.
0
0
0
V 000036 11 208 1222927123406 buf4s
E BUF4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X BUF4S
V 000036 11 291 1222927123406 buf4s
#VLB_VERSION 58
#INFO
BUF4S
E 1222927123406
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 18
I1 1 29 146 1 . 18
I2 2 29 236 1 . 18
I3 3 29 326 1 . 18
O0 4 29 416 1 . 19
O1 5 29 506 1 . 19
O2 6 29 596 1 . 19
O3 7 29 686 1 . 19
#SPECIFICATION 
#END
V 000024 54 773 0 buf4s
12
1
12
00000016
1
./src/BUF4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123439 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000036 11 113 1222927123436 buf5b
E BUF5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0]
P O _out std_logic_vector[4:0]
X BUF5B
V 000036 11 359 1222927123436 buf5b
#VLB_VERSION 58
#INFO
BUF5B
E 1222927123436
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 55 1 . 18
~NATURAL~range~4~downto~0~12 1 5 275 1 . 18
I 2 29 469 1 . 18
~std_logic_vector{4~downto~0}~122 3 5 542 1 . 19
~NATURAL~range~4~downto~0~121 4 5 762 1 . 19
O 5 29 956 1 . 19
#SPECIFICATION 
#END
V 000025 54 1027 0 buf5b
12
1
12
00000016
1
./src/BUF5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927123455 STRUCTURE
0_______
58
STRUCTURE
0
10
std
.
.
0
0
0
V 000036 11 247 1222927123452 buf5s
E BUF5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
X BUF5S
V 000036 11 332 1222927123452 buf5s
#VLB_VERSION 58
#INFO
BUF5S
E 1222927123452
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 18
I1 1 29 146 1 . 18
I2 2 29 236 1 . 18
I3 3 29 326 1 . 18
I4 4 29 416 1 . 18
O0 5 29 506 1 . 19
O1 6 29 596 1 . 19
O2 7 29 686 1 . 19
O3 8 29 776 1 . 19
O4 9 29 866 1 . 19
#SPECIFICATION 
#END
V 000024 54 953 0 buf5s
12
1
12
00000016
1
./src/BUF5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123471 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000036 11 113 1222927123468 buf6b
E BUF6B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[5:0]
P O _out std_logic_vector[5:0]
X BUF6B
V 000036 11 359 1222927123468 buf6b
#VLB_VERSION 58
#INFO
BUF6B
E 1222927123468
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 55 1 . 18
~NATURAL~range~5~downto~0~12 1 5 275 1 . 18
I 2 29 469 1 . 18
~std_logic_vector{5~downto~0}~122 3 5 542 1 . 19
~NATURAL~range~5~downto~0~121 4 5 762 1 . 19
O 5 29 956 1 . 19
#SPECIFICATION 
#END
V 000025 54 1027 0 buf6b
12
1
12
00000016
1
./src/BUF6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927123501 STRUCTURE
0_______
58
STRUCTURE
0
12
std
.
.
0
0
0
V 000036 11 286 1222927123498 buf6s
E BUF6S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
X BUF6S
V 000036 11 375 1222927123498 buf6s
#VLB_VERSION 58
#INFO
BUF6S
E 1222927123498
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 18
I1 1 29 146 1 . 18
I2 2 29 236 1 . 18
I3 3 29 326 1 . 18
I4 4 29 416 1 . 18
I5 5 29 506 1 . 18
O0 6 29 596 1 . 19
O1 7 29 686 1 . 19
O2 8 29 776 1 . 19
O3 9 29 866 1 . 19
O4 10 29 956 1 . 19
O5 11 29 1049 1 . 19
#SPECIFICATION 
#END
V 000025 54 1139 0 buf6s
12
1
12
00000016
1
./src/BUF6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123518 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000036 11 113 1222927123515 buf7b
E BUF7B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[6:0]
P O _out std_logic_vector[6:0]
X BUF7B
V 000036 11 359 1222927123515 buf7b
#VLB_VERSION 58
#INFO
BUF7B
E 1222927123515
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~12 0 5 55 1 . 18
~NATURAL~range~6~downto~0~12 1 5 275 1 . 18
I 2 29 469 1 . 18
~std_logic_vector{6~downto~0}~122 3 5 542 1 . 19
~NATURAL~range~6~downto~0~121 4 5 762 1 . 19
O 5 29 956 1 . 19
#SPECIFICATION 
#END
V 000025 54 1027 0 buf7b
12
1
12
00000016
1
./src/BUF7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927123534 STRUCTURE
0_______
58
STRUCTURE
0
14
std
.
.
0
0
0
V 000036 11 325 1222927123531 buf7s
E BUF7S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
X BUF7S
V 000036 11 419 1222927123531 buf7s
#VLB_VERSION 58
#INFO
BUF7S
E 1222927123531
14
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 18
I1 1 29 146 1 . 18
I2 2 29 236 1 . 18
I3 3 29 326 1 . 18
I4 4 29 416 1 . 18
I5 5 29 506 1 . 18
I6 6 29 596 1 . 18
O0 7 29 686 1 . 19
O1 8 29 776 1 . 19
O2 9 29 866 1 . 19
O3 10 29 956 1 . 19
O4 11 29 1049 1 . 19
O5 12 29 1142 1 . 19
O6 13 29 1235 1 . 19
#SPECIFICATION 
#END
V 000025 54 1325 0 buf7s
12
1
12
00000016
1
./src/BUF7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123564 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000036 11 113 1222927123561 buf8b
E BUF8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0]
P O _out std_logic_vector[7:0]
X BUF8B
V 000036 11 359 1222927123561 buf8b
#VLB_VERSION 58
#INFO
BUF8B
E 1222927123561
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 55 1 . 18
~NATURAL~range~7~downto~0~12 1 5 275 1 . 18
I 2 29 469 1 . 18
~std_logic_vector{7~downto~0}~122 3 5 542 1 . 19
~NATURAL~range~7~downto~0~121 4 5 762 1 . 19
O 5 29 956 1 . 19
#SPECIFICATION 
#END
V 000025 54 1027 0 buf8b
12
1
12
00000016
1
./src/BUF8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927123580 STRUCTURE
0_______
58
STRUCTURE
0
16
std
.
.
0
0
0
V 000036 11 364 1222927123577 buf8s
E BUF8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
X BUF8S
V 000036 11 463 1222927123577 buf8s
#VLB_VERSION 58
#INFO
BUF8S
E 1222927123577
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 18
I1 1 29 146 1 . 18
I2 2 29 236 1 . 18
I3 3 29 326 1 . 18
I4 4 29 416 1 . 18
I5 5 29 506 1 . 18
I6 6 29 596 1 . 18
I7 7 29 686 1 . 18
O0 8 29 776 1 . 19
O1 9 29 866 1 . 19
O2 10 29 956 1 . 19
O3 11 29 1049 1 . 19
O4 12 29 1142 1 . 19
O5 13 29 1235 1 . 19
O6 14 29 1328 1 . 19
O7 15 29 1421 1 . 19
#SPECIFICATION 
#END
V 000025 54 1511 0 buf8s
12
1
12
00000016
1
./src/BUF8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123596 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000036 11 113 1222927123593 buf9b
E BUF9B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[8:0]
P O _out std_logic_vector[8:0]
X BUF9B
V 000036 11 359 1222927123593 buf9b
#VLB_VERSION 58
#INFO
BUF9B
E 1222927123593
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~12 0 5 55 1 . 18
~NATURAL~range~8~downto~0~12 1 5 275 1 . 18
I 2 29 469 1 . 18
~std_logic_vector{8~downto~0}~122 3 5 542 1 . 19
~NATURAL~range~8~downto~0~121 4 5 762 1 . 19
O 5 29 956 1 . 19
#SPECIFICATION 
#END
V 000025 54 1027 0 buf9b
12
1
12
00000016
1
./src/BUF9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927123626 STRUCTURE
0_______
58
STRUCTURE
0
18
std
.
.
0
0
0
V 000036 11 403 1222927123623 buf9s
E BUF9S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P I8 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
X BUF9S
V 000036 11 507 1222927123623 buf9s
#VLB_VERSION 58
#INFO
BUF9S
E 1222927123623
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 18
I1 1 29 146 1 . 18
I2 2 29 236 1 . 18
I3 3 29 326 1 . 18
I4 4 29 416 1 . 18
I5 5 29 506 1 . 18
I6 6 29 596 1 . 18
I7 7 29 686 1 . 18
I8 8 29 776 1 . 18
O0 9 29 866 1 . 19
O1 10 29 956 1 . 19
O2 11 29 1049 1 . 19
O3 12 29 1142 1 . 19
O4 13 29 1235 1 . 19
O5 14 29 1328 1 . 19
O6 15 29 1421 1 . 19
O7 16 29 1514 1 . 19
O8 17 29 1607 1 . 19
#SPECIFICATION 
#END
V 000025 54 1697 0 buf9s
12
1
12
00000016
1
./src/BUF9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123643 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000037 11 115 1222927123640 buf10b
E BUF10B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[9:0]
P O _out std_logic_vector[9:0]
X BUF10B
V 000037 11 360 1222927123640 buf10b
#VLB_VERSION 58
#INFO
BUF10B
E 1222927123640
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{9~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~9~downto~0~12 1 5 276 1 . 18
I 2 29 470 1 . 18
~std_logic_vector{9~downto~0}~122 3 5 543 1 . 19
~NATURAL~range~9~downto~0~121 4 5 763 1 . 19
O 5 29 957 1 . 19
#SPECIFICATION 
#END
V 000026 54 1028 0 buf10b
12
1
12
00000016
1
./src/BUF10B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927123659 STRUCTURE
0_______
58
STRUCTURE
0
20
std
.
.
0
0
0
V 000037 11 444 1222927123656 buf10s
E BUF10S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P I8 _in std_logic
P I9 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
X BUF10S
V 000037 11 552 1222927123656 buf10s
#VLB_VERSION 58
#INFO
BUF10S
E 1222927123656
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
I4 4 29 417 1 . 18
I5 5 29 507 1 . 19
I6 6 29 597 1 . 19
I7 7 29 687 1 . 19
I8 8 29 777 1 . 19
I9 9 29 867 1 . 19
O0 10 29 957 1 . 20
O1 11 29 1050 1 . 20
O2 12 29 1143 1 . 20
O3 13 29 1236 1 . 20
O4 14 29 1329 1 . 20
O5 15 29 1422 1 . 21
O6 16 29 1515 1 . 21
O7 17 29 1608 1 . 21
O8 18 29 1701 1 . 21
O9 19 29 1794 1 . 21
#SPECIFICATION 
#END
V 000026 54 1884 0 buf10s
12
1
12
00000016
1
./src/BUF10S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123690 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000037 11 117 1222927123687 buf12b
E BUF12B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[11:0]
P O _out std_logic_vector[11:0]
X BUF12B
V 000037 11 364 1222927123687 buf12b
#VLB_VERSION 58
#INFO
BUF12B
E 1222927123687
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~11~downto~0~12 1 5 277 1 . 18
I 2 29 472 1 . 18
~std_logic_vector{11~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~11~downto~0~121 4 5 766 1 . 19
O 5 29 961 1 . 19
#SPECIFICATION 
#END
V 000026 54 1032 0 buf12b
12
1
12
00000016
1
./src/BUF12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927123705 STRUCTURE
0_______
58
STRUCTURE
0
24
std
.
.
0
0
0
V 000037 11 526 1222927123702 buf12s
E BUF12S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P I8 _in std_logic
P I9 _in std_logic
P I10 _in std_logic
P I11 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
X BUF12S
V 000037 11 644 1222927123702 buf12s
#VLB_VERSION 58
#INFO
BUF12S
E 1222927123702
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
I4 4 29 417 1 . 18
I5 5 29 507 1 . 19
I6 6 29 597 1 . 19
I7 7 29 687 1 . 19
I8 8 29 777 1 . 19
I9 9 29 867 1 . 19
I10 10 29 957 1 . 19
I11 11 29 1050 1 . 19
O0 12 29 1143 1 . 20
O1 13 29 1236 1 . 20
O2 14 29 1329 1 . 20
O3 15 29 1422 1 . 20
O4 16 29 1515 1 . 20
O5 17 29 1608 1 . 21
O6 18 29 1701 1 . 21
O7 19 29 1794 1 . 21
O8 20 29 1887 1 . 21
O9 21 29 1980 1 . 21
O10 22 29 2073 1 . 21
O11 23 29 2166 1 . 21
#SPECIFICATION 
#END
V 000026 54 2256 0 buf12s
12
1
12
00000016
1
./src/BUF12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123721 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000037 11 117 1222927123718 buf16b
E BUF16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0]
P O _out std_logic_vector[15:0]
X BUF16B
V 000037 11 364 1222927123718 buf16b
#VLB_VERSION 58
#INFO
BUF16B
E 1222927123718
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~15~downto~0~12 1 5 277 1 . 18
I 2 29 472 1 . 18
~std_logic_vector{15~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~15~downto~0~121 4 5 766 1 . 19
O 5 29 961 1 . 19
#SPECIFICATION 
#END
V 000026 54 1032 0 buf16b
12
1
12
00000016
1
./src/BUF16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927123752 STRUCTURE
0_______
58
STRUCTURE
0
32
std
.
.
0
0
0
V 000037 11 690 1222927123749 buf16s
E BUF16S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P I8 _in std_logic
P I9 _in std_logic
P I10 _in std_logic
P I11 _in std_logic
P I12 _in std_logic
P I13 _in std_logic
P I14 _in std_logic
P I15 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
X BUF16S
V 000037 11 828 1222927123749 buf16s
#VLB_VERSION 58
#INFO
BUF16S
E 1222927123749
32
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
I4 4 29 417 1 . 18
I5 5 29 507 1 . 18
I6 6 29 597 1 . 18
I7 7 29 687 1 . 18
I8 8 29 777 1 . 18
I9 9 29 867 1 . 18
I10 10 29 957 1 . 19
I11 11 29 1050 1 . 19
I12 12 29 1143 1 . 19
I13 13 29 1236 1 . 19
I14 14 29 1329 1 . 19
I15 15 29 1422 1 . 19
O0 16 29 1515 1 . 20
O1 17 29 1608 1 . 20
O2 18 29 1701 1 . 20
O3 19 29 1794 1 . 20
O4 20 29 1887 1 . 20
O5 21 29 1980 1 . 20
O6 22 29 2073 1 . 20
O7 23 29 2166 1 . 20
O8 24 29 2259 1 . 20
O9 25 29 2352 1 . 20
O10 26 29 2445 1 . 21
O11 27 29 2538 1 . 21
O12 28 29 2631 1 . 21
O13 29 29 2724 1 . 21
O14 30 29 2817 1 . 21
O15 31 29 2910 1 . 21
#SPECIFICATION 
#END
V 000026 54 3000 0 buf16s
12
1
12
00000016
1
./src/BUF16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123768 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000037 11 117 1222927123765 buf32b
E BUF32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0]
P O _out std_logic_vector[31:0]
X BUF32B
V 000037 11 364 1222927123765 buf32b
#VLB_VERSION 58
#INFO
BUF32B
E 1222927123765
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~31~downto~0~12 1 5 277 1 . 18
I 2 29 472 1 . 18
~std_logic_vector{31~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~31~downto~0~121 4 5 766 1 . 19
O 5 29 961 1 . 19
#SPECIFICATION 
#END
V 000026 54 1032 0 buf32b
12
1
12
00000016
1
./src/BUF32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927123796 STRUCTURE
0_______
58
STRUCTURE
0
64
std
.
.
0
0
0
V 000038 11 1346 1222927123781 buf32s
E BUF32S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P I8 _in std_logic
P I9 _in std_logic
P I10 _in std_logic
P I11 _in std_logic
P I12 _in std_logic
P I13 _in std_logic
P I14 _in std_logic
P I15 _in std_logic
P I16 _in std_logic
P I17 _in std_logic
P I18 _in std_logic
P I19 _in std_logic
P I20 _in std_logic
P I21 _in std_logic
P I22 _in std_logic
P I23 _in std_logic
P I24 _in std_logic
P I25 _in std_logic
P I26 _in std_logic
P I27 _in std_logic
P I28 _in std_logic
P I29 _in std_logic
P I30 _in std_logic
P I31 _in std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
P O16 _out std_logic
P O17 _out std_logic
P O18 _out std_logic
P O19 _out std_logic
P O20 _out std_logic
P O21 _out std_logic
P O22 _out std_logic
P O23 _out std_logic
P O24 _out std_logic
P O25 _out std_logic
P O26 _out std_logic
P O27 _out std_logic
P O28 _out std_logic
P O29 _out std_logic
P O30 _out std_logic
P O31 _out std_logic
X BUF32S
V 000038 11 1564 1222927123781 buf32s
#VLB_VERSION 58
#INFO
BUF32S
E 1222927123781
64
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
I4 4 29 417 1 . 18
I5 5 29 507 1 . 18
I6 6 29 597 1 . 18
I7 7 29 687 1 . 18
I8 8 29 777 1 . 18
I9 9 29 867 1 . 18
I10 10 29 957 1 . 19
I11 11 29 1050 1 . 19
I12 12 29 1143 1 . 19
I13 13 29 1236 1 . 19
I14 14 29 1329 1 . 19
I15 15 29 1422 1 . 19
I16 16 29 1515 1 . 19
I17 17 29 1608 1 . 19
I18 18 29 1701 1 . 19
I19 19 29 1794 1 . 19
I20 20 29 1887 1 . 20
I21 21 29 1980 1 . 20
I22 22 29 2073 1 . 20
I23 23 29 2166 1 . 20
I24 24 29 2259 1 . 20
I25 25 29 2352 1 . 20
I26 26 29 2445 1 . 20
I27 27 29 2538 1 . 20
I28 28 29 2631 1 . 20
I29 29 29 2724 1 . 20
I30 30 29 2817 1 . 21
I31 31 29 2910 1 . 21
O0 32 29 3003 1 . 23
O1 33 29 3096 1 . 23
O2 34 29 3189 1 . 23
O3 35 29 3282 1 . 23
O4 36 29 3375 1 . 23
O5 37 29 3468 1 . 23
O6 38 29 3561 1 . 23
O7 39 29 3654 1 . 23
O8 40 29 3747 1 . 23
O9 41 29 3840 1 . 23
O10 42 29 3933 1 . 24
O11 43 29 4026 1 . 24
O12 44 29 4119 1 . 24
O13 45 29 4212 1 . 24
O14 46 29 4305 1 . 24
O15 47 29 4398 1 . 24
O16 48 29 4491 1 . 24
O17 49 29 4584 1 . 24
O18 50 29 4677 1 . 24
O19 51 29 4770 1 . 24
O20 52 29 4863 1 . 25
O21 53 29 4956 1 . 25
O22 54 29 5049 1 . 25
O23 55 29 5142 1 . 25
O24 56 29 5235 1 . 25
O25 57 29 5328 1 . 25
O26 58 29 5421 1 . 25
O27 59 29 5514 1 . 25
O28 60 29 5607 1 . 25
O29 61 29 5700 1 . 25
O30 62 29 5793 1 . 26
O31 63 29 5886 1 . 26
#SPECIFICATION 
#END
V 000026 54 5976 0 buf32s
12
1
12
00000016
1
./src/BUF32S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 37 37
37
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 38 38
38
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 39 39
39
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 40 40
40
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 41 41
41
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 42
42
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 43 43
43
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 44
44
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 45 45
45
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 46 46
46
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 47 47
47
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 48 48
48
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 49 49
49
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 50 50
50
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 51 51
51
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 52 52
52
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 53 53
53
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 54 54
54
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 55 55
55
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 56 56
56
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 57 57
57
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 58 58
58
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 59 59
59
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 60 60
60
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 61 61
61
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 62 62
62
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 63 63
63
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927123815 STRUCTURE
0_______
58
STRUCTURE
0
2
std
.
.
0
0
0
V 000033 11 85 1222927123812 buf
E BUF VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic
P O _out std_logic
X BUF
V 000034 11 167 1222927123812 buf
#VLB_VERSION 58
#INFO
BUF
E 1222927123812
2
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I 0 29 54 1 . 18
O 1 29 144 1 . 19
#SPECIFICATION 
#END
V 000022 54 231 0 buf
12
1
12
00000016
1
./src/BUF.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927123830 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927123827 bufe2b
E BUFE2B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[1:0] = (others => 'U')
P O _out std_logic_vector[1:0]
X BUFE2B
V 000037 11 381 1222927123827 bufe2b
#VLB_VERSION 58
#INFO
BUFE2B
E 1222927123827
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{1~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~1~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{1~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~1~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 bufe2b
12
1
12
00000019
1
./src/BUFE2B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927123862 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 168 1222927123859 bufe2s
E BUFE2S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
X BUFE2S
V 000037 11 231 1222927123859 bufe2s
#VLB_VERSION 58
#INFO
BUFE2S
E 1222927123859
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
O0 3 29 381 1 . 22
O1 4 29 471 1 . 22
#SPECIFICATION 
#END
V 000025 54 558 0 bufe2s
12
1
12
00000019
1
./src/BUFE2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927123877 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927123874 bufe3b
E BUFE3B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[2:0] = (others => 'U')
P O _out std_logic_vector[2:0]
X BUFE3B
V 000037 11 381 1222927123874 bufe3b
#VLB_VERSION 58
#INFO
BUFE3B
E 1222927123874
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{2~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~2~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{2~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~2~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 bufe3b
12
1
12
00000019
1
./src/BUFE3B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927123893 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 213 1222927123890 bufe3s
E BUFE3S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
X BUFE3S
V 000037 11 271 1222927123890 bufe3s
#VLB_VERSION 58
#INFO
BUFE3S
E 1222927123890
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
O0 4 29 489 1 . 22
O1 5 29 579 1 . 22
O2 6 29 669 1 . 22
#SPECIFICATION 
#END
V 000025 54 756 0 bufe3s
12
1
12
00000019
1
./src/BUFE3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927123923 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927123920 bufe4b
E BUFE4B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[3:0] = (others => 'U')
P O _out std_logic_vector[3:0]
X BUFE4B
V 000037 11 381 1222927123920 bufe4b
#VLB_VERSION 58
#INFO
BUFE4B
E 1222927123920
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{3~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~3~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{3~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~3~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 bufe4b
12
1
12
00000019
1
./src/BUFE4B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927123940 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000037 11 258 1222927123937 bufe4s
E BUFE4S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X BUFE4S
V 000037 11 311 1222927123937 bufe4s
#VLB_VERSION 58
#INFO
BUFE4S
E 1222927123937
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
O0 5 29 597 1 . 22
O1 6 29 687 1 . 22
O2 7 29 777 1 . 22
O3 8 29 867 1 . 22
#SPECIFICATION 
#END
V 000025 54 954 0 bufe4s
12
1
12
00000019
1
./src/BUFE4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927123955 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927123952 bufe5b
E BUFE5B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic_vector[4:0]
X BUFE5B
V 000037 11 381 1222927123952 bufe5b
#VLB_VERSION 58
#INFO
BUFE5B
E 1222927123952
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{4~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~4~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{4~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~4~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 bufe5b
12
1
12
00000019
1
./src/BUFE5B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927123986 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 303 1222927123983 bufe5s
E BUFE5S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
X BUFE5S
V 000037 11 354 1222927123983 bufe5s
#VLB_VERSION 58
#INFO
BUFE5S
E 1222927123983
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
O0 6 29 705 1 . 22
O1 7 29 795 1 . 22
O2 8 29 885 1 . 22
O3 9 29 975 1 . 22
O4 10 29 1065 1 . 22
#SPECIFICATION 
#END
V 000026 54 1155 0 bufe5s
12
1
12
00000019
1
./src/BUFE5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124002 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927123999 bufe6b
E BUFE6B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[5:0] = (others => 'U')
P O _out std_logic_vector[5:0]
X BUFE6B
V 000037 11 381 1222927123999 bufe6b
#VLB_VERSION 58
#INFO
BUFE6B
E 1222927123999
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{5~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~5~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{5~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~5~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 bufe6b
12
1
12
00000019
1
./src/BUFE6B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124018 behav
0_______
58
behav
0
13
std
.
.
0
0
0
V 000037 11 348 1222927124015 bufe6s
E BUFE6S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
X BUFE6S
V 000037 11 398 1222927124015 bufe6s
#VLB_VERSION 58
#INFO
BUFE6S
E 1222927124015
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
I5 6 29 705 1 . 21
O0 7 29 813 1 . 22
O1 8 29 903 1 . 22
O2 9 29 993 1 . 22
O3 10 29 1083 1 . 22
O4 11 29 1176 1 . 22
O5 12 29 1269 1 . 22
#SPECIFICATION 
#END
V 000026 54 1359 0 bufe6s
12
1
12
00000019
1
./src/BUFE6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124049 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124046 bufe7b
E BUFE7B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[6:0] = (others => 'U')
P O _out std_logic_vector[6:0]
X BUFE7B
V 000037 11 381 1222927124046 bufe7b
#VLB_VERSION 58
#INFO
BUFE7B
E 1222927124046
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{6~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~6~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{6~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~6~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 bufe7b
12
1
12
00000019
1
./src/BUFE7B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124065 behav
0_______
58
behav
0
15
std
.
.
0
0
0
V 000037 11 393 1222927124062 bufe7s
E BUFE7S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
X BUFE7S
V 000037 11 443 1222927124062 bufe7s
#VLB_VERSION 58
#INFO
BUFE7S
E 1222927124062
15
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
I5 6 29 705 1 . 21
I6 7 29 813 1 . 21
O0 8 29 921 1 . 22
O1 9 29 1011 1 . 22
O2 10 29 1101 1 . 22
O3 11 29 1194 1 . 22
O4 12 29 1287 1 . 22
O5 13 29 1380 1 . 22
O6 14 29 1473 1 . 22
#SPECIFICATION 
#END
V 000026 54 1563 0 bufe7s
12
1
12
00000019
1
./src/BUFE7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124080 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124077 bufe8b
E BUFE8B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[7:0] = (others => 'U')
P O _out std_logic_vector[7:0]
X BUFE8B
V 000037 11 381 1222927124077 bufe8b
#VLB_VERSION 58
#INFO
BUFE8B
E 1222927124077
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{7~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~7~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{7~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~7~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 bufe8b
12
1
12
00000019
1
./src/BUFE8B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124112 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000037 11 438 1222927124109 bufe8s
E BUFE8S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
X BUFE8S
V 000037 11 487 1222927124109 bufe8s
#VLB_VERSION 58
#INFO
BUFE8S
E 1222927124109
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
I5 6 29 705 1 . 21
I6 7 29 813 1 . 21
I7 8 29 921 1 . 21
O0 9 29 1029 1 . 22
O1 10 29 1119 1 . 22
O2 11 29 1212 1 . 22
O3 12 29 1305 1 . 22
O4 13 29 1398 1 . 22
O5 14 29 1491 1 . 22
O6 15 29 1584 1 . 22
O7 16 29 1677 1 . 22
#SPECIFICATION 
#END
V 000026 54 1767 0 bufe8s
12
1
12
00000019
1
./src/BUFE8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124127 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124124 bufe9b
E BUFE9B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[8:0] = (others => 'U')
P O _out std_logic_vector[8:0]
X BUFE9B
V 000037 11 381 1222927124124 bufe9b
#VLB_VERSION 58
#INFO
BUFE9B
E 1222927124124
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{8~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~8~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{8~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~8~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 bufe9b
12
1
12
00000019
1
./src/BUFE9B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124143 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 483 1222927124140 bufe9s
E BUFE9S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
X BUFE9S
V 000037 11 531 1222927124140 bufe9s
#VLB_VERSION 58
#INFO
BUFE9S
E 1222927124140
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
I5 6 29 705 1 . 21
I6 7 29 813 1 . 21
I7 8 29 921 1 . 21
I8 9 29 1029 1 . 21
O0 10 29 1137 1 . 22
O1 11 29 1230 1 . 22
O2 12 29 1323 1 . 22
O3 13 29 1416 1 . 22
O4 14 29 1509 1 . 22
O5 15 29 1602 1 . 22
O6 16 29 1695 1 . 22
O7 17 29 1788 1 . 22
O8 18 29 1881 1 . 22
#SPECIFICATION 
#END
V 000026 54 1971 0 bufe9s
12
1
12
00000019
1
./src/BUFE9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124174 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 159 1222927124171 bufe10b
E BUFE10B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[9:0] = (others => 'U')
P O _out std_logic_vector[9:0]
X BUFE10B
V 000038 11 382 1222927124171 bufe10b
#VLB_VERSION 58
#INFO
BUFE10B
E 1222927124171
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
~std_logic_vector{9~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~9~downto~0~12 2 5 385 1 . 21
I 3 29 579 1 . 21
~std_logic_vector{9~downto~0}~122 4 5 818 1 . 22
~NATURAL~range~9~downto~0~121 5 5 1038 1 . 22
O 6 29 1232 1 . 22
#SPECIFICATION 
#END
V 000027 54 1303 0 bufe10b
12
1
12
00000019
1
./src/BUFE10B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124190 behav
0_______
58
behav
0
21
std
.
.
0
0
0
V 000038 11 530 1222927124187 bufe10s
E BUFE10S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
X BUFE10S
V 000038 11 576 1222927124187 bufe10s
#VLB_VERSION 58
#INFO
BUFE10S
E 1222927124187
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
I0 1 29 166 1 . 21
I1 2 29 274 1 . 21
I2 3 29 382 1 . 21
I3 4 29 490 1 . 21
I4 5 29 598 1 . 21
I5 6 29 706 1 . 21
I6 7 29 814 1 . 21
I7 8 29 922 1 . 21
I8 9 29 1030 1 . 21
I9 10 29 1138 1 . 21
O0 11 29 1249 1 . 22
O1 12 29 1342 1 . 22
O2 13 29 1435 1 . 22
O3 14 29 1528 1 . 22
O4 15 29 1621 1 . 22
O5 16 29 1714 1 . 22
O6 17 29 1807 1 . 22
O7 18 29 1900 1 . 22
O8 19 29 1993 1 . 22
O9 20 29 2086 1 . 22
#SPECIFICATION 
#END
V 000027 54 2176 0 bufe10s
12
1
12
00000019
1
./src/BUFE10S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124220 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 161 1222927124217 bufe12b
E BUFE12B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[11:0] = (others => 'U')
P O _out std_logic_vector[11:0]
X BUFE12B
V 000038 11 386 1222927124217 bufe12b
#VLB_VERSION 58
#INFO
BUFE12B
E 1222927124217
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
~std_logic_vector{11~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~11~downto~0~12 2 5 386 1 . 21
I 3 29 581 1 . 21
~std_logic_vector{11~downto~0}~122 4 5 821 1 . 22
~NATURAL~range~11~downto~0~121 5 5 1042 1 . 22
O 6 29 1237 1 . 22
#SPECIFICATION 
#END
V 000027 54 1308 0 bufe12b
12
1
12
00000019
1
./src/BUFE12B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124237 behav
0_______
58
behav
0
25
std
.
.
0
0
0
V 000038 11 624 1222927124234 bufe12s
E BUFE12S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
X BUFE12S
V 000038 11 668 1222927124234 bufe12s
#VLB_VERSION 58
#INFO
BUFE12S
E 1222927124234
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
I0 1 29 166 1 . 21
I1 2 29 274 1 . 21
I2 3 29 382 1 . 21
I3 4 29 490 1 . 21
I4 5 29 598 1 . 21
I5 6 29 706 1 . 21
I6 7 29 814 1 . 21
I7 8 29 922 1 . 21
I8 9 29 1030 1 . 21
I9 10 29 1138 1 . 21
I10 11 29 1249 1 . 21
I11 12 29 1360 1 . 21
O0 13 29 1471 1 . 22
O1 14 29 1564 1 . 22
O2 15 29 1657 1 . 22
O3 16 29 1750 1 . 22
O4 17 29 1843 1 . 22
O5 18 29 1936 1 . 22
O6 19 29 2029 1 . 22
O7 20 29 2122 1 . 22
O8 21 29 2215 1 . 22
O9 22 29 2308 1 . 22
O10 23 29 2401 1 . 22
O11 24 29 2494 1 . 22
#SPECIFICATION 
#END
V 000027 54 2584 0 bufe12s
12
1
12
00000019
1
./src/BUFE12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124252 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 161 1222927124249 bufe16b
E BUFE16B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[15:0] = (others => 'U')
P O _out std_logic_vector[15:0]
X BUFE16B
V 000038 11 386 1222927124249 bufe16b
#VLB_VERSION 58
#INFO
BUFE16B
E 1222927124249
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
~std_logic_vector{15~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~15~downto~0~12 2 5 386 1 . 21
I 3 29 581 1 . 21
~std_logic_vector{15~downto~0}~122 4 5 821 1 . 22
~NATURAL~range~15~downto~0~121 5 5 1042 1 . 22
O 6 29 1237 1 . 22
#SPECIFICATION 
#END
V 000027 54 1308 0 bufe16b
12
1
12
00000019
1
./src/BUFE16B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124283 behav
0_______
58
behav
0
33
std
.
.
0
0
0
V 000038 11 812 1222927124280 bufe16s
E BUFE16S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
X BUFE16S
V 000038 11 852 1222927124280 bufe16s
#VLB_VERSION 58
#INFO
BUFE16S
E 1222927124280
33
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
I0 1 29 166 1 . 21
I1 2 29 274 1 . 21
I2 3 29 382 1 . 21
I3 4 29 490 1 . 21
I4 5 29 598 1 . 21
I5 6 29 706 1 . 21
I6 7 29 814 1 . 21
I7 8 29 922 1 . 21
I8 9 29 1030 1 . 21
I9 10 29 1138 1 . 21
I10 11 29 1249 1 . 21
I11 12 29 1360 1 . 21
I12 13 29 1471 1 . 21
I13 14 29 1582 1 . 21
I14 15 29 1693 1 . 21
I15 16 29 1804 1 . 21
O0 17 29 1915 1 . 22
O1 18 29 2008 1 . 22
O2 19 29 2101 1 . 22
O3 20 29 2194 1 . 22
O4 21 29 2287 1 . 22
O5 22 29 2380 1 . 22
O6 23 29 2473 1 . 22
O7 24 29 2566 1 . 22
O8 25 29 2659 1 . 22
O9 26 29 2752 1 . 22
O10 27 29 2845 1 . 22
O11 28 29 2938 1 . 22
O12 29 29 3031 1 . 22
O13 30 29 3124 1 . 22
O14 31 29 3217 1 . 22
O15 32 29 3310 1 . 22
#SPECIFICATION 
#END
V 000027 54 3400 0 bufe16s
12
1
12
00000019
1
./src/BUFE16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124299 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 161 1222927124296 bufe32b
E BUFE32B VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I _in std_logic_vector[31:0] = (others => 'U')
P O _out std_logic_vector[31:0]
X BUFE32B
V 000038 11 386 1222927124296 bufe32b
#VLB_VERSION 58
#INFO
BUFE32B
E 1222927124296
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
~std_logic_vector{31~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~31~downto~0~12 2 5 386 1 . 21
I 3 29 581 1 . 21
~std_logic_vector{31~downto~0}~122 4 5 821 1 . 22
~NATURAL~range~31~downto~0~121 5 5 1042 1 . 22
O 6 29 1237 1 . 22
#SPECIFICATION 
#END
V 000027 54 1308 0 bufe32b
12
1
12
00000019
1
./src/BUFE32B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124328 behav
0_______
58
behav
0
65
std
.
.
0
0
0
V 000039 11 1564 1222927124312 bufe32s
E BUFE32S VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P I16 _in std_logic = 'U'
P I17 _in std_logic = 'U'
P I18 _in std_logic = 'U'
P I19 _in std_logic = 'U'
P I20 _in std_logic = 'U'
P I21 _in std_logic = 'U'
P I22 _in std_logic = 'U'
P I23 _in std_logic = 'U'
P I24 _in std_logic = 'U'
P I25 _in std_logic = 'U'
P I26 _in std_logic = 'U'
P I27 _in std_logic = 'U'
P I28 _in std_logic = 'U'
P I29 _in std_logic = 'U'
P I30 _in std_logic = 'U'
P I31 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
P O16 _out std_logic
P O17 _out std_logic
P O18 _out std_logic
P O19 _out std_logic
P O20 _out std_logic
P O21 _out std_logic
P O22 _out std_logic
P O23 _out std_logic
P O24 _out std_logic
P O25 _out std_logic
P O26 _out std_logic
P O27 _out std_logic
P O28 _out std_logic
P O29 _out std_logic
P O30 _out std_logic
P O31 _out std_logic
X BUFE32S
V 000039 11 1588 1222927124312 bufe32s
#VLB_VERSION 58
#INFO
BUFE32S
E 1222927124312
65
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
I0 1 29 166 1 . 21
I1 2 29 274 1 . 21
I2 3 29 382 1 . 21
I3 4 29 490 1 . 21
I4 5 29 598 1 . 21
I5 6 29 706 1 . 21
I6 7 29 814 1 . 21
I7 8 29 922 1 . 21
I8 9 29 1030 1 . 21
I9 10 29 1138 1 . 21
I10 11 29 1249 1 . 21
I11 12 29 1360 1 . 21
I12 13 29 1471 1 . 21
I13 14 29 1582 1 . 21
I14 15 29 1693 1 . 22
I15 16 29 1804 1 . 22
I16 17 29 1915 1 . 22
I17 18 29 2026 1 . 22
I18 19 29 2137 1 . 22
I19 20 29 2248 1 . 22
I20 21 29 2359 1 . 22
I21 22 29 2470 1 . 22
I22 23 29 2581 1 . 22
I23 24 29 2692 1 . 22
I24 25 29 2803 1 . 22
I25 26 29 2914 1 . 22
I26 27 29 3025 1 . 23
I27 28 29 3136 1 . 23
I28 29 29 3247 1 . 23
I29 30 29 3358 1 . 23
I30 31 29 3469 1 . 23
I31 32 29 3580 1 . 23
O0 33 29 3691 1 . 24
O1 34 29 3784 1 . 24
O2 35 29 3877 1 . 24
O3 36 29 3970 1 . 24
O4 37 29 4063 1 . 24
O5 38 29 4156 1 . 24
O6 39 29 4249 1 . 24
O7 40 29 4342 1 . 24
O8 41 29 4435 1 . 24
O9 42 29 4528 1 . 24
O10 43 29 4621 1 . 24
O11 44 29 4714 1 . 24
O12 45 29 4807 1 . 24
O13 46 29 4900 1 . 24
O14 47 29 4993 1 . 25
O15 48 29 5086 1 . 25
O16 49 29 5179 1 . 25
O17 50 29 5272 1 . 25
O18 51 29 5365 1 . 25
O19 52 29 5458 1 . 25
O20 53 29 5551 1 . 25
O21 54 29 5644 1 . 25
O22 55 29 5737 1 . 25
O23 56 29 5830 1 . 25
O24 57 29 5923 1 . 25
O25 58 29 6016 1 . 25
O26 59 29 6109 1 . 26
O27 60 29 6202 1 . 26
O28 61 29 6295 1 . 26
O29 62 29 6388 1 . 26
O30 63 29 6481 1 . 26
O31 64 29 6574 1 . 26
#SPECIFICATION 
#END
V 000027 54 6664 0 bufe32s
12
1
12
00000019
1
./src/BUFE32S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 23 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 24 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 25 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 26 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 27 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 28 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 29 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 30 30
30
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 31 31
31
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 32 32
32
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 37 37
37
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 38 38
38
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 39 39
39
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 40 40
40
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 41 41
41
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 42
42
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 43 43
43
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 44
44
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 45 45
45
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 46 46
46
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 47 47
47
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 48 48
48
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 49 49
49
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 50 50
50
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 51 51
51
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 52 52
52
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 53 53
53
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 54 54
54
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 55 55
55
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 56 56
56
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 57 57
57
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 58 58
58
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 59 59
59
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 60 60
60
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 61 61
61
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 62 62
62
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 63 63
63
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 64 64
64
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124346 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000035 11 117 1222927124343 bufe
E BUFE VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic = 'U'
P E _in std_logic = 'U'
P O _out std_logic
X BUFE
V 000035 11 187 1222927124343 bufe
#VLB_VERSION 58
#INFO
BUFE
E 1222927124343
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I 0 29 55 1 . 20
E 1 29 163 1 . 20
O 2 29 271 1 . 21
#SPECIFICATION 
#END
V 000023 54 358 0 bufe
12
1
12
00000019
1
./src/BUFE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124362 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124359 buft2b
E BUFT2B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[1:0] = (others => 'U')
P O _out std_logic_vector[1:0]
X BUFT2B
V 000037 11 381 1222927124359 buft2b
#VLB_VERSION 58
#INFO
BUFT2B
E 1222927124359
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
~std_logic_vector{1~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~1~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{1~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~1~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 buft2b
12
1
12
00000019
1
./src/BUFT2B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927124393 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 168 1222927124390 buft2s
E BUFT2S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
X BUFT2S
V 000037 11 231 1222927124390 buft2s
#VLB_VERSION 58
#INFO
BUFT2S
E 1222927124390
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
O0 3 29 381 1 . 22
O1 4 29 471 1 . 22
#SPECIFICATION 
#END
V 000025 54 558 0 buft2s
12
1
12
00000019
1
./src/BUFT2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124409 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124406 buft3b
E BUFT3B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[2:0] = (others => 'U')
P O _out std_logic_vector[2:0]
X BUFT3B
V 000037 11 381 1222927124406 buft3b
#VLB_VERSION 58
#INFO
BUFT3B
E 1222927124406
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
~std_logic_vector{2~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~2~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{2~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~2~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 buft3b
12
1
12
00000019
1
./src/BUFT3B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927124424 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 213 1222927124421 buft3s
E BUFT3S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
X BUFT3S
V 000037 11 271 1222927124421 buft3s
#VLB_VERSION 58
#INFO
BUFT3S
E 1222927124421
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
O0 4 29 489 1 . 22
O1 5 29 579 1 . 22
O2 6 29 669 1 . 22
#SPECIFICATION 
#END
V 000025 54 756 0 buft3s
12
1
12
00000019
1
./src/BUFT3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124455 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124452 buft4b
E BUFT4B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[3:0] = (others => 'U')
P O _out std_logic_vector[3:0]
X BUFT4B
V 000037 11 381 1222927124452 buft4b
#VLB_VERSION 58
#INFO
BUFT4B
E 1222927124452
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
~std_logic_vector{3~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~3~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{3~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~3~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 buft4b
12
1
12
00000019
1
./src/BUFT4B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927124471 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000037 11 258 1222927124468 buft4s
E BUFT4S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X BUFT4S
V 000037 11 311 1222927124468 buft4s
#VLB_VERSION 58
#INFO
BUFT4S
E 1222927124468
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
O0 5 29 597 1 . 22
O1 6 29 687 1 . 22
O2 7 29 777 1 . 22
O3 8 29 867 1 . 22
#SPECIFICATION 
#END
V 000025 54 954 0 buft4s
12
1
12
00000019
1
./src/BUFT4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124487 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124484 buft5b
E BUFT5B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic_vector[4:0]
X BUFT5B
V 000037 11 381 1222927124484 buft5b
#VLB_VERSION 58
#INFO
BUFT5B
E 1222927124484
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
~std_logic_vector{4~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~4~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{4~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~4~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 buft5b
12
1
12
00000019
1
./src/BUFT5B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124518 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 303 1222927124515 buft5s
E BUFT5S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
X BUFT5S
V 000037 11 354 1222927124515 buft5s
#VLB_VERSION 58
#INFO
BUFT5S
E 1222927124515
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
O0 6 29 705 1 . 22
O1 7 29 795 1 . 22
O2 8 29 885 1 . 22
O3 9 29 975 1 . 22
O4 10 29 1065 1 . 22
#SPECIFICATION 
#END
V 000026 54 1155 0 buft5s
12
1
12
00000019
1
./src/BUFT5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124534 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124531 buft6b
E BUFT6B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[5:0] = (others => 'U')
P O _out std_logic_vector[5:0]
X BUFT6B
V 000037 11 381 1222927124531 buft6b
#VLB_VERSION 58
#INFO
BUFT6B
E 1222927124531
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
~std_logic_vector{5~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~5~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{5~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~5~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 buft6b
12
1
12
00000019
1
./src/BUFT6B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124549 behav
0_______
58
behav
0
13
std
.
.
0
0
0
V 000037 11 348 1222927124546 buft6s
E BUFT6S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
X BUFT6S
V 000037 11 398 1222927124546 buft6s
#VLB_VERSION 58
#INFO
BUFT6S
E 1222927124546
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
I5 6 29 705 1 . 21
O0 7 29 813 1 . 22
O1 8 29 903 1 . 22
O2 9 29 993 1 . 22
O3 10 29 1083 1 . 22
O4 11 29 1176 1 . 22
O5 12 29 1269 1 . 22
#SPECIFICATION 
#END
V 000026 54 1359 0 buft6s
12
1
12
00000019
1
./src/BUFT6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124580 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124577 buft7b
E BUFT7B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[6:0] = (others => 'U')
P O _out std_logic_vector[6:0]
X BUFT7B
V 000037 11 381 1222927124577 buft7b
#VLB_VERSION 58
#INFO
BUFT7B
E 1222927124577
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
~std_logic_vector{6~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~6~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{6~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~6~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 buft7b
12
1
12
00000019
1
./src/BUFT7B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124596 behav
0_______
58
behav
0
15
std
.
.
0
0
0
V 000037 11 393 1222927124593 buft7s
E BUFT7S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
X BUFT7S
V 000037 11 443 1222927124593 buft7s
#VLB_VERSION 58
#INFO
BUFT7S
E 1222927124593
15
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
I5 6 29 705 1 . 21
I6 7 29 813 1 . 21
O0 8 29 921 1 . 22
O1 9 29 1011 1 . 22
O2 10 29 1101 1 . 22
O3 11 29 1194 1 . 22
O4 12 29 1287 1 . 22
O5 13 29 1380 1 . 22
O6 14 29 1473 1 . 22
#SPECIFICATION 
#END
V 000026 54 1563 0 buft7s
12
1
12
00000019
1
./src/BUFT7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124612 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124609 buft8b
E BUFT8B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[7:0] = (others => 'U')
P O _out std_logic_vector[7:0]
X BUFT8B
V 000037 11 381 1222927124609 buft8b
#VLB_VERSION 58
#INFO
BUFT8B
E 1222927124609
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
~std_logic_vector{7~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~7~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{7~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~7~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 buft8b
12
1
12
00000019
1
./src/BUFT8B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124643 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000037 11 438 1222927124640 buft8s
E BUFT8S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
X BUFT8S
V 000037 11 487 1222927124640 buft8s
#VLB_VERSION 58
#INFO
BUFT8S
E 1222927124640
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
I5 6 29 705 1 . 21
I6 7 29 813 1 . 21
I7 8 29 921 1 . 21
O0 9 29 1029 1 . 22
O1 10 29 1119 1 . 22
O2 11 29 1212 1 . 22
O3 12 29 1305 1 . 22
O4 13 29 1398 1 . 22
O5 14 29 1491 1 . 22
O6 15 29 1584 1 . 22
O7 16 29 1677 1 . 22
#SPECIFICATION 
#END
V 000026 54 1767 0 buft8s
12
1
12
00000019
1
./src/BUFT8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124659 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927124656 buft9b
E BUFT9B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[8:0] = (others => 'U')
P O _out std_logic_vector[8:0]
X BUFT9B
V 000037 11 381 1222927124656 buft9b
#VLB_VERSION 58
#INFO
BUFT9B
E 1222927124656
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
~std_logic_vector{8~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~8~downto~0~12 2 5 384 1 . 21
I 3 29 578 1 . 21
~std_logic_vector{8~downto~0}~122 4 5 817 1 . 22
~NATURAL~range~8~downto~0~121 5 5 1037 1 . 22
O 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 buft9b
12
1
12
00000019
1
./src/BUFT9B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124674 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 483 1222927124671 buft9s
E BUFT9S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
X BUFT9S
V 000037 11 531 1222927124671 buft9s
#VLB_VERSION 58
#INFO
BUFT9S
E 1222927124671
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
I0 1 29 165 1 . 21
I1 2 29 273 1 . 21
I2 3 29 381 1 . 21
I3 4 29 489 1 . 21
I4 5 29 597 1 . 21
I5 6 29 705 1 . 21
I6 7 29 813 1 . 21
I7 8 29 921 1 . 21
I8 9 29 1029 1 . 21
O0 10 29 1137 1 . 22
O1 11 29 1230 1 . 22
O2 12 29 1323 1 . 22
O3 13 29 1416 1 . 22
O4 14 29 1509 1 . 22
O5 15 29 1602 1 . 22
O6 16 29 1695 1 . 22
O7 17 29 1788 1 . 22
O8 18 29 1881 1 . 22
#SPECIFICATION 
#END
V 000026 54 1971 0 buft9s
12
1
12
00000019
1
./src/BUFT9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124705 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 159 1222927124702 buft10b
E BUFT10B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[9:0] = (others => 'U')
P O _out std_logic_vector[9:0]
X BUFT10B
V 000038 11 382 1222927124702 buft10b
#VLB_VERSION 58
#INFO
BUFT10B
E 1222927124702
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 20
~std_logic_vector{9~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~9~downto~0~12 2 5 385 1 . 21
I 3 29 579 1 . 21
~std_logic_vector{9~downto~0}~122 4 5 818 1 . 22
~NATURAL~range~9~downto~0~121 5 5 1038 1 . 22
O 6 29 1232 1 . 22
#SPECIFICATION 
#END
V 000027 54 1303 0 buft10b
12
1
12
00000019
1
./src/BUFT10B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124721 behav
0_______
58
behav
0
21
std
.
.
0
0
0
V 000038 11 530 1222927124718 buft10s
E BUFT10S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
X BUFT10S
V 000038 11 576 1222927124718 buft10s
#VLB_VERSION 58
#INFO
BUFT10S
E 1222927124718
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 20
I0 1 29 166 1 . 21
I1 2 29 274 1 . 21
I2 3 29 382 1 . 21
I3 4 29 490 1 . 21
I4 5 29 598 1 . 21
I5 6 29 706 1 . 21
I6 7 29 814 1 . 21
I7 8 29 922 1 . 21
I8 9 29 1030 1 . 21
I9 10 29 1138 1 . 21
O0 11 29 1249 1 . 22
O1 12 29 1342 1 . 22
O2 13 29 1435 1 . 22
O3 14 29 1528 1 . 22
O4 15 29 1621 1 . 22
O5 16 29 1714 1 . 22
O6 17 29 1807 1 . 22
O7 18 29 1900 1 . 22
O8 19 29 1993 1 . 22
O9 20 29 2086 1 . 22
#SPECIFICATION 
#END
V 000027 54 2176 0 buft10s
12
1
12
00000019
1
./src/BUFT10S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124751 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 161 1222927124748 buft12b
E BUFT12B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[11:0] = (others => 'U')
P O _out std_logic_vector[11:0]
X BUFT12B
V 000038 11 386 1222927124748 buft12b
#VLB_VERSION 58
#INFO
BUFT12B
E 1222927124748
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 20
~std_logic_vector{11~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~11~downto~0~12 2 5 386 1 . 21
I 3 29 581 1 . 21
~std_logic_vector{11~downto~0}~122 4 5 821 1 . 22
~NATURAL~range~11~downto~0~121 5 5 1042 1 . 22
O 6 29 1237 1 . 22
#SPECIFICATION 
#END
V 000027 54 1308 0 buft12b
12
1
12
00000019
1
./src/BUFT12B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124768 behav
0_______
58
behav
0
25
std
.
.
0
0
0
V 000038 11 624 1222927124765 buft12s
E BUFT12S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
X BUFT12S
V 000038 11 668 1222927124765 buft12s
#VLB_VERSION 58
#INFO
BUFT12S
E 1222927124765
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 20
I0 1 29 166 1 . 21
I1 2 29 274 1 . 21
I2 3 29 382 1 . 21
I3 4 29 490 1 . 21
I4 5 29 598 1 . 21
I5 6 29 706 1 . 21
I6 7 29 814 1 . 21
I7 8 29 922 1 . 21
I8 9 29 1030 1 . 21
I9 10 29 1138 1 . 21
I10 11 29 1249 1 . 21
I11 12 29 1360 1 . 21
O0 13 29 1471 1 . 22
O1 14 29 1564 1 . 22
O2 15 29 1657 1 . 22
O3 16 29 1750 1 . 22
O4 17 29 1843 1 . 22
O5 18 29 1936 1 . 22
O6 19 29 2029 1 . 22
O7 20 29 2122 1 . 22
O8 21 29 2215 1 . 22
O9 22 29 2308 1 . 22
O10 23 29 2401 1 . 22
O11 24 29 2494 1 . 22
#SPECIFICATION 
#END
V 000027 54 2584 0 buft12s
12
1
12
00000019
1
./src/BUFT12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124784 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 161 1222927124781 buft16b
E BUFT16B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[15:0] = (others => 'U')
P O _out std_logic_vector[15:0]
X BUFT16B
V 000038 11 386 1222927124781 buft16b
#VLB_VERSION 58
#INFO
BUFT16B
E 1222927124781
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 20
~std_logic_vector{15~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~15~downto~0~12 2 5 386 1 . 21
I 3 29 581 1 . 21
~std_logic_vector{15~downto~0}~122 4 5 821 1 . 22
~NATURAL~range~15~downto~0~121 5 5 1042 1 . 22
O 6 29 1237 1 . 22
#SPECIFICATION 
#END
V 000027 54 1308 0 buft16b
12
0
12
00000019
1
./src/BUFT16B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124815 behav
0_______
58
behav
0
33
std
.
.
0
0
0
V 000038 11 812 1222927124812 buft16s
E BUFT16S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
X BUFT16S
V 000038 11 852 1222927124812 buft16s
#VLB_VERSION 58
#INFO
BUFT16S
E 1222927124812
33
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 20
I0 1 29 166 1 . 21
I1 2 29 274 1 . 21
I2 3 29 382 1 . 21
I3 4 29 490 1 . 21
I4 5 29 598 1 . 21
I5 6 29 706 1 . 21
I6 7 29 814 1 . 21
I7 8 29 922 1 . 21
I8 9 29 1030 1 . 21
I9 10 29 1138 1 . 21
I10 11 29 1249 1 . 21
I11 12 29 1360 1 . 21
I12 13 29 1471 1 . 21
I13 14 29 1582 1 . 21
I14 15 29 1693 1 . 21
I15 16 29 1804 1 . 21
O0 17 29 1915 1 . 22
O1 18 29 2008 1 . 22
O2 19 29 2101 1 . 22
O3 20 29 2194 1 . 22
O4 21 29 2287 1 . 22
O5 22 29 2380 1 . 22
O6 23 29 2473 1 . 22
O7 24 29 2566 1 . 22
O8 25 29 2659 1 . 22
O9 26 29 2752 1 . 22
O10 27 29 2845 1 . 22
O11 28 29 2938 1 . 22
O12 29 29 3031 1 . 22
O13 30 29 3124 1 . 22
O14 31 29 3217 1 . 22
O15 32 29 3310 1 . 22
#SPECIFICATION 
#END
V 000027 54 3400 0 buft16s
12
1
12
00000019
1
./src/BUFT16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124830 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 161 1222927124827 buft32b
E BUFT32B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I _in std_logic_vector[31:0] = (others => 'U')
P O _out std_logic_vector[31:0]
X BUFT32B
V 000038 11 386 1222927124827 buft32b
#VLB_VERSION 58
#INFO
BUFT32B
E 1222927124827
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 20
~std_logic_vector{31~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~31~downto~0~12 2 5 386 1 . 21
I 3 29 581 1 . 21
~std_logic_vector{31~downto~0}~122 4 5 821 1 . 22
~NATURAL~range~31~downto~0~121 5 5 1042 1 . 22
O 6 29 1237 1 . 22
#SPECIFICATION 
#END
V 000027 54 1308 0 buft32b
12
1
12
00000019
1
./src/BUFT32B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927124860 behav
0_______
58
behav
0
65
std
.
.
0
0
0
V 000039 11 1564 1222927124843 buft32s
E BUFT32S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P I16 _in std_logic = 'U'
P I17 _in std_logic = 'U'
P I18 _in std_logic = 'U'
P I19 _in std_logic = 'U'
P I20 _in std_logic = 'U'
P I21 _in std_logic = 'U'
P I22 _in std_logic = 'U'
P I23 _in std_logic = 'U'
P I24 _in std_logic = 'U'
P I25 _in std_logic = 'U'
P I26 _in std_logic = 'U'
P I27 _in std_logic = 'U'
P I28 _in std_logic = 'U'
P I29 _in std_logic = 'U'
P I30 _in std_logic = 'U'
P I31 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
P O16 _out std_logic
P O17 _out std_logic
P O18 _out std_logic
P O19 _out std_logic
P O20 _out std_logic
P O21 _out std_logic
P O22 _out std_logic
P O23 _out std_logic
P O24 _out std_logic
P O25 _out std_logic
P O26 _out std_logic
P O27 _out std_logic
P O28 _out std_logic
P O29 _out std_logic
P O30 _out std_logic
P O31 _out std_logic
X BUFT32S
V 000039 11 1588 1222927124843 buft32s
#VLB_VERSION 58
#INFO
BUFT32S
E 1222927124843
65
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 20
I0 1 29 166 1 . 21
I1 2 29 274 1 . 21
I2 3 29 382 1 . 21
I3 4 29 490 1 . 21
I4 5 29 598 1 . 21
I5 6 29 706 1 . 21
I6 7 29 814 1 . 21
I7 8 29 922 1 . 21
I8 9 29 1030 1 . 21
I9 10 29 1138 1 . 21
I10 11 29 1249 1 . 21
I11 12 29 1360 1 . 21
I12 13 29 1471 1 . 21
I13 14 29 1582 1 . 21
I14 15 29 1693 1 . 22
I15 16 29 1804 1 . 22
I16 17 29 1915 1 . 22
I17 18 29 2026 1 . 22
I18 19 29 2137 1 . 22
I19 20 29 2248 1 . 22
I20 21 29 2359 1 . 22
I21 22 29 2470 1 . 22
I22 23 29 2581 1 . 22
I23 24 29 2692 1 . 22
I24 25 29 2803 1 . 22
I25 26 29 2914 1 . 22
I26 27 29 3025 1 . 23
I27 28 29 3136 1 . 23
I28 29 29 3247 1 . 23
I29 30 29 3358 1 . 23
I30 31 29 3469 1 . 23
I31 32 29 3580 1 . 23
O0 33 29 3691 1 . 24
O1 34 29 3784 1 . 24
O2 35 29 3877 1 . 24
O3 36 29 3970 1 . 24
O4 37 29 4063 1 . 24
O5 38 29 4156 1 . 24
O6 39 29 4249 1 . 24
O7 40 29 4342 1 . 24
O8 41 29 4435 1 . 24
O9 42 29 4528 1 . 24
O10 43 29 4621 1 . 24
O11 44 29 4714 1 . 24
O12 45 29 4807 1 . 24
O13 46 29 4900 1 . 24
O14 47 29 4993 1 . 25
O15 48 29 5086 1 . 25
O16 49 29 5179 1 . 25
O17 50 29 5272 1 . 25
O18 51 29 5365 1 . 25
O19 52 29 5458 1 . 25
O20 53 29 5551 1 . 25
O21 54 29 5644 1 . 25
O22 55 29 5737 1 . 25
O23 56 29 5830 1 . 25
O24 57 29 5923 1 . 25
O25 58 29 6016 1 . 25
O26 59 29 6109 1 . 26
O27 60 29 6202 1 . 26
O28 61 29 6295 1 . 26
O29 62 29 6388 1 . 26
O30 63 29 6481 1 . 26
O31 64 29 6574 1 . 26
#SPECIFICATION 
#END
V 000027 54 6664 0 buft32s
12
1
12
00000019
1
./src/BUFT32S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 23 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 24 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 25 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 26 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 27 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 28 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 29 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 30 30
30
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 31 31
31
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 32 32
32
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 37 37
37
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 38 38
38
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 39 39
39
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 40 40
40
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 41 41
41
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 42 42
42
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 43 43
43
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 44 44
44
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 45 45
45
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 46 46
46
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 47 47
47
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 48 48
48
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 49 49
49
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 50 50
50
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 51 51
51
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 52 52
52
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 53 53
53
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 54 54
54
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 55 55
55
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 56 56
56
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 57 57
57
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 58 58
58
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 59 59
59
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 60 60
60
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 61 61
61
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 62 62
62
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 63 63
63
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 64 64
64
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927124877 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000035 11 117 1222927124874 buft
E BUFT VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic = 'U'
P T _in std_logic = 'U'
P O _out std_logic
X BUFT
V 000035 11 187 1222927124874 buft
#VLB_VERSION 58
#INFO
BUFT
E 1222927124874
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I 0 29 55 1 . 20
T 1 29 163 1 . 20
O 2 29 271 1 . 21
#SPECIFICATION 
#END
V 000023 54 358 0 buft
12
1
12
00000019
1
./src/BUFT.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927124893 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 201 1222927124890 cb2ceb
E CB2CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
P CEO _out std_logic
P TC _out std_logic
X CB2CEB
V 000037 11 372 1222927124890 cb2ceb
#VLB_VERSION 58
#INFO
CB2CEB
E 1222927124890
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~1~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
CEO 6 29 868 1 . 24
TC 7 29 958 1 . 24
#SPECIFICATION 
#END
V 000026 54 1045 0 cb2ceb
12
1
12
00000020
1
./src/CB2CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927124924 behav
4_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 210 1222927124921 cb2ces
E CB2CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB2CES
V 000037 11 299 1222927124921 cb2ces
#VLB_VERSION 58
#INFO
CB2CES
E 1222927124921
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
CEO 5 29 561 1 . 23
TC 6 29 651 1 . 23
#SPECIFICATION 
#END
V 000025 54 738 0 cb2ces
12
1
12
00000020
1
./src/CB2CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 824           1222927124940 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 257 1222927124937 cb2cleb
E CB2CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[1:0]
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
P CEO _out std_logic
P TC _out std_logic
X CB2CLEB
V 000038 11 514 1222927124937 cb2cleb
#VLB_VERSION 58
#INFO
CB2CLEB
E 1222927124937
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~1~downto~0~12 1 5 277 1 . 22
D 2 29 471 1 . 22
L 3 29 545 1 . 23
CE 4 29 653 1 . 23
C 5 29 761 1 . 23
CLR 6 29 869 1 . 23
~std_logic_vector{1~downto~0}~122 7 5 976 1 . 24
~NATURAL~range~1~downto~0~121 8 5 1196 1 . 24
Q 9 29 1390 1 . 24
CEO 10 29 1464 1 . 25
TC 11 29 1555 1 . 25
#SPECIFICATION 
#END
V 000027 54 1643 0 cb2cleb
12
1
12
00000020
1
./src/CB2CLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 825           1222927124971 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 284 1222927124968 cb2cledb
E CB2CLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[1:0]
P UP _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
P CEO _out std_logic
P TC _out std_logic
X CB2CLEDB
V 000039 11 537 1222927124968 cb2cledb
#VLB_VERSION 58
#INFO
CB2CLEDB
E 1222927124968
13
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 58 1 . 22
~NATURAL~range~1~downto~0~12 1 5 278 1 . 22
D 2 29 472 1 . 22
UP 3 29 546 1 . 23
L 4 29 654 1 . 23
CE 5 29 762 1 . 23
C 6 29 870 1 . 23
CLR 7 29 978 1 . 23
~std_logic_vector{1~downto~0}~122 8 5 1085 1 . 24
~NATURAL~range~1~downto~0~121 9 5 1305 1 . 24
Q 10 29 1499 1 . 24
CEO 11 29 1574 1 . 25
TC 12 29 1665 1 . 25
#SPECIFICATION 
#END
V 000028 54 1753 0 cb2cledb
12
1
12
00000020
1
./src/CB2CLEDB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927124987 behav
4_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
12
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 313 1222927124984 cb2cleds
E CB2CLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P UP _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB2CLEDS
V 000039 11 383 1222927124984 cb2cleds
#VLB_VERSION 58
#INFO
CB2CLEDS
E 1222927124984
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 59 1 . 22
D1 1 29 167 1 . 22
UP 2 29 275 1 . 22
L 3 29 383 1 . 22
CE 4 29 491 1 . 22
C 5 29 599 1 . 22
CLR 6 29 707 1 . 22
Q0 7 29 815 1 . 23
Q1 8 29 905 1 . 23
CEO 9 29 995 1 . 23
TC 10 29 1085 1 . 23
#SPECIFICATION 
#END
V 000028 54 1175 0 cb2cleds
12
1
12
00000020
1
./src/CB2CLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125016 behav
4_______
58
behav
0
12
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 286 1222927124999 cb2cles
E CB2CLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB2CLES
V 000038 11 360 1222927124999 cb2cles
#VLB_VERSION 58
#INFO
CB2CLES
E 1222927124999
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 22
D1 1 29 166 1 . 22
L 2 29 274 1 . 22
CE 3 29 382 1 . 22
C 4 29 490 1 . 22
CLR 5 29 598 1 . 22
Q0 6 29 706 1 . 23
Q1 7 29 796 1 . 23
CEO 8 29 886 1 . 23
TC 9 29 976 1 . 23
#SPECIFICATION 
#END
V 000027 54 1063 0 cb2cles
12
1
12
00000020
1
./src/CB2CLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927125034 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 199 1222927125031 cb2reb
E CB2REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
P CEO _out std_logic
P TC _out std_logic
X CB2REB
V 000037 11 370 1222927125031 cb2reb
#VLB_VERSION 58
#INFO
CB2REB
E 1222927125031
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~1~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
CEO 6 29 868 1 . 24
TC 7 29 958 1 . 24
#SPECIFICATION 
#END
V 000026 54 1045 0 cb2reb
12
1
12
00000020
1
./src/CB2REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927125049 behav
4_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 208 1222927125046 cb2res
E CB2RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB2RES
V 000037 11 297 1222927125046 cb2res
#VLB_VERSION 58
#INFO
CB2RES
E 1222927125046
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
CEO 5 29 561 1 . 23
TC 6 29 651 1 . 23
#SPECIFICATION 
#END
V 000025 54 738 0 cb2res
12
1
12
00000020
1
./src/CB2RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 824           1222927125080 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 255 1222927125077 cb2rleb
E CB2RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[1:0]
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
P CEO _out std_logic
P TC _out std_logic
X CB2RLEB
V 000038 11 512 1222927125077 cb2rleb
#VLB_VERSION 58
#INFO
CB2RLEB
E 1222927125077
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~1~downto~0~12 1 5 277 1 . 22
D 2 29 471 1 . 22
L 3 29 545 1 . 23
CE 4 29 653 1 . 23
C 5 29 761 1 . 23
R 6 29 869 1 . 23
~std_logic_vector{1~downto~0}~122 7 5 976 1 . 24
~NATURAL~range~1~downto~0~121 8 5 1196 1 . 24
Q 9 29 1390 1 . 24
CEO 10 29 1464 1 . 25
TC 11 29 1555 1 . 25
#SPECIFICATION 
#END
V 000027 54 1643 0 cb2rleb
12
1
12
00000020
1
./src/CB2RLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125096 behav
4_______
58
behav
0
12
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 284 1222927125093 cb2rles
E CB2RLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB2RLES
V 000038 11 358 1222927125093 cb2rles
#VLB_VERSION 58
#INFO
CB2RLES
E 1222927125093
10
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 22
D1 1 29 166 1 . 22
L 2 29 274 1 . 22
CE 3 29 382 1 . 22
C 4 29 490 1 . 22
R 5 29 598 1 . 22
Q0 6 29 706 1 . 23
Q1 7 29 796 1 . 23
CEO 8 29 886 1 . 23
TC 9 29 976 1 . 23
#SPECIFICATION 
#END
V 000027 54 1063 0 cb2rles
12
1
12
00000020
1
./src/CB2RLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927125126 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 201 1222927125123 cb4ceb
E CB4CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
P CEO _out std_logic
P TC _out std_logic
X CB4CEB
V 000037 11 372 1222927125123 cb4ceb
#VLB_VERSION 58
#INFO
CB4CEB
E 1222927125123
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~3~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
CEO 6 29 868 1 . 24
TC 7 29 958 1 . 24
#SPECIFICATION 
#END
V 000026 54 1045 0 cb4ceb
12
1
12
00000020
1
./src/CB4CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 825           1222927125143 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 250 1222927125140 cb4ces
E CB4CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB4CES
V 000037 11 339 1222927125140 cb4ces
#VLB_VERSION 58
#INFO
CB4CES
E 1222927125140
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
Q2 5 29 561 1 . 23
Q3 6 29 651 1 . 23
CEO 7 29 741 1 . 23
TC 8 29 831 1 . 23
#SPECIFICATION 
#END
V 000025 54 918 0 cb4ces
12
1
12
00000020
1
./src/CB4CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 824           1222927125159 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 275 1222927125156 cb4cleb
E CB4CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = (others => 'U')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
P CEO _out std_logic
P TC _out std_logic
X CB4CLEB
V 000038 11 516 1222927125156 cb4cleb
#VLB_VERSION 58
#INFO
CB4CLEB
E 1222927125156
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~3~downto~0~12 1 5 277 1 . 22
D 2 29 471 1 . 22
L 3 29 711 1 . 23
CE 4 29 819 1 . 23
C 5 29 927 1 . 23
CLR 6 29 1035 1 . 23
~std_logic_vector{3~downto~0}~122 7 5 1142 1 . 24
~NATURAL~range~3~downto~0~121 8 5 1362 1 . 24
Q 9 29 1556 1 . 24
CEO 10 29 1630 1 . 25
TC 11 29 1721 1 . 25
#SPECIFICATION 
#END
V 000027 54 1809 0 cb4cleb
12
1
12
00000020
1
./src/CB4CLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 825           1222927125190 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 302 1222927125187 cb4cledb
E CB4CLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = (others => 'U')
P UP _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
P CEO _out std_logic
P TC _out std_logic
X CB4CLEDB
V 000039 11 539 1222927125187 cb4cledb
#VLB_VERSION 58
#INFO
CB4CLEDB
E 1222927125187
13
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 22
~NATURAL~range~3~downto~0~12 1 5 278 1 . 22
D 2 29 472 1 . 22
UP 3 29 712 1 . 23
L 4 29 820 1 . 23
CE 5 29 928 1 . 23
C 6 29 1036 1 . 23
CLR 7 29 1144 1 . 23
~std_logic_vector{3~downto~0}~122 8 5 1251 1 . 24
~NATURAL~range~3~downto~0~121 9 5 1471 1 . 24
Q 10 29 1665 1 . 24
CEO 11 29 1740 1 . 25
TC 12 29 1831 1 . 25
#SPECIFICATION 
#END
V 000028 54 1919 0 cb4cledb
12
1
12
00000020
1
./src/CB4CLEDB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125205 behav
4_______
58
behav
0
17
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
16
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 403 1222927125202 cb4cleds
E CB4CLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P UP _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB4CLEDS
V 000039 11 472 1222927125202 cb4cleds
#VLB_VERSION 58
#INFO
CB4CLEDS
E 1222927125202
15
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 59 1 . 22
D1 1 29 167 1 . 22
D2 2 29 275 1 . 22
D3 3 29 383 1 . 22
UP 4 29 491 1 . 22
L 5 29 599 1 . 22
CE 6 29 707 1 . 22
C 7 29 815 1 . 22
CLR 8 29 923 1 . 22
Q0 9 29 1031 1 . 23
Q1 10 29 1121 1 . 23
Q2 11 29 1214 1 . 23
Q3 12 29 1307 1 . 23
CEO 13 29 1400 1 . 23
TC 14 29 1493 1 . 23
#SPECIFICATION 
#END
V 000028 54 1583 0 cb4cleds
12
1
12
00000020
1
./src/CB4CLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125237 behav
4_______
58
behav
0
16
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 376 1222927125234 cb4cles
E CB4CLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB4CLES
V 000038 11 449 1222927125234 cb4cles
#VLB_VERSION 58
#INFO
CB4CLES
E 1222927125234
14
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 22
D1 1 29 166 1 . 22
D2 2 29 274 1 . 22
D3 3 29 382 1 . 22
L 4 29 490 1 . 22
CE 5 29 598 1 . 22
C 6 29 706 1 . 22
CLR 7 29 814 1 . 22
Q0 8 29 922 1 . 23
Q1 9 29 1012 1 . 23
Q2 10 29 1102 1 . 23
Q3 11 29 1195 1 . 23
CEO 12 29 1288 1 . 23
TC 13 29 1381 1 . 23
#SPECIFICATION 
#END
V 000027 54 1471 0 cb4cles
12
1
12
00000020
1
./src/CB4CLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927125252 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 199 1222927125249 cb4reb
E CB4REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
P CEO _out std_logic
P TC _out std_logic
X CB4REB
V 000037 11 370 1222927125249 cb4reb
#VLB_VERSION 58
#INFO
CB4REB
E 1222927125249
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~3~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
CEO 6 29 868 1 . 24
TC 7 29 958 1 . 24
#SPECIFICATION 
#END
V 000026 54 1045 0 cb4reb
12
1
12
00000020
1
./src/CB4REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 825           1222927125282 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 248 1222927125265 cb4res
E CB4RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB4RES
V 000037 11 337 1222927125265 cb4res
#VLB_VERSION 58
#INFO
CB4RES
E 1222927125265
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
Q2 5 29 561 1 . 23
Q3 6 29 651 1 . 23
CEO 7 29 741 1 . 23
TC 8 29 831 1 . 23
#SPECIFICATION 
#END
V 000025 54 918 0 cb4res
12
1
12
00000020
1
./src/CB4RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 824           1222927125299 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 273 1222927125296 cb4rleb
E CB4RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = (others => 'U')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
P CEO _out std_logic
P TC _out std_logic
X CB4RLEB
V 000038 11 514 1222927125296 cb4rleb
#VLB_VERSION 58
#INFO
CB4RLEB
E 1222927125296
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~3~downto~0~12 1 5 277 1 . 22
D 2 29 471 1 . 22
L 3 29 711 1 . 23
CE 4 29 819 1 . 23
C 5 29 927 1 . 23
R 6 29 1035 1 . 23
~std_logic_vector{3~downto~0}~122 7 5 1142 1 . 24
~NATURAL~range~3~downto~0~121 8 5 1362 1 . 24
Q 9 29 1556 1 . 24
CEO 10 29 1630 1 . 25
TC 11 29 1721 1 . 25
#SPECIFICATION 
#END
V 000027 54 1809 0 cb4rleb
12
1
12
00000020
1
./src/CB4RLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125315 behav
4_______
58
behav
0
16
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 374 1222927125312 cb4rles
E CB4RLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB4RLES
V 000038 11 447 1222927125312 cb4rles
#VLB_VERSION 58
#INFO
CB4RLES
E 1222927125312
14
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 22
D1 1 29 166 1 . 22
D2 2 29 274 1 . 22
D3 3 29 382 1 . 22
L 4 29 490 1 . 22
CE 5 29 598 1 . 22
C 6 29 706 1 . 22
R 7 29 814 1 . 22
Q0 8 29 922 1 . 23
Q1 9 29 1012 1 . 23
Q2 10 29 1102 1 . 23
Q3 11 29 1195 1 . 23
CEO 12 29 1288 1 . 23
TC 13 29 1381 1 . 23
#SPECIFICATION 
#END
V 000027 54 1471 0 cb4rles
12
1
12
00000020
1
./src/CB4RLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927125346 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 201 1222927125343 cb8ceb
E CB8CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
P CEO _out std_logic
P TC _out std_logic
X CB8CEB
V 000037 11 372 1222927125343 cb8ceb
#VLB_VERSION 58
#INFO
CB8CEB
E 1222927125343
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~7~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
CEO 6 29 868 1 . 24
TC 7 29 958 1 . 24
#SPECIFICATION 
#END
V 000026 54 1045 0 cb8ceb
12
1
12
00000020
1
./src/CB8CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125362 behav
4_______
58
behav
0
15
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
14
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 330 1222927125359 cb8ces
E CB8CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB8CES
V 000037 11 426 1222927125359 cb8ces
#VLB_VERSION 58
#INFO
CB8CES
E 1222927125359
13
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q7 3 29 381 1 . 23
Q6 4 29 471 1 . 23
Q5 5 29 561 1 . 23
Q4 6 29 651 1 . 23
Q3 7 29 741 1 . 23
Q2 8 29 831 1 . 23
Q1 9 29 921 1 . 23
Q0 10 29 1011 1 . 23
CEO 11 29 1104 1 . 24
TC 12 29 1197 1 . 24
#SPECIFICATION 
#END
V 000026 54 1287 0 cb8ces
12
1
12
00000020
1
./src/CB8CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 824           1222927125392 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 275 1222927125389 cb8cleb
E CB8CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[7:0] = (others => 'U')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
P CEO _out std_logic
P TC _out std_logic
X CB8CLEB
V 000038 11 516 1222927125389 cb8cleb
#VLB_VERSION 58
#INFO
CB8CLEB
E 1222927125389
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~7~downto~0~12 1 5 277 1 . 22
D 2 29 471 1 . 22
L 3 29 711 1 . 23
CE 4 29 819 1 . 23
C 5 29 927 1 . 23
CLR 6 29 1035 1 . 23
~std_logic_vector{7~downto~0}~122 7 5 1142 1 . 24
~NATURAL~range~7~downto~0~121 8 5 1362 1 . 24
Q 9 29 1556 1 . 24
CEO 10 29 1630 1 . 25
TC 11 29 1721 1 . 25
#SPECIFICATION 
#END
V 000027 54 1809 0 cb8cleb
12
1
12
00000020
1
./src/CB8CLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 825           1222927125409 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 302 1222927125406 cb8cledb
E CB8CLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[7:0] = (others => 'U')
P UP _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
P CEO _out std_logic
P TC _out std_logic
X CB8CLEDB
V 000039 11 539 1222927125406 cb8cledb
#VLB_VERSION 58
#INFO
CB8CLEDB
E 1222927125406
13
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 58 1 . 22
~NATURAL~range~7~downto~0~12 1 5 278 1 . 22
D 2 29 472 1 . 22
UP 3 29 712 1 . 23
L 4 29 820 1 . 23
CE 5 29 928 1 . 23
C 6 29 1036 1 . 23
CLR 7 29 1144 1 . 23
~std_logic_vector{7~downto~0}~122 8 5 1251 1 . 24
~NATURAL~range~7~downto~0~121 9 5 1471 1 . 24
Q 10 29 1665 1 . 24
CEO 11 29 1740 1 . 25
TC 12 29 1831 1 . 25
#SPECIFICATION 
#END
V 000028 54 1919 0 cb8cledb
12
1
12
00000020
1
./src/CB8CLEDB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125424 behav
4_______
58
behav
0
25
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
35
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
23
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
24
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 583 1222927125421 cb8cleds
E CB8CLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P UP _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB8CLEDS
V 000039 11 648 1222927125421 cb8cleds
#VLB_VERSION 58
#INFO
CB8CLEDS
E 1222927125421
23
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D7 0 29 59 1 . 22
D6 1 29 167 1 . 22
D5 2 29 275 1 . 22
D4 3 29 383 1 . 22
D3 4 29 491 1 . 22
D2 5 29 599 1 . 22
D1 6 29 707 1 . 22
D0 7 29 815 1 . 22
UP 8 29 923 1 . 23
L 9 29 1031 1 . 23
CE 10 29 1139 1 . 23
C 11 29 1250 1 . 23
CLR 12 29 1361 1 . 23
Q7 13 29 1472 1 . 24
Q6 14 29 1565 1 . 24
Q5 15 29 1658 1 . 24
Q4 16 29 1751 1 . 24
Q3 17 29 1844 1 . 24
Q2 18 29 1937 1 . 24
Q1 19 29 2030 1 . 24
Q0 20 29 2123 1 . 24
CEO 21 29 2216 1 . 25
TC 22 29 2309 1 . 25
#SPECIFICATION 
#END
V 000028 54 2399 0 cb8cleds
12
1
12
00000020
1
./src/CB8CLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125455 behav
4_______
58
behav
0
24
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
35
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 556 1222927125452 cb8cles
E CB8CLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB8CLES
V 000038 11 625 1222927125452 cb8cles
#VLB_VERSION 58
#INFO
CB8CLES
E 1222927125452
22
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D7 0 29 58 1 . 22
D6 1 29 166 1 . 22
D5 2 29 274 1 . 22
D4 3 29 382 1 . 22
D3 4 29 490 1 . 22
D2 5 29 598 1 . 22
D1 6 29 706 1 . 22
D0 7 29 814 1 . 22
L 8 29 922 1 . 23
CE 9 29 1030 1 . 23
C 10 29 1138 1 . 23
CLR 11 29 1249 1 . 23
Q7 12 29 1360 1 . 24
Q6 13 29 1453 1 . 24
Q5 14 29 1546 1 . 24
Q4 15 29 1639 1 . 24
Q3 16 29 1732 1 . 24
Q2 17 29 1825 1 . 24
Q1 18 29 1918 1 . 24
Q0 19 29 2011 1 . 24
CEO 20 29 2104 1 . 25
TC 21 29 2197 1 . 25
#SPECIFICATION 
#END
V 000027 54 2287 0 cb8cles
12
1
12
00000020
1
./src/CB8CLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927125471 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 199 1222927125468 cb8reb
E CB8REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
P CEO _out std_logic
P TC _out std_logic
X CB8REB
V 000037 11 370 1222927125468 cb8reb
#VLB_VERSION 58
#INFO
CB8REB
E 1222927125468
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~7~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
CEO 6 29 868 1 . 24
TC 7 29 958 1 . 24
#SPECIFICATION 
#END
V 000026 54 1045 0 cb8reb
12
1
12
00000020
1
./src/CB8REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125502 behav
4_______
58
behav
0
15
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
14
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 328 1222927125499 cb8res
E CB8RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB8RES
V 000037 11 424 1222927125499 cb8res
#VLB_VERSION 58
#INFO
CB8RES
E 1222927125499
13
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
Q7 3 29 381 1 . 23
Q6 4 29 471 1 . 23
Q5 5 29 561 1 . 23
Q4 6 29 651 1 . 23
Q3 7 29 741 1 . 23
Q2 8 29 831 1 . 23
Q1 9 29 921 1 . 23
Q0 10 29 1011 1 . 23
CEO 11 29 1104 1 . 24
TC 12 29 1197 1 . 24
#SPECIFICATION 
#END
V 000026 54 1287 0 cb8res
12
1
12
00000020
1
./src/CB8RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 824           1222927125518 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 273 1222927125515 cb8rleb
E CB8RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[7:0] = (others => '0')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
P CEO _out std_logic
P TC _out std_logic
X CB8RLEB
V 000038 11 514 1222927125515 cb8rleb
#VLB_VERSION 58
#INFO
CB8RLEB
E 1222927125515
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~7~downto~0~12 1 5 277 1 . 22
D 2 29 471 1 . 22
L 3 29 711 1 . 23
CE 4 29 819 1 . 23
C 5 29 927 1 . 23
R 6 29 1035 1 . 23
~std_logic_vector{7~downto~0}~122 7 5 1142 1 . 24
~NATURAL~range~7~downto~0~121 8 5 1362 1 . 24
Q 9 29 1556 1 . 24
CEO 10 29 1630 1 . 25
TC 11 29 1721 1 . 25
#SPECIFICATION 
#END
V 000027 54 1809 0 cb8rleb
12
1
12
00000020
1
./src/CB8RLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125548 behav
4_______
58
behav
0
24
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
35
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
23
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 554 1222927125545 cb8rles
E CB8RLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D7 _in std_logic = '0'
P D6 _in std_logic = '0'
P D5 _in std_logic = '0'
P D4 _in std_logic = '0'
P D3 _in std_logic = '0'
P D2 _in std_logic = '0'
P D1 _in std_logic = '0'
P D0 _in std_logic = '0'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB8RLES
V 000038 11 623 1222927125545 cb8rles
#VLB_VERSION 58
#INFO
CB8RLES
E 1222927125545
22
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D7 0 29 58 1 . 22
D6 1 29 166 1 . 22
D5 2 29 274 1 . 22
D4 3 29 382 1 . 22
D3 4 29 490 1 . 22
D2 5 29 598 1 . 22
D1 6 29 706 1 . 22
D0 7 29 814 1 . 22
L 8 29 922 1 . 23
CE 9 29 1030 1 . 23
C 10 29 1138 1 . 23
R 11 29 1249 1 . 23
Q7 12 29 1360 1 . 24
Q6 13 29 1453 1 . 24
Q5 14 29 1546 1 . 24
Q4 15 29 1639 1 . 24
Q3 16 29 1732 1 . 24
Q2 17 29 1825 1 . 24
Q1 18 29 1918 1 . 24
Q0 19 29 2011 1 . 24
CEO 20 29 2104 1 . 25
TC 21 29 2197 1 . 25
#SPECIFICATION 
#END
V 000027 54 2287 0 cb8rles
12
1
12
00000020
1
./src/CB8RLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 828           1222927125565 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 204 1222927125562 cb16ceb
E CB16CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
P CEO _out std_logic
P TC _out std_logic
X CB16CEB
V 000038 11 375 1222927125562 cb16ceb
#VLB_VERSION 58
#INFO
CB16CEB
E 1222927125562
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
CLR 2 29 274 1 . 22
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~15~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
CEO 6 29 871 1 . 24
TC 7 29 961 1 . 24
#SPECIFICATION 
#END
V 000027 54 1048 0 cb16ceb
12
1
12
00000020
1
./src/CB16CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 831           1222927125594 behav
4_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
22
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 498 1222927125577 cb16ces
E CB16CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB16CES
V 000038 11 609 1222927125577 cb16ces
#VLB_VERSION 58
#INFO
CB16CES
E 1222927125577
21
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
CLR 2 29 274 1 . 22
Q15 3 29 382 1 . 23
Q14 4 29 472 1 . 23
Q13 5 29 562 1 . 23
Q12 6 29 652 1 . 23
Q11 7 29 742 1 . 23
Q10 8 29 832 1 . 23
Q9 9 29 922 1 . 23
Q8 10 29 1012 1 . 23
Q7 11 29 1105 1 . 23
Q6 12 29 1198 1 . 23
Q5 13 29 1291 1 . 23
Q4 14 29 1384 1 . 23
Q3 15 29 1477 1 . 23
Q2 16 29 1570 1 . 23
Q1 17 29 1663 1 . 23
Q0 18 29 1756 1 . 23
CEO 19 29 1849 1 . 24
TC 20 29 1942 1 . 24
#SPECIFICATION 
#END
V 000027 54 2032 0 cb16ces
12
1
12
00000020
1
./src/CB16CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 829           1222927125612 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 279 1222927125609 cb16cleb
E CB16CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[15:0] = (others => 'U')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
P CEO _out std_logic
P TC _out std_logic
X CB16CLEB
V 000039 11 521 1222927125609 cb16cleb
#VLB_VERSION 58
#INFO
CB16CLEB
E 1222927125609
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 58 1 . 22
~NATURAL~range~15~downto~0~12 1 5 279 1 . 22
D 2 29 474 1 . 22
L 3 29 715 1 . 23
CE 4 29 823 1 . 23
C 5 29 931 1 . 23
CLR 6 29 1039 1 . 23
~std_logic_vector{15~downto~0}~122 7 5 1146 1 . 24
~NATURAL~range~15~downto~0~121 8 5 1367 1 . 24
Q 9 29 1562 1 . 24
CEO 10 29 1636 1 . 25
TC 11 29 1727 1 . 25
#SPECIFICATION 
#END
V 000028 54 1815 0 cb16cleb
12
1
12
00000020
1
./src/CB16CLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 830           1222927125627 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 306 1222927125624 cb16cledb
E CB16CLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[15:0] = (others => 'U')
P UP _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
P CEO _out std_logic
P TC _out std_logic
X CB16CLEDB
V 000040 11 544 1222927125624 cb16cledb
#VLB_VERSION 58
#INFO
CB16CLEDB
E 1222927125624
13
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 59 1 . 22
~NATURAL~range~15~downto~0~12 1 5 280 1 . 22
D 2 29 475 1 . 22
UP 3 29 716 1 . 23
L 4 29 824 1 . 23
CE 5 29 932 1 . 23
C 6 29 1040 1 . 23
CLR 7 29 1148 1 . 23
~std_logic_vector{15~downto~0}~122 8 5 1255 1 . 24
~NATURAL~range~15~downto~0~121 9 5 1476 1 . 24
Q 10 29 1671 1 . 24
CEO 11 29 1746 1 . 25
TC 12 29 1837 1 . 25
#SPECIFICATION 
#END
V 000029 54 1925 0 cb16cledb
12
1
12
00000020
1
./src/CB16CLEDB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 831           1222927125659 behav
4_______
58
behav
0
41
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
35
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
39
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
40
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 957 1222927125656 cb16cleds
E CB16CLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P D15 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P UP _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB16CLEDS
V 000041 11 1013 1222927125656 cb16cleds
#VLB_VERSION 58
#INFO
CB16CLEDS
E 1222927125656
39
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D15 0 29 60 1 . 22
D14 1 29 168 1 . 22
D13 2 29 276 1 . 22
D12 3 29 384 1 . 22
D11 4 29 492 1 . 22
D10 5 29 600 1 . 22
D9 6 29 708 1 . 22
D8 7 29 816 1 . 22
D7 8 29 924 1 . 22
D6 9 29 1032 1 . 22
D5 10 29 1140 1 . 22
D4 11 29 1251 1 . 22
D3 12 29 1362 1 . 22
D2 13 29 1473 1 . 22
D1 14 29 1584 1 . 22
D0 15 29 1695 1 . 22
UP 16 29 1806 1 . 23
L 17 29 1917 1 . 23
CE 18 29 2028 1 . 23
C 19 29 2139 1 . 23
CLR 20 29 2250 1 . 23
Q15 21 29 2361 1 . 24
Q14 22 29 2454 1 . 24
Q13 23 29 2547 1 . 24
Q12 24 29 2640 1 . 24
Q11 25 29 2733 1 . 24
Q10 26 29 2826 1 . 24
Q9 27 29 2919 1 . 24
Q8 28 29 3012 1 . 24
Q7 29 29 3105 1 . 24
Q6 30 29 3198 1 . 24
Q5 31 29 3291 1 . 24
Q4 32 29 3384 1 . 24
Q3 33 29 3477 1 . 24
Q2 34 29 3570 1 . 24
Q1 35 29 3663 1 . 24
Q0 36 29 3756 1 . 24
CEO 37 29 3849 1 . 25
TC 38 29 3942 1 . 25
#SPECIFICATION 
#END
V 000029 54 4032 0 cb16cleds
12
1
12
00000020
1
./src/CB16CLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 37 37
37
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 38 38
38
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 831           1222927125688 behav
4_______
58
behav
0
40
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
35
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
38
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
39
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 930 1222927125671 cb16cles
E CB16CLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D15 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB16CLES
V 000039 11 990 1222927125671 cb16cles
#VLB_VERSION 58
#INFO
CB16CLES
E 1222927125671
38
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D15 0 29 59 1 . 22
D14 1 29 167 1 . 22
D13 2 29 275 1 . 22
D12 3 29 383 1 . 22
D11 4 29 491 1 . 22
D10 5 29 599 1 . 22
D9 6 29 707 1 . 22
D8 7 29 815 1 . 22
D7 8 29 923 1 . 22
D6 9 29 1031 1 . 22
D5 10 29 1139 1 . 22
D4 11 29 1250 1 . 22
D3 12 29 1361 1 . 22
D2 13 29 1472 1 . 22
D1 14 29 1583 1 . 22
D0 15 29 1694 1 . 22
L 16 29 1805 1 . 23
CE 17 29 1916 1 . 23
C 18 29 2027 1 . 23
CLR 19 29 2138 1 . 23
Q15 20 29 2249 1 . 24
Q14 21 29 2342 1 . 24
Q13 22 29 2435 1 . 24
Q12 23 29 2528 1 . 24
Q11 24 29 2621 1 . 24
Q10 25 29 2714 1 . 24
Q9 26 29 2807 1 . 24
Q8 27 29 2900 1 . 24
Q7 28 29 2993 1 . 24
Q6 29 29 3086 1 . 24
Q5 30 29 3179 1 . 24
Q4 31 29 3272 1 . 24
Q3 32 29 3365 1 . 24
Q2 33 29 3458 1 . 24
Q1 34 29 3551 1 . 24
Q0 35 29 3644 1 . 24
CEO 36 29 3737 1 . 25
TC 37 29 3830 1 . 25
#SPECIFICATION 
#END
V 000028 54 3920 0 cb16cles
12
1
12
00000020
1
./src/CB16CLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 37 37
37
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 828           1222927125705 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 202 1222927125702 cb16reb
E CB16REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
P CEO _out std_logic
P TC _out std_logic
X CB16REB
V 000038 11 373 1222927125702 cb16reb
#VLB_VERSION 58
#INFO
CB16REB
E 1222927125702
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
R 2 29 274 1 . 22
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~15~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
CEO 6 29 871 1 . 24
TC 7 29 961 1 . 24
#SPECIFICATION 
#END
V 000027 54 1048 0 cb16reb
12
1
12
00000020
1
./src/CB16REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 831           1222927125736 behav
4_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
22
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 496 1222927125733 cb16res
E CB16RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB16RES
V 000038 11 607 1222927125733 cb16res
#VLB_VERSION 58
#INFO
CB16RES
E 1222927125733
21
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
R 2 29 274 1 . 22
Q15 3 29 382 1 . 23
Q14 4 29 472 1 . 23
Q13 5 29 562 1 . 23
Q12 6 29 652 1 . 23
Q11 7 29 742 1 . 23
Q10 8 29 832 1 . 23
Q9 9 29 922 1 . 23
Q8 10 29 1012 1 . 23
Q7 11 29 1105 1 . 23
Q6 12 29 1198 1 . 23
Q5 13 29 1291 1 . 23
Q4 14 29 1384 1 . 23
Q3 15 29 1477 1 . 23
Q2 16 29 1570 1 . 23
Q1 17 29 1663 1 . 23
Q0 18 29 1756 1 . 23
CEO 19 29 1849 1 . 24
TC 20 29 1942 1 . 24
#SPECIFICATION 
#END
V 000027 54 2032 0 cb16res
12
1
12
00000020
1
./src/CB16RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 829           1222927125752 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 277 1222927125749 cb16rleb
E CB16RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[15:0] = (others => '0')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
P CEO _out std_logic
P TC _out std_logic
X CB16RLEB
V 000039 11 519 1222927125749 cb16rleb
#VLB_VERSION 58
#INFO
CB16RLEB
E 1222927125749
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 58 1 . 22
~NATURAL~range~15~downto~0~12 1 5 279 1 . 22
D 2 29 474 1 . 22
L 3 29 715 1 . 23
CE 4 29 823 1 . 23
C 5 29 931 1 . 23
R 6 29 1039 1 . 23
~std_logic_vector{15~downto~0}~122 7 5 1146 1 . 24
~NATURAL~range~15~downto~0~121 8 5 1367 1 . 24
Q 9 29 1562 1 . 24
CEO 10 29 1636 1 . 25
TC 11 29 1727 1 . 25
#SPECIFICATION 
#END
V 000028 54 1815 0 cb16rleb
12
1
12
00000020
1
./src/CB16RLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 831           1222927125783 behav
4_______
58
behav
0
40
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
35
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
38
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
39
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 928 1222927125780 cb16rles
E CB16RLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D15 _in std_logic = '0'
P D14 _in std_logic = '0'
P D13 _in std_logic = '0'
P D12 _in std_logic = '0'
P D11 _in std_logic = '0'
P D10 _in std_logic = '0'
P D9 _in std_logic = '0'
P D8 _in std_logic = '0'
P D7 _in std_logic = '0'
P D6 _in std_logic = '0'
P D5 _in std_logic = '0'
P D4 _in std_logic = '0'
P D3 _in std_logic = '0'
P D2 _in std_logic = '0'
P D1 _in std_logic = '0'
P D0 _in std_logic = '0'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CB16RLES
V 000039 11 988 1222927125780 cb16rles
#VLB_VERSION 58
#INFO
CB16RLES
E 1222927125780
38
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D15 0 29 59 1 . 22
D14 1 29 167 1 . 22
D13 2 29 275 1 . 22
D12 3 29 383 1 . 22
D11 4 29 491 1 . 22
D10 5 29 599 1 . 22
D9 6 29 707 1 . 22
D8 7 29 815 1 . 22
D7 8 29 923 1 . 22
D6 9 29 1031 1 . 22
D5 10 29 1139 1 . 22
D4 11 29 1250 1 . 22
D3 12 29 1361 1 . 22
D2 13 29 1472 1 . 22
D1 14 29 1583 1 . 22
D0 15 29 1694 1 . 22
L 16 29 1805 1 . 23
CE 17 29 1916 1 . 23
C 18 29 2027 1 . 23
R 19 29 2138 1 . 23
Q15 20 29 2249 1 . 24
Q14 21 29 2342 1 . 24
Q13 22 29 2435 1 . 24
Q12 23 29 2528 1 . 24
Q11 24 29 2621 1 . 24
Q10 25 29 2714 1 . 24
Q9 26 29 2807 1 . 24
Q8 27 29 2900 1 . 24
Q7 28 29 2993 1 . 24
Q6 29 29 3086 1 . 24
Q5 30 29 3179 1 . 24
Q4 31 29 3272 1 . 24
Q3 32 29 3365 1 . 24
Q2 33 29 3458 1 . 24
Q1 34 29 3551 1 . 24
Q0 35 29 3644 1 . 24
CEO 36 29 3737 1 . 25
TC 37 29 3830 1 . 25
#SPECIFICATION 
#END
V 000028 54 3920 0 cb16rles
12
1
12
00000020
1
./src/CB16RLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
48
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 37 37
37
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1550          1222927125799 behav
7_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
5
~std_logic_vector{32~downto~0}~13
513
5
13 ~ ~ 3 1
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~32~downto~0~13
521
5
13 ~ ~ 4 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
YX
1
3
13 ~ ~ 5 1
35
7
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629700416936869888
0
1
1
0
0
0
1
0
0
1
145
147
1
32
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 6 2
36
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 204 1222927125796 cb32ceb
E CB32CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
P CEO _out std_logic
P TC _out std_logic
X CB32CEB
V 000038 11 375 1222927125796 cb32ceb
#VLB_VERSION 58
#INFO
CB32CEB
E 1222927125796
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
CLR 2 29 274 1 . 22
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~31~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
CEO 6 29 871 1 . 24
TC 7 29 961 1 . 24
#SPECIFICATION 
#END
V 000027 54 1048 0 cb32ceb
12
1
12
00000020
1
./src/CB32CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 829           1222927125830 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 279 1222927125827 cb32cleb
E CB32CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[31:0] = (others => 'U')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
P CEO _out std_logic
P TC _out std_logic
X CB32CLEB
V 000039 11 521 1222927125827 cb32cleb
#VLB_VERSION 58
#INFO
CB32CLEB
E 1222927125827
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 58 1 . 22
~NATURAL~range~31~downto~0~12 1 5 279 1 . 22
D 2 29 474 1 . 22
L 3 29 715 1 . 23
CE 4 29 823 1 . 23
C 5 29 931 1 . 23
CLR 6 29 1039 1 . 23
~std_logic_vector{31~downto~0}~122 7 5 1146 1 . 24
~NATURAL~range~31~downto~0~121 8 5 1367 1 . 24
Q 9 29 1562 1 . 24
CEO 10 29 1636 1 . 25
TC 11 29 1727 1 . 25
#SPECIFICATION 
#END
V 000028 54 1815 0 cb32cleb
12
1
12
00000020
1
./src/CB32CLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 830           1222927125846 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 306 1222927125843 cb32cledb
E CB32CLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[31:0] = (others => 'U')
P UP _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
P CEO _out std_logic
P TC _out std_logic
X CB32CLEDB
V 000040 11 544 1222927125843 cb32cledb
#VLB_VERSION 58
#INFO
CB32CLEDB
E 1222927125843
13
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 59 1 . 22
~NATURAL~range~31~downto~0~12 1 5 280 1 . 22
D 2 29 475 1 . 22
UP 3 29 716 1 . 23
L 4 29 824 1 . 23
CE 5 29 932 1 . 23
C 6 29 1040 1 . 23
CLR 7 29 1148 1 . 23
~std_logic_vector{31~downto~0}~122 8 5 1255 1 . 24
~NATURAL~range~31~downto~0~121 9 5 1476 1 . 24
Q 10 29 1671 1 . 24
CEO 11 29 1746 1 . 25
TC 12 29 1837 1 . 25
#SPECIFICATION 
#END
V 000029 54 1925 0 cb32cledb
12
1
12
00000020
1
./src/CB32CLEDB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 828           1222927125875 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 202 1222927125859 cb32reb
E CB32REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
P CEO _out std_logic
P TC _out std_logic
X CB32REB
V 000038 11 373 1222927125859 cb32reb
#VLB_VERSION 58
#INFO
CB32REB
E 1222927125859
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
R 2 29 274 1 . 22
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~31~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
CEO 6 29 871 1 . 24
TC 7 29 961 1 . 24
#SPECIFICATION 
#END
V 000027 54 1048 0 cb32reb
12
1
12
00000020
1
./src/CB32REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 829           1222927125893 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 277 1222927125890 cb32rleb
E CB32RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[31:0] = (others => '0')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
P CEO _out std_logic
P TC _out std_logic
X CB32RLEB
V 000039 11 519 1222927125890 cb32rleb
#VLB_VERSION 58
#INFO
CB32RLEB
E 1222927125890
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 58 1 . 22
~NATURAL~range~31~downto~0~12 1 5 279 1 . 22
D 2 29 474 1 . 22
L 3 29 715 1 . 23
CE 4 29 823 1 . 23
C 5 29 931 1 . 23
R 6 29 1039 1 . 23
~std_logic_vector{31~downto~0}~122 7 5 1146 1 . 24
~NATURAL~range~31~downto~0~121 8 5 1367 1 . 24
Q 9 29 1562 1 . 24
CEO 10 29 1636 1 . 25
TC 11 29 1727 1 . 25
#SPECIFICATION 
#END
V 000028 54 1815 0 cb32rleb
12
1
12
00000020
1
./src/CB32RLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927125909 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 201 1222927125906 cd4ceb
E CD4CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
P CEO _out std_logic
P TC _out std_logic
X CD4CEB
V 000037 11 372 1222927125906 cd4ceb
#VLB_VERSION 58
#INFO
CD4CEB
E 1222927125906
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~3~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
CEO 6 29 868 1 . 24
TC 7 29 958 1 . 24
#SPECIFICATION 
#END
V 000026 54 1045 0 cd4ceb
12
1
12
00000020
1
./src/CD4CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 825           1222927125940 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 250 1222927125937 cd4ces
E CD4CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CD4CES
V 000037 11 339 1222927125937 cd4ces
#VLB_VERSION 58
#INFO
CD4CES
E 1222927125937
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
Q2 5 29 561 1 . 23
Q3 6 29 651 1 . 23
CEO 7 29 741 1 . 23
TC 8 29 831 1 . 23
#SPECIFICATION 
#END
V 000025 54 918 0 cd4ces
12
1
12
00000020
1
./src/CD4CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 824           1222927125955 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 275 1222927125952 cd4cleb
E CD4CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = (others => 'U')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
P CEO _out std_logic
P TC _out std_logic
X CD4CLEB
V 000038 11 516 1222927125952 cd4cleb
#VLB_VERSION 58
#INFO
CD4CLEB
E 1222927125952
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~3~downto~0~12 1 5 277 1 . 22
D 2 29 471 1 . 22
L 3 29 711 1 . 23
CE 4 29 819 1 . 23
C 5 29 927 1 . 23
CLR 6 29 1035 1 . 23
~std_logic_vector{3~downto~0}~122 7 5 1142 1 . 24
~NATURAL~range~3~downto~0~121 8 5 1362 1 . 24
Q 9 29 1556 1 . 24
CEO 10 29 1630 1 . 25
TC 11 29 1721 1 . 25
#SPECIFICATION 
#END
V 000027 54 1809 0 cd4cleb
12
1
12
00000020
1
./src/CD4CLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927125987 behav
4_______
58
behav
0
16
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 376 1222927125984 cd4cles
E CD4CLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CD4CLES
V 000038 11 449 1222927125984 cd4cles
#VLB_VERSION 58
#INFO
CD4CLES
E 1222927125984
14
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 22
D1 1 29 166 1 . 22
D2 2 29 274 1 . 22
D3 3 29 382 1 . 22
L 4 29 490 1 . 22
CE 5 29 598 1 . 22
C 6 29 706 1 . 22
CLR 7 29 814 1 . 22
Q0 8 29 922 1 . 23
Q1 9 29 1012 1 . 23
Q2 10 29 1102 1 . 23
Q3 11 29 1195 1 . 23
CEO 12 29 1288 1 . 23
TC 13 29 1381 1 . 23
#SPECIFICATION 
#END
V 000027 54 1471 0 cd4cles
12
1
12
00000020
1
./src/CD4CLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 823           1222927126002 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 199 1222927125999 cd4reb
E CD4REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
P CEO _out std_logic
P TC _out std_logic
X CD4REB
V 000037 11 370 1222927125999 cd4reb
#VLB_VERSION 58
#INFO
CD4REB
E 1222927125999
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~3~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
CEO 6 29 868 1 . 24
TC 7 29 958 1 . 24
#SPECIFICATION 
#END
V 000026 54 1045 0 cd4reb
12
1
12
00000020
1
./src/CD4REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 825           1222927126032 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 248 1222927126015 cd4res
E CD4RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CD4RES
V 000037 11 337 1222927126015 cd4res
#VLB_VERSION 58
#INFO
CD4RES
E 1222927126015
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
Q2 5 29 561 1 . 23
Q3 6 29 651 1 . 23
CEO 7 29 741 1 . 23
TC 8 29 831 1 . 23
#SPECIFICATION 
#END
V 000025 54 918 0 cd4res
12
1
12
00000020
1
./src/CD4RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 824           1222927126049 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
35
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
35
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
35
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
36
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 273 1222927126046 cd4rleb
E CD4RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = (others => 'U')
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
P CEO _out std_logic
P TC _out std_logic
X CD4RLEB
V 000038 11 514 1222927126046 cd4rleb
#VLB_VERSION 58
#INFO
CD4RLEB
E 1222927126046
12
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~3~downto~0~12 1 5 277 1 . 22
D 2 29 471 1 . 22
L 3 29 711 1 . 23
CE 4 29 819 1 . 23
C 5 29 927 1 . 23
R 6 29 1035 1 . 23
~std_logic_vector{3~downto~0}~122 7 5 1142 1 . 24
~NATURAL~range~3~downto~0~121 8 5 1362 1 . 24
Q 9 29 1556 1 . 24
CEO 10 29 1630 1 . 25
TC 11 29 1721 1 . 25
#SPECIFICATION 
#END
V 000027 54 1809 0 cd4rleb
12
1
12
00000020
1
./src/CD4RLEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 826           1222927126065 behav
4_______
58
behav
0
16
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
15
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 374 1222927126062 cd4rles
E CD4RLES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P CEO _out std_logic
P TC _out std_logic
X CD4RLES
V 000038 11 447 1222927126062 cd4rles
#VLB_VERSION 58
#INFO
CD4RLES
E 1222927126062
14
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 22
D1 1 29 166 1 . 22
D2 2 29 274 1 . 22
D3 3 29 382 1 . 22
L 4 29 490 1 . 22
CE 5 29 598 1 . 22
C 6 29 706 1 . 22
R 7 29 814 1 . 22
Q0 8 29 922 1 . 23
Q1 9 29 1012 1 . 23
Q2 10 29 1102 1 . 23
Q3 11 29 1195 1 . 23
CEO 12 29 1288 1 . 23
TC 13 29 1381 1 . 23
#SPECIFICATION 
#END
V 000027 54 1471 0 cd4rles
12
1
12
00000020
1
./src/CD4RLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126096 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000035 11 97 1222927126093 cdiv2
E CDIV2 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV2
V 000036 11 203 1222927126093 cdiv2
#VLB_VERSION 58
#INFO
CDIV2
E 1222927126093
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 56 1 . 19
CLKDV 1 29 146 1 . 20
#SPECIFICATION 
#END
V 000024 54 233 0 cdiv2
12
1
12
00000017
1
./src/CDIV2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126112 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000040 11 105 1222927126109 cdiv2dc50
E CDIV2DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV2DC50
V 000040 11 207 1222927126109 cdiv2dc50
#VLB_VERSION 58
#INFO
CDIV2DC50
E 1222927126109
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 60 1 . 19
CLKDV 1 29 150 1 . 20
#SPECIFICATION 
#END
V 000028 54 237 0 cdiv2dc50
12
1
12
00000017
1
./src/CDIV2DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126142 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
27
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000035 11 97 1222927126139 cdiv3
E CDIV3 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV3
V 000036 11 203 1222927126139 cdiv3
#VLB_VERSION 58
#INFO
CDIV3
E 1222927126139
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 56 1 . 20
CLKDV 1 29 146 1 . 21
#SPECIFICATION 
#END
V 000024 54 233 0 cdiv3
12
1
12
00000018
1
./src/CDIV3.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126159 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000035 11 97 1222927126156 cdiv4
E CDIV4 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV4
V 000036 11 203 1222927126156 cdiv4
#VLB_VERSION 58
#INFO
CDIV4
E 1222927126156
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 56 1 . 19
CLKDV 1 29 146 1 . 20
#SPECIFICATION 
#END
V 000024 54 233 0 cdiv4
12
1
12
00000017
1
./src/CDIV4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126174 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000040 11 105 1222927126171 cdiv4dc50
E CDIV4DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV4DC50
V 000040 11 207 1222927126171 cdiv4dc50
#VLB_VERSION 58
#INFO
CDIV4DC50
E 1222927126171
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 60 1 . 19
CLKDV 1 29 150 1 . 20
#SPECIFICATION 
#END
V 000028 54 237 0 cdiv4dc50
12
1
12
00000017
1
./src/CDIV4DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126205 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000035 11 97 1222927126202 cdiv5
E CDIV5 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV5
V 000036 11 203 1222927126202 cdiv5
#VLB_VERSION 58
#INFO
CDIV5
E 1222927126202
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 56 1 . 19
CLKDV 1 29 146 1 . 20
#SPECIFICATION 
#END
V 000024 54 233 0 cdiv5
12
1
12
00000017
1
./src/CDIV5.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126221 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000035 11 97 1222927126218 cdiv6
E CDIV6 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV6
V 000036 11 203 1222927126218 cdiv6
#VLB_VERSION 58
#INFO
CDIV6
E 1222927126218
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 56 1 . 19
CLKDV 1 29 146 1 . 20
#SPECIFICATION 
#END
V 000024 54 233 0 cdiv6
12
1
12
00000017
1
./src/CDIV6.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126237 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
27
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000040 11 105 1222927126234 cdiv6dc50
E CDIV6DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV6DC50
V 000040 11 207 1222927126234 cdiv6dc50
#VLB_VERSION 58
#INFO
CDIV6DC50
E 1222927126234
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 60 1 . 20
CLKDV 1 29 150 1 . 21
#SPECIFICATION 
#END
V 000028 54 237 0 cdiv6dc50
12
1
12
00000018
1
./src/CDIV6DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126268 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000035 11 97 1222927126265 cdiv7
E CDIV7 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV7
V 000036 11 203 1222927126265 cdiv7
#VLB_VERSION 58
#INFO
CDIV7
E 1222927126265
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 56 1 . 19
CLKDV 1 29 146 1 . 20
#SPECIFICATION 
#END
V 000024 54 233 0 cdiv7
12
1
12
00000017
1
./src/CDIV7.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126284 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
27
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000035 11 97 1222927126281 cdiv8
E CDIV8 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV8
V 000036 11 203 1222927126281 cdiv8
#VLB_VERSION 58
#INFO
CDIV8
E 1222927126281
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 56 1 . 20
CLKDV 1 29 146 1 . 21
#SPECIFICATION 
#END
V 000024 54 233 0 cdiv8
12
1
12
00000018
1
./src/CDIV8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126314 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000040 11 105 1222927126311 cdiv8dc50
E CDIV8DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV8DC50
V 000040 11 207 1222927126311 cdiv8dc50
#VLB_VERSION 58
#INFO
CDIV8DC50
E 1222927126311
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 60 1 . 19
CLKDV 1 29 150 1 . 20
#SPECIFICATION 
#END
V 000028 54 237 0 cdiv8dc50
12
1
12
00000017
1
./src/CDIV8DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126330 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000035 11 97 1222927126327 cdiv9
E CDIV9 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV9
V 000036 11 203 1222927126327 cdiv9
#VLB_VERSION 58
#INFO
CDIV9
E 1222927126327
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 56 1 . 19
CLKDV 1 29 146 1 . 20
#SPECIFICATION 
#END
V 000024 54 233 0 cdiv9
12
1
12
00000017
1
./src/CDIV9.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126346 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000036 11 99 1222927126343 cdiv10
E CDIV10 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV10
V 000037 11 204 1222927126343 cdiv10
#VLB_VERSION 58
#INFO
CDIV10
E 1222927126343
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 57 1 . 19
CLKDV 1 29 147 1 . 20
#SPECIFICATION 
#END
V 000025 54 234 0 cdiv10
12
1
12
00000017
1
./src/CDIV10.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126377 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000041 11 107 1222927126374 cdiv10dc50
E CDIV10DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV10DC50
V 000041 11 208 1222927126374 cdiv10dc50
#VLB_VERSION 58
#INFO
CDIV10DC50
E 1222927126374
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 61 1 . 19
CLKDV 1 29 151 1 . 20
#SPECIFICATION 
#END
V 000029 54 238 0 cdiv10dc50
12
1
12
00000017
1
./src/CDIV10DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126393 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000036 11 99 1222927126390 cdiv12
E CDIV12 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV12
V 000037 11 204 1222927126390 cdiv12
#VLB_VERSION 58
#INFO
CDIV12
E 1222927126390
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 57 1 . 19
CLKDV 1 29 147 1 . 20
#SPECIFICATION 
#END
V 000025 54 234 0 cdiv12
12
1
12
00000017
1
./src/CDIV12.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126409 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
27
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000041 11 107 1222927126406 cdiv12dc50
E CDIV12DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV12DC50
V 000041 11 208 1222927126406 cdiv12dc50
#VLB_VERSION 58
#INFO
CDIV12DC50
E 1222927126406
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 61 1 . 20
CLKDV 1 29 151 1 . 21
#SPECIFICATION 
#END
V 000029 54 238 0 cdiv12dc50
12
1
12
00000018
1
./src/CDIV12DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126440 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
27
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000036 11 99 1222927126437 cdiv16
E CDIV16 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV16
V 000037 11 204 1222927126437 cdiv16
#VLB_VERSION 58
#INFO
CDIV16
E 1222927126437
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 57 1 . 20
CLKDV 1 29 147 1 . 21
#SPECIFICATION 
#END
V 000025 54 234 0 cdiv16
12
1
12
00000018
1
./src/CDIV16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126455 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000041 11 107 1222927126452 cdiv16dc50
E CDIV16DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV16DC50
V 000041 11 208 1222927126452 cdiv16dc50
#VLB_VERSION 58
#INFO
CDIV16DC50
E 1222927126452
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 61 1 . 19
CLKDV 1 29 151 1 . 20
#SPECIFICATION 
#END
V 000029 54 238 0 cdiv16dc50
12
1
12
00000017
1
./src/CDIV16DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126486 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
28
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000036 11 99 1222927126483 cdiv20
E CDIV20 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV20
V 000037 11 204 1222927126483 cdiv20
#VLB_VERSION 58
#INFO
CDIV20
E 1222927126483
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 57 1 . 20
CLKDV 1 29 147 1 . 21
#SPECIFICATION 
#END
V 000025 54 234 0 cdiv20
12
1
12
00000018
1
./src/CDIV20.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126502 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000041 11 107 1222927126499 cdiv20dc50
E CDIV20DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV20DC50
V 000041 11 208 1222927126499 cdiv20dc50
#VLB_VERSION 58
#INFO
CDIV20DC50
E 1222927126499
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 61 1 . 19
CLKDV 1 29 151 1 . 20
#SPECIFICATION 
#END
V 000029 54 238 0 cdiv20dc50
12
1
12
00000017
1
./src/CDIV20DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126518 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000036 11 99 1222927126515 cdiv24
E CDIV24 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV24
V 000037 11 204 1222927126515 cdiv24
#VLB_VERSION 58
#INFO
CDIV24
E 1222927126515
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 57 1 . 19
CLKDV 1 29 147 1 . 20
#SPECIFICATION 
#END
V 000025 54 234 0 cdiv24
12
1
12
00000017
1
./src/CDIV24.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126549 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
27
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000041 11 107 1222927126546 cdiv24dc50
E CDIV24DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV24DC50
V 000041 11 208 1222927126546 cdiv24dc50
#VLB_VERSION 58
#INFO
CDIV24DC50
E 1222927126546
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 61 1 . 20
CLKDV 1 29 151 1 . 21
#SPECIFICATION 
#END
V 000029 54 238 0 cdiv24dc50
12
1
12
00000018
1
./src/CDIV24DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126565 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000036 11 99 1222927126562 cdiv32
E CDIV32 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV32
V 000037 11 204 1222927126562 cdiv32
#VLB_VERSION 58
#INFO
CDIV32
E 1222927126562
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 57 1 . 19
CLKDV 1 29 147 1 . 20
#SPECIFICATION 
#END
V 000025 54 234 0 cdiv32
12
1
12
00000017
1
./src/CDIV32.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126594 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000041 11 107 1222927126577 cdiv32dc50
E CDIV32DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV32DC50
V 000041 11 208 1222927126577 cdiv32dc50
#VLB_VERSION 58
#INFO
CDIV32DC50
E 1222927126577
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 61 1 . 19
CLKDV 1 29 151 1 . 20
#SPECIFICATION 
#END
V 000029 54 238 0 cdiv32dc50
12
1
12
00000017
1
./src/CDIV32DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126612 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000036 11 99 1222927126609 cdiv64
E CDIV64 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV64
V 000037 11 204 1222927126609 cdiv64
#VLB_VERSION 58
#INFO
CDIV64
E 1222927126609
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 57 1 . 19
CLKDV 1 29 147 1 . 20
#SPECIFICATION 
#END
V 000025 54 234 0 cdiv64
12
1
12
00000017
1
./src/CDIV64.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126627 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
27
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000041 11 107 1222927126624 cdiv64dc50
E CDIV64DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV64DC50
V 000041 11 208 1222927126624 cdiv64dc50
#VLB_VERSION 58
#INFO
CDIV64DC50
E 1222927126624
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 61 1 . 20
CLKDV 1 29 151 1 . 21
#SPECIFICATION 
#END
V 000029 54 238 0 cdiv64dc50
12
1
12
00000018
1
./src/CDIV64DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126658 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000038 11 101 1222927126655 cdiv128
E CDIV128 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV128
V 000038 11 205 1222927126655 cdiv128
#VLB_VERSION 58
#INFO
CDIV128
E 1222927126655
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 58 1 . 19
CLKDV 1 29 148 1 . 20
#SPECIFICATION 
#END
V 000026 54 235 0 cdiv128
12
1
12
00000017
1
./src/CDIV128.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126674 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000042 11 109 1222927126671 cdiv128dc50
E CDIV128DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV128DC50
V 000042 11 209 1222927126671 cdiv128dc50
#VLB_VERSION 58
#INFO
CDIV128DC50
E 1222927126671
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 62 1 . 19
CLKDV 1 29 152 1 . 20
#SPECIFICATION 
#END
V 000030 54 239 0 cdiv128dc50
12
1
12
00000017
1
./src/CDIV128DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 130           1222927126690 STIMULUS
1_______
58
STIMULUS
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000038 11 101 1222927126687 cdiv256
E CDIV256 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV256
V 000038 11 205 1222927126687 cdiv256
#VLB_VERSION 58
#INFO
CDIV256
E 1222927126687
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 58 1 . 19
CLKDV 1 29 148 1 . 20
#SPECIFICATION 
#END
V 000026 54 235 0 cdiv256
12
1
12
00000017
1
./src/CDIV256.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000047 52 128           1222927126721 struct
1_______
58
struct
1
3
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
26
2
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
0
0
0
V 000042 11 109 1222927126718 cdiv256dc50
E CDIV256DC50 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P CLKDV _out std_logic
X CDIV256DC50
V 000042 11 209 1222927126718 cdiv256dc50
#VLB_VERSION 58
#INFO
CDIV256DC50
E 1222927126718
2
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 62 1 . 19
CLKDV 1 29 152 1 . 20
#SPECIFICATION 
#END
V 000030 54 239 0 cdiv256dc50
12
1
12
00000017
1
./src/CDIV256DC50.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 703           1222927126737 STIMULUS
4_______
58
STIMULUS
1
6
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
29
4
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 1 0
30
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 2 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
DIV_BY
1
3
13 ~ ~ 3 1
30
5
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"00"
0
0
0
0
0
0
V 000038 11 155 1222927126734 cdivn_8
E CDIVN_8 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P LOAD _in std_logic
P CNTL _in std_logic_vector[7:0]
P CLKDV _out std_logic
X CDIVN_8
V 000038 11 343 1222927126734 cdivn_8
#VLB_VERSION 58
#INFO
CDIVN_8
E 1222927126734
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 58 1 . 20
LOAD 1 29 148 1 . 21
~std_logic_vector{7~downto~0}~12 2 5 237 1 . 22
~NATURAL~range~7~downto~0~12 3 5 457 1 . 22
CNTL 4 29 651 1 . 22
CLKDV 5 29 725 1 . 23
#SPECIFICATION 
#END
V 000026 54 812 0 cdivn_8
12
1
12
00000018
1
./src/CDIVN_8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 709           1222927126766 STIMULUS
4_______
58
STIMULUS
1
6
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
29
4
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 1 0
30
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 2 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
DIV_BY
1
3
13 ~ ~ 3 1
30
5
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"0000"
0
0
0
0
0
0
V 000039 11 158 1222927126749 cdivn_16
E CDIVN_16 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P LOAD _in std_logic
P CNTL _in std_logic_vector[15:0]
P CLKDV _out std_logic
X CDIVN_16
V 000039 11 346 1222927126749 cdivn_16
#VLB_VERSION 58
#INFO
CDIVN_16
E 1222927126749
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 59 1 . 20
LOAD 1 29 149 1 . 21
~std_logic_vector{15~downto~0}~12 2 5 238 1 . 22
~NATURAL~range~15~downto~0~12 3 5 459 1 . 22
CNTL 4 29 654 1 . 22
CLKDV 5 29 728 1 . 23
#SPECIFICATION 
#END
V 000027 54 815 0 cdivn_16
12
1
12
00000018
1
./src/CDIVN_16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000049 52 713           1222927126784 STIMULUS
4_______
58
STIMULUS
1
6
std
.
.
1
1
3
OutState
1
3
13 ~ ~ 0 0
30
4
1
15 ieee std_logic_1164 4 2
3
1
1
145
69
0
48
0
0
0
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 1 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
DIV_BY
1
3
13 ~ ~ 3 1
31
5
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
145
2
X"00000000"
0
0
0
0
0
0
V 000039 11 158 1222927126781 cdivn_32
E CDIVN_32 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLKIN _in std_logic
P LOAD _in std_logic
P CNTL _in std_logic_vector[31:0]
P CLKDV _out std_logic
X CDIVN_32
V 000039 11 346 1222927126781 cdivn_32
#VLB_VERSION 58
#INFO
CDIVN_32
E 1222927126781
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CLKIN 0 29 59 1 . 21
LOAD 1 29 149 1 . 22
~std_logic_vector{31~downto~0}~12 2 5 238 1 . 23
~NATURAL~range~31~downto~0~12 3 5 459 1 . 23
CNTL 4 29 654 1 . 23
CLKDV 5 29 728 1 . 24
#SPECIFICATION 
#END
V 000027 54 815 0 cdivn_32
12
1
12
00000019
1
./src/CDIVN_32.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 903           1222927126799 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
2
0
0
0
0
0
0
0
V 000037 11 160 1222927126796 cj2ceb
E CJ2CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
X CJ2CEB
V 000037 11 331 1222927126796 cj2ceb
#VLB_VERSION 58
#INFO
CJ2CEB
E 1222927126796
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~1~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cj2ceb
12
1
12
00000020
1
./src/CJ2CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 903           1222927126830 behav
5_______
58
behav
1
7
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
2
0
0
0
0
0
0
0
V 000037 11 169 1222927126827 cj2ces
E CJ2CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X CJ2CES
V 000037 11 258 1222927126827 cj2ces
#VLB_VERSION 58
#INFO
CJ2CES
E 1222927126827
5
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
#SPECIFICATION 
#END
V 000025 54 558 0 cj2ces
12
1
12
00000020
1
./src/CJ2CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 903           1222927126846 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
2
0
0
0
0
0
0
0
V 000037 11 158 1222927126843 cj2reb
E CJ2REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
X CJ2REB
V 000037 11 329 1222927126843 cj2reb
#VLB_VERSION 58
#INFO
CJ2REB
E 1222927126843
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~1~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cj2reb
12
1
12
00000020
1
./src/CJ2REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 903           1222927126876 behav
5_______
58
behav
1
7
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
2
0
0
0
0
0
0
0
V 000037 11 167 1222927126873 cj2res
E CJ2RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X CJ2RES
V 000037 11 256 1222927126873 cj2res
#VLB_VERSION 58
#INFO
CJ2RES
E 1222927126873
5
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
#SPECIFICATION 
#END
V 000025 54 558 0 cj2res
12
1
12
00000020
1
./src/CJ2RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 903           1222927126893 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
4
0
0
0
0
0
0
0
V 000037 11 160 1222927126890 cj4ceb
E CJ4CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
X CJ4CEB
V 000037 11 331 1222927126890 cj4ceb
#VLB_VERSION 58
#INFO
CJ4CEB
E 1222927126890
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~3~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cj4ceb
12
1
12
00000020
1
./src/CJ4CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 903           1222927126909 behav
5_______
58
behav
1
9
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
4
0
0
0
0
0
0
0
V 000037 11 209 1222927126906 cj4ces
E CJ4CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X CJ4CES
V 000037 11 298 1222927126906 cj4ces
#VLB_VERSION 58
#INFO
CJ4CES
E 1222927126906
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
Q2 5 29 561 1 . 23
Q3 6 29 651 1 . 23
#SPECIFICATION 
#END
V 000025 54 738 0 cj4ces
12
1
12
00000020
1
./src/CJ4CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 903           1222927126940 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
4
0
0
0
0
0
0
0
V 000037 11 158 1222927126937 cj4reb
E CJ4REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
X CJ4REB
V 000037 11 329 1222927126937 cj4reb
#VLB_VERSION 58
#INFO
CJ4REB
E 1222927126937
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~3~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cj4reb
12
1
12
00000020
1
./src/CJ4REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 903           1222927126955 behav
5_______
58
behav
1
9
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
4
0
0
0
0
0
0
0
V 000037 11 207 1222927126952 cj4res
E CJ4RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X CJ4RES
V 000037 11 296 1222927126952 cj4res
#VLB_VERSION 58
#INFO
CJ4RES
E 1222927126952
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
Q2 5 29 561 1 . 23
Q3 6 29 651 1 . 23
#SPECIFICATION 
#END
V 000025 54 738 0 cj4res
12
1
12
00000020
1
./src/CJ4RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 903           1222927126986 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
5
0
0
0
0
0
0
0
V 000037 11 160 1222927126983 cj5ceb
E CJ5CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[4:0]
X CJ5CEB
V 000037 11 331 1222927126983 cj5ceb
#VLB_VERSION 58
#INFO
CJ5CEB
E 1222927126983
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{4~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~4~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cj5ceb
12
1
12
00000020
1
./src/CJ5CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 904           1222927127002 behav
5_______
58
behav
1
10
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
5
0
0
0
0
0
0
0
V 000037 11 229 1222927126999 cj5ces
E CJ5CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
X CJ5CES
V 000037 11 318 1222927126999 cj5ces
#VLB_VERSION 58
#INFO
CJ5CES
E 1222927126999
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
Q2 5 29 561 1 . 23
Q3 6 29 651 1 . 23
Q4 7 29 741 1 . 23
#SPECIFICATION 
#END
V 000025 54 828 0 cj5ces
12
1
12
00000020
1
./src/CJ5CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 903           1222927127018 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
5
0
0
0
0
0
0
0
V 000037 11 158 1222927127015 cj5reb
E CJ5REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[4:0]
X CJ5REB
V 000037 11 329 1222927127015 cj5reb
#VLB_VERSION 58
#INFO
CJ5REB
E 1222927127015
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
~std_logic_vector{4~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~4~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cj5reb
12
1
12
00000020
1
./src/CJ5REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 904           1222927127049 behav
5_______
58
behav
1
10
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
5
0
0
0
0
0
0
0
V 000037 11 227 1222927127046 cj5res
E CJ5RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
X CJ5RES
V 000037 11 316 1222927127046 cj5res
#VLB_VERSION 58
#INFO
CJ5RES
E 1222927127046
8
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
Q0 3 29 381 1 . 23
Q1 4 29 471 1 . 23
Q2 5 29 561 1 . 23
Q3 6 29 651 1 . 23
Q4 7 29 741 1 . 23
#SPECIFICATION 
#END
V 000025 54 828 0 cj5res
12
1
12
00000020
1
./src/CJ5RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 903           1222927127065 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
8
0
0
0
0
0
0
0
V 000037 11 160 1222927127062 cj8ceb
E CJ8CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
X CJ8CEB
V 000037 11 331 1222927127062 cj8ceb
#VLB_VERSION 58
#INFO
CJ8CEB
E 1222927127062
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~7~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cj8ceb
12
1
12
00000020
1
./src/CJ8CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 906           1222927127096 behav
5_______
58
behav
1
13
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
8
0
0
0
0
0
0
0
V 000037 11 289 1222927127093 cj8ces
E CJ8CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X CJ8CES
V 000037 11 381 1222927127093 cj8ces
#VLB_VERSION 58
#INFO
CJ8CES
E 1222927127093
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q7 3 29 381 1 . 23
Q6 4 29 471 1 . 23
Q5 5 29 561 1 . 23
Q4 6 29 651 1 . 23
Q3 7 29 741 1 . 23
Q2 8 29 831 1 . 23
Q1 9 29 921 1 . 23
Q0 10 29 1011 1 . 23
#SPECIFICATION 
#END
V 000026 54 1101 0 cj8ces
12
1
12
00000020
1
./src/CJ8CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 903           1222927127112 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
8
0
0
0
0
0
0
0
V 000037 11 158 1222927127109 cj8reb
E CJ8REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
X CJ8REB
V 000037 11 329 1222927127109 cj8reb
#VLB_VERSION 58
#INFO
CJ8REB
E 1222927127109
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~7~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cj8reb
12
1
12
00000020
1
./src/CJ8REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 906           1222927127142 behav
5_______
58
behav
1
13
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
8
0
0
0
0
0
0
0
V 000037 11 287 1222927127139 cj8res
E CJ8RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X CJ8RES
V 000037 11 379 1222927127139 cj8res
#VLB_VERSION 58
#INFO
CJ8RES
E 1222927127139
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
R 2 29 273 1 . 22
Q7 3 29 381 1 . 23
Q6 4 29 471 1 . 23
Q5 5 29 561 1 . 23
Q4 6 29 651 1 . 23
Q3 7 29 741 1 . 23
Q2 8 29 831 1 . 23
Q1 9 29 921 1 . 23
Q0 10 29 1011 1 . 23
#SPECIFICATION 
#END
V 000026 54 1101 0 cj8res
12
1
12
00000020
1
./src/CJ8RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 909           1222927127159 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
16
0
0
0
0
0
0
0
V 000038 11 163 1222927127156 cj16ceb
E CJ16CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
X CJ16CEB
V 000038 11 334 1222927127156 cj16ceb
#VLB_VERSION 58
#INFO
CJ16CEB
E 1222927127156
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
CLR 2 29 274 1 . 22
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~15~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
#SPECIFICATION 
#END
V 000026 54 868 0 cj16ceb
12
1
12
00000020
1
./src/CJ16CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 912           1222927127189 behav
5_______
58
behav
1
21
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
19
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
36
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
16
0
0
0
0
0
0
0
V 000038 11 457 1222927127186 cj16ces
E CJ16CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X CJ16CES
V 000038 11 564 1222927127186 cj16ces
#VLB_VERSION 58
#INFO
CJ16CES
E 1222927127186
19
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
CLR 2 29 274 1 . 22
Q0 3 29 382 1 . 23
Q1 4 29 472 1 . 23
Q2 5 29 562 1 . 23
Q3 6 29 652 1 . 23
Q4 7 29 742 1 . 23
Q5 8 29 832 1 . 23
Q6 9 29 922 1 . 23
Q7 10 29 1012 1 . 23
Q8 11 29 1105 1 . 23
Q9 12 29 1198 1 . 23
Q10 13 29 1291 1 . 23
Q11 14 29 1384 1 . 24
Q12 15 29 1477 1 . 24
Q13 16 29 1570 1 . 24
Q14 17 29 1663 1 . 24
Q15 18 29 1756 1 . 24
#SPECIFICATION 
#END
V 000027 54 1846 0 cj16ces
12
1
12
00000020
1
./src/CJ16CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 909           1222927127205 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
16
0
0
0
0
0
0
0
V 000038 11 161 1222927127202 cj16reb
E CJ16REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
X CJ16REB
V 000038 11 332 1222927127202 cj16reb
#VLB_VERSION 58
#INFO
CJ16REB
E 1222927127202
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
R 2 29 274 1 . 22
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~15~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
#SPECIFICATION 
#END
V 000026 54 868 0 cj16reb
12
1
12
00000020
1
./src/CJ16REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 912           1222927127234 behav
5_______
58
behav
1
21
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
34
19
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
35
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
36
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
16
0
0
0
0
0
0
0
V 000038 11 455 1222927127218 cj16res
E CJ16RES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X CJ16RES
V 000038 11 562 1222927127218 cj16res
#VLB_VERSION 58
#INFO
CJ16RES
E 1222927127218
19
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
R 2 29 274 1 . 22
Q15 3 29 382 1 . 23
Q14 4 29 472 1 . 23
Q13 5 29 562 1 . 23
Q12 6 29 652 1 . 23
Q11 7 29 742 1 . 23
Q10 8 29 832 1 . 23
Q9 9 29 922 1 . 23
Q8 10 29 1012 1 . 23
Q7 11 29 1105 1 . 24
Q6 12 29 1198 1 . 24
Q5 13 29 1291 1 . 24
Q4 14 29 1384 1 . 24
Q3 15 29 1477 1 . 24
Q2 16 29 1570 1 . 24
Q1 17 29 1663 1 . 24
Q0 18 29 1756 1 . 24
#SPECIFICATION 
#END
V 000027 54 1846 0 cj16res
12
1
12
00000020
1
./src/CJ16RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 909           1222927127252 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
32
0
0
0
0
0
0
0
V 000038 11 163 1222927127249 cj32ceb
E CJ32CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
X CJ32CEB
V 000038 11 334 1222927127249 cj32ceb
#VLB_VERSION 58
#INFO
CJ32CEB
E 1222927127249
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
CLR 2 29 274 1 . 22
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~31~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
#SPECIFICATION 
#END
V 000026 54 868 0 cj32ceb
12
1
12
00000020
1
./src/CJ32CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 909           1222927127268 behav
5_______
58
behav
1
6
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
TC_int
1
3
13 ~ ~ 3 1
34
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
1
W
7169
1
13 ~ ~ 4 0
35
0
0
1
15 STD STANDARD 75 4
1
1
1
145
147
1
32
0
0
0
0
0
0
0
V 000038 11 161 1222927127265 cj32reb
E CJ32REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
X CJ32REB
V 000038 11 332 1222927127265 cj32reb
#VLB_VERSION 58
#INFO
CJ32REB
E 1222927127265
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
R 2 29 274 1 . 22
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~31~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
#SPECIFICATION 
#END
V 000026 54 868 0 cj32reb
12
1
12
00000020
1
./src/CJ32REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927127313 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 170 1222927127296 comp2b
E COMP2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = (others => 'U')
P B _in std_logic_vector[1:0] = (others => 'U')
P EQ _out std_logic
X COMP2B
V 000037 11 309 1222927127296 comp2b
#VLB_VERSION 58
#INFO
COMP2B
E 1222927127296
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~122 0 5 56 1 . 20
~NATURAL~range~1~downto~0~121 1 5 276 1 . 20
A 2 29 470 1 . 20
B 3 29 710 1 . 20
EQ 4 29 950 1 . 21
#SPECIFICATION 
#END
V 000026 54 1037 0 comp2b
12
1
12
00000019
1
./src/COMP2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 663           1222927127330 behav
4_______
58
behav
0
7
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
31
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
31
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 174 1222927127327 comp2s
E COMP2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P EQ _out std_logic
X COMP2S
V 000037 11 255 1222927127327 comp2s
#VLB_VERSION 58
#INFO
COMP2S
E 1222927127327
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 21
A1 1 29 165 1 . 21
B0 2 29 273 1 . 21
B1 3 29 381 1 . 21
EQ 4 29 489 1 . 22
#SPECIFICATION 
#END
V 000025 54 576 0 comp2s
12
1
12
00000020
1
./src/COMP2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127346 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 170 1222927127343 comp3b
E COMP3B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[2:0] = (others => 'U')
P B _in std_logic_vector[2:0] = (others => 'U')
P EQ _out std_logic
X COMP3B
V 000037 11 309 1222927127343 comp3b
#VLB_VERSION 58
#INFO
COMP3B
E 1222927127343
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~122 0 5 56 1 . 20
~NATURAL~range~2~downto~0~121 1 5 276 1 . 20
A 2 29 470 1 . 20
B 3 29 710 1 . 20
EQ 4 29 950 1 . 21
#SPECIFICATION 
#END
V 000026 54 1037 0 comp3b
12
1
12
00000019
1
./src/COMP3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 663           1222927127376 behav
4_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 224 1222927127373 comp3s
E COMP3S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P EQ _out std_logic
X COMP3S
V 000037 11 295 1222927127373 comp3s
#VLB_VERSION 58
#INFO
COMP3S
E 1222927127373
7
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 20
A1 1 29 165 1 . 20
A2 2 29 273 1 . 20
B0 3 29 381 1 . 20
B1 4 29 489 1 . 20
B2 5 29 597 1 . 20
EQ 6 29 705 1 . 21
#SPECIFICATION 
#END
V 000025 54 792 0 comp3s
12
1
12
00000019
1
./src/COMP3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127393 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 170 1222927127390 comp4b
E COMP4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = (others => 'U')
P B _in std_logic_vector[3:0] = (others => 'U')
P EQ _out std_logic
X COMP4B
V 000037 11 309 1222927127390 comp4b
#VLB_VERSION 58
#INFO
COMP4B
E 1222927127390
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~122 0 5 56 1 . 20
~NATURAL~range~3~downto~0~121 1 5 276 1 . 20
A 2 29 470 1 . 20
B 3 29 710 1 . 20
EQ 4 29 950 1 . 21
#SPECIFICATION 
#END
V 000026 54 1037 0 comp4b
12
1
12
00000019
1
./src/COMP4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 665           1222927127409 behav
4_______
58
behav
0
11
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 274 1222927127406 comp4s
E COMP4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P EQ _out std_logic
X COMP4S
V 000037 11 335 1222927127406 comp4s
#VLB_VERSION 58
#INFO
COMP4S
E 1222927127406
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 20
A1 1 29 165 1 . 20
A2 2 29 273 1 . 20
A3 3 29 381 1 . 20
B0 4 29 489 1 . 20
B1 5 29 597 1 . 20
B2 6 29 705 1 . 20
B3 7 29 813 1 . 20
EQ 8 29 921 1 . 21
#SPECIFICATION 
#END
V 000026 54 1008 0 comp4s
12
1
12
00000019
1
./src/COMP4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127440 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 170 1222927127437 comp5b
E COMP5B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[4:0] = (others => 'U')
P B _in std_logic_vector[4:0] = (others => 'U')
P EQ _out std_logic
X COMP5B
V 000037 11 309 1222927127437 comp5b
#VLB_VERSION 58
#INFO
COMP5B
E 1222927127437
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~122 0 5 56 1 . 20
~NATURAL~range~4~downto~0~121 1 5 276 1 . 20
A 2 29 470 1 . 20
B 3 29 710 1 . 20
EQ 4 29 950 1 . 21
#SPECIFICATION 
#END
V 000026 54 1037 0 comp5b
12
1
12
00000019
1
./src/COMP5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927127455 behav
4_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 324 1222927127452 comp5s
E COMP5S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P EQ _out std_logic
X COMP5S
V 000037 11 379 1222927127452 comp5s
#VLB_VERSION 58
#INFO
COMP5S
E 1222927127452
11
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 20
A1 1 29 165 1 . 20
A2 2 29 273 1 . 20
A3 3 29 381 1 . 20
A4 4 29 489 1 . 20
B0 5 29 597 1 . 20
B1 6 29 705 1 . 20
B2 7 29 813 1 . 20
B3 8 29 921 1 . 20
B4 9 29 1029 1 . 20
EQ 10 29 1137 1 . 21
#SPECIFICATION 
#END
V 000026 54 1227 0 comp5s
12
1
12
00000019
1
./src/COMP5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127487 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 170 1222927127484 comp6b
E COMP6B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[5:0] = (others => 'U')
P B _in std_logic_vector[5:0] = (others => 'U')
P EQ _out std_logic
X COMP6B
V 000037 11 309 1222927127484 comp6b
#VLB_VERSION 58
#INFO
COMP6B
E 1222927127484
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~122 0 5 56 1 . 20
~NATURAL~range~5~downto~0~121 1 5 276 1 . 20
A 2 29 470 1 . 20
B 3 29 710 1 . 20
EQ 4 29 950 1 . 21
#SPECIFICATION 
#END
V 000026 54 1037 0 comp6b
12
1
12
00000019
1
./src/COMP6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927127502 behav
4_______
58
behav
0
15
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
31
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 374 1222927127499 comp6s
E COMP6S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P EQ _out std_logic
X COMP6S
V 000037 11 423 1222927127499 comp6s
#VLB_VERSION 58
#INFO
COMP6S
E 1222927127499
13
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 20
A1 1 29 165 1 . 20
A2 2 29 273 1 . 20
A3 3 29 381 1 . 20
A4 4 29 489 1 . 20
A5 5 29 597 1 . 20
B0 6 29 705 1 . 20
B1 7 29 813 1 . 20
B2 8 29 921 1 . 20
B3 9 29 1029 1 . 20
B4 10 29 1137 1 . 21
B5 11 29 1248 1 . 21
EQ 12 29 1359 1 . 22
#SPECIFICATION 
#END
V 000026 54 1449 0 comp6s
12
1
12
00000019
1
./src/COMP6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127533 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 170 1222927127530 comp7b
E COMP7B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[6:0] = (others => 'U')
P B _in std_logic_vector[6:0] = (others => 'U')
P EQ _out std_logic
X COMP7B
V 000037 11 309 1222927127530 comp7b
#VLB_VERSION 58
#INFO
COMP7B
E 1222927127530
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~122 0 5 56 1 . 20
~NATURAL~range~6~downto~0~121 1 5 276 1 . 20
A 2 29 470 1 . 20
B 3 29 710 1 . 20
EQ 4 29 950 1 . 21
#SPECIFICATION 
#END
V 000026 54 1037 0 comp7b
12
1
12
00000019
1
./src/COMP7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927127549 behav
4_______
58
behav
0
17
std
.
.
1
1
5
~std_logic_vector{6~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~6~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 424 1222927127546 comp7s
E COMP7S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P EQ _out std_logic
X COMP7S
V 000037 11 467 1222927127546 comp7s
#VLB_VERSION 58
#INFO
COMP7S
E 1222927127546
15
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 20
A1 1 29 165 1 . 20
A2 2 29 273 1 . 20
A3 3 29 381 1 . 20
A4 4 29 489 1 . 20
A5 5 29 597 1 . 20
A6 6 29 705 1 . 20
B0 7 29 813 1 . 20
B1 8 29 921 1 . 20
B2 9 29 1029 1 . 20
B3 10 29 1137 1 . 20
B4 11 29 1248 1 . 20
B5 12 29 1359 1 . 20
B6 13 29 1470 1 . 20
EQ 14 29 1581 1 . 21
#SPECIFICATION 
#END
V 000026 54 1671 0 comp7s
12
1
12
00000019
1
./src/COMP7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127578 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 170 1222927127562 comp8b
E COMP8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P EQ _out std_logic
X COMP8B
V 000037 11 309 1222927127562 comp8b
#VLB_VERSION 58
#INFO
COMP8B
E 1222927127562
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~122 0 5 56 1 . 21
~NATURAL~range~7~downto~0~121 1 5 276 1 . 21
A 2 29 470 1 . 21
B 3 29 710 1 . 21
EQ 4 29 950 1 . 22
#SPECIFICATION 
#END
V 000026 54 1037 0 comp8b
12
1
12
00000020
1
./src/COMP8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927127596 behav
4_______
58
behav
0
19
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
32
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
32
18
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 474 1222927127593 comp8s
E COMP8S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P EQ _out std_logic
X COMP8S
V 000037 11 511 1222927127593 comp8s
#VLB_VERSION 58
#INFO
COMP8S
E 1222927127593
17
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 20
A1 1 29 165 1 . 20
A2 2 29 273 1 . 20
A3 3 29 381 1 . 20
A4 4 29 489 1 . 20
A5 5 29 597 1 . 20
A6 6 29 705 1 . 21
A7 7 29 813 1 . 21
B0 8 29 921 1 . 21
B1 9 29 1029 1 . 21
B2 10 29 1137 1 . 21
B3 11 29 1248 1 . 21
B4 12 29 1359 1 . 22
B5 13 29 1470 1 . 22
B6 14 29 1581 1 . 22
B7 15 29 1692 1 . 22
EQ 16 29 1803 1 . 23
#SPECIFICATION 
#END
V 000026 54 1893 0 comp8s
12
1
12
00000019
1
./src/COMP8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127612 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 170 1222927127609 comp9b
E COMP9B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[8:0] = (others => 'U')
P B _in std_logic_vector[8:0] = (others => 'U')
P EQ _out std_logic
X COMP9B
V 000037 11 309 1222927127609 comp9b
#VLB_VERSION 58
#INFO
COMP9B
E 1222927127609
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~122 0 5 56 1 . 21
~NATURAL~range~8~downto~0~121 1 5 276 1 . 21
A 2 29 470 1 . 21
B 3 29 710 1 . 21
EQ 4 29 950 1 . 22
#SPECIFICATION 
#END
V 000026 54 1037 0 comp9b
12
1
12
00000020
1
./src/COMP9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927127643 behav
4_______
58
behav
0
21
std
.
.
1
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
32
19
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
32
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 524 1222927127640 comp9s
E COMP9S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P B8 _in std_logic = 'U'
P EQ _out std_logic
X COMP9S
V 000037 11 555 1222927127640 comp9s
#VLB_VERSION 58
#INFO
COMP9S
E 1222927127640
19
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 20
A1 1 29 165 1 . 20
A2 2 29 273 1 . 20
A3 3 29 381 1 . 20
A4 4 29 489 1 . 20
A5 5 29 597 1 . 20
A6 6 29 705 1 . 21
A7 7 29 813 1 . 21
A8 8 29 921 1 . 21
B0 9 29 1029 1 . 21
B1 10 29 1137 1 . 21
B2 11 29 1248 1 . 21
B3 12 29 1359 1 . 21
B4 13 29 1470 1 . 22
B5 14 29 1581 1 . 22
B6 15 29 1692 1 . 22
B7 16 29 1803 1 . 22
B8 17 29 1914 1 . 22
EQ 18 29 2025 1 . 23
#SPECIFICATION 
#END
V 000026 54 2115 0 comp9s
12
1
12
00000019
1
./src/COMP9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127659 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 172 1222927127656 comp10b
E COMP10B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[9:0] = (others => 'U')
P B _in std_logic_vector[9:0] = (others => 'U')
P EQ _out std_logic
X COMP10B
V 000038 11 310 1222927127656 comp10b
#VLB_VERSION 58
#INFO
COMP10B
E 1222927127656
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{9~downto~0}~122 0 5 57 1 . 20
~NATURAL~range~9~downto~0~121 1 5 277 1 . 20
A 2 29 471 1 . 20
B 3 29 711 1 . 20
EQ 4 29 951 1 . 21
#SPECIFICATION 
#END
V 000027 54 1038 0 comp10b
12
1
12
00000019
1
./src/COMP10B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927127690 behav
4_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{9~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~9~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 576 1222927127687 comp10s
E COMP10S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P B8 _in std_logic = 'U'
P B9 _in std_logic = 'U'
P EQ _out std_logic
X COMP10S
V 000038 11 600 1222927127687 comp10s
#VLB_VERSION 58
#INFO
COMP10S
E 1222927127687
21
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 20
A1 1 29 166 1 . 20
A2 2 29 274 1 . 20
A3 3 29 382 1 . 20
A4 4 29 490 1 . 20
A5 5 29 598 1 . 20
A6 6 29 706 1 . 20
A7 7 29 814 1 . 20
A8 8 29 922 1 . 20
A9 9 29 1030 1 . 20
B0 10 29 1138 1 . 20
B1 11 29 1249 1 . 20
B2 12 29 1360 1 . 20
B3 13 29 1471 1 . 20
B4 14 29 1582 1 . 20
B5 15 29 1693 1 . 20
B6 16 29 1804 1 . 20
B7 17 29 1915 1 . 20
B8 18 29 2026 1 . 20
B9 19 29 2137 1 . 20
EQ 20 29 2248 1 . 21
#SPECIFICATION 
#END
V 000027 54 2338 0 comp10s
12
1
12
00000019
1
./src/COMP10S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127705 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 174 1222927127702 comp12b
E COMP12B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[11:0] = (others => 'U')
P B _in std_logic_vector[11:0] = (others => 'U')
P EQ _out std_logic
X COMP12B
V 000038 11 312 1222927127702 comp12b
#VLB_VERSION 58
#INFO
COMP12B
E 1222927127702
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~122 0 5 57 1 . 21
~NATURAL~range~11~downto~0~121 1 5 278 1 . 21
A 2 29 473 1 . 21
B 3 29 714 1 . 21
EQ 4 29 955 1 . 22
#SPECIFICATION 
#END
V 000027 54 1042 0 comp12b
12
1
12
00000020
1
./src/COMP12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 670           1222927127737 behav
4_______
58
behav
0
27
std
.
.
1
1
5
~std_logic_vector{11~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~11~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
33
25
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
33
26
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 680 1222927127734 comp12s
E COMP12S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P B8 _in std_logic = 'U'
P B9 _in std_logic = 'U'
P B10 _in std_logic = 'U'
P B11 _in std_logic = 'U'
P EQ _out std_logic
X COMP12S
V 000038 11 692 1222927127734 comp12s
#VLB_VERSION 58
#INFO
COMP12S
E 1222927127734
25
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 21
A1 1 29 166 1 . 21
A2 2 29 274 1 . 21
A3 3 29 382 1 . 21
A4 4 29 490 1 . 21
A5 5 29 598 1 . 21
A6 6 29 706 1 . 21
A7 7 29 814 1 . 21
A8 8 29 922 1 . 21
A9 9 29 1030 1 . 21
A10 10 29 1138 1 . 21
A11 11 29 1249 1 . 21
B0 12 29 1360 1 . 22
B1 13 29 1471 1 . 22
B2 14 29 1582 1 . 22
B3 15 29 1693 1 . 22
B4 16 29 1804 1 . 22
B5 17 29 1915 1 . 22
B6 18 29 2026 1 . 22
B7 19 29 2137 1 . 23
B8 20 29 2248 1 . 23
B9 21 29 2359 1 . 23
B10 22 29 2470 1 . 23
B11 23 29 2581 1 . 23
EQ 24 29 2692 1 . 24
#SPECIFICATION 
#END
V 000027 54 2782 0 comp12s
12
1
12
00000020
1
./src/COMP12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 23 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127752 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 174 1222927127749 comp16b
E COMP16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P EQ _out std_logic
X COMP16B
V 000038 11 312 1222927127749 comp16b
#VLB_VERSION 58
#INFO
COMP16B
E 1222927127749
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~122 0 5 57 1 . 20
~NATURAL~range~15~downto~0~121 1 5 278 1 . 20
A 2 29 473 1 . 20
B 3 29 714 1 . 20
EQ 4 29 955 1 . 21
#SPECIFICATION 
#END
V 000027 54 1042 0 comp16b
12
1
12
00000019
1
./src/COMP16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 670           1222927127784 behav
4_______
58
behav
0
35
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
33
33
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
33
34
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 888 1222927127781 comp16s
E COMP16S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P B8 _in std_logic = 'U'
P B9 _in std_logic = 'U'
P B10 _in std_logic = 'U'
P B11 _in std_logic = 'U'
P B12 _in std_logic = 'U'
P B13 _in std_logic = 'U'
P B14 _in std_logic = 'U'
P B15 _in std_logic = 'U'
P EQ _out std_logic
X COMP16S
V 000038 11 876 1222927127781 comp16s
#VLB_VERSION 58
#INFO
COMP16S
E 1222927127781
33
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 21
A1 1 29 166 1 . 21
A2 2 29 274 1 . 21
A3 3 29 382 1 . 21
A4 4 29 490 1 . 21
A5 5 29 598 1 . 21
A6 6 29 706 1 . 21
A7 7 29 814 1 . 21
A8 8 29 922 1 . 21
A9 9 29 1030 1 . 21
A10 10 29 1138 1 . 21
A11 11 29 1249 1 . 21
A12 12 29 1360 1 . 21
A13 13 29 1471 1 . 21
A14 14 29 1582 1 . 21
A15 15 29 1693 1 . 21
B0 16 29 1804 1 . 22
B1 17 29 1915 1 . 22
B2 18 29 2026 1 . 22
B3 19 29 2137 1 . 22
B4 20 29 2248 1 . 22
B5 21 29 2359 1 . 22
B6 22 29 2470 1 . 22
B7 23 29 2581 1 . 22
B8 24 29 2692 1 . 22
B9 25 29 2803 1 . 22
B10 26 29 2914 1 . 22
B11 27 29 3025 1 . 22
B12 28 29 3136 1 . 23
B13 29 29 3247 1 . 23
B14 30 29 3358 1 . 23
B15 31 29 3469 1 . 23
EQ 32 29 3580 1 . 24
#SPECIFICATION 
#END
V 000027 54 3670 0 comp16s
12
1
12
00000020
1
./src/COMP16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 23 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 24 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 25 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 26 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 27 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 28 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 29 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 30 30
30
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 31 31
31
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127799 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 174 1222927127796 comp32b
E COMP32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P EQ _out std_logic
X COMP32B
V 000038 11 312 1222927127796 comp32b
#VLB_VERSION 58
#INFO
COMP32B
E 1222927127796
5
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~122 0 5 57 1 . 20
~NATURAL~range~31~downto~0~121 1 5 278 1 . 20
A 2 29 473 1 . 20
B 3 29 714 1 . 20
EQ 4 29 955 1 . 21
#SPECIFICATION 
#END
V 000027 54 1042 0 comp32b
12
1
12
00000019
1
./src/COMP32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127844 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 192 1222927127827 compm2b
E COMPM2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = (others => 'U')
P B _in std_logic_vector[1:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM2B
V 000038 11 331 1222927127827 compm2b
#VLB_VERSION 58
#INFO
COMPM2B
E 1222927127827
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~122 0 5 57 1 . 21
~NATURAL~range~1~downto~0~121 1 5 277 1 . 21
A 2 29 471 1 . 21
B 3 29 711 1 . 21
GT 4 29 951 1 . 22
LT 5 29 1041 1 . 22
#SPECIFICATION 
#END
V 000027 54 1128 0 compm2b
12
1
12
00000020
1
./src/COMPM2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 663           1222927127862 behav
4_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 196 1222927127859 compm2s
E COMPM2S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM2S
V 000038 11 276 1222927127859 compm2s
#VLB_VERSION 58
#INFO
COMPM2S
E 1222927127859
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 58 1 . 20
B1 1 29 166 1 . 20
A0 2 29 274 1 . 20
A1 3 29 382 1 . 20
GT 4 29 490 1 . 21
LT 5 29 580 1 . 21
#SPECIFICATION 
#END
V 000026 54 667 0 compm2s
12
1
12
00000019
1
./src/COMPM2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127877 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 192 1222927127874 compm3b
E COMPM3B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[2:0] = (others => 'U')
P B _in std_logic_vector[2:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM3B
V 000038 11 331 1222927127874 compm3b
#VLB_VERSION 58
#INFO
COMPM3B
E 1222927127874
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~122 0 5 57 1 . 23
~NATURAL~range~2~downto~0~121 1 5 277 1 . 23
A 2 29 471 1 . 23
B 3 29 711 1 . 23
GT 4 29 951 1 . 24
LT 5 29 1041 1 . 24
#SPECIFICATION 
#END
V 000027 54 1128 0 compm3b
12
1
12
00000022
1
./src/COMPM3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 664           1222927127909 behav
4_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 246 1222927127906 compm3s
E COMPM3S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM3S
V 000038 11 316 1222927127906 compm3s
#VLB_VERSION 58
#INFO
COMPM3S
E 1222927127906
8
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 58 1 . 20
B1 1 29 166 1 . 20
B2 2 29 274 1 . 20
A0 3 29 382 1 . 20
A1 4 29 490 1 . 20
A2 5 29 598 1 . 20
GT 6 29 706 1 . 21
LT 7 29 796 1 . 21
#SPECIFICATION 
#END
V 000026 54 883 0 compm3s
12
1
12
00000019
1
./src/COMPM3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127924 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 192 1222927127921 compm4b
E COMPM4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = (others => 'U')
P B _in std_logic_vector[3:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM4B
V 000038 11 331 1222927127921 compm4b
#VLB_VERSION 58
#INFO
COMPM4B
E 1222927127921
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~122 0 5 57 1 . 23
~NATURAL~range~3~downto~0~121 1 5 277 1 . 23
A 2 29 471 1 . 23
B 3 29 711 1 . 23
GT 4 29 951 1 . 24
LT 5 29 1041 1 . 24
#SPECIFICATION 
#END
V 000027 54 1128 0 compm4b
12
1
12
00000022
1
./src/COMPM4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927127955 behav
4_______
58
behav
0
12
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 296 1222927127952 compm4s
E COMPM4S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM4S
V 000038 11 358 1222927127952 compm4s
#VLB_VERSION 58
#INFO
COMPM4S
E 1222927127952
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 58 1 . 20
B1 1 29 166 1 . 20
B2 2 29 274 1 . 20
B3 3 29 382 1 . 20
A0 4 29 490 1 . 20
A1 5 29 598 1 . 20
A2 6 29 706 1 . 20
A3 7 29 814 1 . 20
GT 8 29 922 1 . 21
LT 9 29 1012 1 . 21
#SPECIFICATION 
#END
V 000027 54 1099 0 compm4s
12
1
12
00000019
1
./src/COMPM4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927127971 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 192 1222927127968 compm5b
E COMPM5B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[4:0] = (others => 'U')
P B _in std_logic_vector[4:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM5B
V 000038 11 331 1222927127968 compm5b
#VLB_VERSION 58
#INFO
COMPM5B
E 1222927127968
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~122 0 5 57 1 . 23
~NATURAL~range~4~downto~0~121 1 5 277 1 . 23
A 2 29 471 1 . 23
B 3 29 711 1 . 23
GT 4 29 951 1 . 24
LT 5 29 1041 1 . 24
#SPECIFICATION 
#END
V 000027 54 1128 0 compm5b
12
1
12
00000022
1
./src/COMPM5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927128001 behav
4_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 346 1222927127998 compm5s
E COMPM5S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM5S
V 000038 11 402 1222927127998 compm5s
#VLB_VERSION 58
#INFO
COMPM5S
E 1222927127998
12
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 58 1 . 20
B1 1 29 166 1 . 20
B2 2 29 274 1 . 20
B3 3 29 382 1 . 20
B4 4 29 490 1 . 20
A0 5 29 598 1 . 20
A1 6 29 706 1 . 20
A2 7 29 814 1 . 20
A3 8 29 922 1 . 20
A4 9 29 1030 1 . 20
GT 10 29 1138 1 . 21
LT 11 29 1231 1 . 21
#SPECIFICATION 
#END
V 000027 54 1321 0 compm5s
12
1
12
00000019
1
./src/COMPM5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128018 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 192 1222927128015 compm6b
E COMPM6B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[5:0] = (others => 'U')
P B _in std_logic_vector[5:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM6B
V 000038 11 331 1222927128015 compm6b
#VLB_VERSION 58
#INFO
COMPM6B
E 1222927128015
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~122 0 5 57 1 . 23
~NATURAL~range~5~downto~0~121 1 5 277 1 . 23
A 2 29 471 1 . 23
B 3 29 711 1 . 23
GT 4 29 951 1 . 24
LT 5 29 1041 1 . 24
#SPECIFICATION 
#END
V 000027 54 1128 0 compm6b
12
1
12
00000022
1
./src/COMPM6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927128034 behav
4_______
58
behav
0
16
std
.
.
1
1
5
~std_logic_vector{5~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~5~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 396 1222927128031 compm6s
E COMPM6S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM6S
V 000038 11 446 1222927128031 compm6s
#VLB_VERSION 58
#INFO
COMPM6S
E 1222927128031
14
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 58 1 . 20
B1 1 29 166 1 . 20
B2 2 29 274 1 . 20
B3 3 29 382 1 . 20
B4 4 29 490 1 . 20
B5 5 29 598 1 . 20
A0 6 29 706 1 . 20
A1 7 29 814 1 . 20
A2 8 29 922 1 . 20
A3 9 29 1030 1 . 20
A4 10 29 1138 1 . 20
A5 11 29 1249 1 . 20
GT 12 29 1360 1 . 21
LT 13 29 1453 1 . 21
#SPECIFICATION 
#END
V 000027 54 1543 0 compm6s
12
1
12
00000019
1
./src/COMPM6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128065 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 192 1222927128062 compm7b
E COMPM7B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[6:0] = (others => 'U')
P B _in std_logic_vector[6:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM7B
V 000038 11 331 1222927128062 compm7b
#VLB_VERSION 58
#INFO
COMPM7B
E 1222927128062
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~122 0 5 57 1 . 23
~NATURAL~range~6~downto~0~121 1 5 277 1 . 23
A 2 29 471 1 . 23
B 3 29 711 1 . 23
GT 4 29 951 1 . 24
LT 5 29 1041 1 . 24
#SPECIFICATION 
#END
V 000027 54 1128 0 compm7b
12
1
12
00000022
1
./src/COMPM7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927128093 behav
4_______
58
behav
0
18
std
.
.
1
1
5
~std_logic_vector{6~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~6~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 446 1222927128077 compm7s
E COMPM7S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM7S
V 000038 11 490 1222927128077 compm7s
#VLB_VERSION 58
#INFO
COMPM7S
E 1222927128077
16
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 58 1 . 20
B1 1 29 166 1 . 20
B2 2 29 274 1 . 20
B3 3 29 382 1 . 20
B4 4 29 490 1 . 20
B5 5 29 598 1 . 20
B6 6 29 706 1 . 20
A0 7 29 814 1 . 20
A1 8 29 922 1 . 20
A2 9 29 1030 1 . 20
A3 10 29 1138 1 . 20
A4 11 29 1249 1 . 20
A5 12 29 1360 1 . 20
A6 13 29 1471 1 . 20
GT 14 29 1582 1 . 21
LT 15 29 1675 1 . 21
#SPECIFICATION 
#END
V 000027 54 1765 0 compm7s
12
1
12
00000019
1
./src/COMPM7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128112 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 192 1222927128109 compm8b
E COMPM8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM8B
V 000038 11 331 1222927128109 compm8b
#VLB_VERSION 58
#INFO
COMPM8B
E 1222927128109
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~122 0 5 57 1 . 23
~NATURAL~range~7~downto~0~121 1 5 277 1 . 23
A 2 29 471 1 . 23
B 3 29 711 1 . 23
GT 4 29 951 1 . 24
LT 5 29 1041 1 . 24
#SPECIFICATION 
#END
V 000027 54 1128 0 compm8b
12
1
12
00000022
1
./src/COMPM8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927128143 behav
4_______
58
behav
0
20
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
32
18
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
32
19
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 496 1222927128140 compm8s
E COMPM8S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM8S
V 000038 11 534 1222927128140 compm8s
#VLB_VERSION 58
#INFO
COMPM8S
E 1222927128140
18
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 58 1 . 20
B1 1 29 166 1 . 20
B2 2 29 274 1 . 20
B3 3 29 382 1 . 20
B4 4 29 490 1 . 20
B5 5 29 598 1 . 20
B6 6 29 706 1 . 21
B7 7 29 814 1 . 21
A0 8 29 922 1 . 21
A1 9 29 1030 1 . 21
A2 10 29 1138 1 . 21
A3 11 29 1249 1 . 21
A4 12 29 1360 1 . 22
A5 13 29 1471 1 . 22
A6 14 29 1582 1 . 22
A7 15 29 1693 1 . 22
GT 16 29 1804 1 . 23
LT 17 29 1897 1 . 23
#SPECIFICATION 
#END
V 000027 54 1987 0 compm8s
12
1
12
00000019
1
./src/COMPM8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128159 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 192 1222927128156 compm9b
E COMPM9B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[8:0] = (others => 'U')
P B _in std_logic_vector[8:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM9B
V 000038 11 331 1222927128156 compm9b
#VLB_VERSION 58
#INFO
COMPM9B
E 1222927128156
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~122 0 5 57 1 . 23
~NATURAL~range~8~downto~0~121 1 5 277 1 . 23
A 2 29 471 1 . 23
B 3 29 711 1 . 23
GT 4 29 951 1 . 24
LT 5 29 1041 1 . 24
#SPECIFICATION 
#END
V 000027 54 1128 0 compm9b
12
1
12
00000022
1
./src/COMPM9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927128190 behav
4_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{8~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~8~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 546 1222927128187 compm9s
E COMPM9S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P B8 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM9S
V 000038 11 578 1222927128187 compm9s
#VLB_VERSION 58
#INFO
COMPM9S
E 1222927128187
20
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 58 1 . 20
B1 1 29 166 1 . 20
B2 2 29 274 1 . 20
B3 3 29 382 1 . 20
B4 4 29 490 1 . 20
B5 5 29 598 1 . 20
B6 6 29 706 1 . 20
B7 7 29 814 1 . 20
B8 8 29 922 1 . 20
A0 9 29 1030 1 . 20
A1 10 29 1138 1 . 20
A2 11 29 1249 1 . 20
A3 12 29 1360 1 . 20
A4 13 29 1471 1 . 20
A5 14 29 1582 1 . 20
A6 15 29 1693 1 . 20
A7 16 29 1804 1 . 20
A8 17 29 1915 1 . 20
GT 18 29 2026 1 . 21
LT 19 29 2119 1 . 21
#SPECIFICATION 
#END
V 000027 54 2209 0 compm9s
12
1
12
00000019
1
./src/COMPM9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128205 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 194 1222927128202 compm10b
E COMPM10B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[9:0] = (others => 'U')
P B _in std_logic_vector[9:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM10B
V 000039 11 332 1222927128202 compm10b
#VLB_VERSION 58
#INFO
COMPM10B
E 1222927128202
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{9~downto~0}~122 0 5 58 1 . 23
~NATURAL~range~9~downto~0~121 1 5 278 1 . 23
A 2 29 472 1 . 23
B 3 29 712 1 . 23
GT 4 29 952 1 . 24
LT 5 29 1042 1 . 24
#SPECIFICATION 
#END
V 000028 54 1129 0 compm10b
12
1
12
00000022
1
./src/COMPM10B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 666           1222927128237 behav
4_______
58
behav
0
24
std
.
.
1
1
5
~std_logic_vector{9~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~9~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
30
23
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 598 1222927128234 compm10s
E COMPM10S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P B8 _in std_logic = 'U'
P B9 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM10S
V 000039 11 623 1222927128234 compm10s
#VLB_VERSION 58
#INFO
COMPM10S
E 1222927128234
22
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 59 1 . 20
B1 1 29 167 1 . 20
B2 2 29 275 1 . 20
B3 3 29 383 1 . 20
B4 4 29 491 1 . 20
B5 5 29 599 1 . 20
B6 6 29 707 1 . 20
B7 7 29 815 1 . 20
B8 8 29 923 1 . 20
B9 9 29 1031 1 . 20
A0 10 29 1139 1 . 20
A1 11 29 1250 1 . 20
A2 12 29 1361 1 . 20
A3 13 29 1472 1 . 20
A4 14 29 1583 1 . 20
A5 15 29 1694 1 . 20
A6 16 29 1805 1 . 20
A7 17 29 1916 1 . 20
A8 18 29 2027 1 . 20
A9 19 29 2138 1 . 20
GT 20 29 2249 1 . 21
LT 21 29 2342 1 . 21
#SPECIFICATION 
#END
V 000028 54 2432 0 compm10s
12
1
12
00000019
1
./src/COMPM10S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128252 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 196 1222927128249 compm12b
E COMPM12B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[11:0] = (others => 'U')
P B _in std_logic_vector[11:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM12B
V 000039 11 334 1222927128249 compm12b
#VLB_VERSION 58
#INFO
COMPM12B
E 1222927128249
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~122 0 5 58 1 . 23
~NATURAL~range~11~downto~0~121 1 5 279 1 . 23
A 2 29 474 1 . 23
B 3 29 715 1 . 23
GT 4 29 956 1 . 24
LT 5 29 1046 1 . 24
#SPECIFICATION 
#END
V 000028 54 1133 0 compm12b
12
1
12
00000022
1
./src/COMPM12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 670           1222927128284 behav
4_______
58
behav
0
28
std
.
.
1
1
5
~std_logic_vector{11~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~11~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
31
26
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
31
27
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 702 1222927128281 compm12s
E COMPM12S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P B8 _in std_logic = 'U'
P B9 _in std_logic = 'U'
P B10 _in std_logic = 'U'
P B11 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM12S
V 000039 11 715 1222927128281 compm12s
#VLB_VERSION 58
#INFO
COMPM12S
E 1222927128281
26
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 59 1 . 20
B1 1 29 167 1 . 20
B2 2 29 275 1 . 20
B3 3 29 383 1 . 20
B4 4 29 491 1 . 20
B5 5 29 599 1 . 20
B6 6 29 707 1 . 20
B7 7 29 815 1 . 20
B8 8 29 923 1 . 20
B9 9 29 1031 1 . 20
B10 10 29 1139 1 . 20
B11 11 29 1250 1 . 20
A0 12 29 1361 1 . 20
A1 13 29 1472 1 . 20
A2 14 29 1583 1 . 21
A3 15 29 1694 1 . 21
A4 16 29 1805 1 . 21
A5 17 29 1916 1 . 21
A6 18 29 2027 1 . 21
A7 19 29 2138 1 . 21
A8 20 29 2249 1 . 21
A9 21 29 2360 1 . 21
A10 22 29 2471 1 . 21
A11 23 29 2582 1 . 21
GT 24 29 2693 1 . 22
LT 25 29 2786 1 . 22
#SPECIFICATION 
#END
V 000028 54 2876 0 compm12s
12
1
12
00000019
1
./src/COMPM12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 23 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128299 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 196 1222927128296 compm16b
E COMPM16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM16B
V 000039 11 334 1222927128296 compm16b
#VLB_VERSION 58
#INFO
COMPM16B
E 1222927128296
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~122 0 5 58 1 . 23
~NATURAL~range~15~downto~0~121 1 5 279 1 . 23
A 2 29 474 1 . 23
B 3 29 715 1 . 23
GT 4 29 956 1 . 24
LT 5 29 1046 1 . 24
#SPECIFICATION 
#END
V 000028 54 1133 0 compm16b
12
1
12
00000022
1
./src/COMPM16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 670           1222927128330 behav
4_______
58
behav
0
36
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
33
34
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
B
1
3
13 ~ ~ 3 1
33
35
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 910 1222927128327 compm16s
E COMPM16S VHDL
L IEEE;
U ieee.std_logic_1164;
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P B4 _in std_logic = 'U'
P B5 _in std_logic = 'U'
P B6 _in std_logic = 'U'
P B7 _in std_logic = 'U'
P B8 _in std_logic = 'U'
P B9 _in std_logic = 'U'
P B10 _in std_logic = 'U'
P B11 _in std_logic = 'U'
P B12 _in std_logic = 'U'
P B13 _in std_logic = 'U'
P B14 _in std_logic = 'U'
P B15 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A4 _in std_logic = 'U'
P A5 _in std_logic = 'U'
P A6 _in std_logic = 'U'
P A7 _in std_logic = 'U'
P A8 _in std_logic = 'U'
P A9 _in std_logic = 'U'
P A10 _in std_logic = 'U'
P A11 _in std_logic = 'U'
P A12 _in std_logic = 'U'
P A13 _in std_logic = 'U'
P A14 _in std_logic = 'U'
P A15 _in std_logic = 'U'
P GT _out std_logic
P LT _out std_logic
X COMPM16S
V 000039 11 899 1222927128327 compm16s
#VLB_VERSION 58
#INFO
COMPM16S
E 1222927128327
34
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
B0 0 29 59 1 . 20
B1 1 29 167 1 . 20
B2 2 29 275 1 . 20
B3 3 29 383 1 . 20
B4 4 29 491 1 . 20
B5 5 29 599 1 . 20
B6 6 29 707 1 . 21
B7 7 29 815 1 . 21
B8 8 29 923 1 . 21
B9 9 29 1031 1 . 21
B10 10 29 1139 1 . 21
B11 11 29 1250 1 . 21
B12 12 29 1361 1 . 21
B13 13 29 1472 1 . 21
B14 14 29 1583 1 . 21
B15 15 29 1694 1 . 21
A0 16 29 1805 1 . 22
A1 17 29 1916 1 . 22
A2 18 29 2027 1 . 22
A3 19 29 2138 1 . 22
A4 20 29 2249 1 . 22
A5 21 29 2360 1 . 22
A6 22 29 2471 1 . 22
A7 23 29 2582 1 . 22
A8 24 29 2693 1 . 22
A9 25 29 2804 1 . 22
A10 26 29 2915 1 . 23
A11 27 29 3026 1 . 23
A12 28 29 3137 1 . 23
A13 29 29 3248 1 . 23
A14 30 29 3359 1 . 23
A15 31 29 3470 1 . 23
GT 32 29 3581 1 . 24
LT 33 29 3674 1 . 24
#SPECIFICATION 
#END
V 000028 54 3764 0 compm16s
12
1
12
00000019
1
./src/COMPM16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 23 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 24 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 25 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 26 26
26
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 27 27
27
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 28 28
28
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 29 29
29
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 30 30
30
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 31 31
31
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128361 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 196 1222927128358 compm32b
E COMPM32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P GT _out std_logic
P LT _out std_logic
X COMPM32B
V 000039 11 334 1222927128358 compm32b
#VLB_VERSION 58
#INFO
COMPM32B
E 1222927128358
6
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~122 0 5 58 1 . 23
~NATURAL~range~31~downto~0~121 1 5 279 1 . 23
A 2 29 474 1 . 23
B 3 29 715 1 . 23
GT 4 29 956 1 . 24
LT 5 29 1046 1 . 24
#SPECIFICATION 
#END
V 000028 54 1133 0 compm32b
12
1
12
00000022
1
./src/COMPM32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 757           1222927128377 behav
3_______
58
behav
0
5
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 160 1222927128374 cr2ceb
E CR2CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
X CR2CEB
V 000037 11 331 1222927128374 cr2ceb
#VLB_VERSION 58
#INFO
CR2CEB
E 1222927128374
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~1~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cr2ceb
12
1
12
00000020
1
./src/CR2CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 757           1222927128393 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 169 1222927128390 cr2ces
E CR2CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q1 _out std_logic
P Q0 _out std_logic
X CR2CES
V 000037 11 258 1222927128390 cr2ces
#VLB_VERSION 58
#INFO
CR2CES
E 1222927128390
5
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q1 3 29 381 1 . 23
Q0 4 29 471 1 . 23
#SPECIFICATION 
#END
V 000025 54 558 0 cr2ces
12
1
12
00000020
1
./src/CR2CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 757           1222927128424 behav
3_______
58
behav
0
5
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 160 1222927128421 cr4ceb
E CR4CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
X CR4CEB
V 000037 11 331 1222927128421 cr4ceb
#VLB_VERSION 58
#INFO
CR4CEB
E 1222927128421
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~3~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cr4ceb
12
1
12
00000020
1
./src/CR4CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 757           1222927128440 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 209 1222927128437 cr4ces
E CR4CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X CR4CES
V 000037 11 298 1222927128437 cr4ces
#VLB_VERSION 58
#INFO
CR4CES
E 1222927128437
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q3 3 29 381 1 . 23
Q2 4 29 471 1 . 23
Q1 5 29 561 1 . 23
Q0 6 29 651 1 . 23
#SPECIFICATION 
#END
V 000025 54 738 0 cr4ces
12
1
12
00000020
1
./src/CR4CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 757           1222927128470 behav
3_______
58
behav
0
5
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 160 1222927128467 cr8ceb
E CR8CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
X CR8CEB
V 000037 11 331 1222927128467 cr8ceb
#VLB_VERSION 58
#INFO
CR8CEB
E 1222927128467
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 23
~NATURAL~range~7~downto~0~12 4 5 600 1 . 23
Q 5 29 794 1 . 23
#SPECIFICATION 
#END
V 000025 54 865 0 cr8ceb
12
1
12
00000020
1
./src/CR8CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 759           1222927128487 behav
3_______
58
behav
0
12
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000037 11 289 1222927128484 cr8ces
E CR8CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X CR8CES
V 000037 11 381 1222927128484 cr8ces
#VLB_VERSION 58
#INFO
CR8CES
E 1222927128484
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 22
C 1 29 165 1 . 22
CLR 2 29 273 1 . 22
Q7 3 29 381 1 . 23
Q6 4 29 471 1 . 23
Q5 5 29 561 1 . 23
Q4 6 29 651 1 . 23
Q3 7 29 741 1 . 23
Q2 8 29 831 1 . 23
Q1 9 29 921 1 . 23
Q0 10 29 1011 1 . 23
#SPECIFICATION 
#END
V 000026 54 1101 0 cr8ces
12
1
12
00000020
1
./src/CR8CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 762           1222927128515 behav
3_______
58
behav
0
5
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000038 11 163 1222927128499 cr16ceb
E CR16CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
X CR16CEB
V 000038 11 334 1222927128499 cr16ceb
#VLB_VERSION 58
#INFO
CR16CEB
E 1222927128499
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
CLR 2 29 274 1 . 22
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~15~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
#SPECIFICATION 
#END
V 000026 54 868 0 cr16ceb
12
1
12
00000020
1
./src/CR16CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 764           1222927128534 behav
3_______
58
behav
0
20
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
19
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000038 11 457 1222927128531 cr16ces
E CR16CES VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X CR16CES
V 000038 11 564 1222927128531 cr16ces
#VLB_VERSION 58
#INFO
CR16CES
E 1222927128531
19
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
CLR 2 29 274 1 . 22
Q15 3 29 382 1 . 23
Q14 4 29 472 1 . 23
Q13 5 29 562 1 . 23
Q12 6 29 652 1 . 23
Q11 7 29 742 1 . 23
Q10 8 29 832 1 . 23
Q9 9 29 922 1 . 23
Q8 10 29 1012 1 . 23
Q7 11 29 1105 1 . 23
Q6 12 29 1198 1 . 23
Q5 13 29 1291 1 . 23
Q4 14 29 1384 1 . 23
Q3 15 29 1477 1 . 23
Q2 16 29 1570 1 . 23
Q1 17 29 1663 1 . 23
Q0 18 29 1756 1 . 23
#SPECIFICATION 
#END
V 000027 54 1846 0 cr16ces
12
1
12
00000020
1
./src/CR16CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 762           1222927128549 behav
3_______
58
behav
0
5
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Y
1
3
13 ~ ~ 2 0
33
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
0
0
0
V 000038 11 163 1222927128546 cr32ceb
E CR32CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
X CR32CEB
V 000038 11 334 1222927128546 cr32ceb
#VLB_VERSION 58
#INFO
CR32CEB
E 1222927128546
6
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 22
C 1 29 166 1 . 22
CLR 2 29 274 1 . 22
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 23
~NATURAL~range~31~downto~0~12 4 5 602 1 . 23
Q 5 29 797 1 . 23
#SPECIFICATION 
#END
V 000026 54 868 0 cr32ceb
12
1
12
00000020
1
./src/CR32CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927128580 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927128577 d2_4b
E D2_4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = (others => 'U')
P D _out std_logic_vector[3:0]
X D2_4B
V 000036 11 358 1222927128577 d2_4b
#VLB_VERSION 58
#INFO
D2_4B
E 1222927128577
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~1~downto~0~12 1 5 275 1 . 20
A 2 29 469 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 708 1 . 21
~NATURAL~range~3~downto~0~12 4 5 928 1 . 21
D 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 d2_4b
12
1
12
00000019
1
./src/D2_4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927128596 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927128593 d2_4eb
E D2_4EB VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P A _in std_logic_vector[1:0] = (others => 'U')
P D _out std_logic_vector[3:0]
X D2_4EB
V 000037 11 379 1222927128593 d2_4eb
#VLB_VERSION 58
#INFO
D2_4EB
E 1222927128593
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{1~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~1~downto~0~12 2 5 384 1 . 21
A 3 29 578 1 . 21
~std_logic_vector{3~downto~0}~12 4 5 817 1 . 22
~NATURAL~range~3~downto~0~12 5 5 1037 1 . 22
D 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 d2_4eb
12
1
12
00000019
1
./src/D2_4EB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 1141          1222927128626 behav
6_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 3 1
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 4 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D
1
3
13 ~ ~ 5 1
31
8
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 208 1222927128623 d2_4es
E D2_4ES VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
X D2_4ES
V 000037 11 271 1222927128623 d2_4es
#VLB_VERSION 58
#INFO
D2_4ES
E 1222927128623
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
A0 1 29 165 1 . 20
A1 2 29 273 1 . 20
D0 3 29 381 1 . 21
D1 4 29 471 1 . 21
D2 5 29 561 1 . 21
D3 6 29 651 1 . 21
#SPECIFICATION 
#END
V 000025 54 738 0 d2_4es
12
1
12
00000019
1
./src/D2_4ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1141          1222927128643 behav
6_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 3 1
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 4 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D
1
3
13 ~ ~ 5 1
31
7
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 182 1222927128640 d2_4s
E D2_4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
X D2_4S
V 000036 11 251 1222927128640 d2_4s
#VLB_VERSION 58
#INFO
D2_4S
E 1222927128640
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
A0 0 29 56 1 . 20
A1 1 29 164 1 . 20
D0 2 29 272 1 . 21
D1 3 29 362 1 . 21
D2 4 29 452 1 . 21
D3 5 29 542 1 . 21
#SPECIFICATION 
#END
V 000024 54 629 0 d2_4s
12
1
12
00000019
1
./src/D2_4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128659 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927128656 d3_8b
E D3_8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[2:0] = (others => 'U')
P D _out std_logic_vector[7:0]
X D3_8B
V 000036 11 358 1222927128656 d3_8b
#VLB_VERSION 58
#INFO
D3_8B
E 1222927128656
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 55 1 . 21
~NATURAL~range~2~downto~0~12 1 5 275 1 . 21
A 2 29 469 1 . 21
~std_logic_vector{7~downto~0}~12 3 5 708 1 . 22
~NATURAL~range~7~downto~0~12 4 5 928 1 . 22
D 5 29 1122 1 . 22
#SPECIFICATION 
#END
V 000025 54 1193 0 d3_8b
12
1
12
00000019
1
./src/D3_8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927128690 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 157 1222927128687 d3_8eb
E D3_8EB VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P A _in std_logic_vector[2:0] = (others => 'U')
P D _out std_logic_vector[7:0]
X D3_8EB
V 000037 11 379 1222927128687 d3_8eb
#VLB_VERSION 58
#INFO
D3_8EB
E 1222927128687
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
~std_logic_vector{2~downto~0}~12 1 5 164 1 . 21
~NATURAL~range~2~downto~0~12 2 5 384 1 . 21
A 3 29 578 1 . 21
~std_logic_vector{7~downto~0}~12 4 5 817 1 . 22
~NATURAL~range~7~downto~0~12 5 5 1037 1 . 22
D 6 29 1231 1 . 22
#SPECIFICATION 
#END
V 000026 54 1302 0 d3_8eb
12
1
12
00000019
1
./src/D3_8EB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 1144          1222927128705 behav
6_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 3 1
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 4 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D
1
3
13 ~ ~ 5 1
31
13
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 313 1222927128702 d3_8es
E D3_8ES VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
X D3_8ES
V 000037 11 376 1222927128702 d3_8es
#VLB_VERSION 58
#INFO
D3_8ES
E 1222927128702
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 57 1 . 20
A0 1 29 165 1 . 20
A1 2 29 273 1 . 20
A2 3 29 381 1 . 20
D0 4 29 489 1 . 21
D1 5 29 579 1 . 21
D2 6 29 669 1 . 21
D3 7 29 759 1 . 21
D4 8 29 849 1 . 21
D5 9 29 939 1 . 21
D6 10 29 1029 1 . 21
D7 11 29 1122 1 . 21
#SPECIFICATION 
#END
V 000026 54 1212 0 d3_8es
12
1
12
00000019
1
./src/D3_8ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1144          1222927128737 behav
6_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
30
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 3 1
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 4 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D
1
3
13 ~ ~ 5 1
31
12
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 287 1222927128734 d3_8s
E D3_8S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
X D3_8S
V 000036 11 354 1222927128734 d3_8s
#VLB_VERSION 58
#INFO
D3_8S
E 1222927128734
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
A0 0 29 56 1 . 20
A1 1 29 164 1 . 20
A2 2 29 272 1 . 20
D0 3 29 380 1 . 21
D1 4 29 470 1 . 21
D2 5 29 560 1 . 21
D3 6 29 650 1 . 21
D4 7 29 740 1 . 21
D5 8 29 830 1 . 21
D6 9 29 920 1 . 21
D7 10 29 1010 1 . 21
#SPECIFICATION 
#END
V 000025 54 1100 0 d3_8s
12
1
12
00000019
1
./src/D3_8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128752 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 124 1222927128749 d4_10b
E D4_10B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = "UUUU"
P Y _out std_logic_vector[9:0]
X D4_10B
V 000037 11 358 1222927128749 d4_10b
#VLB_VERSION 58
#INFO
D4_10B
E 1222927128749
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
D 2 29 470 1 . 20
~std_logic_vector{9~downto~0}~12 3 5 562 1 . 21
~NATURAL~range~9~downto~0~12 4 5 782 1 . 21
Y 5 29 976 1 . 21
#SPECIFICATION 
#END
V 000026 54 1047 0 d4_10b
12
1
12
00000019
1
./src/D4_10B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927128783 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 159 1222927128780 d4_10eb
E D4_10EB VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P A _in std_logic_vector[3:0] = (others => 'U')
P D _out std_logic_vector[9:0]
X D4_10EB
V 000038 11 380 1222927128780 d4_10eb
#VLB_VERSION 58
#INFO
D4_10EB
E 1222927128780
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
~std_logic_vector{3~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~3~downto~0~12 2 5 385 1 . 21
A 3 29 579 1 . 21
~std_logic_vector{9~downto~0}~12 4 5 818 1 . 22
~NATURAL~range~9~downto~0~12 5 5 1038 1 . 22
D 6 29 1232 1 . 22
#SPECIFICATION 
#END
V 000027 54 1303 0 d4_10eb
12
1
12
00000019
1
./src/D4_10EB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 1144          1222927128799 behav
6_______
58
behav
0
17
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
33
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{9~downto~0}~13
513
5
13 ~ ~ 3 1
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~9~downto~0~13
521
5
13 ~ ~ 4 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D
1
3
13 ~ ~ 5 1
34
16
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 380 1222927128796 d4_10es
E D4_10ES VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P A3 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A0 _in std_logic = 'U'
P D9 _out std_logic
P D8 _out std_logic
P D7 _out std_logic
P D6 _out std_logic
P D5 _out std_logic
P D4 _out std_logic
P D3 _out std_logic
P D2 _out std_logic
P D1 _out std_logic
P D0 _out std_logic
X D4_10ES
V 000038 11 443 1222927128796 d4_10es
#VLB_VERSION 58
#INFO
D4_10ES
E 1222927128796
15
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
A3 1 29 166 1 . 21
A2 2 29 274 1 . 21
A1 3 29 382 1 . 21
A0 4 29 490 1 . 21
D9 5 29 598 1 . 22
D8 6 29 688 1 . 22
D7 7 29 778 1 . 22
D6 8 29 868 1 . 22
D5 9 29 958 1 . 22
D4 10 29 1048 1 . 22
D3 11 29 1141 1 . 22
D2 12 29 1234 1 . 22
D1 13 29 1327 1 . 22
D0 14 29 1420 1 . 22
#SPECIFICATION 
#END
V 000027 54 1510 0 d4_10es
12
1
12
00000019
1
./src/D4_10ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927128829 behav
0_______
58
behav
0
14
std
.
.
0
0
0
V 000037 11 354 1222927128826 d4_10s
E D4_10S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
P Y5 _out std_logic
P Y6 _out std_logic
P Y7 _out std_logic
P Y8 _out std_logic
P Y9 _out std_logic
X D4_10S
V 000037 11 421 1222927128826 d4_10s
#VLB_VERSION 58
#INFO
D4_10S
E 1222927128826
14
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
Y0 4 29 489 1 . 21
Y1 5 29 579 1 . 21
Y2 6 29 669 1 . 21
Y3 7 29 759 1 . 21
Y4 8 29 849 1 . 21
Y5 9 29 939 1 . 21
Y6 10 29 1029 1 . 22
Y7 11 29 1122 1 . 22
Y8 12 29 1215 1 . 22
Y9 13 29 1308 1 . 22
#SPECIFICATION 
#END
V 000026 54 1398 0 d4_10s
12
1
12
00000019
1
./src/D4_10S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128846 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 134 1222927128843 d4_16b
E D4_16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = (others => 'U')
P D _out std_logic_vector[15:0]
X D4_16B
V 000037 11 361 1222927128843 d4_16b
#VLB_VERSION 58
#INFO
D4_16B
E 1222927128843
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 21
~NATURAL~range~3~downto~0~12 1 5 276 1 . 21
A 2 29 470 1 . 21
~std_logic_vector{15~downto~0}~12 3 5 709 1 . 22
~NATURAL~range~15~downto~0~12 4 5 930 1 . 22
D 5 29 1125 1 . 22
#SPECIFICATION 
#END
V 000026 54 1196 0 d4_16b
12
1
12
00000019
1
./src/D4_16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927128875 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 160 1222927128859 d4_16eb
E D4_16EB VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P A _in std_logic_vector[3:0] = (others => 'U')
P D _out std_logic_vector[15:0]
X D4_16EB
V 000038 11 382 1222927128859 d4_16eb
#VLB_VERSION 58
#INFO
D4_16EB
E 1222927128859
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
~std_logic_vector{3~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~3~downto~0~12 2 5 385 1 . 21
A 3 29 579 1 . 21
~std_logic_vector{15~downto~0}~12 4 5 818 1 . 22
~NATURAL~range~15~downto~0~12 5 5 1039 1 . 22
D 6 29 1234 1 . 22
#SPECIFICATION 
#END
V 000027 54 1305 0 d4_16eb
12
1
12
00000019
1
./src/D4_16EB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 1148          1222927128893 behav
6_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 3 1
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 4 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D
1
3
13 ~ ~ 5 1
33
22
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 506 1222927128890 d4_16es
E D4_16ES VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
P D8 _out std_logic
P D9 _out std_logic
P D10 _out std_logic
P D11 _out std_logic
P D12 _out std_logic
P D13 _out std_logic
P D14 _out std_logic
P D15 _out std_logic
X D4_16ES
V 000038 11 581 1222927128890 d4_16es
#VLB_VERSION 58
#INFO
D4_16ES
E 1222927128890
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
A0 1 29 166 1 . 20
A1 2 29 274 1 . 20
A2 3 29 382 1 . 20
A3 4 29 490 1 . 20
D0 5 29 598 1 . 21
D1 6 29 688 1 . 21
D2 7 29 778 1 . 21
D3 8 29 868 1 . 21
D4 9 29 958 1 . 21
D5 10 29 1048 1 . 21
D6 11 29 1141 1 . 21
D7 12 29 1234 1 . 21
D8 13 29 1327 1 . 22
D9 14 29 1420 1 . 22
D10 15 29 1513 1 . 22
D11 16 29 1606 1 . 22
D12 17 29 1699 1 . 22
D13 18 29 1792 1 . 22
D14 19 29 1885 1 . 22
D15 20 29 1978 1 . 23
#SPECIFICATION 
#END
V 000027 54 2068 0 d4_16es
12
1
12
00000019
1
./src/D4_16ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1148          1222927128923 behav
6_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
31
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 3 1
32
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 4 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D
1
3
13 ~ ~ 5 1
32
21
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 480 1222927128920 d4_16s
E D4_16S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
P D8 _out std_logic
P D9 _out std_logic
P D10 _out std_logic
P D11 _out std_logic
P D12 _out std_logic
P D13 _out std_logic
P D14 _out std_logic
P D15 _out std_logic
X D4_16S
V 000037 11 559 1222927128920 d4_16s
#VLB_VERSION 58
#INFO
D4_16S
E 1222927128920
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 20
A1 1 29 165 1 . 20
A2 2 29 273 1 . 20
A3 3 29 381 1 . 20
D0 4 29 489 1 . 21
D1 5 29 579 1 . 21
D2 6 29 669 1 . 21
D3 7 29 759 1 . 21
D4 8 29 849 1 . 21
D5 9 29 939 1 . 21
D6 10 29 1029 1 . 21
D7 11 29 1122 1 . 21
D8 12 29 1215 1 . 21
D9 13 29 1308 1 . 21
D10 14 29 1401 1 . 21
D11 15 29 1494 1 . 22
D12 16 29 1587 1 . 22
D13 17 29 1680 1 . 22
D14 18 29 1773 1 . 22
D15 19 29 1866 1 . 22
#SPECIFICATION 
#END
V 000026 54 1956 0 d4_16s
12
1
12
00000019
1
./src/D4_16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927128940 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 134 1222927128937 d5_32b
E D5_32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[4:0] = (others => 'U')
P D _out std_logic_vector[31:0]
X D5_32B
V 000037 11 361 1222927128937 d5_32b
#VLB_VERSION 58
#INFO
D5_32B
E 1222927128937
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 56 1 . 21
~NATURAL~range~4~downto~0~12 1 5 276 1 . 21
A 2 29 470 1 . 21
~std_logic_vector{31~downto~0}~12 3 5 709 1 . 22
~NATURAL~range~31~downto~0~12 4 5 930 1 . 22
D 5 29 1125 1 . 22
#SPECIFICATION 
#END
V 000026 54 1196 0 d5_32b
12
1
12
00000019
1
./src/D5_32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927128971 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 160 1222927128968 d5_32eb
E D5_32EB VHDL
L IEEE;
U ieee.std_logic_1164;
P E _in std_logic = 'U'
P A _in std_logic_vector[4:0] = (others => 'U')
P D _out std_logic_vector[31:0]
X D5_32EB
V 000038 11 382 1222927128968 d5_32eb
#VLB_VERSION 58
#INFO
D5_32EB
E 1222927128968
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
E 0 29 58 1 . 20
~std_logic_vector{4~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~4~downto~0~12 2 5 385 1 . 21
A 3 29 579 1 . 21
~std_logic_vector{31~downto~0}~12 4 5 818 1 . 22
~NATURAL~range~31~downto~0~12 5 5 1039 1 . 22
D 6 29 1234 1 . 22
#SPECIFICATION 
#END
V 000027 54 1305 0 d5_32eb
12
1
12
00000019
1
./src/D5_32EB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927128987 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 115 1222927128984 d7segb
E D7SEGB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0]
P Y _out std_logic_vector[6:0]
X D7SEGB
V 000037 11 358 1222927128984 d7segb
#VLB_VERSION 58
#INFO
D7SEGB
E 1222927128984
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
D 2 29 470 1 . 20
~std_logic_vector{6~downto~0}~12 3 5 543 1 . 21
~NATURAL~range~6~downto~0~12 4 5 763 1 . 21
Y 5 29 957 1 . 21
#SPECIFICATION 
#END
V 000026 54 1028 0 d7segb
12
1
12
00000019
1
./src/D7SEGB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129018 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 118 1222927129015 d7segnb
E D7SEGNB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0]
P YN _out std_logic_vector[6:0]
X D7SEGNB
V 000038 11 360 1222927129015 d7segnb
#VLB_VERSION 58
#INFO
D7SEGNB
E 1222927129015
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
D 2 29 471 1 . 20
~std_logic_vector{6~downto~0}~12 3 5 544 1 . 21
~NATURAL~range~6~downto~0~12 4 5 764 1 . 21
YN 5 29 958 1 . 21
#SPECIFICATION 
#END
V 000027 54 1029 0 d7segnb
12
1
12
00000019
1
./src/D7SEGNB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 1146          1222927129034 behav
6_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
SEL
1
3
13 ~ ~ 2 0
32
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{6~downto~0}~13
513
5
13 ~ ~ 3 1
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~6~downto~0~13
521
5
13 ~ ~ 4 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q
1
3
13 ~ ~ 5 1
33
12
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 303 1222927129031 d7segns
E D7SEGNS VHDL
L IEEE;
U ieee.std_logic_1164;
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P YN0 _out std_logic
P YN1 _out std_logic
P YN2 _out std_logic
P YN3 _out std_logic
P YN4 _out std_logic
P YN5 _out std_logic
P YN6 _out std_logic
X D7SEGNS
V 000038 11 363 1222927129031 d7segns
#VLB_VERSION 58
#INFO
D7SEGNS
E 1222927129031
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D3 0 29 58 1 . 20
D2 1 29 166 1 . 20
D1 2 29 274 1 . 20
D0 3 29 382 1 . 20
YN0 4 29 490 1 . 21
YN1 5 29 580 1 . 21
YN2 6 29 670 1 . 21
YN3 7 29 760 1 . 21
YN4 8 29 850 1 . 21
YN5 9 29 940 1 . 21
YN6 10 29 1030 1 . 22
#SPECIFICATION 
#END
V 000027 54 1120 0 d7segns
12
1
12
00000019
1
./src/D7SEGNS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1146          1222927129065 behav
6_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
SEL
1
3
13 ~ ~ 2 0
32
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{6~downto~0}~13
513
5
13 ~ ~ 3 1
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~6~downto~0~13
521
5
13 ~ ~ 4 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q
1
3
13 ~ ~ 5 1
33
12
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 294 1222927129062 d7segs
E D7SEGS VHDL
L IEEE;
U ieee.std_logic_1164;
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
P Y5 _out std_logic
P Y6 _out std_logic
X D7SEGS
V 000037 11 355 1222927129062 d7segs
#VLB_VERSION 58
#INFO
D7SEGS
E 1222927129062
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D3 0 29 57 1 . 20
D2 1 29 165 1 . 20
D1 2 29 273 1 . 20
D0 3 29 381 1 . 20
Y0 4 29 489 1 . 21
Y1 5 29 579 1 . 21
Y2 6 29 669 1 . 21
Y3 7 29 759 1 . 21
Y4 8 29 849 1 . 21
Y5 9 29 939 1 . 21
Y6 10 29 1029 1 . 22
#SPECIFICATION 
#END
V 000026 54 1119 0 d7segs
12
1
12
00000019
1
./src/D7SEGS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129080 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927129077 e4_2b
E E4_2B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = (others => 'U')
P A _out std_logic_vector[1:0]
X E4_2B
V 000036 11 358 1222927129077 e4_2b
#VLB_VERSION 58
#INFO
E4_2B
E 1222927129077
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~3~downto~0~12 1 5 275 1 . 20
D 2 29 469 1 . 20
~std_logic_vector{1~downto~0}~12 3 5 708 1 . 21
~NATURAL~range~1~downto~0~12 4 5 928 1 . 21
A 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 e4_2b
12
1
12
00000019
1
./src/E4_2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 594           1222927129111 behav
3_______
58
behav
0
4
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
32
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 151 1222927129108 e4_2eb
E E4_2EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = (others => 'U')
P E _in std_logic
P A _out std_logic_vector[1:0]
X E4_2EB
V 000037 11 379 1222927129108 e4_2eb
#VLB_VERSION 58
#INFO
E4_2EB
E 1222927129108
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
D 2 29 470 1 . 20
E 3 29 710 1 . 21
~std_logic_vector{1~downto~0}~12 4 5 799 1 . 22
~NATURAL~range~1~downto~0~12 5 5 1019 1 . 22
A 6 29 1213 1 . 22
#SPECIFICATION 
#END
V 000026 54 1284 0 e4_2eb
12
1
12
00000019
1
./src/E4_2EB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 594           1222927129127 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
32
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 188 1222927129124 e4_2es
E E4_2ES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P E _in std_logic
P A0 _out std_logic
P A1 _out std_logic
X E4_2ES
V 000037 11 271 1222927129124 e4_2es
#VLB_VERSION 58
#INFO
E4_2ES
E 1222927129124
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 147 1 . 20
D2 2 29 237 1 . 20
D3 3 29 327 1 . 20
E 4 29 417 1 . 21
A0 5 29 507 1 . 22
A1 6 29 597 1 . 22
#SPECIFICATION 
#END
V 000025 54 684 0 e4_2es
12
1
12
00000019
1
./src/E4_2ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 594           1222927129157 behav
3_______
58
behav
0
7
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
31
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 168 1222927129140 e4_2s
E E4_2S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P A0 _out std_logic
P A1 _out std_logic
X E4_2S
V 000036 11 251 1222927129140 e4_2s
#VLB_VERSION 58
#INFO
E4_2S
E 1222927129140
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 146 1 . 20
D2 2 29 236 1 . 20
D3 3 29 326 1 . 20
A0 4 29 416 1 . 21
A1 5 29 506 1 . 21
#SPECIFICATION 
#END
V 000024 54 593 0 e4_2s
12
1
12
00000019
1
./src/E4_2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129174 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927129171 e8_3b
E E8_3B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[7:0] = (others => 'U')
P A _out std_logic_vector[2:0]
X E8_3B
V 000036 11 358 1222927129171 e8_3b
#VLB_VERSION 58
#INFO
E8_3B
E 1222927129171
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~7~downto~0~12 1 5 275 1 . 20
D 2 29 469 1 . 20
~std_logic_vector{2~downto~0}~12 3 5 708 1 . 21
~NATURAL~range~2~downto~0~12 4 5 928 1 . 21
A 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 e8_3b
12
1
12
00000019
1
./src/E8_3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 594           1222927129190 behav
3_______
58
behav
0
4
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
32
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 151 1222927129187 e8_3eb
E E8_3EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[7:0] = (others => 'U')
P E _in std_logic
P A _out std_logic_vector[2:0]
X E8_3EB
V 000037 11 379 1222927129187 e8_3eb
#VLB_VERSION 58
#INFO
E8_3EB
E 1222927129187
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~7~downto~0~12 1 5 276 1 . 20
D 2 29 470 1 . 20
E 3 29 710 1 . 21
~std_logic_vector{2~downto~0}~12 4 5 799 1 . 22
~NATURAL~range~2~downto~0~12 5 5 1019 1 . 22
A 6 29 1213 1 . 22
#SPECIFICATION 
#END
V 000026 54 1284 0 e8_3eb
12
1
12
00000019
1
./src/E8_3EB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 596           1222927129221 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
32
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 284 1222927129218 e8_3es
E E8_3ES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P E _in std_logic
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
X E8_3ES
V 000037 11 375 1222927129218 e8_3es
#VLB_VERSION 58
#INFO
E8_3ES
E 1222927129218
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 147 1 . 20
D2 2 29 237 1 . 20
D3 3 29 327 1 . 20
D4 4 29 417 1 . 20
D5 5 29 507 1 . 20
D6 6 29 597 1 . 20
D7 7 29 687 1 . 20
E 8 29 777 1 . 21
A0 9 29 867 1 . 22
A1 10 29 957 1 . 22
A2 11 29 1050 1 . 22
#SPECIFICATION 
#END
V 000026 54 1140 0 e8_3es
12
1
12
00000019
1
./src/E8_3ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 596           1222927129237 behav
3_______
58
behav
0
12
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
31
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 264 1222927129234 e8_3s
E E8_3S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
X E8_3S
V 000036 11 353 1222927129234 e8_3s
#VLB_VERSION 58
#INFO
E8_3S
E 1222927129234
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 146 1 . 20
D2 2 29 236 1 . 20
D3 3 29 326 1 . 20
D4 4 29 416 1 . 20
D5 5 29 506 1 . 20
D6 6 29 596 1 . 20
D7 7 29 686 1 . 20
A0 8 29 776 1 . 21
A1 9 29 866 1 . 21
A2 10 29 956 1 . 21
#SPECIFICATION 
#END
V 000025 54 1046 0 e8_3s
12
1
12
00000019
1
./src/E8_3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129267 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 133 1222927129264 e10_4b
E E10_4B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[9:0] = (others => 'U')
P A _out std_logic_vector[3:0]
X E10_4B
V 000037 11 359 1222927129264 e10_4b
#VLB_VERSION 58
#INFO
E10_4B
E 1222927129264
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{9~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~9~downto~0~12 1 5 276 1 . 20
D 2 29 470 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 709 1 . 21
~NATURAL~range~3~downto~0~12 4 5 929 1 . 21
A 5 29 1123 1 . 21
#SPECIFICATION 
#END
V 000026 54 1194 0 e10_4b
12
1
12
00000019
1
./src/E10_4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 594           1222927129284 behav
3_______
58
behav
0
4
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
33
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
33
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 153 1222927129281 e10_4eb
E E10_4EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[9:0] = (others => 'U')
P E _in std_logic
P A _out std_logic_vector[3:0]
X E10_4EB
V 000038 11 380 1222927129281 e10_4eb
#VLB_VERSION 58
#INFO
E10_4EB
E 1222927129281
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{9~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~9~downto~0~12 1 5 277 1 . 20
D 2 29 471 1 . 20
E 3 29 711 1 . 21
~std_logic_vector{3~downto~0}~12 4 5 800 1 . 22
~NATURAL~range~3~downto~0~12 5 5 1020 1 . 22
A 6 29 1214 1 . 22
#SPECIFICATION 
#END
V 000027 54 1285 0 e10_4eb
12
1
12
00000019
1
./src/E10_4EB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 1220          1222927129313 behav
7_______
58
behav
0
18
std
.
.
1
1
5
~std_logic_vector{9~downto~0}~13
513
5
13 ~ ~ 0 0
33
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~9~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D
1
3
13 ~ ~ 2 0
33
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 3 1
34
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 4 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 5 1
34
16
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
3
temp
1
3
13 ~ ~ 6 2
35
17
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 404 1222927129296 e10_4es
E E10_4ES VHDL
L IEEE;
U ieee.std_logic_1164;
P D9 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P E _in std_logic
P A3 _out std_logic
P A2 _out std_logic
P A1 _out std_logic
P A0 _out std_logic
X E10_4ES
V 000038 11 444 1222927129296 e10_4es
#VLB_VERSION 58
#INFO
E10_4ES
E 1222927129296
15
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D9 0 29 58 1 . 20
D8 1 29 166 1 . 20
D7 2 29 274 1 . 20
D6 3 29 382 1 . 20
D5 4 29 490 1 . 20
D4 5 29 598 1 . 20
D3 6 29 706 1 . 20
D2 7 29 814 1 . 20
D1 8 29 922 1 . 20
D0 9 29 1030 1 . 20
E 10 29 1138 1 . 21
A3 11 29 1231 1 . 22
A2 12 29 1324 1 . 22
A1 13 29 1417 1 . 22
A0 14 29 1510 1 . 22
#SPECIFICATION 
#END
V 000027 54 1600 0 e10_4es
12
1
12
00000019
1
./src/E10_4ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1144          1222927129330 behav
6_______
58
behav
0
16
std
.
.
1
1
5
~std_logic_vector{9~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~9~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
D
1
3
13 ~ ~ 2 0
32
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 3 1
33
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 4 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 5 1
33
15
1
13 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 384 1222927129327 e10_4s
E E10_4S VHDL
L IEEE;
U ieee.std_logic_1164;
P D9 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P A3 _out std_logic
P A2 _out std_logic
P A1 _out std_logic
P A0 _out std_logic
X E10_4S
V 000037 11 422 1222927129327 e10_4s
#VLB_VERSION 58
#INFO
E10_4S
E 1222927129327
14
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D9 0 29 57 1 . 20
D8 1 29 165 1 . 20
D7 2 29 273 1 . 20
D6 3 29 381 1 . 20
D5 4 29 489 1 . 20
D4 5 29 597 1 . 20
D3 6 29 705 1 . 20
D2 7 29 813 1 . 20
D1 8 29 921 1 . 20
D0 9 29 1029 1 . 20
A3 10 29 1137 1 . 21
A2 11 29 1230 1 . 21
A1 12 29 1323 1 . 21
A0 13 29 1416 1 . 21
#SPECIFICATION 
#END
V 000026 54 1506 0 e10_4s
12
1
12
00000019
1
./src/E10_4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129359 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 134 1222927129343 e16_4b
E E16_4B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[15:0] = (others => 'U')
P A _out std_logic_vector[3:0]
X E16_4B
V 000037 11 361 1222927129343 e16_4b
#VLB_VERSION 58
#INFO
E16_4B
E 1222927129343
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~15~downto~0~12 1 5 277 1 . 20
D 2 29 472 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 712 1 . 21
~NATURAL~range~3~downto~0~12 4 5 932 1 . 21
A 5 29 1126 1 . 21
#SPECIFICATION 
#END
V 000026 54 1197 0 e16_4b
12
1
12
00000019
1
./src/E16_4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 594           1222927129377 behav
3_______
58
behav
0
4
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
32
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 154 1222927129374 e16_4eb
E E16_4EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[15:0] = (others => 'U')
P E _in std_logic
P A _out std_logic_vector[3:0]
X E16_4EB
V 000038 11 382 1222927129374 e16_4eb
#VLB_VERSION 58
#INFO
E16_4EB
E 1222927129374
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~15~downto~0~12 1 5 278 1 . 20
D 2 29 473 1 . 20
E 3 29 714 1 . 21
~std_logic_vector{3~downto~0}~12 4 5 803 1 . 22
~NATURAL~range~3~downto~0~12 5 5 1023 1 . 22
A 6 29 1217 1 . 22
#SPECIFICATION 
#END
V 000027 54 1288 0 e16_4eb
12
1
12
00000019
1
./src/E16_4EB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 596           1222927129393 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 464 1222927129390 e16_4es
E E16_4ES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P D8 _in std_logic
P D9 _in std_logic
P D10 _in std_logic
P D11 _in std_logic
P D12 _in std_logic
P D13 _in std_logic
P D14 _in std_logic
P D15 _in std_logic
P E _in std_logic
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
X E16_4ES
V 000038 11 580 1222927129390 e16_4es
#VLB_VERSION 58
#INFO
E16_4ES
E 1222927129390
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 20
D1 1 29 148 1 . 20
D2 2 29 238 1 . 20
D3 3 29 328 1 . 20
D4 4 29 418 1 . 20
D5 5 29 508 1 . 20
D6 6 29 598 1 . 20
D7 7 29 688 1 . 20
D8 8 29 778 1 . 20
D9 9 29 868 1 . 20
D10 10 29 958 1 . 21
D11 11 29 1051 1 . 21
D12 12 29 1144 1 . 21
D13 13 29 1237 1 . 21
D14 14 29 1330 1 . 21
D15 15 29 1423 1 . 21
E 16 29 1516 1 . 21
A0 17 29 1609 1 . 22
A1 18 29 1702 1 . 22
A2 19 29 1795 1 . 22
A3 20 29 1888 1 . 22
#SPECIFICATION 
#END
V 000027 54 1978 0 e16_4es
12
1
12
00000019
1
./src/E16_4ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 596           1222927129424 behav
3_______
58
behav
0
21
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
32
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 444 1222927129421 e16_4s
E E16_4S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P D8 _in std_logic
P D9 _in std_logic
P D10 _in std_logic
P D11 _in std_logic
P D12 _in std_logic
P D13 _in std_logic
P D14 _in std_logic
P D15 _in std_logic
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
X E16_4S
V 000037 11 558 1222927129421 e16_4s
#VLB_VERSION 58
#INFO
E16_4S
E 1222927129421
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 147 1 . 20
D2 2 29 237 1 . 20
D3 3 29 327 1 . 20
D4 4 29 417 1 . 20
D5 5 29 507 1 . 20
D6 6 29 597 1 . 20
D7 7 29 687 1 . 20
D8 8 29 777 1 . 20
D9 9 29 867 1 . 21
D10 10 29 957 1 . 21
D11 11 29 1050 1 . 21
D12 12 29 1143 1 . 21
D13 13 29 1236 1 . 21
D14 14 29 1329 1 . 21
D15 15 29 1422 1 . 21
A0 16 29 1515 1 . 22
A1 17 29 1608 1 . 22
A2 18 29 1701 1 . 22
A3 19 29 1794 1 . 22
#SPECIFICATION 
#END
V 000026 54 1884 0 e16_4s
12
1
12
00000019
1
./src/E16_4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129440 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 134 1222927129437 e32_5b
E E32_5B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[31:0] = (others => 'U')
P A _out std_logic_vector[4:0]
X E32_5B
V 000037 11 361 1222927129437 e32_5b
#VLB_VERSION 58
#INFO
E32_5B
E 1222927129437
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~31~downto~0~12 1 5 277 1 . 20
D 2 29 472 1 . 20
~std_logic_vector{4~downto~0}~12 3 5 712 1 . 21
~NATURAL~range~4~downto~0~12 4 5 932 1 . 21
A 5 29 1126 1 . 21
#SPECIFICATION 
#END
V 000026 54 1197 0 e32_5b
12
1
12
00000019
1
./src/E32_5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 594           1222927129471 behav
3_______
58
behav
0
4
std
.
.
1
1
5
~std_logic_vector{4~downto~0}~13
513
5
13 ~ ~ 0 0
33
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~4~downto~0~13
521
5
13 ~ ~ 1 0
33
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
temp
1
3
13 ~ ~ 2 0
33
3
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 154 1222927129468 e32_5eb
E E32_5EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[31:0] = (others => 'U')
P E _in std_logic
P A _out std_logic_vector[4:0]
X E32_5EB
V 000038 11 382 1222927129468 e32_5eb
#VLB_VERSION 58
#INFO
E32_5EB
E 1222927129468
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~31~downto~0~12 1 5 278 1 . 20
D 2 29 473 1 . 20
E 3 29 714 1 . 21
~std_logic_vector{4~downto~0}~12 4 5 803 1 . 22
~NATURAL~range~4~downto~0~12 5 5 1023 1 . 22
A 6 29 1217 1 . 22
#SPECIFICATION 
#END
V 000027 54 1288 0 e32_5eb
12
1
12
00000019
1
./src/E32_5EB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 175           1222927129487 behav
2_______
58
behav
0
5
std
.
.
1
1
3
Qstate0
1
3
13 ~ ~ 0 0
32
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate1
1
3
13 ~ ~ 1 1
33
4
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 142 1222927129484 fd2b
E FD2B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[1:0] = "UU"
P C _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
X FD2B
V 000035 11 378 1222927129484 fd2b
#VLB_VERSION 58
#INFO
FD2B
E 1222927129484
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~1~downto~0~12 1 5 274 1 . 20
D 2 29 468 1 . 20
C 3 29 559 1 . 21
~std_logic_vector{1~downto~0}~122 4 5 666 1 . 22
~NATURAL~range~1~downto~0~121 5 5 886 1 . 22
Q 6 29 1080 1 . 22
#SPECIFICATION 
#END
V 000024 54 1151 0 fd2b
12
1
12
00000019
1
./src/FD2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129517 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 163 1222927129514 fd2cb
E FD2CB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2CB
V 000036 11 400 1222927129514 fd2cb
#VLB_VERSION 58
#INFO
FD2CB
E 1222927129514
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 56 1 . 20
CLR 1 29 164 1 . 20
~std_logic_vector{1~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~1~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{1~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~1~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd2cb
12
1
12
00000019
1
./src/FD2CB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129534 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 190 1222927129531 fd2ceb
E FD2CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2CEB
V 000037 11 422 1222927129531 fd2ceb
#VLB_VERSION 58
#INFO
FD2CEB
E 1222927129531
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
CE 1 29 165 1 . 20
CLR 2 29 273 1 . 20
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~1~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{1~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~1~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd2ceb
12
1
12
00000019
1
./src/FD2CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129549 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 219 1222927129546 fd2ces
E FD2CES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2CES
V 000037 11 272 1222927129546 fd2ces
#VLB_VERSION 58
#INFO
FD2CES
E 1222927129546
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
C 2 29 273 1 . 20
CE 3 29 381 1 . 20
CLR 4 29 489 1 . 20
Q0 5 29 597 1 . 21
Q1 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fd2ces
12
1
12
00000019
1
./src/FD2CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129580 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 191 1222927129577 fd2cpb
E FD2CPB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2CPB
V 000037 11 423 1222927129577 fd2cpb
#VLB_VERSION 58
#INFO
FD2CPB
E 1222927129577
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
PRE 1 29 165 1 . 20
CLR 2 29 273 1 . 20
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~1~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{1~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~1~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd2cpb
12
1
12
00000019
1
./src/FD2CPB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129596 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 218 1222927129593 fd2cpeb
E FD2CPEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2CPEB
V 000038 11 445 1222927129593 fd2cpeb
#VLB_VERSION 58
#INFO
FD2CPEB
E 1222927129593
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 20
CE 1 29 166 1 . 20
PRE 2 29 274 1 . 20
CLR 3 29 382 1 . 20
~std_logic_vector{1~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~1~downto~0~12 5 5 709 1 . 21
D 6 29 903 1 . 21
~std_logic_vector{1~downto~0}~122 7 5 976 1 . 22
~NATURAL~range~1~downto~0~121 8 5 1196 1 . 22
Q 9 29 1390 1 . 22
#SPECIFICATION 
#END
V 000027 54 1461 0 fd2cpeb
12
1
12
00000019
1
./src/FD2CPEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129626 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000038 11 247 1222927129623 fd2cpes
E FD2CPES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2CPES
V 000038 11 294 1222927129623 fd2cpes
#VLB_VERSION 58
#INFO
FD2CPES
E 1222927129623
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 20
D1 1 29 166 1 . 20
C 2 29 274 1 . 20
CE 3 29 382 1 . 20
PRE 4 29 490 1 . 20
CLR 5 29 598 1 . 20
Q0 6 29 706 1 . 21
Q1 7 29 796 1 . 21
#SPECIFICATION 
#END
V 000026 54 883 0 fd2cpes
12
1
12
00000019
1
./src/FD2CPES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129643 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 220 1222927129640 fd2cps
E FD2CPS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2CPS
V 000037 11 273 1222927129640 fd2cps
#VLB_VERSION 58
#INFO
FD2CPS
E 1222927129640
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
C 2 29 273 1 . 20
PRE 3 29 381 1 . 20
CLR 4 29 489 1 . 20
Q0 5 29 597 1 . 21
Q1 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fd2cps
12
1
12
00000019
1
./src/FD2CPS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129659 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 192 1222927129656 fd2cs
E FD2CS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2CS
V 000036 11 251 1222927129656 fd2cs
#VLB_VERSION 58
#INFO
FD2CS
E 1222927129656
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
C 2 29 272 1 . 20
CLR 3 29 380 1 . 20
Q0 4 29 488 1 . 21
Q1 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fd2cs
12
1
12
00000019
1
./src/FD2CS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129690 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 169 1222927129687 fd2eb
E FD2EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[1:0] = "UU"
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
X FD2EB
V 000036 11 399 1222927129687 fd2eb
#VLB_VERSION 58
#INFO
FD2EB
E 1222927129687
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~1~downto~0~12 1 5 275 1 . 20
D 2 29 469 1 . 20
C 3 29 560 1 . 21
CE 4 29 668 1 . 21
~std_logic_vector{1~downto~0}~122 5 5 775 1 . 22
~NATURAL~range~1~downto~0~121 6 5 995 1 . 22
Q 7 29 1189 1 . 22
#SPECIFICATION 
#END
V 000025 54 1260 0 fd2eb
12
1
12
00000019
1
./src/FD2EB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129705 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 191 1222927129702 fd2es
E FD2ES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2ES
V 000036 11 250 1222927129702 fd2es
#VLB_VERSION 58
#INFO
FD2ES
E 1222927129702
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
C 2 29 272 1 . 20
CE 3 29 380 1 . 20
Q0 4 29 488 1 . 21
Q1 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fd2es
12
1
12
00000019
1
./src/FD2ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129736 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 163 1222927129733 fd2pb
E FD2PB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2PB
V 000036 11 400 1222927129733 fd2pb
#VLB_VERSION 58
#INFO
FD2PB
E 1222927129733
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 56 1 . 20
PRE 1 29 164 1 . 20
~std_logic_vector{1~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~1~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{1~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~1~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd2pb
12
1
12
00000019
1
./src/FD2PB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129752 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 190 1222927129749 fd2peb
E FD2PEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2PEB
V 000037 11 422 1222927129749 fd2peb
#VLB_VERSION 58
#INFO
FD2PEB
E 1222927129749
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
CE 1 29 165 1 . 20
PRE 2 29 273 1 . 20
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~1~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{1~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~1~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd2peb
12
1
12
00000019
1
./src/FD2PEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129768 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 219 1222927129765 fd2pes
E FD2PES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2PES
V 000037 11 272 1222927129765 fd2pes
#VLB_VERSION 58
#INFO
FD2PES
E 1222927129765
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
C 2 29 273 1 . 20
CE 3 29 381 1 . 20
PRE 4 29 489 1 . 20
Q0 5 29 597 1 . 21
Q1 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fd2pes
12
1
12
00000019
1
./src/FD2PES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129799 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 192 1222927129796 fd2ps
E FD2PS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2PS
V 000036 11 251 1222927129796 fd2ps
#VLB_VERSION 58
#INFO
FD2PS
E 1222927129796
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
C 2 29 272 1 . 20
PRE 3 29 380 1 . 20
Q0 4 29 488 1 . 21
Q1 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fd2ps
12
1
12
00000019
1
./src/FD2PS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129815 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 161 1222927129812 fd2rb
E FD2RB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2RB
V 000036 11 398 1222927129812 fd2rb
#VLB_VERSION 58
#INFO
FD2RB
E 1222927129812
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 56 1 . 20
R 1 29 164 1 . 20
~std_logic_vector{1~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~1~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{1~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~1~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd2rb
12
1
12
00000019
1
./src/FD2RB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129846 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 188 1222927129843 fd2reb
E FD2REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2REB
V 000037 11 420 1222927129843 fd2reb
#VLB_VERSION 58
#INFO
FD2REB
E 1222927129843
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 20
C 1 29 165 1 . 20
R 2 29 273 1 . 20
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~1~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{1~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~1~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd2reb
12
1
12
00000019
1
./src/FD2REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129862 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 217 1222927129859 fd2res
E FD2RES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2RES
V 000037 11 270 1222927129859 fd2res
#VLB_VERSION 58
#INFO
FD2RES
E 1222927129859
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
CE 2 29 273 1 . 20
C 3 29 381 1 . 20
R 4 29 489 1 . 20
Q0 5 29 597 1 . 21
Q1 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fd2res
12
1
12
00000019
1
./src/FD2RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129877 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 190 1222927129874 fd2rs
E FD2RS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2RS
V 000036 11 249 1222927129874 fd2rs
#VLB_VERSION 58
#INFO
FD2RS
E 1222927129874
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
C 2 29 272 1 . 20
R 3 29 380 1 . 20
Q0 4 29 488 1 . 21
Q1 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fd2rs
12
1
12
00000019
1
./src/FD2RS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129909 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 187 1222927129906 fd2rsb
E FD2RSB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2RSB
V 000037 11 419 1222927129906 fd2rsb
#VLB_VERSION 58
#INFO
FD2RSB
E 1222927129906
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
C 1 29 165 1 . 20
R 2 29 273 1 . 20
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~1~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{1~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~1~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd2rsb
12
1
12
00000019
1
./src/FD2RSB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129924 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 214 1222927129921 fd2rseb
E FD2RSEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2RSEB
V 000038 11 441 1222927129921 fd2rseb
#VLB_VERSION 58
#INFO
FD2RSEB
E 1222927129921
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
R 3 29 382 1 . 20
~std_logic_vector{1~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~1~downto~0~12 5 5 709 1 . 21
D 6 29 903 1 . 21
~std_logic_vector{1~downto~0}~122 7 5 976 1 . 22
~NATURAL~range~1~downto~0~121 8 5 1196 1 . 22
Q 9 29 1390 1 . 22
#SPECIFICATION 
#END
V 000027 54 1461 0 fd2rseb
12
1
12
00000019
1
./src/FD2RSEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927129954 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000038 11 243 1222927129951 fd2rses
E FD2RSES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2RSES
V 000038 11 290 1222927129951 fd2rses
#VLB_VERSION 58
#INFO
FD2RSES
E 1222927129951
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D0 1 29 166 1 . 20
D1 2 29 274 1 . 20
CE 3 29 382 1 . 20
C 4 29 490 1 . 20
R 5 29 598 1 . 20
Q0 6 29 706 1 . 21
Q1 7 29 796 1 . 21
#SPECIFICATION 
#END
V 000026 54 883 0 fd2rses
12
1
12
00000019
1
./src/FD2RSES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927129971 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 216 1222927129968 fd2rss
E FD2RSS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2RSS
V 000037 11 269 1222927129968 fd2rss
#VLB_VERSION 58
#INFO
FD2RSS
E 1222927129968
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
C 3 29 381 1 . 20
R 4 29 489 1 . 20
Q0 5 29 597 1 . 21
Q1 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fd2rss
12
1
12
00000019
1
./src/FD2RSS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 175           1222927129987 behav
2_______
58
behav
0
7
std
.
.
1
1
3
Qstate0
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate1
1
3
13 ~ ~ 1 1
31
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 164 1222927129984 fd2s
E FD2S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2S
V 000035 11 229 1222927129984 fd2s
#VLB_VERSION 58
#INFO
FD2S
E 1222927129984
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 55 1 . 20
D1 1 29 163 1 . 20
C 2 29 271 1 . 20
Q0 3 29 379 1 . 21
Q1 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 fd2s
12
1
12
00000019
1
./src/FD2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130018 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 161 1222927130015 fd2sb
E FD2SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2SB
V 000036 11 398 1222927130015 fd2sb
#VLB_VERSION 58
#INFO
FD2SB
E 1222927130015
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
C 1 29 164 1 . 20
~std_logic_vector{1~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~1~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{1~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~1~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd2sb
12
1
12
00000019
1
./src/FD2SB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130034 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 188 1222927130031 fd2seb
E FD2SEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2SEB
V 000037 11 420 1222927130031 fd2seb
#VLB_VERSION 58
#INFO
FD2SEB
E 1222927130031
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~1~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{1~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~1~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd2seb
12
1
12
00000019
1
./src/FD2SEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130064 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 217 1222927130061 fd2ses
E FD2SES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2SES
V 000037 11 270 1222927130061 fd2ses
#VLB_VERSION 58
#INFO
FD2SES
E 1222927130061
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
CE 3 29 381 1 . 20
C 4 29 489 1 . 20
Q0 5 29 597 1 . 21
Q1 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fd2ses
12
1
12
00000019
1
./src/FD2SES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130080 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 187 1222927130077 fd2srb
E FD2SRB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2SRB
V 000037 11 419 1222927130077 fd2srb
#VLB_VERSION 58
#INFO
FD2SRB
E 1222927130077
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
C 1 29 165 1 . 20
R 2 29 273 1 . 20
~std_logic_vector{1~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~1~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{1~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~1~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd2srb
12
1
12
00000019
1
./src/FD2SRB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130096 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 214 1222927130093 fd2sreb
E FD2SREB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P Q _out std_logic_vector[1:0]
X FD2SREB
V 000038 11 441 1222927130093 fd2sreb
#VLB_VERSION 58
#INFO
FD2SREB
E 1222927130093
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
C 1 29 166 1 . 20
CE 2 29 274 1 . 20
R 3 29 382 1 . 20
~std_logic_vector{1~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~1~downto~0~12 5 5 709 1 . 21
D 6 29 903 1 . 21
~std_logic_vector{1~downto~0}~122 7 5 976 1 . 22
~NATURAL~range~1~downto~0~121 8 5 1196 1 . 22
Q 9 29 1390 1 . 22
#SPECIFICATION 
#END
V 000027 54 1461 0 fd2sreb
12
1
12
00000019
1
./src/FD2SREB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130127 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000038 11 243 1222927130124 fd2sres
E FD2SRES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2SRES
V 000038 11 290 1222927130124 fd2sres
#VLB_VERSION 58
#INFO
FD2SRES
E 1222927130124
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D0 1 29 166 1 . 20
D1 2 29 274 1 . 20
C 3 29 382 1 . 20
CE 4 29 490 1 . 20
R 5 29 598 1 . 20
Q0 6 29 706 1 . 21
Q1 7 29 796 1 . 21
#SPECIFICATION 
#END
V 000026 54 883 0 fd2sres
12
1
12
00000019
1
./src/FD2SRES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130143 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 216 1222927130140 fd2srs
E FD2SRS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2SRS
V 000037 11 269 1222927130140 fd2srs
#VLB_VERSION 58
#INFO
FD2SRS
E 1222927130140
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
C 3 29 381 1 . 20
R 4 29 489 1 . 20
Q0 5 29 597 1 . 21
Q1 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fd2srs
12
1
12
00000019
1
./src/FD2SRS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130173 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 190 1222927130170 fd2ss
E FD2SS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X FD2SS
V 000036 11 249 1222927130170 fd2ss
#VLB_VERSION 58
#INFO
FD2SS
E 1222927130170
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
D0 1 29 164 1 . 20
D1 2 29 272 1 . 20
C 3 29 380 1 . 20
Q0 4 29 488 1 . 21
Q1 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fd2ss
12
1
12
00000019
1
./src/FD2SS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 309           1222927130190 behav
4_______
58
behav
0
7
std
.
.
1
1
3
Qstate0
1
3
13 ~ ~ 0 0
31
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate1
1
3
13 ~ ~ 1 1
32
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate2
1
3
13 ~ ~ 2 2
33
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate3
1
3
13 ~ ~ 3 3
34
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 144 1222927130187 fd4b
E FD4B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = "UUUU"
P C _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
X FD4B
V 000035 11 378 1222927130187 fd4b
#VLB_VERSION 58
#INFO
FD4B
E 1222927130187
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~3~downto~0~12 1 5 274 1 . 20
D 2 29 468 1 . 20
C 3 29 561 1 . 21
~std_logic_vector{3~downto~0}~122 4 5 668 1 . 22
~NATURAL~range~3~downto~0~121 5 5 888 1 . 22
Q 6 29 1082 1 . 22
#SPECIFICATION 
#END
V 000024 54 1153 0 fd4b
12
1
12
00000019
1
./src/FD4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130205 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 163 1222927130202 fd4cb
E FD4CB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4CB
V 000036 11 400 1222927130202 fd4cb
#VLB_VERSION 58
#INFO
FD4CB
E 1222927130202
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 56 1 . 20
CLR 1 29 164 1 . 20
~std_logic_vector{3~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~3~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{3~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~3~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd4cb
12
1
12
00000019
1
./src/FD4CB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130237 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 190 1222927130234 fd4ceb
E FD4CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4CEB
V 000037 11 422 1222927130234 fd4ceb
#VLB_VERSION 58
#INFO
FD4CEB
E 1222927130234
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
CE 1 29 165 1 . 20
CLR 2 29 273 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~3~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{3~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~3~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd4ceb
12
1
12
00000019
1
./src/FD4CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927130252 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 309 1222927130249 fd4ces
E FD4CES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4CES
V 000037 11 355 1222927130249 fd4ces
#VLB_VERSION 58
#INFO
FD4CES
E 1222927130249
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
C 4 29 489 1 . 20
CE 5 29 597 1 . 20
CLR 6 29 705 1 . 20
Q0 7 29 813 1 . 21
Q1 8 29 903 1 . 21
Q2 9 29 993 1 . 21
Q3 10 29 1083 1 . 21
#SPECIFICATION 
#END
V 000026 54 1173 0 fd4ces
12
1
12
00000019
1
./src/FD4CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130283 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 191 1222927130280 fd4cpb
E FD4CPB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4CPB
V 000037 11 423 1222927130280 fd4cpb
#VLB_VERSION 58
#INFO
FD4CPB
E 1222927130280
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
PRE 1 29 165 1 . 20
CLR 2 29 273 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~3~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{3~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~3~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd4cpb
12
1
12
00000019
1
./src/FD4CPB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130299 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 218 1222927130296 fd4cpeb
E FD4CPEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4CPEB
V 000038 11 445 1222927130296 fd4cpeb
#VLB_VERSION 58
#INFO
FD4CPEB
E 1222927130296
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 20
CE 1 29 166 1 . 20
PRE 2 29 274 1 . 20
CLR 3 29 382 1 . 20
~std_logic_vector{3~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~3~downto~0~12 5 5 709 1 . 21
D 6 29 903 1 . 21
~std_logic_vector{3~downto~0}~122 7 5 976 1 . 22
~NATURAL~range~3~downto~0~121 8 5 1196 1 . 22
Q 9 29 1390 1 . 22
#SPECIFICATION 
#END
V 000027 54 1461 0 fd4cpeb
12
1
12
00000019
1
./src/FD4CPEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927130315 behav
0_______
58
behav
0
12
std
.
.
0
0
0
V 000038 11 337 1222927130312 fd4cpes
E FD4CPES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4CPES
V 000038 11 380 1222927130312 fd4cpes
#VLB_VERSION 58
#INFO
FD4CPES
E 1222927130312
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 20
D1 1 29 166 1 . 20
D2 2 29 274 1 . 20
D3 3 29 382 1 . 20
C 4 29 490 1 . 20
CE 5 29 598 1 . 20
PRE 6 29 706 1 . 20
CLR 7 29 814 1 . 20
Q0 8 29 922 1 . 21
Q1 9 29 1012 1 . 21
Q2 10 29 1102 1 . 21
Q3 11 29 1195 1 . 21
#SPECIFICATION 
#END
V 000027 54 1285 0 fd4cpes
12
1
12
00000019
1
./src/FD4CPES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927130346 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 310 1222927130343 fd4cps
E FD4CPS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4CPS
V 000037 11 356 1222927130343 fd4cps
#VLB_VERSION 58
#INFO
FD4CPS
E 1222927130343
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
C 4 29 489 1 . 20
PRE 5 29 597 1 . 20
CLR 6 29 705 1 . 20
Q0 7 29 813 1 . 21
Q1 8 29 903 1 . 21
Q2 9 29 993 1 . 21
Q3 10 29 1083 1 . 21
#SPECIFICATION 
#END
V 000026 54 1173 0 fd4cps
12
1
12
00000019
1
./src/FD4CPS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927130362 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000036 11 282 1222927130359 fd4cs
E FD4CS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4CS
V 000036 11 332 1222927130359 fd4cs
#VLB_VERSION 58
#INFO
FD4CS
E 1222927130359
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
D2 2 29 272 1 . 20
D3 3 29 380 1 . 20
C 4 29 488 1 . 20
CLR 5 29 596 1 . 20
Q0 6 29 704 1 . 21
Q1 7 29 794 1 . 21
Q2 8 29 884 1 . 21
Q3 9 29 974 1 . 21
#SPECIFICATION 
#END
V 000025 54 1061 0 fd4cs
12
1
12
00000019
1
./src/FD4CS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130392 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 171 1222927130389 fd4eb
E FD4EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = "UUUU"
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
X FD4EB
V 000036 11 399 1222927130389 fd4eb
#VLB_VERSION 58
#INFO
FD4EB
E 1222927130389
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~3~downto~0~12 1 5 275 1 . 20
D 2 29 469 1 . 20
C 3 29 562 1 . 21
CE 4 29 670 1 . 21
~std_logic_vector{3~downto~0}~122 5 5 777 1 . 22
~NATURAL~range~3~downto~0~121 6 5 997 1 . 22
Q 7 29 1191 1 . 22
#SPECIFICATION 
#END
V 000025 54 1262 0 fd4eb
12
1
12
00000019
1
./src/FD4EB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927130409 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000036 11 281 1222927130406 fd4es
E FD4ES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4ES
V 000036 11 331 1222927130406 fd4es
#VLB_VERSION 58
#INFO
FD4ES
E 1222927130406
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
D2 2 29 272 1 . 20
D3 3 29 380 1 . 20
C 4 29 488 1 . 20
CE 5 29 596 1 . 20
Q0 6 29 704 1 . 21
Q1 7 29 794 1 . 21
Q2 8 29 884 1 . 21
Q3 9 29 974 1 . 21
#SPECIFICATION 
#END
V 000025 54 1061 0 fd4es
12
1
12
00000019
1
./src/FD4ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130424 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 163 1222927130421 fd4pb
E FD4PB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4PB
V 000036 11 400 1222927130421 fd4pb
#VLB_VERSION 58
#INFO
FD4PB
E 1222927130421
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 56 1 . 20
PRE 1 29 164 1 . 20
~std_logic_vector{3~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~3~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{3~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~3~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd4pb
12
1
12
00000019
1
./src/FD4PB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130455 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 190 1222927130452 fd4peb
E FD4PEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4PEB
V 000037 11 422 1222927130452 fd4peb
#VLB_VERSION 58
#INFO
FD4PEB
E 1222927130452
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
CE 1 29 165 1 . 20
PRE 2 29 273 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~3~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{3~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~3~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd4peb
12
1
12
00000019
1
./src/FD4PEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927130471 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 309 1222927130468 fd4pes
E FD4PES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4PES
V 000037 11 355 1222927130468 fd4pes
#VLB_VERSION 58
#INFO
FD4PES
E 1222927130468
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
C 4 29 489 1 . 20
CE 5 29 597 1 . 20
PRE 6 29 705 1 . 20
Q0 7 29 813 1 . 21
Q1 8 29 903 1 . 21
Q2 9 29 993 1 . 21
Q3 10 29 1083 1 . 21
#SPECIFICATION 
#END
V 000026 54 1173 0 fd4pes
12
1
12
00000019
1
./src/FD4PES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927130501 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000036 11 282 1222927130498 fd4ps
E FD4PS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4PS
V 000036 11 332 1222927130498 fd4ps
#VLB_VERSION 58
#INFO
FD4PS
E 1222927130498
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
D2 2 29 272 1 . 20
D3 3 29 380 1 . 20
C 4 29 488 1 . 20
PRE 5 29 596 1 . 20
Q0 6 29 704 1 . 21
Q1 7 29 794 1 . 21
Q2 8 29 884 1 . 21
Q3 9 29 974 1 . 21
#SPECIFICATION 
#END
V 000025 54 1061 0 fd4ps
12
1
12
00000019
1
./src/FD4PS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130518 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 161 1222927130515 fd4rb
E FD4RB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4RB
V 000036 11 398 1222927130515 fd4rb
#VLB_VERSION 58
#INFO
FD4RB
E 1222927130515
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 56 1 . 20
R 1 29 164 1 . 20
~std_logic_vector{3~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~3~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{3~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~3~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd4rb
12
1
12
00000019
1
./src/FD4RB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130534 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 188 1222927130531 fd4reb
E FD4REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4REB
V 000037 11 420 1222927130531 fd4reb
#VLB_VERSION 58
#INFO
FD4REB
E 1222927130531
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 20
C 1 29 165 1 . 20
R 2 29 273 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~3~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{3~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~3~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd4reb
12
1
12
00000019
1
./src/FD4REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927130565 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 307 1222927130562 fd4res
E FD4RES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4RES
V 000037 11 353 1222927130562 fd4res
#VLB_VERSION 58
#INFO
FD4RES
E 1222927130562
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
CE 4 29 489 1 . 20
C 5 29 597 1 . 20
R 6 29 705 1 . 20
Q0 7 29 813 1 . 21
Q1 8 29 903 1 . 21
Q2 9 29 993 1 . 21
Q3 10 29 1083 1 . 21
#SPECIFICATION 
#END
V 000026 54 1173 0 fd4res
12
1
12
00000019
1
./src/FD4RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927130580 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000036 11 280 1222927130577 fd4rs
E FD4RS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4RS
V 000036 11 330 1222927130577 fd4rs
#VLB_VERSION 58
#INFO
FD4RS
E 1222927130577
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
D2 2 29 272 1 . 20
D3 3 29 380 1 . 20
C 4 29 488 1 . 20
R 5 29 596 1 . 20
Q0 6 29 704 1 . 21
Q1 7 29 794 1 . 21
Q2 8 29 884 1 . 21
Q3 9 29 974 1 . 21
#SPECIFICATION 
#END
V 000025 54 1061 0 fd4rs
12
1
12
00000019
1
./src/FD4RS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130611 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 187 1222927130608 fd4rsb
E FD4RSB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4RSB
V 000037 11 419 1222927130608 fd4rsb
#VLB_VERSION 58
#INFO
FD4RSB
E 1222927130608
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
C 1 29 165 1 . 20
R 2 29 273 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~3~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{3~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~3~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd4rsb
12
1
12
00000019
1
./src/FD4RSB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130627 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 214 1222927130624 fd4rseb
E FD4RSEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4RSEB
V 000038 11 441 1222927130624 fd4rseb
#VLB_VERSION 58
#INFO
FD4RSEB
E 1222927130624
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
R 3 29 382 1 . 20
~std_logic_vector{3~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~3~downto~0~12 5 5 709 1 . 21
D 6 29 903 1 . 21
~std_logic_vector{3~downto~0}~122 7 5 976 1 . 22
~NATURAL~range~3~downto~0~121 8 5 1196 1 . 22
Q 9 29 1390 1 . 22
#SPECIFICATION 
#END
V 000027 54 1461 0 fd4rseb
12
1
12
00000019
1
./src/FD4RSEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927130643 behav
0_______
58
behav
0
12
std
.
.
0
0
0
V 000038 11 333 1222927130640 fd4rses
E FD4RSES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4RSES
V 000038 11 376 1222927130640 fd4rses
#VLB_VERSION 58
#INFO
FD4RSES
E 1222927130640
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D0 1 29 166 1 . 20
D1 2 29 274 1 . 20
D2 3 29 382 1 . 20
D3 4 29 490 1 . 20
CE 5 29 598 1 . 20
C 6 29 706 1 . 20
R 7 29 814 1 . 20
Q0 8 29 922 1 . 21
Q1 9 29 1012 1 . 21
Q2 10 29 1102 1 . 21
Q3 11 29 1195 1 . 21
#SPECIFICATION 
#END
V 000027 54 1285 0 fd4rses
12
1
12
00000019
1
./src/FD4RSES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927130674 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 306 1222927130671 fd4rss
E FD4RSS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4RSS
V 000037 11 352 1222927130671 fd4rss
#VLB_VERSION 58
#INFO
FD4RSS
E 1222927130671
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
D2 3 29 381 1 . 20
D3 4 29 489 1 . 20
C 5 29 597 1 . 20
R 6 29 705 1 . 20
Q0 7 29 813 1 . 21
Q1 8 29 903 1 . 21
Q2 9 29 993 1 . 21
Q3 10 29 1083 1 . 21
#SPECIFICATION 
#END
V 000026 54 1173 0 fd4rss
12
1
12
00000019
1
./src/FD4RSS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 313           1222927130690 behav
4_______
58
behav
0
13
std
.
.
1
1
3
Qstate0
1
3
13 ~ ~ 0 0
30
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate1
1
3
13 ~ ~ 1 1
31
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate2
1
3
13 ~ ~ 2 2
32
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate3
1
3
13 ~ ~ 3 3
33
12
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 254 1222927130687 fd4s
E FD4S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4S
V 000035 11 309 1222927130687 fd4s
#VLB_VERSION 58
#INFO
FD4S
E 1222927130687
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 55 1 . 20
D1 1 29 163 1 . 20
D2 2 29 271 1 . 20
D3 3 29 379 1 . 20
C 4 29 487 1 . 20
Q0 5 29 595 1 . 21
Q1 6 29 685 1 . 21
Q2 7 29 775 1 . 21
Q3 8 29 865 1 . 21
#SPECIFICATION 
#END
V 000023 54 952 0 fd4s
12
1
12
00000019
1
./src/FD4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130720 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 161 1222927130717 fd4sb
E FD4SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4SB
V 000036 11 398 1222927130717 fd4sb
#VLB_VERSION 58
#INFO
FD4SB
E 1222927130717
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
C 1 29 164 1 . 20
~std_logic_vector{3~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~3~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{3~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~3~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd4sb
12
1
12
00000019
1
./src/FD4SB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130737 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 188 1222927130734 fd4seb
E FD4SEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4SEB
V 000037 11 420 1222927130734 fd4seb
#VLB_VERSION 58
#INFO
FD4SEB
E 1222927130734
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~3~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{3~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~3~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd4seb
12
1
12
00000019
1
./src/FD4SEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927130752 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 307 1222927130749 fd4ses
E FD4SES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4SES
V 000037 11 353 1222927130749 fd4ses
#VLB_VERSION 58
#INFO
FD4SES
E 1222927130749
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
D2 3 29 381 1 . 20
D3 4 29 489 1 . 20
CE 5 29 597 1 . 20
C 6 29 705 1 . 20
Q0 7 29 813 1 . 21
Q1 8 29 903 1 . 21
Q2 9 29 993 1 . 21
Q3 10 29 1083 1 . 21
#SPECIFICATION 
#END
V 000026 54 1173 0 fd4ses
12
1
12
00000019
1
./src/FD4SES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130784 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 187 1222927130781 fd4srb
E FD4SRB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4SRB
V 000037 11 419 1222927130781 fd4srb
#VLB_VERSION 58
#INFO
FD4SRB
E 1222927130781
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
C 1 29 165 1 . 20
R 2 29 273 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~3~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{3~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~3~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd4srb
12
1
12
00000019
1
./src/FD4SRB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130799 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 214 1222927130796 fd4sreb
E FD4SREB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P Q _out std_logic_vector[3:0]
X FD4SREB
V 000038 11 441 1222927130796 fd4sreb
#VLB_VERSION 58
#INFO
FD4SREB
E 1222927130796
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
C 1 29 166 1 . 20
CE 2 29 274 1 . 20
R 3 29 382 1 . 20
~std_logic_vector{3~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~3~downto~0~12 5 5 709 1 . 21
D 6 29 903 1 . 21
~std_logic_vector{3~downto~0}~122 7 5 976 1 . 22
~NATURAL~range~3~downto~0~121 8 5 1196 1 . 22
Q 9 29 1390 1 . 22
#SPECIFICATION 
#END
V 000027 54 1461 0 fd4sreb
12
1
12
00000019
1
./src/FD4SREB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927130830 behav
0_______
58
behav
0
12
std
.
.
0
0
0
V 000038 11 333 1222927130827 fd4sres
E FD4SRES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4SRES
V 000038 11 376 1222927130827 fd4sres
#VLB_VERSION 58
#INFO
FD4SRES
E 1222927130827
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D0 1 29 166 1 . 20
D1 2 29 274 1 . 20
D2 3 29 382 1 . 20
D3 4 29 490 1 . 20
C 5 29 598 1 . 20
CE 6 29 706 1 . 20
R 7 29 814 1 . 20
Q0 8 29 922 1 . 21
Q1 9 29 1012 1 . 21
Q2 10 29 1102 1 . 21
Q3 11 29 1195 1 . 21
#SPECIFICATION 
#END
V 000027 54 1285 0 fd4sres
12
1
12
00000019
1
./src/FD4SRES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927130846 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 306 1222927130843 fd4srs
E FD4SRS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4SRS
V 000037 11 352 1222927130843 fd4srs
#VLB_VERSION 58
#INFO
FD4SRS
E 1222927130843
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
D2 3 29 381 1 . 20
D3 4 29 489 1 . 20
C 5 29 597 1 . 20
R 6 29 705 1 . 20
Q0 7 29 813 1 . 21
Q1 8 29 903 1 . 21
Q2 9 29 993 1 . 21
Q3 10 29 1083 1 . 21
#SPECIFICATION 
#END
V 000026 54 1173 0 fd4srs
12
1
12
00000019
1
./src/FD4SRS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927130877 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000036 11 280 1222927130874 fd4ss
E FD4SS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X FD4SS
V 000036 11 330 1222927130874 fd4ss
#VLB_VERSION 58
#INFO
FD4SS
E 1222927130874
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
D0 1 29 164 1 . 20
D1 2 29 272 1 . 20
D2 3 29 380 1 . 20
D3 4 29 488 1 . 20
C 5 29 596 1 . 20
Q0 6 29 704 1 . 21
Q1 7 29 794 1 . 21
Q2 8 29 884 1 . 21
Q3 9 29 974 1 . 21
#SPECIFICATION 
#END
V 000025 54 1061 0 fd4ss
12
1
12
00000019
1
./src/FD4SS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 579           1222927130893 behav
8_______
58
behav
0
11
std
.
.
1
1
3
Qstate0
1
3
13 ~ ~ 0 0
31
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate1
1
3
13 ~ ~ 1 1
32
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate2
1
3
13 ~ ~ 2 2
33
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate3
1
3
13 ~ ~ 3 3
34
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate4
1
3
13 ~ ~ 4 4
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate5
1
3
13 ~ ~ 5 5
36
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate6
1
3
13 ~ ~ 6 6
37
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate7
1
3
13 ~ ~ 7 7
38
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 148 1222927130890 fd8b
E FD8B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[7:0] = "UUUUUUUU"
P C _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
X FD8B
V 000035 11 378 1222927130890 fd8b
#VLB_VERSION 58
#INFO
FD8B
E 1222927130890
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~7~downto~0~12 1 5 274 1 . 20
D 2 29 468 1 . 20
C 3 29 565 1 . 21
~std_logic_vector{7~downto~0}~122 4 5 672 1 . 22
~NATURAL~range~7~downto~0~121 5 5 892 1 . 22
Q 6 29 1086 1 . 22
#SPECIFICATION 
#END
V 000024 54 1157 0 fd8b
12
1
12
00000019
1
./src/FD8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUUUUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130923 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 163 1222927130920 fd8cb
E FD8CB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8CB
V 000036 11 400 1222927130920 fd8cb
#VLB_VERSION 58
#INFO
FD8CB
E 1222927130920
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 56 1 . 20
CLR 1 29 164 1 . 20
~std_logic_vector{7~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~7~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{7~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~7~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd8cb
12
1
12
00000019
1
./src/FD8CB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927130940 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 190 1222927130937 fd8ceb
E FD8CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8CEB
V 000037 11 422 1222927130937 fd8ceb
#VLB_VERSION 58
#INFO
FD8CEB
E 1222927130937
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
CE 1 29 165 1 . 20
CLR 2 29 273 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~7~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{7~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~7~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd8ceb
12
1
12
00000019
1
./src/FD8CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927130955 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 489 1222927130952 fd8ces
E FD8CES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8CES
V 000037 11 532 1222927130952 fd8ces
#VLB_VERSION 58
#INFO
FD8CES
E 1222927130952
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
D4 4 29 489 1 . 20
D5 5 29 597 1 . 20
D6 6 29 705 1 . 20
D7 7 29 813 1 . 20
C 8 29 921 1 . 20
CE 9 29 1029 1 . 20
CLR 10 29 1137 1 . 20
Q0 11 29 1248 1 . 21
Q1 12 29 1341 1 . 21
Q2 13 29 1434 1 . 21
Q3 14 29 1527 1 . 21
Q4 15 29 1620 1 . 21
Q5 16 29 1713 1 . 21
Q6 17 29 1806 1 . 21
Q7 18 29 1899 1 . 21
#SPECIFICATION 
#END
V 000026 54 1989 0 fd8ces
12
1
12
00000019
1
./src/FD8CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927130987 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 191 1222927130984 fd8cpb
E FD8CPB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8CPB
V 000037 11 423 1222927130984 fd8cpb
#VLB_VERSION 58
#INFO
FD8CPB
E 1222927130984
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
PRE 1 29 165 1 . 20
CLR 2 29 273 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~7~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{7~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~7~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd8cpb
12
1
12
00000019
1
./src/FD8CPB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131002 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 218 1222927130999 fd8cpeb
E FD8CPEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8CPEB
V 000038 11 445 1222927130999 fd8cpeb
#VLB_VERSION 58
#INFO
FD8CPEB
E 1222927130999
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 20
CE 1 29 166 1 . 20
PRE 2 29 274 1 . 20
CLR 3 29 382 1 . 20
~std_logic_vector{7~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~7~downto~0~12 5 5 709 1 . 21
D 6 29 903 1 . 21
~std_logic_vector{7~downto~0}~122 7 5 976 1 . 22
~NATURAL~range~7~downto~0~121 8 5 1196 1 . 22
Q 9 29 1390 1 . 22
#SPECIFICATION 
#END
V 000027 54 1461 0 fd8cpeb
12
1
12
00000019
1
./src/FD8CPEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131034 behav
0_______
58
behav
0
20
std
.
.
0
0
0
V 000038 11 517 1222927131031 fd8cpes
E FD8CPES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8CPES
V 000038 11 556 1222927131031 fd8cpes
#VLB_VERSION 58
#INFO
FD8CPES
E 1222927131031
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 20
D1 1 29 166 1 . 20
D2 2 29 274 1 . 20
D3 3 29 382 1 . 20
D4 4 29 490 1 . 20
D5 5 29 598 1 . 20
D6 6 29 706 1 . 20
D7 7 29 814 1 . 20
C 8 29 922 1 . 20
CE 9 29 1030 1 . 20
PRE 10 29 1138 1 . 20
CLR 11 29 1249 1 . 20
Q0 12 29 1360 1 . 21
Q1 13 29 1453 1 . 21
Q2 14 29 1546 1 . 21
Q3 15 29 1639 1 . 21
Q4 16 29 1732 1 . 21
Q5 17 29 1825 1 . 21
Q6 18 29 1918 1 . 21
Q7 19 29 2011 1 . 21
#SPECIFICATION 
#END
V 000027 54 2101 0 fd8cpes
12
1
12
00000019
1
./src/FD8CPES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131049 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 490 1222927131046 fd8cps
E FD8CPS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8CPS
V 000037 11 533 1222927131046 fd8cps
#VLB_VERSION 58
#INFO
FD8CPS
E 1222927131046
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
D4 4 29 489 1 . 20
D5 5 29 597 1 . 20
D6 6 29 705 1 . 20
D7 7 29 813 1 . 20
C 8 29 921 1 . 20
PRE 9 29 1029 1 . 20
CLR 10 29 1137 1 . 20
Q0 11 29 1248 1 . 21
Q1 12 29 1341 1 . 21
Q2 13 29 1434 1 . 21
Q3 14 29 1527 1 . 21
Q4 15 29 1620 1 . 21
Q5 16 29 1713 1 . 21
Q6 17 29 1806 1 . 21
Q7 18 29 1899 1 . 21
#SPECIFICATION 
#END
V 000026 54 1989 0 fd8cps
12
1
12
00000019
1
./src/FD8CPS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131079 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000036 11 462 1222927131076 fd8cs
E FD8CS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8CS
V 000036 11 509 1222927131076 fd8cs
#VLB_VERSION 58
#INFO
FD8CS
E 1222927131076
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
D2 2 29 272 1 . 20
D3 3 29 380 1 . 20
D4 4 29 488 1 . 20
D5 5 29 596 1 . 20
D6 6 29 704 1 . 20
D7 7 29 812 1 . 20
C 8 29 920 1 . 20
CLR 9 29 1028 1 . 20
Q0 10 29 1136 1 . 21
Q1 11 29 1229 1 . 21
Q2 12 29 1322 1 . 21
Q3 13 29 1415 1 . 21
Q4 14 29 1508 1 . 21
Q5 15 29 1601 1 . 21
Q6 16 29 1694 1 . 21
Q7 17 29 1787 1 . 21
#SPECIFICATION 
#END
V 000025 54 1877 0 fd8cs
12
1
12
00000019
1
./src/FD8CS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131096 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 175 1222927131093 fd8eb
E FD8EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[7:0] = "UUUUUUUU"
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
X FD8EB
V 000036 11 400 1222927131093 fd8eb
#VLB_VERSION 58
#INFO
FD8EB
E 1222927131093
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~7~downto~0~12 1 5 275 1 . 20
D 2 29 469 1 . 20
C 3 29 566 1 . 21
CE 4 29 674 1 . 21
~std_logic_vector{7~downto~0}~122 5 5 781 1 . 22
~NATURAL~range~7~downto~0~121 6 5 1001 1 . 22
Q 7 29 1195 1 . 22
#SPECIFICATION 
#END
V 000025 54 1266 0 fd8eb
12
1
12
00000019
1
./src/FD8EB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUUUUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131112 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000036 11 461 1222927131109 fd8es
E FD8ES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8ES
V 000036 11 508 1222927131109 fd8es
#VLB_VERSION 58
#INFO
FD8ES
E 1222927131109
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
D2 2 29 272 1 . 20
D3 3 29 380 1 . 20
D4 4 29 488 1 . 20
D5 5 29 596 1 . 20
D6 6 29 704 1 . 20
D7 7 29 812 1 . 20
C 8 29 920 1 . 20
CE 9 29 1028 1 . 20
Q0 10 29 1136 1 . 21
Q1 11 29 1229 1 . 21
Q2 12 29 1322 1 . 21
Q3 13 29 1415 1 . 21
Q4 14 29 1508 1 . 21
Q5 15 29 1601 1 . 21
Q6 16 29 1694 1 . 21
Q7 17 29 1787 1 . 21
#SPECIFICATION 
#END
V 000025 54 1877 0 fd8es
12
1
12
00000019
1
./src/FD8ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131143 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 163 1222927131140 fd8pb
E FD8PB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8PB
V 000036 11 400 1222927131140 fd8pb
#VLB_VERSION 58
#INFO
FD8PB
E 1222927131140
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 56 1 . 20
PRE 1 29 164 1 . 20
~std_logic_vector{7~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~7~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{7~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~7~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd8pb
12
1
12
00000019
1
./src/FD8PB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131159 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 190 1222927131156 fd8peb
E FD8PEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8PEB
V 000037 11 422 1222927131156 fd8peb
#VLB_VERSION 58
#INFO
FD8PEB
E 1222927131156
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
CE 1 29 165 1 . 20
PRE 2 29 273 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~7~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{7~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~7~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd8peb
12
1
12
00000019
1
./src/FD8PEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131190 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 489 1222927131187 fd8pes
E FD8PES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8PES
V 000037 11 532 1222927131187 fd8pes
#VLB_VERSION 58
#INFO
FD8PES
E 1222927131187
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
D4 4 29 489 1 . 20
D5 5 29 597 1 . 20
D6 6 29 705 1 . 20
D7 7 29 813 1 . 20
C 8 29 921 1 . 20
CE 9 29 1029 1 . 20
PRE 10 29 1137 1 . 20
Q0 11 29 1248 1 . 21
Q1 12 29 1341 1 . 21
Q2 13 29 1434 1 . 21
Q3 14 29 1527 1 . 21
Q4 15 29 1620 1 . 21
Q5 16 29 1713 1 . 21
Q6 17 29 1806 1 . 21
Q7 18 29 1899 1 . 21
#SPECIFICATION 
#END
V 000026 54 1989 0 fd8pes
12
1
12
00000019
1
./src/FD8PES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131205 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000036 11 462 1222927131202 fd8ps
E FD8PS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8PS
V 000036 11 509 1222927131202 fd8ps
#VLB_VERSION 58
#INFO
FD8PS
E 1222927131202
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
D2 2 29 272 1 . 20
D3 3 29 380 1 . 20
D4 4 29 488 1 . 20
D5 5 29 596 1 . 20
D6 6 29 704 1 . 20
D7 7 29 812 1 . 20
C 8 29 920 1 . 20
PRE 9 29 1028 1 . 20
Q0 10 29 1136 1 . 21
Q1 11 29 1229 1 . 21
Q2 12 29 1322 1 . 21
Q3 13 29 1415 1 . 21
Q4 14 29 1508 1 . 21
Q5 15 29 1601 1 . 21
Q6 16 29 1694 1 . 21
Q7 17 29 1787 1 . 21
#SPECIFICATION 
#END
V 000025 54 1877 0 fd8ps
12
1
12
00000019
1
./src/FD8PS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131236 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 161 1222927131233 fd8rb
E FD8RB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8RB
V 000036 11 398 1222927131233 fd8rb
#VLB_VERSION 58
#INFO
FD8RB
E 1222927131233
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 56 1 . 20
R 1 29 164 1 . 20
~std_logic_vector{7~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~7~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{7~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~7~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd8rb
12
1
12
00000019
1
./src/FD8RB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131252 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 188 1222927131249 fd8reb
E FD8REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8REB
V 000037 11 420 1222927131249 fd8reb
#VLB_VERSION 58
#INFO
FD8REB
E 1222927131249
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CE 0 29 57 1 . 20
C 1 29 165 1 . 20
R 2 29 273 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~7~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{7~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~7~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd8reb
12
1
12
00000019
1
./src/FD8REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131268 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 487 1222927131265 fd8res
E FD8RES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8RES
V 000037 11 530 1222927131265 fd8res
#VLB_VERSION 58
#INFO
FD8RES
E 1222927131265
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
D4 4 29 489 1 . 20
D5 5 29 597 1 . 20
D6 6 29 705 1 . 20
D7 7 29 813 1 . 20
CE 8 29 921 1 . 20
C 9 29 1029 1 . 20
R 10 29 1137 1 . 20
Q0 11 29 1248 1 . 21
Q1 12 29 1341 1 . 21
Q2 13 29 1434 1 . 21
Q3 14 29 1527 1 . 21
Q4 15 29 1620 1 . 21
Q5 16 29 1713 1 . 21
Q6 17 29 1806 1 . 21
Q7 18 29 1899 1 . 21
#SPECIFICATION 
#END
V 000026 54 1989 0 fd8res
12
1
12
00000019
1
./src/FD8RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131299 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000036 11 460 1222927131296 fd8rs
E FD8RS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8RS
V 000036 11 507 1222927131296 fd8rs
#VLB_VERSION 58
#INFO
FD8RS
E 1222927131296
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
D2 2 29 272 1 . 20
D3 3 29 380 1 . 20
D4 4 29 488 1 . 20
D5 5 29 596 1 . 20
D6 6 29 704 1 . 20
D7 7 29 812 1 . 20
C 8 29 920 1 . 20
R 9 29 1028 1 . 20
Q0 10 29 1136 1 . 21
Q1 11 29 1229 1 . 21
Q2 12 29 1322 1 . 21
Q3 13 29 1415 1 . 21
Q4 14 29 1508 1 . 21
Q5 15 29 1601 1 . 21
Q6 16 29 1694 1 . 21
Q7 17 29 1787 1 . 21
#SPECIFICATION 
#END
V 000025 54 1877 0 fd8rs
12
1
12
00000019
1
./src/FD8RS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131315 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 187 1222927131312 fd8rsb
E FD8RSB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8RSB
V 000037 11 419 1222927131312 fd8rsb
#VLB_VERSION 58
#INFO
FD8RSB
E 1222927131312
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
C 1 29 165 1 . 20
R 2 29 273 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~7~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{7~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~7~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd8rsb
12
1
12
00000019
1
./src/FD8RSB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131345 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 214 1222927131342 fd8rseb
E FD8RSEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8RSEB
V 000038 11 441 1222927131342 fd8rseb
#VLB_VERSION 58
#INFO
FD8RSEB
E 1222927131342
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
R 3 29 382 1 . 20
~std_logic_vector{7~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~7~downto~0~12 5 5 709 1 . 21
D 6 29 903 1 . 21
~std_logic_vector{7~downto~0}~122 7 5 976 1 . 22
~NATURAL~range~7~downto~0~121 8 5 1196 1 . 22
Q 9 29 1390 1 . 22
#SPECIFICATION 
#END
V 000027 54 1461 0 fd8rseb
12
1
12
00000019
1
./src/FD8RSEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131362 behav
0_______
58
behav
0
20
std
.
.
0
0
0
V 000038 11 513 1222927131359 fd8rses
E FD8RSES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8RSES
V 000038 11 552 1222927131359 fd8rses
#VLB_VERSION 58
#INFO
FD8RSES
E 1222927131359
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D0 1 29 166 1 . 20
D1 2 29 274 1 . 20
D2 3 29 382 1 . 20
D3 4 29 490 1 . 20
D4 5 29 598 1 . 20
D5 6 29 706 1 . 20
D6 7 29 814 1 . 20
D7 8 29 922 1 . 20
CE 9 29 1030 1 . 20
C 10 29 1138 1 . 20
R 11 29 1249 1 . 20
Q0 12 29 1360 1 . 21
Q1 13 29 1453 1 . 21
Q2 14 29 1546 1 . 21
Q3 15 29 1639 1 . 21
Q4 16 29 1732 1 . 21
Q5 17 29 1825 1 . 21
Q6 18 29 1918 1 . 21
Q7 19 29 2011 1 . 21
#SPECIFICATION 
#END
V 000027 54 2101 0 fd8rses
12
1
12
00000019
1
./src/FD8RSES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131391 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 486 1222927131374 fd8rss
E FD8RSS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8RSS
V 000037 11 529 1222927131374 fd8rss
#VLB_VERSION 58
#INFO
FD8RSS
E 1222927131374
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
D2 3 29 381 1 . 20
D3 4 29 489 1 . 20
D4 5 29 597 1 . 20
D5 6 29 705 1 . 20
D6 7 29 813 1 . 20
D7 8 29 921 1 . 20
C 9 29 1029 1 . 20
R 10 29 1137 1 . 20
Q0 11 29 1248 1 . 21
Q1 12 29 1341 1 . 21
Q2 13 29 1434 1 . 21
Q3 14 29 1527 1 . 21
Q4 15 29 1620 1 . 21
Q5 16 29 1713 1 . 21
Q6 17 29 1806 1 . 21
Q7 18 29 1899 1 . 21
#SPECIFICATION 
#END
V 000026 54 1989 0 fd8rss
12
1
12
00000019
1
./src/FD8RSS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 586           1222927131409 behav
8_______
58
behav
0
25
std
.
.
1
1
3
Qstate0
1
3
13 ~ ~ 0 0
30
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate1
1
3
13 ~ ~ 1 1
31
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate2
1
3
13 ~ ~ 2 2
32
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate3
1
3
13 ~ ~ 3 3
33
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate4
1
3
13 ~ ~ 4 4
34
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate5
1
3
13 ~ ~ 5 5
35
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate6
1
3
13 ~ ~ 6 6
36
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate7
1
3
13 ~ ~ 7 7
37
24
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 434 1222927131406 fd8s
E FD8S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8S
V 000035 11 485 1222927131406 fd8s
#VLB_VERSION 58
#INFO
FD8S
E 1222927131406
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 55 1 . 20
D1 1 29 163 1 . 20
D2 2 29 271 1 . 20
D3 3 29 379 1 . 20
D4 4 29 487 1 . 20
D5 5 29 595 1 . 20
D6 6 29 703 1 . 20
D7 7 29 811 1 . 20
C 8 29 919 1 . 20
Q0 9 29 1027 1 . 21
Q1 10 29 1117 1 . 21
Q2 11 29 1210 1 . 21
Q3 12 29 1303 1 . 21
Q4 13 29 1396 1 . 21
Q5 14 29 1489 1 . 21
Q6 15 29 1582 1 . 21
Q7 16 29 1675 1 . 21
#SPECIFICATION 
#END
V 000024 54 1765 0 fd8s
12
1
12
00000019
1
./src/FD8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131424 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 161 1222927131421 fd8sb
E FD8SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8SB
V 000036 11 398 1222927131421 fd8sb
#VLB_VERSION 58
#INFO
FD8SB
E 1222927131421
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
C 1 29 164 1 . 20
~std_logic_vector{7~downto~0}~12 2 5 271 1 . 21
~NATURAL~range~7~downto~0~12 3 5 491 1 . 21
D 4 29 685 1 . 21
~std_logic_vector{7~downto~0}~122 5 5 758 1 . 22
~NATURAL~range~7~downto~0~121 6 5 978 1 . 22
Q 7 29 1172 1 . 22
#SPECIFICATION 
#END
V 000025 54 1243 0 fd8sb
12
1
12
00000019
1
./src/FD8SB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131455 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 188 1222927131452 fd8seb
E FD8SEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8SEB
V 000037 11 420 1222927131452 fd8seb
#VLB_VERSION 58
#INFO
FD8SEB
E 1222927131452
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~7~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{7~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~7~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd8seb
12
1
12
00000019
1
./src/FD8SEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131471 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 487 1222927131468 fd8ses
E FD8SES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8SES
V 000037 11 530 1222927131468 fd8ses
#VLB_VERSION 58
#INFO
FD8SES
E 1222927131468
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
D2 3 29 381 1 . 20
D3 4 29 489 1 . 20
D4 5 29 597 1 . 20
D5 6 29 705 1 . 20
D6 7 29 813 1 . 20
D7 8 29 921 1 . 20
CE 9 29 1029 1 . 20
C 10 29 1137 1 . 20
Q0 11 29 1248 1 . 21
Q1 12 29 1341 1 . 21
Q2 13 29 1434 1 . 21
Q3 14 29 1527 1 . 21
Q4 15 29 1620 1 . 21
Q5 16 29 1713 1 . 21
Q6 17 29 1806 1 . 21
Q7 18 29 1899 1 . 21
#SPECIFICATION 
#END
V 000026 54 1989 0 fd8ses
12
1
12
00000019
1
./src/FD8SES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131501 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 187 1222927131498 fd8srb
E FD8SRB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8SRB
V 000037 11 419 1222927131498 fd8srb
#VLB_VERSION 58
#INFO
FD8SRB
E 1222927131498
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
C 1 29 165 1 . 20
R 2 29 273 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 380 1 . 21
~NATURAL~range~7~downto~0~12 4 5 600 1 . 21
D 5 29 794 1 . 21
~std_logic_vector{7~downto~0}~122 6 5 867 1 . 22
~NATURAL~range~7~downto~0~121 7 5 1087 1 . 22
Q 8 29 1281 1 . 22
#SPECIFICATION 
#END
V 000026 54 1352 0 fd8srb
12
1
12
00000019
1
./src/FD8SRB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131518 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 214 1222927131515 fd8sreb
E FD8SREB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X FD8SREB
V 000038 11 441 1222927131515 fd8sreb
#VLB_VERSION 58
#INFO
FD8SREB
E 1222927131515
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
C 1 29 166 1 . 20
CE 2 29 274 1 . 20
R 3 29 382 1 . 20
~std_logic_vector{7~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~7~downto~0~12 5 5 709 1 . 21
D 6 29 903 1 . 21
~std_logic_vector{7~downto~0}~122 7 5 976 1 . 22
~NATURAL~range~7~downto~0~121 8 5 1196 1 . 22
Q 9 29 1390 1 . 22
#SPECIFICATION 
#END
V 000027 54 1461 0 fd8sreb
12
1
12
00000019
1
./src/FD8SREB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131534 behav
0_______
58
behav
0
20
std
.
.
0
0
0
V 000038 11 513 1222927131531 fd8sres
E FD8SRES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8SRES
V 000038 11 552 1222927131531 fd8sres
#VLB_VERSION 58
#INFO
FD8SRES
E 1222927131531
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D0 1 29 166 1 . 20
D1 2 29 274 1 . 20
D2 3 29 382 1 . 20
D3 4 29 490 1 . 20
D4 5 29 598 1 . 20
D5 6 29 706 1 . 20
D6 7 29 814 1 . 20
D7 8 29 922 1 . 20
C 9 29 1030 1 . 20
CE 10 29 1138 1 . 20
R 11 29 1249 1 . 20
Q0 12 29 1360 1 . 21
Q1 13 29 1453 1 . 21
Q2 14 29 1546 1 . 21
Q3 15 29 1639 1 . 21
Q4 16 29 1732 1 . 21
Q5 17 29 1825 1 . 21
Q6 18 29 1918 1 . 21
Q7 19 29 2011 1 . 21
#SPECIFICATION 
#END
V 000027 54 2101 0 fd8sres
12
1
12
00000019
1
./src/FD8SRES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131565 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 486 1222927131562 fd8srs
E FD8SRS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8SRS
V 000037 11 529 1222927131562 fd8srs
#VLB_VERSION 58
#INFO
FD8SRS
E 1222927131562
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
D2 3 29 381 1 . 20
D3 4 29 489 1 . 20
D4 5 29 597 1 . 20
D5 6 29 705 1 . 20
D6 7 29 813 1 . 20
D7 8 29 921 1 . 20
C 9 29 1029 1 . 20
R 10 29 1137 1 . 20
Q0 11 29 1248 1 . 21
Q1 12 29 1341 1 . 21
Q2 13 29 1434 1 . 21
Q3 14 29 1527 1 . 21
Q4 15 29 1620 1 . 21
Q5 16 29 1713 1 . 21
Q6 17 29 1806 1 . 21
Q7 18 29 1899 1 . 21
#SPECIFICATION 
#END
V 000026 54 1989 0 fd8srs
12
1
12
00000019
1
./src/FD8SRS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131580 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000036 11 460 1222927131577 fd8ss
E FD8SS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X FD8SS
V 000036 11 507 1222927131577 fd8ss
#VLB_VERSION 58
#INFO
FD8SS
E 1222927131577
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
D0 1 29 164 1 . 20
D1 2 29 272 1 . 20
D2 3 29 380 1 . 20
D3 4 29 488 1 . 20
D4 5 29 596 1 . 20
D5 6 29 704 1 . 20
D6 7 29 812 1 . 20
D7 8 29 920 1 . 20
C 9 29 1028 1 . 20
Q0 10 29 1136 1 . 21
Q1 11 29 1229 1 . 21
Q2 12 29 1322 1 . 21
Q3 13 29 1415 1 . 21
Q4 14 29 1508 1 . 21
Q5 15 29 1601 1 . 21
Q6 16 29 1694 1 . 21
Q7 17 29 1787 1 . 21
#SPECIFICATION 
#END
V 000025 54 1877 0 fd8ss
12
1
12
00000019
1
./src/FD8SS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1141          1222927131612 behav
16______
58
behav
0
19
std
.
.
1
1
3
Qstate0
1
3
13 ~ ~ 0 0
31
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate1
1
3
13 ~ ~ 1 1
32
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate2
1
3
13 ~ ~ 2 2
33
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate3
1
3
13 ~ ~ 3 3
34
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate4
1
3
13 ~ ~ 4 4
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate5
1
3
13 ~ ~ 5 5
36
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate6
1
3
13 ~ ~ 6 6
37
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate7
1
3
13 ~ ~ 7 7
38
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate8
1
3
13 ~ ~ 8 8
39
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate9
1
3
13 ~ ~ 9 9
40
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate10
1
3
13 ~ ~ 10 10
41
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate11
1
3
13 ~ ~ 11 11
42
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate12
1
3
13 ~ ~ 12 12
43
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate13
1
3
13 ~ ~ 13 13
44
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate14
1
3
13 ~ ~ 14 14
45
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate15
1
3
13 ~ ~ 15 15
46
18
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 139 1222927131609 fd16b
E FD16B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[15:0]
P C _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
X FD16B
V 000036 11 383 1222927131609 fd16b
#VLB_VERSION 58
#INFO
FD16B
E 1222927131609
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~15~downto~0~12 1 5 276 1 . 20
D 2 29 471 1 . 20
C 3 29 545 1 . 21
~std_logic_vector{15~downto~0}~122 4 5 652 1 . 22
~NATURAL~range~15~downto~0~121 5 5 873 1 . 22
Q 6 29 1068 1 . 22
#SPECIFICATION 
#END
V 000025 54 1139 0 fd16b
12
1
12
00000019
1
./src/FD16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131627 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 167 1222927131624 fd16cb
E FD16CB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16CB
V 000037 11 405 1222927131624 fd16cb
#VLB_VERSION 58
#INFO
FD16CB
E 1222927131624
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
CLR 1 29 165 1 . 20
~std_logic_vector{15~downto~0}~12 2 5 272 1 . 21
~NATURAL~range~15~downto~0~12 3 5 493 1 . 21
D 4 29 688 1 . 21
~std_logic_vector{15~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~15~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd16cb
12
1
12
00000019
1
./src/FD16CB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131659 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 194 1222927131656 fd16ceb
E FD16CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16CEB
V 000038 11 427 1222927131656 fd16ceb
#VLB_VERSION 58
#INFO
FD16CEB
E 1222927131656
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 20
CE 1 29 166 1 . 20
CLR 2 29 274 1 . 20
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~15~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{15~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~15~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd16ceb
12
1
12
00000019
1
./src/FD16CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131674 behav
0_______
58
behav
0
35
std
.
.
0
0
0
V 000038 11 863 1222927131671 fd16ces
E FD16CES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16CES
V 000038 11 897 1222927131671 fd16ces
#VLB_VERSION 58
#INFO
FD16CES
E 1222927131671
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 20
D1 1 29 166 1 . 20
D2 2 29 274 1 . 20
D3 3 29 382 1 . 20
D4 4 29 490 1 . 20
D5 5 29 598 1 . 20
D6 6 29 706 1 . 20
D7 7 29 814 1 . 20
D8 8 29 922 1 . 21
D9 9 29 1030 1 . 21
D10 10 29 1138 1 . 21
D11 11 29 1249 1 . 21
D12 12 29 1360 1 . 21
D13 13 29 1471 1 . 21
D14 14 29 1582 1 . 21
D15 15 29 1693 1 . 21
C 16 29 1804 1 . 21
CE 17 29 1915 1 . 21
CLR 18 29 2026 1 . 21
Q0 19 29 2137 1 . 22
Q1 20 29 2230 1 . 22
Q2 21 29 2323 1 . 22
Q3 22 29 2416 1 . 22
Q4 23 29 2509 1 . 22
Q5 24 29 2602 1 . 22
Q6 25 29 2695 1 . 22
Q7 26 29 2788 1 . 22
Q8 27 29 2881 1 . 23
Q9 28 29 2974 1 . 23
Q10 29 29 3067 1 . 23
Q11 30 29 3160 1 . 23
Q12 31 29 3253 1 . 23
Q13 32 29 3346 1 . 23
Q14 33 29 3439 1 . 23
Q15 34 29 3532 1 . 23
#SPECIFICATION 
#END
V 000027 54 3622 0 fd16ces
12
1
12
00000019
1
./src/FD16CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131704 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 195 1222927131701 fd16cpb
E FD16CPB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16CPB
V 000038 11 428 1222927131701 fd16cpb
#VLB_VERSION 58
#INFO
FD16CPB
E 1222927131701
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 20
PRE 1 29 166 1 . 20
CLR 2 29 274 1 . 20
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~15~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{15~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~15~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd16cpb
12
1
12
00000019
1
./src/FD16CPB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131721 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 222 1222927131718 fd16cpeb
E FD16CPEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16CPEB
V 000039 11 450 1222927131718 fd16cpeb
#VLB_VERSION 58
#INFO
FD16CPEB
E 1222927131718
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 59 1 . 20
CE 1 29 167 1 . 20
PRE 2 29 275 1 . 20
CLR 3 29 383 1 . 20
~std_logic_vector{15~downto~0}~12 4 5 490 1 . 21
~NATURAL~range~15~downto~0~12 5 5 711 1 . 21
D 6 29 906 1 . 21
~std_logic_vector{15~downto~0}~122 7 5 979 1 . 22
~NATURAL~range~15~downto~0~121 8 5 1200 1 . 22
Q 9 29 1395 1 . 22
#SPECIFICATION 
#END
V 000028 54 1466 0 fd16cpeb
12
1
12
00000019
1
./src/FD16CPEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131737 behav
0_______
58
behav
0
36
std
.
.
0
0
0
V 000039 11 891 1222927131734 fd16cpes
E FD16CPES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16CPES
V 000039 11 921 1222927131734 fd16cpes
#VLB_VERSION 58
#INFO
FD16CPES
E 1222927131734
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 59 1 . 20
D1 1 29 167 1 . 20
D2 2 29 275 1 . 20
D3 3 29 383 1 . 20
D4 4 29 491 1 . 20
D5 5 29 599 1 . 20
D6 6 29 707 1 . 20
D7 7 29 815 1 . 20
D8 8 29 923 1 . 21
D9 9 29 1031 1 . 21
D10 10 29 1139 1 . 21
D11 11 29 1250 1 . 21
D12 12 29 1361 1 . 21
D13 13 29 1472 1 . 21
D14 14 29 1583 1 . 21
D15 15 29 1694 1 . 21
C 16 29 1805 1 . 22
CE 17 29 1916 1 . 22
PRE 18 29 2027 1 . 22
CLR 19 29 2138 1 . 22
Q0 20 29 2249 1 . 23
Q1 21 29 2342 1 . 23
Q2 22 29 2435 1 . 23
Q3 23 29 2528 1 . 23
Q4 24 29 2621 1 . 23
Q5 25 29 2714 1 . 23
Q6 26 29 2807 1 . 23
Q7 27 29 2900 1 . 23
Q8 28 29 2993 1 . 24
Q9 29 29 3086 1 . 24
Q10 30 29 3179 1 . 24
Q11 31 29 3272 1 . 24
Q12 32 29 3365 1 . 24
Q13 33 29 3458 1 . 24
Q14 34 29 3551 1 . 24
Q15 35 29 3644 1 . 24
#SPECIFICATION 
#END
V 000028 54 3734 0 fd16cpes
12
1
12
00000019
1
./src/FD16CPES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131768 behav
0_______
58
behav
0
35
std
.
.
0
0
0
V 000038 11 864 1222927131765 fd16cps
E FD16CPS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16CPS
V 000038 11 898 1222927131765 fd16cps
#VLB_VERSION 58
#INFO
FD16CPS
E 1222927131765
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 20
D1 1 29 166 1 . 20
D2 2 29 274 1 . 20
D3 3 29 382 1 . 20
D4 4 29 490 1 . 20
D5 5 29 598 1 . 20
D6 6 29 706 1 . 20
D7 7 29 814 1 . 20
D8 8 29 922 1 . 21
D9 9 29 1030 1 . 21
D10 10 29 1138 1 . 21
D11 11 29 1249 1 . 21
D12 12 29 1360 1 . 21
D13 13 29 1471 1 . 21
D14 14 29 1582 1 . 21
D15 15 29 1693 1 . 21
C 16 29 1804 1 . 21
PRE 17 29 1915 1 . 21
CLR 18 29 2026 1 . 21
Q0 19 29 2137 1 . 22
Q1 20 29 2230 1 . 22
Q2 21 29 2323 1 . 22
Q3 22 29 2416 1 . 22
Q4 23 29 2509 1 . 22
Q5 24 29 2602 1 . 22
Q6 25 29 2695 1 . 22
Q7 26 29 2788 1 . 22
Q8 27 29 2881 1 . 23
Q9 28 29 2974 1 . 23
Q10 29 29 3067 1 . 23
Q11 30 29 3160 1 . 23
Q12 31 29 3253 1 . 23
Q13 32 29 3346 1 . 23
Q14 33 29 3439 1 . 23
Q15 34 29 3532 1 . 23
#SPECIFICATION 
#END
V 000027 54 3622 0 fd16cps
12
1
12
00000019
1
./src/FD16CPS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131784 behav
0_______
58
behav
0
34
std
.
.
0
0
0
V 000037 11 836 1222927131781 fd16cs
E FD16CS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16CS
V 000037 11 874 1222927131781 fd16cs
#VLB_VERSION 58
#INFO
FD16CS
E 1222927131781
34
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
D4 4 29 489 1 . 20
D5 5 29 597 1 . 20
D6 6 29 705 1 . 20
D7 7 29 813 1 . 20
D8 8 29 921 1 . 21
D9 9 29 1029 1 . 21
D10 10 29 1137 1 . 21
D11 11 29 1248 1 . 21
D12 12 29 1359 1 . 21
D13 13 29 1470 1 . 21
D14 14 29 1581 1 . 21
D15 15 29 1692 1 . 21
C 16 29 1803 1 . 21
CLR 17 29 1914 1 . 21
Q0 18 29 2025 1 . 22
Q1 19 29 2118 1 . 22
Q2 20 29 2211 1 . 22
Q3 21 29 2304 1 . 22
Q4 22 29 2397 1 . 22
Q5 23 29 2490 1 . 22
Q6 24 29 2583 1 . 22
Q7 25 29 2676 1 . 22
Q8 26 29 2769 1 . 23
Q9 27 29 2862 1 . 23
Q10 28 29 2955 1 . 23
Q11 29 29 3048 1 . 23
Q12 30 29 3141 1 . 23
Q13 31 29 3234 1 . 23
Q14 32 29 3327 1 . 23
Q15 33 29 3420 1 . 23
#SPECIFICATION 
#END
V 000026 54 3510 0 fd16cs
12
1
12
00000019
1
./src/FD16CS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131815 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 166 1222927131812 fd16eb
E FD16EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[15:0]
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
X FD16EB
V 000037 11 404 1222927131812 fd16eb
#VLB_VERSION 58
#INFO
FD16EB
E 1222927131812
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~15~downto~0~12 1 5 277 1 . 20
D 2 29 472 1 . 20
C 3 29 546 1 . 21
CE 4 29 654 1 . 21
~std_logic_vector{15~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~15~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd16eb
12
1
12
00000019
1
./src/FD16EB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131830 behav
0_______
58
behav
0
34
std
.
.
0
0
0
V 000037 11 835 1222927131827 fd16es
E FD16ES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16ES
V 000037 11 873 1222927131827 fd16es
#VLB_VERSION 58
#INFO
FD16ES
E 1222927131827
34
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
D4 4 29 489 1 . 20
D5 5 29 597 1 . 20
D6 6 29 705 1 . 20
D7 7 29 813 1 . 20
D8 8 29 921 1 . 21
D9 9 29 1029 1 . 21
D10 10 29 1137 1 . 21
D11 11 29 1248 1 . 21
D12 12 29 1359 1 . 21
D13 13 29 1470 1 . 21
D14 14 29 1581 1 . 21
D15 15 29 1692 1 . 21
C 16 29 1803 1 . 21
CE 17 29 1914 1 . 21
Q0 18 29 2025 1 . 22
Q1 19 29 2118 1 . 22
Q2 20 29 2211 1 . 22
Q3 21 29 2304 1 . 22
Q4 22 29 2397 1 . 22
Q5 23 29 2490 1 . 22
Q6 24 29 2583 1 . 22
Q7 25 29 2676 1 . 22
Q8 26 29 2769 1 . 23
Q9 27 29 2862 1 . 23
Q10 28 29 2955 1 . 23
Q11 29 29 3048 1 . 23
Q12 30 29 3141 1 . 23
Q13 31 29 3234 1 . 23
Q14 32 29 3327 1 . 23
Q15 33 29 3420 1 . 23
#SPECIFICATION 
#END
V 000026 54 3510 0 fd16es
12
1
12
00000019
1
./src/FD16ES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131862 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 167 1222927131859 fd16pb
E FD16PB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16PB
V 000037 11 405 1222927131859 fd16pb
#VLB_VERSION 58
#INFO
FD16PB
E 1222927131859
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
PRE 1 29 165 1 . 20
~std_logic_vector{15~downto~0}~12 2 5 272 1 . 21
~NATURAL~range~15~downto~0~12 3 5 493 1 . 21
D 4 29 688 1 . 21
~std_logic_vector{15~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~15~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd16pb
12
1
12
00000019
1
./src/FD16PB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131877 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 194 1222927131874 fd16peb
E FD16PEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16PEB
V 000038 11 427 1222927131874 fd16peb
#VLB_VERSION 58
#INFO
FD16PEB
E 1222927131874
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 20
CE 1 29 166 1 . 20
PRE 2 29 274 1 . 20
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~15~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{15~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~15~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd16peb
12
1
12
00000019
1
./src/FD16PEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131909 behav
0_______
58
behav
0
35
std
.
.
0
0
0
V 000038 11 863 1222927131906 fd16pes
E FD16PES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16PES
V 000038 11 897 1222927131906 fd16pes
#VLB_VERSION 58
#INFO
FD16PES
E 1222927131906
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 20
D1 1 29 166 1 . 20
D2 2 29 274 1 . 20
D3 3 29 382 1 . 20
D4 4 29 490 1 . 20
D5 5 29 598 1 . 20
D6 6 29 706 1 . 20
D7 7 29 814 1 . 20
D8 8 29 922 1 . 21
D9 9 29 1030 1 . 21
D10 10 29 1138 1 . 21
D11 11 29 1249 1 . 21
D12 12 29 1360 1 . 21
D13 13 29 1471 1 . 21
D14 14 29 1582 1 . 21
D15 15 29 1693 1 . 21
C 16 29 1804 1 . 21
CE 17 29 1915 1 . 21
PRE 18 29 2026 1 . 21
Q0 19 29 2137 1 . 22
Q1 20 29 2230 1 . 22
Q2 21 29 2323 1 . 22
Q3 22 29 2416 1 . 22
Q4 23 29 2509 1 . 22
Q5 24 29 2602 1 . 22
Q6 25 29 2695 1 . 22
Q7 26 29 2788 1 . 22
Q8 27 29 2881 1 . 23
Q9 28 29 2974 1 . 23
Q10 29 29 3067 1 . 23
Q11 30 29 3160 1 . 23
Q12 31 29 3253 1 . 23
Q13 32 29 3346 1 . 23
Q14 33 29 3439 1 . 23
Q15 34 29 3532 1 . 23
#SPECIFICATION 
#END
V 000027 54 3622 0 fd16pes
12
1
12
00000019
1
./src/FD16PES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927131924 behav
0_______
58
behav
0
34
std
.
.
0
0
0
V 000037 11 836 1222927131921 fd16ps
E FD16PS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16PS
V 000037 11 874 1222927131921 fd16ps
#VLB_VERSION 58
#INFO
FD16PS
E 1222927131921
34
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
D4 4 29 489 1 . 20
D5 5 29 597 1 . 20
D6 6 29 705 1 . 20
D7 7 29 813 1 . 20
D8 8 29 921 1 . 21
D9 9 29 1029 1 . 21
D10 10 29 1137 1 . 21
D11 11 29 1248 1 . 21
D12 12 29 1359 1 . 21
D13 13 29 1470 1 . 21
D14 14 29 1581 1 . 21
D15 15 29 1692 1 . 21
C 16 29 1803 1 . 21
PRE 17 29 1914 1 . 21
Q0 18 29 2025 1 . 22
Q1 19 29 2118 1 . 22
Q2 20 29 2211 1 . 22
Q3 21 29 2304 1 . 22
Q4 22 29 2397 1 . 22
Q5 23 29 2490 1 . 22
Q6 24 29 2583 1 . 22
Q7 25 29 2676 1 . 22
Q8 26 29 2769 1 . 23
Q9 27 29 2862 1 . 23
Q10 28 29 2955 1 . 23
Q11 29 29 3048 1 . 23
Q12 30 29 3141 1 . 23
Q13 31 29 3234 1 . 23
Q14 32 29 3327 1 . 23
Q15 33 29 3420 1 . 23
#SPECIFICATION 
#END
V 000026 54 3510 0 fd16ps
12
1
12
00000019
1
./src/FD16PS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927131954 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 165 1222927131951 fd16rb
E FD16RB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16RB
V 000037 11 403 1222927131951 fd16rb
#VLB_VERSION 58
#INFO
FD16RB
E 1222927131951
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
R 1 29 165 1 . 20
~std_logic_vector{15~downto~0}~12 2 5 272 1 . 21
~NATURAL~range~15~downto~0~12 3 5 493 1 . 21
D 4 29 688 1 . 21
~std_logic_vector{15~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~15~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd16rb
12
1
12
00000019
1
./src/FD16RB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927131971 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 192 1222927131968 fd16reb
E FD16REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16REB
V 000038 11 425 1222927131968 fd16reb
#VLB_VERSION 58
#INFO
FD16REB
E 1222927131968
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 20
C 1 29 166 1 . 20
R 2 29 274 1 . 20
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~15~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{15~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~15~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd16reb
12
1
12
00000019
1
./src/FD16REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927131987 behav
0_______
58
behav
0
35
std
.
.
0
0
0
V 000038 11 861 1222927131984 fd16res
E FD16RES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16RES
V 000038 11 895 1222927131984 fd16res
#VLB_VERSION 58
#INFO
FD16RES
E 1222927131984
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 20
D1 1 29 166 1 . 20
D2 2 29 274 1 . 20
D3 3 29 382 1 . 20
D4 4 29 490 1 . 20
D5 5 29 598 1 . 20
D6 6 29 706 1 . 20
D7 7 29 814 1 . 20
D8 8 29 922 1 . 20
D9 9 29 1030 1 . 21
D10 10 29 1138 1 . 21
D11 11 29 1249 1 . 21
D12 12 29 1360 1 . 21
D13 13 29 1471 1 . 21
D14 14 29 1582 1 . 21
D15 15 29 1693 1 . 21
CE 16 29 1804 1 . 21
C 17 29 1915 1 . 21
R 18 29 2026 1 . 21
Q0 19 29 2137 1 . 22
Q1 20 29 2230 1 . 22
Q2 21 29 2323 1 . 22
Q3 22 29 2416 1 . 22
Q4 23 29 2509 1 . 22
Q5 24 29 2602 1 . 22
Q6 25 29 2695 1 . 22
Q7 26 29 2788 1 . 22
Q8 27 29 2881 1 . 23
Q9 28 29 2974 1 . 23
Q10 29 29 3067 1 . 23
Q11 30 29 3160 1 . 23
Q12 31 29 3253 1 . 23
Q13 32 29 3346 1 . 23
Q14 33 29 3439 1 . 23
Q15 34 29 3532 1 . 23
#SPECIFICATION 
#END
V 000027 54 3622 0 fd16res
12
1
12
00000019
1
./src/FD16RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927132018 behav
0_______
58
behav
0
34
std
.
.
0
0
0
V 000037 11 834 1222927132015 fd16rs
E FD16RS VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16RS
V 000037 11 872 1222927132015 fd16rs
#VLB_VERSION 58
#INFO
FD16RS
E 1222927132015
34
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 20
D1 1 29 165 1 . 20
D2 2 29 273 1 . 20
D3 3 29 381 1 . 20
D4 4 29 489 1 . 20
D5 5 29 597 1 . 20
D6 6 29 705 1 . 20
D7 7 29 813 1 . 20
D8 8 29 921 1 . 20
D9 9 29 1029 1 . 21
D10 10 29 1137 1 . 21
D11 11 29 1248 1 . 21
D12 12 29 1359 1 . 21
D13 13 29 1470 1 . 21
D14 14 29 1581 1 . 21
D15 15 29 1692 1 . 21
C 16 29 1803 1 . 21
R 17 29 1914 1 . 21
Q0 18 29 2025 1 . 22
Q1 19 29 2118 1 . 22
Q2 20 29 2211 1 . 22
Q3 21 29 2304 1 . 22
Q4 22 29 2397 1 . 22
Q5 23 29 2490 1 . 22
Q6 24 29 2583 1 . 22
Q7 25 29 2676 1 . 22
Q8 26 29 2769 1 . 23
Q9 27 29 2862 1 . 23
Q10 28 29 2955 1 . 23
Q11 29 29 3048 1 . 23
Q12 30 29 3141 1 . 23
Q13 31 29 3234 1 . 23
Q14 32 29 3327 1 . 23
Q15 33 29 3420 1 . 23
#SPECIFICATION 
#END
V 000026 54 3510 0 fd16rs
12
1
12
00000019
1
./src/FD16RS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132034 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 191 1222927132031 fd16rsb
E FD16RSB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16RSB
V 000038 11 424 1222927132031 fd16rsb
#VLB_VERSION 58
#INFO
FD16RSB
E 1222927132031
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
C 1 29 166 1 . 20
R 2 29 274 1 . 20
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~15~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{15~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~15~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd16rsb
12
1
12
00000019
1
./src/FD16RSB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132065 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 218 1222927132062 fd16rseb
E FD16RSEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16RSEB
V 000039 11 446 1222927132062 fd16rseb
#VLB_VERSION 58
#INFO
FD16RSEB
E 1222927132062
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 59 1 . 20
CE 1 29 167 1 . 20
C 2 29 275 1 . 20
R 3 29 383 1 . 20
~std_logic_vector{15~downto~0}~12 4 5 490 1 . 21
~NATURAL~range~15~downto~0~12 5 5 711 1 . 21
D 6 29 906 1 . 21
~std_logic_vector{15~downto~0}~122 7 5 979 1 . 22
~NATURAL~range~15~downto~0~121 8 5 1200 1 . 22
Q 9 29 1395 1 . 22
#SPECIFICATION 
#END
V 000028 54 1466 0 fd16rseb
12
1
12
00000019
1
./src/FD16RSEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927132080 behav
0_______
58
behav
0
36
std
.
.
0
0
0
V 000039 11 887 1222927132077 fd16rses
E FD16RSES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16RSES
V 000039 11 917 1222927132077 fd16rses
#VLB_VERSION 58
#INFO
FD16RSES
E 1222927132077
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 59 1 . 20
D0 1 29 167 1 . 20
D1 2 29 275 1 . 20
D2 3 29 383 1 . 20
D3 4 29 491 1 . 20
D4 5 29 599 1 . 20
D5 6 29 707 1 . 20
D6 7 29 815 1 . 20
D7 8 29 923 1 . 20
D8 9 29 1031 1 . 21
D9 10 29 1139 1 . 21
D10 11 29 1250 1 . 21
D11 12 29 1361 1 . 21
D12 13 29 1472 1 . 21
D13 14 29 1583 1 . 21
D14 15 29 1694 1 . 21
D15 16 29 1805 1 . 21
CE 17 29 1916 1 . 21
C 18 29 2027 1 . 21
R 19 29 2138 1 . 21
Q0 20 29 2249 1 . 22
Q1 21 29 2342 1 . 22
Q2 22 29 2435 1 . 22
Q3 23 29 2528 1 . 22
Q4 24 29 2621 1 . 22
Q5 25 29 2714 1 . 22
Q6 26 29 2807 1 . 22
Q7 27 29 2900 1 . 22
Q8 28 29 2993 1 . 22
Q9 29 29 3086 1 . 22
Q10 30 29 3179 1 . 22
Q11 31 29 3272 1 . 22
Q12 32 29 3365 1 . 22
Q13 33 29 3458 1 . 23
Q14 34 29 3551 1 . 23
Q15 35 29 3644 1 . 23
#SPECIFICATION 
#END
V 000028 54 3734 0 fd16rses
12
1
12
00000019
1
./src/FD16RSES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927132112 behav
0_______
58
behav
0
35
std
.
.
0
0
0
V 000038 11 860 1222927132109 fd16rss
E FD16RSS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16RSS
V 000038 11 894 1222927132109 fd16rss
#VLB_VERSION 58
#INFO
FD16RSS
E 1222927132109
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D0 1 29 166 1 . 20
D1 2 29 274 1 . 20
D2 3 29 382 1 . 20
D3 4 29 490 1 . 20
D4 5 29 598 1 . 20
D5 6 29 706 1 . 20
D6 7 29 814 1 . 20
D7 8 29 922 1 . 20
D8 9 29 1030 1 . 21
D9 10 29 1138 1 . 21
D10 11 29 1249 1 . 21
D11 12 29 1360 1 . 21
D12 13 29 1471 1 . 21
D13 14 29 1582 1 . 21
D14 15 29 1693 1 . 21
D15 16 29 1804 1 . 21
C 17 29 1915 1 . 21
R 18 29 2026 1 . 21
Q0 19 29 2137 1 . 22
Q1 20 29 2230 1 . 22
Q2 21 29 2323 1 . 22
Q3 22 29 2416 1 . 22
Q4 23 29 2509 1 . 22
Q5 24 29 2602 1 . 22
Q6 25 29 2695 1 . 22
Q7 26 29 2788 1 . 22
Q8 27 29 2881 1 . 22
Q9 28 29 2974 1 . 22
Q10 29 29 3067 1 . 22
Q11 30 29 3160 1 . 22
Q12 31 29 3253 1 . 22
Q13 32 29 3346 1 . 23
Q14 33 29 3439 1 . 23
Q15 34 29 3532 1 . 23
#SPECIFICATION 
#END
V 000027 54 3622 0 fd16rss
12
1
12
00000019
1
./src/FD16RSS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 1148          1222927132127 behav
16______
58
behav
0
49
std
.
.
1
1
3
Qstate0
1
3
13 ~ ~ 0 0
32
33
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate1
1
3
13 ~ ~ 1 1
33
34
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate2
1
3
13 ~ ~ 2 2
34
35
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate3
1
3
13 ~ ~ 3 3
35
36
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate4
1
3
13 ~ ~ 4 4
36
37
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate5
1
3
13 ~ ~ 5 5
37
38
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate6
1
3
13 ~ ~ 6 6
38
39
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate7
1
3
13 ~ ~ 7 7
39
40
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate8
1
3
13 ~ ~ 8 8
40
41
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate9
1
3
13 ~ ~ 9 9
41
42
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate10
1
3
13 ~ ~ 10 10
42
43
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate11
1
3
13 ~ ~ 11 11
43
44
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate12
1
3
13 ~ ~ 12 12
44
45
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate13
1
3
13 ~ ~ 13 13
45
46
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate14
1
3
13 ~ ~ 14 14
46
47
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate15
1
3
13 ~ ~ 15 15
47
48
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 808 1222927132124 fd16s
E FD16S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16S
V 000036 11 850 1222927132124 fd16s
#VLB_VERSION 58
#INFO
FD16S
E 1222927132124
33
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 56 1 . 20
D1 1 29 164 1 . 20
D2 2 29 272 1 . 20
D3 3 29 380 1 . 20
D4 4 29 488 1 . 20
D5 5 29 596 1 . 20
D6 6 29 704 1 . 20
D7 7 29 812 1 . 20
D8 8 29 920 1 . 21
D9 9 29 1028 1 . 21
D10 10 29 1136 1 . 21
D11 11 29 1247 1 . 21
D12 12 29 1358 1 . 21
D13 13 29 1469 1 . 21
D14 14 29 1580 1 . 21
D15 15 29 1691 1 . 21
C 16 29 1802 1 . 21
Q0 17 29 1913 1 . 22
Q1 18 29 2006 1 . 22
Q2 19 29 2099 1 . 22
Q3 20 29 2192 1 . 22
Q4 21 29 2285 1 . 22
Q5 22 29 2378 1 . 22
Q6 23 29 2471 1 . 22
Q7 24 29 2564 1 . 22
Q8 25 29 2657 1 . 23
Q9 26 29 2750 1 . 23
Q10 27 29 2843 1 . 23
Q11 28 29 2936 1 . 23
Q12 29 29 3029 1 . 23
Q13 30 29 3122 1 . 23
Q14 31 29 3215 1 . 23
Q15 32 29 3308 1 . 23
#SPECIFICATION 
#END
V 000025 54 3398 0 fd16s
12
1
12
00000019
1
./src/FD16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132159 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 165 1222927132156 fd16sb
E FD16SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16SB
V 000037 11 403 1222927132156 fd16sb
#VLB_VERSION 58
#INFO
FD16SB
E 1222927132156
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
C 1 29 165 1 . 20
~std_logic_vector{15~downto~0}~12 2 5 272 1 . 21
~NATURAL~range~15~downto~0~12 3 5 493 1 . 21
D 4 29 688 1 . 21
~std_logic_vector{15~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~15~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd16sb
12
1
12
00000019
1
./src/FD16SB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132174 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 192 1222927132171 fd16seb
E FD16SEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16SEB
V 000038 11 425 1222927132171 fd16seb
#VLB_VERSION 58
#INFO
FD16SEB
E 1222927132171
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~15~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{15~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~15~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd16seb
12
1
12
00000019
1
./src/FD16SEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927132204 behav
0_______
58
behav
0
35
std
.
.
0
0
0
V 000038 11 861 1222927132201 fd16ses
E FD16SES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16SES
V 000038 11 895 1222927132201 fd16ses
#VLB_VERSION 58
#INFO
FD16SES
E 1222927132201
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D0 1 29 166 1 . 20
D1 2 29 274 1 . 20
D2 3 29 382 1 . 20
D3 4 29 490 1 . 20
D4 5 29 598 1 . 20
D5 6 29 706 1 . 20
D6 7 29 814 1 . 20
D7 8 29 922 1 . 20
D8 9 29 1030 1 . 21
D9 10 29 1138 1 . 21
D10 11 29 1249 1 . 21
D11 12 29 1360 1 . 21
D12 13 29 1471 1 . 21
D13 14 29 1582 1 . 21
D14 15 29 1693 1 . 21
D15 16 29 1804 1 . 21
CE 17 29 1915 1 . 21
C 18 29 2026 1 . 21
Q0 19 29 2137 1 . 22
Q1 20 29 2230 1 . 22
Q2 21 29 2323 1 . 22
Q3 22 29 2416 1 . 22
Q4 23 29 2509 1 . 22
Q5 24 29 2602 1 . 22
Q6 25 29 2695 1 . 22
Q7 26 29 2788 1 . 22
Q8 27 29 2881 1 . 23
Q9 28 29 2974 1 . 23
Q10 29 29 3067 1 . 23
Q11 30 29 3160 1 . 23
Q12 31 29 3253 1 . 23
Q13 32 29 3346 1 . 23
Q14 33 29 3439 1 . 23
Q15 34 29 3532 1 . 23
#SPECIFICATION 
#END
V 000027 54 3622 0 fd16ses
12
1
12
00000019
1
./src/FD16SES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132221 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 191 1222927132218 fd16srb
E FD16SRB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16SRB
V 000038 11 424 1222927132218 fd16srb
#VLB_VERSION 58
#INFO
FD16SRB
E 1222927132218
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
C 1 29 166 1 . 20
R 2 29 274 1 . 20
~std_logic_vector{15~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~15~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{15~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~15~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd16srb
12
1
12
00000019
1
./src/FD16SRB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132250 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 218 1222927132234 fd16sreb
E FD16SREB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P Q _out std_logic_vector[15:0]
X FD16SREB
V 000039 11 446 1222927132234 fd16sreb
#VLB_VERSION 58
#INFO
FD16SREB
E 1222927132234
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 59 1 . 20
C 1 29 167 1 . 20
CE 2 29 275 1 . 20
R 3 29 383 1 . 20
~std_logic_vector{15~downto~0}~12 4 5 490 1 . 21
~NATURAL~range~15~downto~0~12 5 5 711 1 . 21
D 6 29 906 1 . 21
~std_logic_vector{15~downto~0}~122 7 5 979 1 . 22
~NATURAL~range~15~downto~0~121 8 5 1200 1 . 22
Q 9 29 1395 1 . 22
#SPECIFICATION 
#END
V 000028 54 1466 0 fd16sreb
12
1
12
00000019
1
./src/FD16SREB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927132268 behav
0_______
58
behav
0
36
std
.
.
0
0
0
V 000039 11 887 1222927132265 fd16sres
E FD16SRES VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16SRES
V 000039 11 917 1222927132265 fd16sres
#VLB_VERSION 58
#INFO
FD16SRES
E 1222927132265
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 59 1 . 20
D0 1 29 167 1 . 20
D1 2 29 275 1 . 20
D2 3 29 383 1 . 20
D3 4 29 491 1 . 20
D4 5 29 599 1 . 20
D5 6 29 707 1 . 20
D6 7 29 815 1 . 20
D7 8 29 923 1 . 20
D8 9 29 1031 1 . 21
D9 10 29 1139 1 . 21
D10 11 29 1250 1 . 21
D11 12 29 1361 1 . 21
D12 13 29 1472 1 . 21
D13 14 29 1583 1 . 21
D14 15 29 1694 1 . 21
D15 16 29 1805 1 . 21
C 17 29 1916 1 . 21
CE 18 29 2027 1 . 21
R 19 29 2138 1 . 21
Q0 20 29 2249 1 . 22
Q1 21 29 2342 1 . 22
Q2 22 29 2435 1 . 22
Q3 23 29 2528 1 . 22
Q4 24 29 2621 1 . 22
Q5 25 29 2714 1 . 22
Q6 26 29 2807 1 . 22
Q7 27 29 2900 1 . 22
Q8 28 29 2993 1 . 23
Q9 29 29 3086 1 . 23
Q10 30 29 3179 1 . 23
Q11 31 29 3272 1 . 23
Q12 32 29 3365 1 . 23
Q13 33 29 3458 1 . 23
Q14 34 29 3551 1 . 23
Q15 35 29 3644 1 . 23
#SPECIFICATION 
#END
V 000028 54 3734 0 fd16sres
12
1
12
00000019
1
./src/FD16SRES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927132297 behav
0_______
58
behav
0
35
std
.
.
0
0
0
V 000038 11 860 1222927132281 fd16srs
E FD16SRS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16SRS
V 000038 11 894 1222927132281 fd16srs
#VLB_VERSION 58
#INFO
FD16SRS
E 1222927132281
35
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D0 1 29 166 1 . 20
D1 2 29 274 1 . 20
D2 3 29 382 1 . 20
D3 4 29 490 1 . 20
D4 5 29 598 1 . 20
D5 6 29 706 1 . 20
D6 7 29 814 1 . 20
D7 8 29 922 1 . 20
D8 9 29 1030 1 . 21
D9 10 29 1138 1 . 21
D10 11 29 1249 1 . 21
D11 12 29 1360 1 . 21
D12 13 29 1471 1 . 21
D13 14 29 1582 1 . 21
D14 15 29 1693 1 . 21
D15 16 29 1804 1 . 21
C 17 29 1915 1 . 21
R 18 29 2026 1 . 21
Q0 19 29 2137 1 . 22
Q1 20 29 2230 1 . 22
Q2 21 29 2323 1 . 22
Q3 22 29 2416 1 . 22
Q4 23 29 2509 1 . 22
Q5 24 29 2602 1 . 22
Q6 25 29 2695 1 . 22
Q7 26 29 2788 1 . 22
Q8 27 29 2881 1 . 23
Q9 28 29 2974 1 . 23
Q10 29 29 3067 1 . 23
Q11 30 29 3160 1 . 23
Q12 31 29 3253 1 . 23
Q13 32 29 3346 1 . 23
Q14 33 29 3439 1 . 23
Q15 34 29 3532 1 . 23
#SPECIFICATION 
#END
V 000027 54 3622 0 fd16srs
12
1
12
00000019
1
./src/FD16SRS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927132315 behav
0_______
58
behav
0
34
std
.
.
0
0
0
V 000037 11 834 1222927132312 fd16ss
E FD16SS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P C _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X FD16SS
V 000037 11 872 1222927132312 fd16ss
#VLB_VERSION 58
#INFO
FD16SS
E 1222927132312
34
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D0 1 29 165 1 . 20
D1 2 29 273 1 . 20
D2 3 29 381 1 . 20
D3 4 29 489 1 . 20
D4 5 29 597 1 . 20
D5 6 29 705 1 . 20
D6 7 29 813 1 . 20
D7 8 29 921 1 . 20
D8 9 29 1029 1 . 21
D9 10 29 1137 1 . 21
D10 11 29 1248 1 . 21
D11 12 29 1359 1 . 21
D12 13 29 1470 1 . 21
D13 14 29 1581 1 . 21
D14 15 29 1692 1 . 21
D15 16 29 1803 1 . 21
C 17 29 1914 1 . 21
Q0 18 29 2025 1 . 22
Q1 19 29 2118 1 . 22
Q2 20 29 2211 1 . 22
Q3 21 29 2304 1 . 22
Q4 22 29 2397 1 . 22
Q5 23 29 2490 1 . 22
Q6 24 29 2583 1 . 22
Q7 25 29 2676 1 . 22
Q8 26 29 2769 1 . 23
Q9 27 29 2862 1 . 23
Q10 28 29 2955 1 . 23
Q11 29 29 3048 1 . 23
Q12 30 29 3141 1 . 23
Q13 31 29 3234 1 . 23
Q14 32 29 3327 1 . 23
Q15 33 29 3420 1 . 23
#SPECIFICATION 
#END
V 000026 54 3510 0 fd16ss
12
1
12
00000019
1
./src/FD16SS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 2277          1222927132344 behav
32______
58
behav
0
35
std
.
.
1
1
3
Qstate0
1
3
13 ~ ~ 0 0
31
3
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate1
1
3
13 ~ ~ 1 1
32
4
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate2
1
3
13 ~ ~ 2 2
33
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate3
1
3
13 ~ ~ 3 3
34
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate4
1
3
13 ~ ~ 4 4
35
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate5
1
3
13 ~ ~ 5 5
36
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate6
1
3
13 ~ ~ 6 6
37
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate7
1
3
13 ~ ~ 7 7
38
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate8
1
3
13 ~ ~ 8 8
39
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate9
1
3
13 ~ ~ 9 9
40
12
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate10
1
3
13 ~ ~ 10 10
41
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate11
1
3
13 ~ ~ 11 11
42
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate12
1
3
13 ~ ~ 12 12
43
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate13
1
3
13 ~ ~ 13 13
44
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate14
1
3
13 ~ ~ 14 14
45
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate15
1
3
13 ~ ~ 15 15
46
18
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate16
1
3
13 ~ ~ 16 16
47
19
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate17
1
3
13 ~ ~ 17 17
48
20
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate18
1
3
13 ~ ~ 18 18
49
21
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate19
1
3
13 ~ ~ 19 19
50
22
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate20
1
3
13 ~ ~ 20 20
51
23
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate21
1
3
13 ~ ~ 21 21
52
24
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate22
1
3
13 ~ ~ 22 22
53
25
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate23
1
3
13 ~ ~ 23 23
54
26
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate24
1
3
13 ~ ~ 24 24
55
27
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate25
1
3
13 ~ ~ 25 25
56
28
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate26
1
3
13 ~ ~ 26 26
57
29
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate27
1
3
13 ~ ~ 27 27
58
30
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate28
1
3
13 ~ ~ 28 28
59
31
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate29
1
3
13 ~ ~ 29 29
60
32
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate30
1
3
13 ~ ~ 30 30
61
33
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Qstate31
1
3
13 ~ ~ 31 31
62
34
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 139 1222927132327 fd32b
E FD32B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[31:0]
P C _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
X FD32B
V 000036 11 383 1222927132327 fd32b
#VLB_VERSION 58
#INFO
FD32B
E 1222927132327
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~31~downto~0~12 1 5 276 1 . 20
D 2 29 471 1 . 20
C 3 29 545 1 . 21
~std_logic_vector{31~downto~0}~122 4 5 652 1 . 22
~NATURAL~range~31~downto~0~121 5 5 873 1 . 22
Q 6 29 1068 1 . 22
#SPECIFICATION 
#END
V 000025 54 1139 0 fd32b
12
1
12
00000019
1
./src/FD32B.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132362 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 167 1222927132359 fd32cb
E FD32CB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32CB
V 000037 11 405 1222927132359 fd32cb
#VLB_VERSION 58
#INFO
FD32CB
E 1222927132359
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
CLR 1 29 165 1 . 20
~std_logic_vector{31~downto~0}~12 2 5 272 1 . 21
~NATURAL~range~31~downto~0~12 3 5 493 1 . 21
D 4 29 688 1 . 21
~std_logic_vector{31~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~31~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd32cb
12
1
12
00000019
1
./src/FD32CB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132392 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 194 1222927132389 fd32ceb
E FD32CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32CEB
V 000038 11 427 1222927132389 fd32ceb
#VLB_VERSION 58
#INFO
FD32CEB
E 1222927132389
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 20
CE 1 29 166 1 . 20
CLR 2 29 274 1 . 20
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~31~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{31~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~31~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd32ceb
12
1
12
00000019
1
./src/FD32CEB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132409 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 195 1222927132406 fd32cpb
E FD32CPB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32CPB
V 000038 11 428 1222927132406 fd32cpb
#VLB_VERSION 58
#INFO
FD32CPB
E 1222927132406
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 20
PRE 1 29 166 1 . 20
CLR 2 29 274 1 . 20
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~31~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{31~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~31~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd32cpb
12
0
12
00000019
1
./src/FD32CPB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132438 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 222 1222927132421 fd32cpeb
E FD32CPEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32CPEB
V 000039 11 450 1222927132421 fd32cpeb
#VLB_VERSION 58
#INFO
FD32CPEB
E 1222927132421
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 59 1 . 20
CE 1 29 167 1 . 20
PRE 2 29 275 1 . 20
CLR 3 29 383 1 . 20
~std_logic_vector{31~downto~0}~12 4 5 490 1 . 21
~NATURAL~range~31~downto~0~12 5 5 711 1 . 21
D 6 29 906 1 . 21
~std_logic_vector{31~downto~0}~122 7 5 979 1 . 22
~NATURAL~range~31~downto~0~121 8 5 1200 1 . 22
Q 9 29 1395 1 . 22
#SPECIFICATION 
#END
V 000028 54 1466 0 fd32cpeb
12
1
12
00000019
1
./src/FD32CPEB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132455 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 166 1222927132452 fd32eb
E FD32EB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[31:0]
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
X FD32EB
V 000037 11 404 1222927132452 fd32eb
#VLB_VERSION 58
#INFO
FD32EB
E 1222927132452
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~31~downto~0~12 1 5 277 1 . 20
D 2 29 472 1 . 20
C 3 29 546 1 . 21
CE 4 29 654 1 . 21
~std_logic_vector{31~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~31~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd32eb
12
1
12
00000019
1
./src/FD32EB.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132471 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 167 1222927132468 fd32pb
E FD32PB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32PB
V 000037 11 405 1222927132468 fd32pb
#VLB_VERSION 58
#INFO
FD32PB
E 1222927132468
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
PRE 1 29 165 1 . 20
~std_logic_vector{31~downto~0}~12 2 5 272 1 . 21
~NATURAL~range~31~downto~0~12 3 5 493 1 . 21
D 4 29 688 1 . 21
~std_logic_vector{31~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~31~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd32pb
12
1
12
00000019
1
./src/FD32PB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132502 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 194 1222927132499 fd32peb
E FD32PEB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32PEB
V 000038 11 427 1222927132499 fd32peb
#VLB_VERSION 58
#INFO
FD32PEB
E 1222927132499
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 20
CE 1 29 166 1 . 20
PRE 2 29 274 1 . 20
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~31~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{31~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~31~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd32peb
12
1
12
00000019
1
./src/FD32PEB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132518 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 165 1222927132515 fd32rb
E FD32RB VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32RB
V 000037 11 403 1222927132515 fd32rb
#VLB_VERSION 58
#INFO
FD32RB
E 1222927132515
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 57 1 . 20
R 1 29 165 1 . 20
~std_logic_vector{31~downto~0}~12 2 5 272 1 . 21
~NATURAL~range~31~downto~0~12 3 5 493 1 . 21
D 4 29 688 1 . 21
~std_logic_vector{31~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~31~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd32rb
12
1
12
00000019
1
./src/FD32RB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132548 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 192 1222927132545 fd32reb
E FD32REB VHDL
L IEEE;
U ieee.std_logic_1164;
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32REB
V 000038 11 425 1222927132545 fd32reb
#VLB_VERSION 58
#INFO
FD32REB
E 1222927132545
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CE 0 29 58 1 . 20
C 1 29 166 1 . 20
R 2 29 274 1 . 20
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~31~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{31~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~31~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd32reb
12
1
12
00000019
1
./src/FD32REB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132565 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 191 1222927132562 fd32rsb
E FD32RSB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32RSB
V 000038 11 424 1222927132562 fd32rsb
#VLB_VERSION 58
#INFO
FD32RSB
E 1222927132562
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
C 1 29 166 1 . 20
R 2 29 274 1 . 20
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~31~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{31~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~31~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd32rsb
12
1
12
00000019
1
./src/FD32RSB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132594 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 218 1222927132577 fd32rseb
E FD32RSEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32RSEB
V 000039 11 446 1222927132577 fd32rseb
#VLB_VERSION 58
#INFO
FD32RSEB
E 1222927132577
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 59 1 . 20
CE 1 29 167 1 . 20
C 2 29 275 1 . 20
R 3 29 383 1 . 20
~std_logic_vector{31~downto~0}~12 4 5 490 1 . 21
~NATURAL~range~31~downto~0~12 5 5 711 1 . 21
D 6 29 906 1 . 21
~std_logic_vector{31~downto~0}~122 7 5 979 1 . 22
~NATURAL~range~31~downto~0~121 8 5 1200 1 . 22
Q 9 29 1395 1 . 22
#SPECIFICATION 
#END
V 000028 54 1466 0 fd32rseb
12
1
12
00000019
1
./src/FD32RSEB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132612 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 165 1222927132609 fd32sb
E FD32SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32SB
V 000037 11 403 1222927132609 fd32sb
#VLB_VERSION 58
#INFO
FD32SB
E 1222927132609
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
C 1 29 165 1 . 20
~std_logic_vector{31~downto~0}~12 2 5 272 1 . 21
~NATURAL~range~31~downto~0~12 3 5 493 1 . 21
D 4 29 688 1 . 21
~std_logic_vector{31~downto~0}~122 5 5 761 1 . 22
~NATURAL~range~31~downto~0~121 6 5 982 1 . 22
Q 7 29 1177 1 . 22
#SPECIFICATION 
#END
V 000026 54 1248 0 fd32sb
12
1
12
00000019
1
./src/FD32SB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132627 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 192 1222927132624 fd32seb
E FD32SEB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32SEB
V 000038 11 425 1222927132624 fd32seb
#VLB_VERSION 58
#INFO
FD32SEB
E 1222927132624
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~31~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{31~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~31~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd32seb
12
1
12
00000019
1
./src/FD32SEB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132659 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 191 1222927132656 fd32srb
E FD32SRB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32SRB
V 000038 11 424 1222927132656 fd32srb
#VLB_VERSION 58
#INFO
FD32SRB
E 1222927132656
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
C 1 29 166 1 . 20
R 2 29 274 1 . 20
~std_logic_vector{31~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~31~downto~0~12 4 5 602 1 . 21
D 5 29 797 1 . 21
~std_logic_vector{31~downto~0}~122 6 5 870 1 . 22
~NATURAL~range~31~downto~0~121 7 5 1091 1 . 22
Q 8 29 1286 1 . 22
#SPECIFICATION 
#END
V 000027 54 1357 0 fd32srb
12
1
12
00000019
1
./src/FD32SRB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927132674 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 218 1222927132671 fd32sreb
E FD32SREB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[31:0]
P Q _out std_logic_vector[31:0]
X FD32SREB
V 000039 11 446 1222927132671 fd32sreb
#VLB_VERSION 58
#INFO
FD32SREB
E 1222927132671
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 59 1 . 20
C 1 29 167 1 . 20
CE 2 29 275 1 . 20
R 3 29 383 1 . 20
~std_logic_vector{31~downto~0}~12 4 5 490 1 . 21
~NATURAL~range~31~downto~0~12 5 5 711 1 . 21
D 6 29 906 1 . 21
~std_logic_vector{31~downto~0}~122 7 5 979 1 . 22
~NATURAL~range~31~downto~0~121 8 5 1200 1 . 22
Q 9 29 1395 1 . 22
#SPECIFICATION 
#END
V 000028 54 1466 0 fd32sreb
12
1
12
00000019
1
./src/FD32SREB.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 107           1222927132704 behav
1_______
58
behav
0
4
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
31
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000033 11 113 1222927132701 fd
E FD VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P Q _out std_logic
X FD
V 000033 11 185 1222927132701 fd
#VLB_VERSION 58
#INFO
FD
E 1222927132701
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 53 1 . 20
C 1 29 161 1 . 20
Q 2 29 269 1 . 21
#SPECIFICATION 
#END
V 000021 54 356 0 fd
12
1
12
00000019
1
./src/FD.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927132721 behav
1_______
58
behav
0
4
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
31
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 117 1222927132718 fd_1
E FD_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P Q _out std_logic
X FD_1
V 000035 11 187 1222927132718 fd_1
#VLB_VERSION 58
#INFO
FD_1
E 1222927132718
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 55 1 . 20
C 1 29 163 1 . 20
Q 2 29 271 1 . 21
#SPECIFICATION 
#END
V 000023 54 358 0 fd_1
12
1
12
00000019
1
./src/FD_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132750 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000034 11 141 1222927132734 fdc
E FDC VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FDC
V 000034 11 207 1222927132734 fdc
#VLB_VERSION 58
#INFO
FDC
E 1222927132734
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 54 1 . 20
C 1 29 162 1 . 20
CLR 2 29 270 1 . 20
Q 3 29 378 1 . 21
#SPECIFICATION 
#END
V 000022 54 465 0 fdc
12
1
12
00000019
1
./src/FDC.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132768 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 145 1222927132765 fdc_1
E FDC_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FDC_1
V 000036 11 209 1222927132765 fdc_1
#VLB_VERSION 58
#INFO
FDC_1
E 1222927132765
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
C 1 29 164 1 . 20
CLR 2 29 272 1 . 20
Q 3 29 380 1 . 21
#SPECIFICATION 
#END
V 000024 54 467 0 fdc_1
12
1
12
00000019
1
./src/FDC_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132784 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000035 11 168 1222927132781 fdce
E FDCE VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FDCE
V 000035 11 228 1222927132781 fdce
#VLB_VERSION 58
#INFO
FDCE
E 1222927132781
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 55 1 . 20
C 1 29 163 1 . 20
CE 2 29 271 1 . 20
CLR 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 fdce
12
1
12
00000019
1
./src/FDCE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132815 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 172 1222927132812 fdce_1
E FDCE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FDCE_1
V 000037 11 230 1222927132812 fdce_1
#VLB_VERSION 58
#INFO
FDCE_1
E 1222927132812
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 57 1 . 20
C 1 29 165 1 . 20
CE 2 29 273 1 . 20
CLR 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 fdce_1
12
1
12
00000019
1
./src/FDCE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927132830 behav
1_______
58
behav
0
7
std
.
.
1
1
3
QState
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 190 1222927132827 fdcen
E FDCEN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDCEN
V 000036 11 249 1222927132827 fdcen
#VLB_VERSION 58
#INFO
FDCEN
E 1222927132827
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
C 1 29 164 1 . 20
CE 2 29 272 1 . 20
CLR 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fdcen
12
1
12
00000019
1
./src/FDCEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 103           1222927132862 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Y1
1
3
13 ~ ~ 0 0
31
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 163 1222927132859 fdcn
E FDCN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDCN
V 000035 11 228 1222927132859 fdcn
#VLB_VERSION 58
#INFO
FDCN
E 1222927132859
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 55 1 . 20
C 1 29 163 1 . 20
CLR 2 29 271 1 . 20
Q 3 29 379 1 . 21
QN 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 fdcn
12
1
12
00000019
1
./src/FDCN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132877 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000035 11 169 1222927132874 fdcp
E FDCP VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FDCP
V 000035 11 229 1222927132874 fdcp
#VLB_VERSION 58
#INFO
FDCP
E 1222927132874
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 55 1 . 20
C 1 29 163 1 . 20
PRE 2 29 271 1 . 20
CLR 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 fdcp
12
1
12
00000019
1
./src/FDCP.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132908 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 173 1222927132905 fdcp_1
E FDCP_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FDCP_1
V 000037 11 231 1222927132905 fdcp_1
#VLB_VERSION 58
#INFO
FDCP_1
E 1222927132905
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 57 1 . 20
C 1 29 165 1 . 20
PRE 2 29 273 1 . 20
CLR 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 fdcp_1
12
1
12
00000019
1
./src/FDCP_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132924 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 196 1222927132921 fdcpe
E FDCPE VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FDCPE
V 000036 11 250 1222927132921 fdcpe
#VLB_VERSION 58
#INFO
FDCPE
E 1222927132921
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
C 1 29 164 1 . 20
PRE 2 29 272 1 . 20
CE 3 29 380 1 . 20
CLR 4 29 488 1 . 20
Q 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 fdcpe
12
1
12
00000019
1
./src/FDCPE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927132952 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927132937 fdcpe_1
E FDCPE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FDCPE_1
V 000038 11 252 1222927132937 fdcpe_1
#VLB_VERSION 58
#INFO
FDCPE_1
E 1222927132937
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 58 1 . 20
C 1 29 166 1 . 20
CE 2 29 274 1 . 20
PRE 3 29 382 1 . 20
CLR 4 29 490 1 . 20
Q 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 fdcpe_1
12
1
12
00000019
1
./src/FDCPE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927132971 behav
1_______
58
behav
0
8
std
.
.
1
1
3
QState
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 218 1222927132968 fdcpen
E FDCPEN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDCPEN
V 000037 11 271 1222927132968 fdcpen
#VLB_VERSION 58
#INFO
FDCPEN
E 1222927132968
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 57 1 . 20
C 1 29 165 1 . 20
CE 2 29 273 1 . 20
PRE 3 29 381 1 . 20
CLR 4 29 489 1 . 20
Q 5 29 597 1 . 21
QN 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fdcpen
12
1
12
00000019
1
./src/FDCPEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927132987 behav
1_______
58
behav
0
7
std
.
.
1
1
3
QState
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 191 1222927132984 fdcpn
E FDCPN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDCPN
V 000036 11 250 1222927132984 fdcpn
#VLB_VERSION 58
#INFO
FDCPN
E 1222927132984
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
C 1 29 164 1 . 20
PRE 2 29 272 1 . 20
CLR 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fdcpn
12
1
12
00000019
1
./src/FDCPN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133018 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000034 11 140 1222927133015 fde
E FDE VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q _out std_logic
X FDE
V 000034 11 206 1222927133015 fde
#VLB_VERSION 58
#INFO
FDE
E 1222927133015
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 54 1 . 20
C 1 29 162 1 . 20
CE 2 29 270 1 . 20
Q 3 29 378 1 . 21
#SPECIFICATION 
#END
V 000022 54 465 0 fde
12
1
12
00000019
1
./src/FDE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133034 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 144 1222927133031 fde_1
E FDE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q _out std_logic
X FDE_1
V 000036 11 208 1222927133031 fde_1
#VLB_VERSION 58
#INFO
FDE_1
E 1222927133031
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
C 1 29 164 1 . 20
CE 2 29 272 1 . 20
Q 3 29 380 1 . 21
#SPECIFICATION 
#END
V 000024 54 467 0 fde_1
12
0
12
00000019
1
./src/FDE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133064 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
31
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 162 1222927133061 fden
E FDEN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDEN
V 000035 11 227 1222927133061 fden
#VLB_VERSION 58
#INFO
FDEN
E 1222927133061
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 55 1 . 20
C 1 29 163 1 . 20
CE 2 29 271 1 . 20
Q 3 29 379 1 . 21
QN 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 fden
12
1
12
00000019
1
./src/FDEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133080 behav
1_______
58
behav
0
5
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
31
4
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000034 11 135 1222927133077 fdn
E FDN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDN
V 000034 11 206 1222927133077 fdn
#VLB_VERSION 58
#INFO
FDN
E 1222927133077
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 54 1 . 20
C 1 29 162 1 . 20
Q 2 29 270 1 . 21
QN 3 29 360 1 . 21
#SPECIFICATION 
#END
V 000022 54 447 0 fdn
12
1
12
00000019
1
./src/FDN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133096 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000034 11 141 1222927133093 fdp
E FDP VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FDP
V 000034 11 207 1222927133093 fdp
#VLB_VERSION 58
#INFO
FDP
E 1222927133093
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 54 1 . 20
C 1 29 162 1 . 20
PRE 2 29 270 1 . 20
Q 3 29 378 1 . 21
#SPECIFICATION 
#END
V 000022 54 465 0 fdp
12
1
12
00000019
1
./src/FDP.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133127 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 145 1222927133124 fdp_1
E FDP_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FDP_1
V 000036 11 209 1222927133124 fdp_1
#VLB_VERSION 58
#INFO
FDP_1
E 1222927133124
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
C 1 29 164 1 . 20
PRE 2 29 272 1 . 20
Q 3 29 380 1 . 21
#SPECIFICATION 
#END
V 000024 54 467 0 fdp_1
12
1
12
00000019
1
./src/FDP_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133143 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000035 11 168 1222927133140 fdpe
E FDPE VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FDPE
V 000035 11 228 1222927133140 fdpe
#VLB_VERSION 58
#INFO
FDPE
E 1222927133140
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 55 1 . 20
C 1 29 163 1 . 20
CE 2 29 271 1 . 20
PRE 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 fdpe
12
1
12
00000019
1
./src/FDPE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133174 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 172 1222927133171 fdpe_1
E FDPE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FDPE_1
V 000037 11 230 1222927133171 fdpe_1
#VLB_VERSION 58
#INFO
FDPE_1
E 1222927133171
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 57 1 . 20
C 1 29 165 1 . 20
CE 2 29 273 1 . 20
PRE 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 fdpe_1
12
1
12
00000019
1
./src/FDPE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133190 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 190 1222927133187 fdpen
E FDPEN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDPEN
V 000036 11 249 1222927133187 fdpen
#VLB_VERSION 58
#INFO
FDPEN
E 1222927133187
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
C 1 29 164 1 . 20
CE 2 29 272 1 . 20
PRE 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fdpen
12
1
12
00000019
1
./src/FDPEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133220 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 163 1222927133217 fdpn
E FDPN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDPN
V 000035 11 228 1222927133217 fdpn
#VLB_VERSION 58
#INFO
FDPN
E 1222927133217
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 55 1 . 20
C 1 29 163 1 . 20
PRE 2 29 271 1 . 20
Q 3 29 379 1 . 21
QN 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 fdpn
12
1
12
00000019
1
./src/FDPN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133237 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000034 11 139 1222927133234 fdr
E FDR VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDR
V 000034 11 205 1222927133234 fdr
#VLB_VERSION 58
#INFO
FDR
E 1222927133234
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 54 1 . 20
C 1 29 162 1 . 20
R 2 29 270 1 . 20
Q 3 29 378 1 . 21
#SPECIFICATION 
#END
V 000022 54 465 0 fdr
12
1
12
00000019
1
./src/FDR.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133252 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 143 1222927133249 fdr_1
E FDR_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDR_1
V 000036 11 207 1222927133249 fdr_1
#VLB_VERSION 58
#INFO
FDR_1
E 1222927133249
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
C 1 29 164 1 . 20
R 2 29 272 1 . 20
Q 3 29 380 1 . 21
#SPECIFICATION 
#END
V 000024 54 467 0 fdr_1
12
1
12
00000019
1
./src/FDR_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133284 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000035 11 166 1222927133281 fdre
E FDRE VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDRE
V 000035 11 226 1222927133281 fdre
#VLB_VERSION 58
#INFO
FDRE
E 1222927133281
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 55 1 . 20
CE 1 29 163 1 . 20
C 2 29 271 1 . 20
R 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 fdre
12
1
12
00000019
1
./src/FDRE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133299 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 170 1222927133296 fdre_1
E FDRE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDRE_1
V 000037 11 228 1222927133296 fdre_1
#VLB_VERSION 58
#INFO
FDRE_1
E 1222927133296
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
R 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 fdre_1
12
1
12
00000019
1
./src/FDRE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133329 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 188 1222927133326 fdren
E FDREN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDREN
V 000036 11 247 1222927133326 fdren
#VLB_VERSION 58
#INFO
FDREN
E 1222927133326
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
CE 1 29 164 1 . 20
C 2 29 272 1 . 20
R 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fdren
12
1
12
00000019
1
./src/FDREN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133346 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 161 1222927133343 fdrn
E FDRN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDRN
V 000035 11 226 1222927133343 fdrn
#VLB_VERSION 58
#INFO
FDRN
E 1222927133343
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 55 1 . 20
C 1 29 163 1 . 20
R 2 29 271 1 . 20
Q 3 29 379 1 . 21
QN 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 fdrn
12
1
12
00000019
1
./src/FDRN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133376 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000035 11 165 1222927133373 fdrs
E FDRS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDRS
V 000035 11 225 1222927133373 fdrs
#VLB_VERSION 58
#INFO
FDRS
E 1222927133373
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 55 1 . 20
D 1 29 163 1 . 20
C 2 29 271 1 . 20
R 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 fdrs
12
1
12
00000019
1
./src/FDRS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133393 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 169 1222927133390 fdrs_1
E FDRS_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDRS_1
V 000037 11 227 1222927133390 fdrs_1
#VLB_VERSION 58
#INFO
FDRS_1
E 1222927133390
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D 1 29 165 1 . 20
C 2 29 273 1 . 20
R 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 fdrs_1
12
1
12
00000019
1
./src/FDRS_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133409 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 192 1222927133406 fdrse
E FDRSE VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDRSE
V 000036 11 246 1222927133406 fdrse
#VLB_VERSION 58
#INFO
FDRSE
E 1222927133406
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
D 1 29 164 1 . 20
CE 2 29 272 1 . 20
C 3 29 380 1 . 20
R 4 29 488 1 . 20
Q 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 fdrse
12
1
12
00000019
1
./src/FDRSE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133440 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 196 1222927133437 fdrse_1
E FDRSE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDRSE_1
V 000038 11 248 1222927133437 fdrse_1
#VLB_VERSION 58
#INFO
FDRSE_1
E 1222927133437
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
R 4 29 490 1 . 20
Q 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 fdrse_1
12
1
12
00000019
1
./src/FDRSE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133455 behav
1_______
58
behav
0
8
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 214 1222927133452 fdrsen
E FDRSEN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDRSEN
V 000037 11 267 1222927133452 fdrsen
#VLB_VERSION 58
#INFO
FDRSEN
E 1222927133452
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D 1 29 165 1 . 20
CE 2 29 273 1 . 20
C 3 29 381 1 . 20
R 4 29 489 1 . 20
Q 5 29 597 1 . 21
QN 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fdrsen
12
1
12
00000019
1
./src/FDRSEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133487 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
33
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 187 1222927133484 fdrsn
E FDRSN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDRSN
V 000036 11 246 1222927133484 fdrsn
#VLB_VERSION 58
#INFO
FDRSN
E 1222927133484
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
D 1 29 164 1 . 20
C 2 29 272 1 . 20
R 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fdrsn
12
1
12
00000019
1
./src/FDRSN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133502 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000034 11 139 1222927133499 fds
E FDS VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P Q _out std_logic
X FDS
V 000034 11 205 1222927133499 fds
#VLB_VERSION 58
#INFO
FDS
E 1222927133499
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 54 1 . 20
D 1 29 162 1 . 20
C 2 29 270 1 . 20
Q 3 29 378 1 . 21
#SPECIFICATION 
#END
V 000022 54 465 0 fds
12
1
12
00000019
1
./src/FDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133533 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 143 1222927133530 fds_1
E FDS_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P Q _out std_logic
X FDS_1
V 000036 11 207 1222927133530 fds_1
#VLB_VERSION 58
#INFO
FDS_1
E 1222927133530
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
D 1 29 164 1 . 20
C 2 29 272 1 . 20
Q 3 29 380 1 . 21
#SPECIFICATION 
#END
V 000024 54 467 0 fds_1
12
1
12
00000019
1
./src/FDS_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133549 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000035 11 166 1222927133546 fdse
E FDSE VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P Q _out std_logic
X FDSE
V 000035 11 226 1222927133546 fdse
#VLB_VERSION 58
#INFO
FDSE
E 1222927133546
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 55 1 . 20
D 1 29 163 1 . 20
CE 2 29 271 1 . 20
C 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 fdse
12
1
12
00000019
1
./src/FDSE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133565 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 170 1222927133562 fdse_1
E FDSE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P Q _out std_logic
X FDSE_1
V 000037 11 228 1222927133562 fdse_1
#VLB_VERSION 58
#INFO
FDSE_1
E 1222927133562
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D 1 29 165 1 . 20
CE 2 29 273 1 . 20
C 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 fdse_1
12
1
12
00000019
1
./src/FDSE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133596 behav
1_______
58
behav
0
7
std
.
.
1
1
3
QState
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 188 1222927133593 fdsen
E FDSEN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDSEN
V 000036 11 247 1222927133593 fdsen
#VLB_VERSION 58
#INFO
FDSEN
E 1222927133593
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
D 1 29 164 1 . 20
CE 2 29 272 1 . 20
C 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fdsen
12
1
12
00000019
1
./src/FDSEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133612 behav
1_______
58
behav
0
6
std
.
.
1
1
3
QState
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 161 1222927133609 fdsn
E FDSN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDSN
V 000035 11 226 1222927133609 fdsn
#VLB_VERSION 58
#INFO
FDSN
E 1222927133609
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 55 1 . 20
D 1 29 163 1 . 20
C 2 29 271 1 . 20
Q 3 29 379 1 . 21
QN 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 fdsn
12
1
12
00000019
1
./src/FDSN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133643 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000035 11 165 1222927133640 fdsr
E FDSR VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDSR
V 000035 11 225 1222927133640 fdsr
#VLB_VERSION 58
#INFO
FDSR
E 1222927133640
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 55 1 . 20
D 1 29 163 1 . 20
C 2 29 271 1 . 20
R 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 fdsr
12
1
12
00000019
1
./src/FDSR.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133659 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 169 1222927133656 fdsr_1
E FDSR_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDSR_1
V 000037 11 227 1222927133656 fdsr_1
#VLB_VERSION 58
#INFO
FDSR_1
E 1222927133656
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D 1 29 165 1 . 20
C 2 29 273 1 . 20
R 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 fdsr_1
12
1
12
00000019
1
./src/FDSR_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133689 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 192 1222927133686 fdsre
E FDSRE VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDSRE
V 000036 11 246 1222927133686 fdsre
#VLB_VERSION 58
#INFO
FDSRE
E 1222927133686
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
D 1 29 164 1 . 20
C 2 29 272 1 . 20
CE 3 29 380 1 . 20
R 4 29 488 1 . 20
Q 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 fdsre
12
1
12
00000019
1
./src/FDSRE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927133705 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 196 1222927133702 fdsre_1
E FDSRE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FDSRE_1
V 000038 11 248 1222927133702 fdsre_1
#VLB_VERSION 58
#INFO
FDSRE_1
E 1222927133702
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D 1 29 166 1 . 20
C 2 29 274 1 . 20
CE 3 29 382 1 . 20
R 4 29 490 1 . 20
Q 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 fdsre_1
12
1
12
00000019
1
./src/FDSRE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133721 behav
1_______
58
behav
0
8
std
.
.
1
1
3
QState
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 214 1222927133718 fdsren
E FDSREN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDSREN
V 000037 11 267 1222927133718 fdsren
#VLB_VERSION 58
#INFO
FDSREN
E 1222927133718
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D 1 29 165 1 . 20
C 2 29 273 1 . 20
CE 3 29 381 1 . 20
R 4 29 489 1 . 20
Q 5 29 597 1 . 21
QN 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fdsren
12
1
12
00000019
1
./src/FDSREN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927133752 behav
1_______
58
behav
0
7
std
.
.
1
1
3
QState
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 187 1222927133749 fdsrn
E FDSRN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FDSRN
V 000036 11 246 1222927133749 fdsrn
#VLB_VERSION 58
#INFO
FDSRN
E 1222927133749
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
D 1 29 164 1 . 20
C 2 29 272 1 . 20
R 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fdsrn
12
1
12
00000019
1
./src/FDSRN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133768 behav
4_______
58
behav
0
7
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
6
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000035 11 167 1222927133765 fjkc
E FJKC VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FJKC
V 000035 11 227 1222927133765 fjkc
#VLB_VERSION 58
#INFO
FJKC
E 1222927133765
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 55 1 . 20
K 1 29 163 1 . 20
C 2 29 271 1 . 20
CLR 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 fjkc
12
1
12
00000019
1
./src/FJKC.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133799 behav
4_______
58
behav
0
7
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
6
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 171 1222927133796 fjkc_1
E FJKC_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FJKC_1
V 000037 11 229 1222927133796 fjkc_1
#VLB_VERSION 58
#INFO
FJKC_1
E 1222927133796
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 57 1 . 20
K 1 29 165 1 . 20
C 2 29 273 1 . 20
CLR 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 fjkc_1
12
1
12
00000019
1
./src/FJKC_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133815 behav
4_______
58
behav
0
8
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
7
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 194 1222927133812 fjkce
E FJKCE VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FJKCE
V 000036 11 248 1222927133812 fjkce
#VLB_VERSION 58
#INFO
FJKCE
E 1222927133812
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 56 1 . 20
K 1 29 164 1 . 20
C 2 29 272 1 . 20
CE 3 29 380 1 . 20
CLR 4 29 488 1 . 20
Q 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 fjkce
12
1
12
00000019
1
./src/FJKCE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133846 behav
4_______
58
behav
0
8
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
7
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 198 1222927133843 fjkce_1
E FJKCE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FJKCE_1
V 000038 11 250 1222927133843 fjkce_1
#VLB_VERSION 58
#INFO
FJKCE_1
E 1222927133843
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 58 1 . 20
K 1 29 166 1 . 20
C 2 29 274 1 . 20
CE 3 29 382 1 . 20
CLR 4 29 490 1 . 20
Q 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 fjkce_1
12
1
12
00000019
1
./src/FJKCE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133862 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
8
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 216 1222927133859 fjkcen
E FJKCEN VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FJKCEN
V 000037 11 269 1222927133859 fjkcen
#VLB_VERSION 58
#INFO
FJKCEN
E 1222927133859
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 57 1 . 20
K 1 29 165 1 . 20
C 2 29 273 1 . 20
CE 3 29 381 1 . 20
CLR 4 29 489 1 . 20
Q 5 29 597 1 . 21
QN 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fjkcen
12
1
12
00000019
1
./src/FJKCEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133892 behav
4_______
58
behav
0
8
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
7
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 189 1222927133889 fjkcn
E FJKCN VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FJKCN
V 000036 11 248 1222927133889 fjkcn
#VLB_VERSION 58
#INFO
FJKCN
E 1222927133889
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 56 1 . 20
K 1 29 164 1 . 20
C 2 29 272 1 . 20
CLR 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fjkcn
12
1
12
00000019
1
./src/FJKCN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133909 behav
4_______
58
behav
0
8
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
7
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 195 1222927133906 fjkcp
E FJKCP VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FJKCP
V 000036 11 249 1222927133906 fjkcp
#VLB_VERSION 58
#INFO
FJKCP
E 1222927133906
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 56 1 . 20
K 1 29 164 1 . 20
C 2 29 272 1 . 20
CLR 3 29 380 1 . 20
PRE 4 29 488 1 . 20
Q 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 fjkcp
12
1
12
00000019
1
./src/FJKCP.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133939 behav
4_______
58
behav
0
8
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
7
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 199 1222927133936 fjkcp_1
E FJKCP_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FJKCP_1
V 000038 11 251 1222927133936 fjkcp_1
#VLB_VERSION 58
#INFO
FJKCP_1
E 1222927133936
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 58 1 . 20
K 1 29 166 1 . 20
C 2 29 274 1 . 20
CLR 3 29 382 1 . 20
PRE 4 29 490 1 . 20
Q 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 fjkcp_1
12
1
12
00000019
1
./src/FJKCP_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133955 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
8
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 222 1222927133952 fjkcpe
E FJKCPE VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FJKCPE
V 000037 11 270 1222927133952 fjkcpe
#VLB_VERSION 58
#INFO
FJKCPE
E 1222927133952
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 57 1 . 20
K 1 29 165 1 . 20
C 2 29 273 1 . 20
CE 3 29 381 1 . 20
CLR 4 29 489 1 . 20
PRE 5 29 597 1 . 20
Q 6 29 705 1 . 21
#SPECIFICATION 
#END
V 000025 54 792 0 fjkcpe
12
1
12
00000019
1
./src/FJKCPE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927133985 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
8
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 226 1222927133968 fjkcpe_1
E FJKCPE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FJKCPE_1
V 000039 11 272 1222927133968 fjkcpe_1
#VLB_VERSION 58
#INFO
FJKCPE_1
E 1222927133968
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 59 1 . 20
K 1 29 167 1 . 20
C 2 29 275 1 . 20
CE 3 29 383 1 . 20
CLR 4 29 491 1 . 20
PRE 5 29 599 1 . 20
Q 6 29 707 1 . 21
#SPECIFICATION 
#END
V 000027 54 794 0 fjkcpe_1
12
1
12
00000019
1
./src/FJKCPE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 658           1222927134002 behav
4_______
58
behav
0
10
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
9
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 244 1222927133999 fjkcpen
E FJKCPEN VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FJKCPEN
V 000038 11 291 1222927133999 fjkcpen
#VLB_VERSION 58
#INFO
FJKCPEN
E 1222927133999
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 58 1 . 20
K 1 29 166 1 . 20
C 2 29 274 1 . 20
CE 3 29 382 1 . 20
CLR 4 29 490 1 . 20
PRE 5 29 598 1 . 20
Q 6 29 706 1 . 21
QN 7 29 796 1 . 21
#SPECIFICATION 
#END
V 000026 54 883 0 fjkcpen
12
1
12
00000019
1
./src/FJKCPEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134031 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
8
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 217 1222927134015 fjkcpn
E FJKCPN VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FJKCPN
V 000037 11 270 1222927134015 fjkcpn
#VLB_VERSION 58
#INFO
FJKCPN
E 1222927134015
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 57 1 . 20
K 1 29 165 1 . 20
C 2 29 273 1 . 20
PRE 3 29 381 1 . 20
CLR 4 29 489 1 . 20
Q 5 29 597 1 . 21
QN 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fjkcpn
12
1
12
00000019
1
./src/FJKCPN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134049 behav
4_______
58
behav
0
7
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
6
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000035 11 167 1222927134046 fjkp
E FJKP VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FJKP
V 000035 11 227 1222927134046 fjkp
#VLB_VERSION 58
#INFO
FJKP
E 1222927134046
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 55 1 . 20
K 1 29 163 1 . 20
C 2 29 271 1 . 20
PRE 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 fjkp
12
1
12
00000019
1
./src/FJKP.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134065 behav
4_______
58
behav
0
7
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
6
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 171 1222927134062 fjkp_1
E FJKP_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FJKP_1
V 000037 11 229 1222927134062 fjkp_1
#VLB_VERSION 58
#INFO
FJKP_1
E 1222927134062
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 57 1 . 20
K 1 29 165 1 . 20
C 2 29 273 1 . 20
PRE 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 fjkp_1
12
1
12
00000019
1
./src/FJKP_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134096 behav
4_______
58
behav
0
8
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
7
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 194 1222927134093 fjkpe
E FJKPE VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FJKPE
V 000036 11 248 1222927134093 fjkpe
#VLB_VERSION 58
#INFO
FJKPE
E 1222927134093
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 56 1 . 20
K 1 29 164 1 . 20
C 2 29 272 1 . 20
CE 3 29 380 1 . 20
PRE 4 29 488 1 . 20
Q 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 fjkpe
12
1
12
00000019
1
./src/FJKPE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134112 behav
4_______
58
behav
0
8
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
7
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 198 1222927134109 fjkpe_1
E FJKPE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FJKPE_1
V 000038 11 250 1222927134109 fjkpe_1
#VLB_VERSION 58
#INFO
FJKPE_1
E 1222927134109
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 58 1 . 20
K 1 29 166 1 . 20
C 2 29 274 1 . 20
CE 3 29 382 1 . 20
PRE 4 29 490 1 . 20
Q 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 fjkpe_1
12
1
12
00000019
1
./src/FJKPE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134143 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
8
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 216 1222927134140 fjkpen
E FJKPEN VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FJKPEN
V 000037 11 269 1222927134140 fjkpen
#VLB_VERSION 58
#INFO
FJKPEN
E 1222927134140
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 57 1 . 20
K 1 29 165 1 . 20
C 2 29 273 1 . 20
CE 3 29 381 1 . 20
PRE 4 29 489 1 . 20
Q 5 29 597 1 . 21
QN 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 fjkpen
12
1
12
00000019
1
./src/FJKPEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134159 behav
4_______
58
behav
0
8
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
7
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000036 11 189 1222927134156 fjkpn
E FJKPN VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FJKPN
V 000036 11 248 1222927134156 fjkpn
#VLB_VERSION 58
#INFO
FJKPN
E 1222927134156
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 56 1 . 20
K 1 29 164 1 . 20
C 2 29 272 1 . 20
PRE 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 fjkpn
12
1
12
00000019
1
./src/FJKPN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134190 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
8
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 218 1222927134187 fjkrse
E FJKRSE VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P S _in std_logic = 'U'
P Q _out std_logic
X FJKRSE
V 000037 11 266 1222927134187 fjkrse
#VLB_VERSION 58
#INFO
FJKRSE
E 1222927134187
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 57 1 . 20
K 1 29 165 1 . 20
C 2 29 273 1 . 20
CE 3 29 381 1 . 20
R 4 29 489 1 . 20
S 5 29 597 1 . 20
Q 6 29 705 1 . 21
#SPECIFICATION 
#END
V 000025 54 792 0 fjkrse
12
1
12
00000019
1
./src/FJKRSE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134205 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
8
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 222 1222927134202 fjkrse_1
E FJKRSE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P S _in std_logic = 'U'
P Q _out std_logic
X FJKRSE_1
V 000039 11 268 1222927134202 fjkrse_1
#VLB_VERSION 58
#INFO
FJKRSE_1
E 1222927134202
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 59 1 . 20
K 1 29 167 1 . 20
C 2 29 275 1 . 20
CE 3 29 383 1 . 20
R 4 29 491 1 . 20
S 5 29 599 1 . 20
Q 6 29 707 1 . 21
#SPECIFICATION 
#END
V 000027 54 794 0 fjkrse_1
12
1
12
00000019
1
./src/FJKRSE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 658           1222927134237 behav
4_______
58
behav
0
10
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
9
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 240 1222927134234 fjkrsen
E FJKRSEN VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P S _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FJKRSEN
V 000038 11 287 1222927134234 fjkrsen
#VLB_VERSION 58
#INFO
FJKRSEN
E 1222927134234
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 58 1 . 20
K 1 29 166 1 . 20
C 2 29 274 1 . 20
CE 3 29 382 1 . 20
R 4 29 490 1 . 20
S 5 29 598 1 . 20
Q 6 29 706 1 . 21
QN 7 29 796 1 . 21
#SPECIFICATION 
#END
V 000026 54 883 0 fjkrsen
12
1
12
00000019
1
./src/FJKRSEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134252 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
8
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 218 1222927134249 fjksre
E FJKSRE VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P S _in std_logic = 'U'
P Q _out std_logic
X FJKSRE
V 000037 11 266 1222927134249 fjksre
#VLB_VERSION 58
#INFO
FJKSRE
E 1222927134249
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 57 1 . 20
K 1 29 165 1 . 20
C 2 29 273 1 . 20
CE 3 29 381 1 . 20
R 4 29 489 1 . 20
S 5 29 597 1 . 20
Q 6 29 705 1 . 21
#SPECIFICATION 
#END
V 000025 54 792 0 fjksre
12
1
12
00000019
1
./src/FJKSRE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 657           1222927134284 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
8
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 222 1222927134281 fjksre_1
E FJKSRE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P S _in std_logic = 'U'
P Q _out std_logic
X FJKSRE_1
V 000039 11 268 1222927134281 fjksre_1
#VLB_VERSION 58
#INFO
FJKSRE_1
E 1222927134281
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 59 1 . 20
K 1 29 167 1 . 20
C 2 29 275 1 . 20
CE 3 29 383 1 . 20
R 4 29 491 1 . 20
S 5 29 599 1 . 20
Q 6 29 707 1 . 21
#SPECIFICATION 
#END
V 000027 54 794 0 fjksre_1
12
1
12
00000019
1
./src/FJKSRE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 658           1222927134299 behav
4_______
58
behav
0
10
std
.
.
1
1
3
Qreg
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 1 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 2 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
JK1
1
3
13 ~ ~ 3 1
31
9
1
13 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 240 1222927134296 fjksren
E FJKSREN VHDL
L IEEE;
U ieee.std_logic_1164;
P J _in std_logic = 'U'
P K _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P R _in std_logic = 'U'
P S _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FJKSREN
V 000038 11 287 1222927134296 fjksren
#VLB_VERSION 58
#INFO
FJKSREN
E 1222927134296
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
J 0 29 58 1 . 20
K 1 29 166 1 . 20
C 2 29 274 1 . 20
CE 3 29 382 1 . 20
R 4 29 490 1 . 20
S 5 29 598 1 . 20
Q 6 29 706 1 . 21
QN 7 29 796 1 . 21
#SPECIFICATION 
#END
V 000026 54 883 0 fjksren
12
1
12
00000019
1
./src/FJKSREN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134330 behav
1_______
58
behav
0
5
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
4
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000034 11 141 1222927134327 ftc
E FTC VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTC
V 000034 11 207 1222927134327 ftc
#VLB_VERSION 58
#INFO
FTC
E 1222927134327
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 54 1 . 20
C 1 29 162 1 . 20
CLR 2 29 270 1 . 20
Q 3 29 378 1 . 21
#SPECIFICATION 
#END
V 000022 54 465 0 ftc
12
1
12
00000019
1
./src/FTC.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134346 behav
1_______
58
behav
0
5
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
4
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 145 1222927134343 ftc_1
E FTC_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTC_1
V 000036 11 209 1222927134343 ftc_1
#VLB_VERSION 58
#INFO
FTC_1
E 1222927134343
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 56 1 . 20
C 1 29 164 1 . 20
CLR 2 29 272 1 . 20
Q 3 29 380 1 . 21
#SPECIFICATION 
#END
V 000024 54 467 0 ftc_1
12
1
12
00000019
1
./src/FTC_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134377 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 168 1222927134374 ftce
E FTCE VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCE
V 000035 11 228 1222927134374 ftce
#VLB_VERSION 58
#INFO
FTCE
E 1222927134374
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 55 1 . 20
C 1 29 163 1 . 20
CE 2 29 271 1 . 20
CLR 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 ftce
12
1
12
00000019
1
./src/FTCE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134393 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 172 1222927134390 ftce_1
E FTCE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCE_1
V 000037 11 230 1222927134390 ftce_1
#VLB_VERSION 58
#INFO
FTCE_1
E 1222927134390
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
C 1 29 165 1 . 20
CE 2 29 273 1 . 20
CLR 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 ftce_1
12
1
12
00000019
1
./src/FTCE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134423 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 190 1222927134420 ftcen
E FTCEN VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTCEN
V 000036 11 249 1222927134420 ftcen
#VLB_VERSION 58
#INFO
FTCEN
E 1222927134420
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 56 1 . 20
C 1 29 164 1 . 20
CE 2 29 272 1 . 20
CLR 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 ftcen
12
1
12
00000019
1
./src/FTCEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134440 behav
1_______
58
behav
0
8
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 218 1222927134437 ftcle
E FTCLE VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P T _in std_logic = 'U'
P L _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCLE
V 000036 11 267 1222927134437 ftcle
#VLB_VERSION 58
#INFO
FTCLE
E 1222927134437
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 56 1 . 20
T 1 29 164 1 . 20
L 2 29 272 1 . 20
C 3 29 380 1 . 20
CE 4 29 488 1 . 20
CLR 5 29 596 1 . 20
Q 6 29 704 1 . 21
#SPECIFICATION 
#END
V 000024 54 791 0 ftcle
12
1
12
00000019
1
./src/FTCLE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134470 behav
1_______
58
behav
0
8
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 222 1222927134467 ftcle_1
E FTCLE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P T _in std_logic = 'U'
P L _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCLE_1
V 000038 11 269 1222927134467 ftcle_1
#VLB_VERSION 58
#INFO
FTCLE_1
E 1222927134467
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 58 1 . 20
T 1 29 166 1 . 20
L 2 29 274 1 . 20
C 3 29 382 1 . 20
CE 4 29 490 1 . 20
CLR 5 29 598 1 . 20
Q 6 29 706 1 . 21
#SPECIFICATION 
#END
V 000026 54 793 0 ftcle_1
12
1
12
00000019
1
./src/FTCLE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134487 behav
1_______
58
behav
0
9
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 240 1222927134484 ftclen
E FTCLEN VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P T _in std_logic = 'U'
P L _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTCLEN
V 000037 11 288 1222927134484 ftclen
#VLB_VERSION 58
#INFO
FTCLEN
E 1222927134484
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 57 1 . 20
T 1 29 165 1 . 20
L 2 29 273 1 . 20
C 3 29 381 1 . 20
CE 4 29 489 1 . 20
CLR 5 29 597 1 . 20
Q 6 29 705 1 . 21
QN 7 29 795 1 . 21
#SPECIFICATION 
#END
V 000025 54 882 0 ftclen
12
1
12
00000019
1
./src/FTCLEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134502 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 163 1222927134499 ftcn
E FTCN VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTCN
V 000035 11 228 1222927134499 ftcn
#VLB_VERSION 58
#INFO
FTCN
E 1222927134499
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 55 1 . 20
C 1 29 163 1 . 20
CLR 2 29 271 1 . 20
Q 3 29 379 1 . 21
QN 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 ftcn
12
1
12
00000019
1
./src/FTCN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134534 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 169 1222927134531 ftcp
E FTCP VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic = 'U'
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCP
V 000035 11 229 1222927134531 ftcp
#VLB_VERSION 58
#INFO
FTCP
E 1222927134531
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 55 1 . 20
T 1 29 163 1 . 20
C 2 29 271 1 . 20
CLR 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 ftcp
12
1
12
00000019
1
./src/FTCP.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134549 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 173 1222927134546 ftcp_1
E FTCP_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic = 'U'
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCP_1
V 000037 11 231 1222927134546 ftcp_1
#VLB_VERSION 58
#INFO
FTCP_1
E 1222927134546
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 57 1 . 20
T 1 29 165 1 . 20
C 2 29 273 1 . 20
CLR 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 ftcp_1
12
1
12
00000019
1
./src/FTCP_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134580 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 196 1222927134577 ftcpe
E FTCPE VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCPE
V 000036 11 250 1222927134577 ftcpe
#VLB_VERSION 58
#INFO
FTCPE
E 1222927134577
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 56 1 . 20
T 1 29 164 1 . 20
CE 2 29 272 1 . 20
C 3 29 380 1 . 20
CLR 4 29 488 1 . 20
Q 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 ftcpe
12
1
12
00000019
1
./src/FTCPE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134596 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 200 1222927134593 ftcpe_1
E FTCPE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCPE_1
V 000038 11 252 1222927134593 ftcpe_1
#VLB_VERSION 58
#INFO
FTCPE_1
E 1222927134593
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 58 1 . 20
T 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
CLR 4 29 490 1 . 20
Q 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 ftcpe_1
12
1
12
00000019
1
./src/FTCPE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134626 behav
1_______
58
behav
0
8
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 218 1222927134623 ftcpen
E FTCPEN VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTCPEN
V 000037 11 271 1222927134623 ftcpen
#VLB_VERSION 58
#INFO
FTCPEN
E 1222927134623
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 57 1 . 20
T 1 29 165 1 . 20
CE 2 29 273 1 . 20
C 3 29 381 1 . 20
CLR 4 29 489 1 . 20
Q 5 29 597 1 . 21
QN 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 ftcpen
12
1
12
00000019
1
./src/FTCPEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134643 behav
1_______
58
behav
0
9
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 246 1222927134640 ftcple
E FTCPLE VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic = 'U'
P D _in std_logic = 'U'
P L _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCPLE
V 000037 11 289 1222927134640 ftcple
#VLB_VERSION 58
#INFO
FTCPLE
E 1222927134640
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 57 1 . 20
D 1 29 165 1 . 20
L 2 29 273 1 . 20
T 3 29 381 1 . 20
CE 4 29 489 1 . 20
C 5 29 597 1 . 20
CLR 6 29 705 1 . 20
Q 7 29 813 1 . 21
#SPECIFICATION 
#END
V 000025 54 900 0 ftcple
12
1
12
00000019
1
./src/FTCPLE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134659 behav
1_______
58
behav
0
9
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 250 1222927134656 ftcple_1
E FTCPLE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic = 'U'
P D _in std_logic = 'U'
P L _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
X FTCPLE_1
V 000039 11 291 1222927134656 ftcple_1
#VLB_VERSION 58
#INFO
FTCPLE_1
E 1222927134656
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 59 1 . 20
D 1 29 167 1 . 20
L 2 29 275 1 . 20
T 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
CLR 6 29 707 1 . 20
Q 7 29 815 1 . 21
#SPECIFICATION 
#END
V 000027 54 902 0 ftcple_1
12
1
12
00000019
1
./src/FTCPLE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 108           1222927134690 behav
1_______
58
behav
0
10
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 268 1222927134687 ftcplen
E FTCPLEN VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic = 'U'
P D _in std_logic = 'U'
P L _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTCPLEN
V 000038 11 310 1222927134687 ftcplen
#VLB_VERSION 58
#INFO
FTCPLEN
E 1222927134687
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 58 1 . 20
D 1 29 166 1 . 20
L 2 29 274 1 . 20
T 3 29 382 1 . 20
CE 4 29 490 1 . 20
C 5 29 598 1 . 20
CLR 6 29 706 1 . 20
Q 7 29 814 1 . 21
QN 8 29 904 1 . 21
#SPECIFICATION 
#END
V 000026 54 991 0 ftcplen
12
1
12
00000019
1
./src/FTCPLEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134705 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 191 1222927134702 ftcpn
E FTCPN VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic = 'U'
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTCPN
V 000036 11 250 1222927134702 ftcpn
#VLB_VERSION 58
#INFO
FTCPN
E 1222927134702
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 56 1 . 20
T 1 29 164 1 . 20
C 2 29 272 1 . 20
CLR 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 ftcpn
12
1
12
00000019
1
./src/FTCPN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134737 behav
1_______
58
behav
0
5
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
4
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000034 11 141 1222927134734 ftp
E FTP VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FTP
V 000034 11 207 1222927134734 ftp
#VLB_VERSION 58
#INFO
FTP
E 1222927134734
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 54 1 . 20
C 1 29 162 1 . 20
PRE 2 29 270 1 . 20
Q 3 29 378 1 . 21
#SPECIFICATION 
#END
V 000022 54 465 0 ftp
12
1
12
00000019
1
./src/FTP.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134752 behav
1_______
58
behav
0
5
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
4
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 145 1222927134749 ftp_1
E FTP_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FTP_1
V 000036 11 209 1222927134749 ftp_1
#VLB_VERSION 58
#INFO
FTP_1
E 1222927134749
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 56 1 . 20
C 1 29 164 1 . 20
PRE 2 29 272 1 . 20
Q 3 29 380 1 . 21
#SPECIFICATION 
#END
V 000024 54 467 0 ftp_1
12
1
12
00000019
1
./src/FTP_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134783 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 168 1222927134780 ftpe
E FTPE VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FTPE
V 000035 11 228 1222927134780 ftpe
#VLB_VERSION 58
#INFO
FTPE
E 1222927134780
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 55 1 . 20
C 1 29 163 1 . 20
CE 2 29 271 1 . 20
PRE 3 29 379 1 . 20
Q 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 ftpe
12
1
12
00000019
1
./src/FTPE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134799 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 172 1222927134796 ftpe_1
E FTPE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FTPE_1
V 000037 11 230 1222927134796 ftpe_1
#VLB_VERSION 58
#INFO
FTPE_1
E 1222927134796
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
C 1 29 165 1 . 20
CE 2 29 273 1 . 20
PRE 3 29 381 1 . 20
Q 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 ftpe_1
12
1
12
00000019
1
./src/FTPE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134830 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 190 1222927134827 ftpen
E FTPEN VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTPEN
V 000036 11 249 1222927134827 ftpen
#VLB_VERSION 58
#INFO
FTPEN
E 1222927134827
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 56 1 . 20
C 1 29 164 1 . 20
CE 2 29 272 1 . 20
PRE 3 29 380 1 . 20
Q 4 29 488 1 . 21
QN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 ftpen
12
1
12
00000019
1
./src/FTPEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134846 behav
1_______
58
behav
0
8
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 218 1222927134843 ftple
E FTPLE VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P L _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FTPLE
V 000036 11 267 1222927134843 ftple
#VLB_VERSION 58
#INFO
FTPLE
E 1222927134843
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 56 1 . 20
L 1 29 164 1 . 20
C 2 29 272 1 . 20
D 3 29 380 1 . 20
CE 4 29 488 1 . 20
PRE 5 29 596 1 . 20
Q 6 29 704 1 . 21
#SPECIFICATION 
#END
V 000024 54 791 0 ftple
12
1
12
00000019
1
./src/FTPLE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134876 behav
1_______
58
behav
0
8
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 222 1222927134873 ftple_1
E FTPLE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P L _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
X FTPLE_1
V 000038 11 269 1222927134873 ftple_1
#VLB_VERSION 58
#INFO
FTPLE_1
E 1222927134873
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 20
L 1 29 166 1 . 20
C 2 29 274 1 . 20
D 3 29 382 1 . 20
CE 4 29 490 1 . 20
PRE 5 29 598 1 . 20
Q 6 29 706 1 . 21
#SPECIFICATION 
#END
V 000026 54 793 0 ftple_1
12
1
12
00000019
1
./src/FTPLE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134893 behav
1_______
58
behav
0
9
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 240 1222927134890 ftplen
E FTPLEN VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P L _in std_logic = 'U'
P C _in std_logic = 'U'
P D _in std_logic = 'U'
P CE _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTPLEN
V 000037 11 288 1222927134890 ftplen
#VLB_VERSION 58
#INFO
FTPLEN
E 1222927134890
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 57 1 . 20
L 1 29 165 1 . 20
C 2 29 273 1 . 20
D 3 29 381 1 . 20
CE 4 29 489 1 . 20
PRE 5 29 597 1 . 20
Q 6 29 705 1 . 21
QN 7 29 795 1 . 21
#SPECIFICATION 
#END
V 000025 54 882 0 ftplen
12
1
12
00000019
1
./src/FTPLEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134922 behav
1_______
58
behav
0
6
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000035 11 163 1222927134906 ftpn
E FTPN VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic = 'U'
P C _in std_logic = 'U'
P PRE _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTPN
V 000035 11 228 1222927134906 ftpn
#VLB_VERSION 58
#INFO
FTPN
E 1222927134906
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 55 1 . 20
C 1 29 163 1 . 20
PRE 2 29 271 1 . 20
Q 3 29 379 1 . 21
QN 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 ftpn
12
1
12
00000019
1
./src/FTPN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134940 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 192 1222927134937 ftrse
E FTRSE VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FTRSE
V 000036 11 246 1222927134937 ftrse
#VLB_VERSION 58
#INFO
FTRSE
E 1222927134937
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
T 1 29 164 1 . 20
CE 2 29 272 1 . 20
C 3 29 380 1 . 20
R 4 29 488 1 . 20
Q 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 ftrse
12
1
12
00000019
1
./src/FTRSE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134955 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 196 1222927134952 ftrse_1
E FTRSE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FTRSE_1
V 000038 11 248 1222927134952 ftrse_1
#VLB_VERSION 58
#INFO
FTRSE_1
E 1222927134952
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
T 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
R 4 29 490 1 . 20
Q 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 ftrse_1
12
1
12
00000019
1
./src/FTRSE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927134987 behav
1_______
58
behav
0
8
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 214 1222927134984 ftrsen
E FTRSEN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTRSEN
V 000037 11 267 1222927134984 ftrsen
#VLB_VERSION 58
#INFO
FTRSEN
E 1222927134984
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
T 1 29 165 1 . 20
CE 2 29 273 1 . 20
C 3 29 381 1 . 20
R 4 29 489 1 . 20
Q 5 29 597 1 . 21
QN 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 ftrsen
12
1
12
00000019
1
./src/FTRSEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927135002 behav
1_______
58
behav
0
9
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 242 1222927134999 ftrsle
E FTRSLE VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P L _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FTRSLE
V 000037 11 285 1222927134999 ftrsle
#VLB_VERSION 58
#INFO
FTRSLE
E 1222927134999
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D 1 29 165 1 . 20
L 2 29 273 1 . 20
T 3 29 381 1 . 20
CE 4 29 489 1 . 20
C 5 29 597 1 . 20
R 6 29 705 1 . 20
Q 7 29 813 1 . 21
#SPECIFICATION 
#END
V 000025 54 900 0 ftrsle
12
1
12
00000019
1
./src/FTRSLE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927135034 behav
1_______
58
behav
0
9
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 246 1222927135031 ftrsle_1
E FTRSLE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P L _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FTRSLE_1
V 000039 11 287 1222927135031 ftrsle_1
#VLB_VERSION 58
#INFO
FTRSLE_1
E 1222927135031
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 59 1 . 20
D 1 29 167 1 . 20
L 2 29 275 1 . 20
T 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
R 6 29 707 1 . 20
Q 7 29 815 1 . 21
#SPECIFICATION 
#END
V 000027 54 902 0 ftrsle_1
12
1
12
00000019
1
./src/FTRSLE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 108           1222927135049 behav
1_______
58
behav
0
10
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 264 1222927135046 ftrslen
E FTRSLEN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P L _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTRSLEN
V 000038 11 306 1222927135046 ftrslen
#VLB_VERSION 58
#INFO
FTRSLEN
E 1222927135046
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D 1 29 166 1 . 20
L 2 29 274 1 . 20
T 3 29 382 1 . 20
CE 4 29 490 1 . 20
C 5 29 598 1 . 20
R 6 29 706 1 . 20
Q 7 29 814 1 . 21
QN 8 29 904 1 . 21
#SPECIFICATION 
#END
V 000026 54 991 0 ftrslen
12
1
12
00000019
1
./src/FTRSLEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927135079 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 192 1222927135076 ftsre
E FTSRE VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FTSRE
V 000036 11 246 1222927135076 ftsre
#VLB_VERSION 58
#INFO
FTSRE
E 1222927135076
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 56 1 . 20
T 1 29 164 1 . 20
CE 2 29 272 1 . 20
C 3 29 380 1 . 20
R 4 29 488 1 . 20
Q 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 ftsre
12
1
12
00000019
1
./src/FTSRE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927135096 behav
1_______
58
behav
0
7
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 196 1222927135093 ftsre_1
E FTSRE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FTSRE_1
V 000038 11 248 1222927135093 ftsre_1
#VLB_VERSION 58
#INFO
FTSRE_1
E 1222927135093
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
T 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
R 4 29 490 1 . 20
Q 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 ftsre_1
12
1
12
00000019
1
./src/FTSRE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927135126 behav
1_______
58
behav
0
8
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 214 1222927135123 ftsren
E FTSREN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTSREN
V 000037 11 267 1222927135123 ftsren
#VLB_VERSION 58
#INFO
FTSREN
E 1222927135123
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
T 1 29 165 1 . 20
CE 2 29 273 1 . 20
C 3 29 381 1 . 20
R 4 29 489 1 . 20
Q 5 29 597 1 . 21
QN 6 29 687 1 . 21
#SPECIFICATION 
#END
V 000025 54 774 0 ftsren
12
1
12
00000019
1
./src/FTSREN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927135143 behav
1_______
58
behav
0
9
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 242 1222927135140 ftsrle
E FTSRLE VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P L _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FTSRLE
V 000037 11 285 1222927135140 ftsrle
#VLB_VERSION 58
#INFO
FTSRLE
E 1222927135140
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 57 1 . 20
D 1 29 165 1 . 20
L 2 29 273 1 . 20
T 3 29 381 1 . 20
CE 4 29 489 1 . 20
C 5 29 597 1 . 20
R 6 29 705 1 . 20
Q 7 29 813 1 . 21
#SPECIFICATION 
#END
V 000025 54 900 0 ftsrle
12
1
12
00000019
1
./src/FTSRLE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 107           1222927135172 behav
1_______
58
behav
0
9
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 246 1222927135156 ftsrle_1
E FTSRLE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P L _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
X FTSRLE_1
V 000039 11 287 1222927135156 ftsrle_1
#VLB_VERSION 58
#INFO
FTSRLE_1
E 1222927135156
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 59 1 . 20
D 1 29 167 1 . 20
L 2 29 275 1 . 20
T 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
R 6 29 707 1 . 20
Q 7 29 815 1 . 21
#SPECIFICATION 
#END
V 000027 54 902 0 ftsrle_1
12
1
12
00000019
1
./src/FTSRLE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 108           1222927135190 behav
1_______
58
behav
0
10
std
.
.
1
1
3
Qstate
1
3
13 ~ ~ 0 0
30
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 264 1222927135187 ftsrlen
E FTSRLEN VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic = 'U'
P D _in std_logic = 'U'
P L _in std_logic = 'U'
P T _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic
P QN _out std_logic
X FTSRLEN
V 000038 11 306 1222927135187 ftsrlen
#VLB_VERSION 58
#INFO
FTSRLEN
E 1222927135187
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S 0 29 58 1 . 20
D 1 29 166 1 . 20
L 2 29 274 1 . 20
T 3 29 382 1 . 20
CE 4 29 490 1 . 20
C 5 29 598 1 . 20
R 6 29 706 1 . 20
Q 7 29 814 1 . 21
QN 8 29 904 1 . 21
#SPECIFICATION 
#END
V 000026 54 991 0 ftsrlen
12
1
12
00000019
1
./src/FTSRLEN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135205 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927135202 inv2b
E INV2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = (others => 'U')
P O _out std_logic_vector[1:0]
X INV2B
V 000036 11 360 1222927135202 inv2b
#VLB_VERSION 58
#INFO
INV2B
E 1222927135202
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~1~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
~std_logic_vector{1~downto~0}~122 3 5 708 1 . 21
~NATURAL~range~1~downto~0~121 4 5 928 1 . 21
O 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 inv2b
12
1
12
00000019
1
./src/INV2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927135237 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 142 1222927135234 inv2s
E INV2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
X INV2S
V 000036 11 211 1222927135234 inv2s
#VLB_VERSION 58
#INFO
INV2S
E 1222927135234
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
O0 2 29 272 1 . 21
O1 3 29 362 1 . 21
#SPECIFICATION 
#END
V 000024 54 449 0 inv2s
12
1
12
00000019
1
./src/INV2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135252 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927135249 inv3b
E INV3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = (others => 'U')
P O _out std_logic_vector[2:0]
X INV3B
V 000036 11 360 1222927135249 inv3b
#VLB_VERSION 58
#INFO
INV3B
E 1222927135249
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~2~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
~std_logic_vector{2~downto~0}~122 3 5 708 1 . 21
~NATURAL~range~2~downto~0~121 4 5 928 1 . 21
O 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 inv3b
12
1
12
00000019
1
./src/INV3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927135283 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 187 1222927135280 inv3s
E INV3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
X INV3S
V 000036 11 251 1222927135280 inv3s
#VLB_VERSION 58
#INFO
INV3S
E 1222927135280
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
O0 3 29 380 1 . 21
O1 4 29 470 1 . 21
O2 5 29 560 1 . 21
#SPECIFICATION 
#END
V 000024 54 647 0 inv3s
12
1
12
00000019
1
./src/INV3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135299 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927135296 inv4b
E INV4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = (others => 'U')
P O _out std_logic_vector[3:0]
X INV4B
V 000036 11 360 1222927135296 inv4b
#VLB_VERSION 58
#INFO
INV4B
E 1222927135296
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~3~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
~std_logic_vector{3~downto~0}~122 3 5 708 1 . 21
~NATURAL~range~3~downto~0~121 4 5 928 1 . 21
O 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 inv4b
12
1
12
00000019
1
./src/INV4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927135329 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000036 11 232 1222927135326 inv4s
E INV4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X INV4S
V 000036 11 291 1222927135326 inv4s
#VLB_VERSION 58
#INFO
INV4S
E 1222927135326
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
O0 4 29 488 1 . 21
O1 5 29 578 1 . 21
O2 6 29 668 1 . 21
O3 7 29 758 1 . 21
#SPECIFICATION 
#END
V 000024 54 845 0 inv4s
12
1
12
00000019
1
./src/INV4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135346 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927135343 inv5b
E INV5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic_vector[4:0]
X INV5B
V 000036 11 360 1222927135343 inv5b
#VLB_VERSION 58
#INFO
INV5B
E 1222927135343
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~4~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
~std_logic_vector{4~downto~0}~122 3 5 708 1 . 21
~NATURAL~range~4~downto~0~121 4 5 928 1 . 21
O 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 inv5b
12
1
12
00000019
1
./src/INV5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927135362 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000036 11 277 1222927135359 inv5s
E INV5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
X INV5S
V 000036 11 332 1222927135359 inv5s
#VLB_VERSION 58
#INFO
INV5S
E 1222927135359
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
O0 5 29 596 1 . 21
O1 6 29 686 1 . 21
O2 7 29 776 1 . 21
O3 8 29 866 1 . 21
O4 9 29 956 1 . 21
#SPECIFICATION 
#END
V 000025 54 1043 0 inv5s
12
1
12
00000019
1
./src/INV5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135393 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927135390 inv6b
E INV6B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[5:0] = (others => 'U')
P O _out std_logic_vector[5:0]
X INV6B
V 000036 11 360 1222927135390 inv6b
#VLB_VERSION 58
#INFO
INV6B
E 1222927135390
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~5~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
~std_logic_vector{5~downto~0}~122 3 5 708 1 . 21
~NATURAL~range~5~downto~0~121 4 5 928 1 . 21
O 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 inv6b
12
1
12
00000019
1
./src/INV6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927135409 behav
0_______
58
behav
0
12
std
.
.
0
0
0
V 000036 11 322 1222927135406 inv6s
E INV6S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
X INV6S
V 000036 11 376 1222927135406 inv6s
#VLB_VERSION 58
#INFO
INV6S
E 1222927135406
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
O0 6 29 704 1 . 21
O1 7 29 794 1 . 21
O2 8 29 884 1 . 21
O3 9 29 974 1 . 21
O4 10 29 1064 1 . 21
O5 11 29 1157 1 . 21
#SPECIFICATION 
#END
V 000025 54 1247 0 inv6s
12
1
12
00000019
1
./src/INV6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135440 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927135437 inv7b
E INV7B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[6:0] = (others => 'U')
P O _out std_logic_vector[6:0]
X INV7B
V 000036 11 360 1222927135437 inv7b
#VLB_VERSION 58
#INFO
INV7B
E 1222927135437
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~6~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
~std_logic_vector{6~downto~0}~122 3 5 708 1 . 21
~NATURAL~range~6~downto~0~121 4 5 928 1 . 21
O 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 inv7b
12
1
12
00000019
1
./src/INV7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927135455 behav
0_______
58
behav
0
14
std
.
.
0
0
0
V 000036 11 367 1222927135452 inv7s
E INV7S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
X INV7S
V 000036 11 420 1222927135452 inv7s
#VLB_VERSION 58
#INFO
INV7S
E 1222927135452
14
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
O0 7 29 812 1 . 21
O1 8 29 902 1 . 21
O2 9 29 992 1 . 21
O3 10 29 1082 1 . 21
O4 11 29 1175 1 . 21
O5 12 29 1268 1 . 21
O6 13 29 1361 1 . 21
#SPECIFICATION 
#END
V 000025 54 1451 0 inv7s
12
1
12
00000019
1
./src/INV7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135486 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927135483 inv8b
E INV8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => 'U')
P O _out std_logic_vector[7:0]
X INV8B
V 000036 11 360 1222927135483 inv8b
#VLB_VERSION 58
#INFO
INV8B
E 1222927135483
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~7~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
~std_logic_vector{7~downto~0}~122 3 5 708 1 . 21
~NATURAL~range~7~downto~0~121 4 5 928 1 . 21
O 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 inv8b
12
1
12
00000019
1
./src/INV8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927135502 behav
0_______
58
behav
0
16
std
.
.
0
0
0
V 000036 11 412 1222927135499 inv8s
E INV8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
X INV8S
V 000036 11 465 1222927135499 inv8s
#VLB_VERSION 58
#INFO
INV8S
E 1222927135499
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
I7 7 29 812 1 . 20
O0 8 29 920 1 . 21
O1 9 29 1010 1 . 21
O2 10 29 1100 1 . 21
O3 11 29 1193 1 . 21
O4 12 29 1286 1 . 21
O5 13 29 1379 1 . 21
O6 14 29 1472 1 . 21
O7 15 29 1565 1 . 21
#SPECIFICATION 
#END
V 000025 54 1655 0 inv8s
12
1
12
00000019
1
./src/INV8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135533 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 131 1222927135530 inv9b
E INV9B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[8:0] = (others => 'U')
P O _out std_logic_vector[8:0]
X INV9B
V 000036 11 360 1222927135530 inv9b
#VLB_VERSION 58
#INFO
INV9B
E 1222927135530
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~8~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
~std_logic_vector{8~downto~0}~122 3 5 708 1 . 21
~NATURAL~range~8~downto~0~121 4 5 928 1 . 21
O 5 29 1122 1 . 21
#SPECIFICATION 
#END
V 000025 54 1193 0 inv9b
12
1
12
00000019
1
./src/INV9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927135549 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000036 11 457 1222927135546 inv9s
E INV9S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
X INV9S
V 000036 11 509 1222927135546 inv9s
#VLB_VERSION 58
#INFO
INV9S
E 1222927135546
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
I7 7 29 812 1 . 20
I8 8 29 920 1 . 20
O0 9 29 1028 1 . 21
O1 10 29 1118 1 . 21
O2 11 29 1211 1 . 21
O3 12 29 1304 1 . 21
O4 13 29 1397 1 . 21
O5 14 29 1490 1 . 21
O6 15 29 1583 1 . 21
O7 16 29 1676 1 . 21
O8 17 29 1769 1 . 21
#SPECIFICATION 
#END
V 000025 54 1859 0 inv9s
12
1
12
00000019
1
./src/INV9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135577 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 133 1222927135562 inv10b
E INV10B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[9:0] = (others => 'U')
P O _out std_logic_vector[9:0]
X INV10B
V 000037 11 361 1222927135562 inv10b
#VLB_VERSION 58
#INFO
INV10B
E 1222927135562
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{9~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~9~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
~std_logic_vector{9~downto~0}~122 3 5 709 1 . 21
~NATURAL~range~9~downto~0~121 4 5 929 1 . 21
O 5 29 1123 1 . 21
#SPECIFICATION 
#END
V 000026 54 1194 0 inv10b
12
1
12
00000019
1
./src/INV10B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927135596 behav
0_______
58
behav
0
20
std
.
.
0
0
0
V 000037 11 504 1222927135593 inv10s
E INV10S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
X INV10S
V 000037 11 554 1222927135593 inv10s
#VLB_VERSION 58
#INFO
INV10S
E 1222927135593
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
I8 8 29 921 1 . 20
I9 9 29 1029 1 . 20
O0 10 29 1137 1 . 21
O1 11 29 1230 1 . 21
O2 12 29 1323 1 . 21
O3 13 29 1416 1 . 21
O4 14 29 1509 1 . 21
O5 15 29 1602 1 . 21
O6 16 29 1695 1 . 21
O7 17 29 1788 1 . 21
O8 18 29 1881 1 . 21
O9 19 29 1974 1 . 21
#SPECIFICATION 
#END
V 000026 54 2064 0 inv10s
12
1
12
00000019
1
./src/INV10S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135612 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 135 1222927135609 inv12b
E INV12B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[11:0] = (others => 'U')
P O _out std_logic_vector[11:0]
X INV12B
V 000037 11 365 1222927135609 inv12b
#VLB_VERSION 58
#INFO
INV12B
E 1222927135609
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~11~downto~0~12 1 5 277 1 . 20
I 2 29 472 1 . 20
~std_logic_vector{11~downto~0}~122 3 5 712 1 . 21
~NATURAL~range~11~downto~0~121 4 5 933 1 . 21
O 5 29 1128 1 . 21
#SPECIFICATION 
#END
V 000026 54 1199 0 inv12b
12
1
12
00000019
1
./src/INV12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927135643 behav
0_______
58
behav
0
24
std
.
.
0
0
0
V 000037 11 598 1222927135640 inv12s
E INV12S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
X INV12S
V 000037 11 646 1222927135640 inv12s
#VLB_VERSION 58
#INFO
INV12S
E 1222927135640
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
I8 8 29 921 1 . 20
I9 9 29 1029 1 . 20
I10 10 29 1137 1 . 20
I11 11 29 1248 1 . 20
O0 12 29 1359 1 . 21
O1 13 29 1452 1 . 21
O2 14 29 1545 1 . 21
O3 15 29 1638 1 . 21
O4 16 29 1731 1 . 21
O5 17 29 1824 1 . 21
O6 18 29 1917 1 . 21
O7 19 29 2010 1 . 21
O8 20 29 2103 1 . 21
O9 21 29 2196 1 . 21
O10 22 29 2289 1 . 21
O11 23 29 2382 1 . 21
#SPECIFICATION 
#END
V 000026 54 2472 0 inv12s
12
1
12
00000019
1
./src/INV12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135659 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 135 1222927135656 inv16b
E INV16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0] = (others => 'U')
P O _out std_logic_vector[15:0]
X INV16B
V 000037 11 365 1222927135656 inv16b
#VLB_VERSION 58
#INFO
INV16B
E 1222927135656
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~15~downto~0~12 1 5 277 1 . 20
I 2 29 472 1 . 20
~std_logic_vector{15~downto~0}~122 3 5 712 1 . 21
~NATURAL~range~15~downto~0~121 4 5 933 1 . 21
O 5 29 1128 1 . 21
#SPECIFICATION 
#END
V 000026 54 1199 0 inv16b
12
1
12
00000019
1
./src/INV16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927135690 behav
0_______
58
behav
0
32
std
.
.
0
0
0
V 000037 11 786 1222927135687 inv16s
E INV16S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
X INV16S
V 000037 11 830 1222927135687 inv16s
#VLB_VERSION 58
#INFO
INV16S
E 1222927135687
32
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
I8 8 29 921 1 . 20
I9 9 29 1029 1 . 20
I10 10 29 1137 1 . 20
I11 11 29 1248 1 . 20
I12 12 29 1359 1 . 20
I13 13 29 1470 1 . 20
I14 14 29 1581 1 . 20
I15 15 29 1692 1 . 20
O0 16 29 1803 1 . 21
O1 17 29 1896 1 . 21
O2 18 29 1989 1 . 21
O3 19 29 2082 1 . 21
O4 20 29 2175 1 . 21
O5 21 29 2268 1 . 21
O6 22 29 2361 1 . 21
O7 23 29 2454 1 . 21
O8 24 29 2547 1 . 21
O9 25 29 2640 1 . 21
O10 26 29 2733 1 . 21
O11 27 29 2826 1 . 21
O12 28 29 2919 1 . 21
O13 29 29 3012 1 . 21
O14 30 29 3105 1 . 21
O15 31 29 3198 1 . 21
#SPECIFICATION 
#END
V 000026 54 3288 0 inv16s
12
1
12
00000019
1
./src/INV16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927135705 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 135 1222927135702 inv32b
E INV32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0] = (others => 'U')
P O _out std_logic_vector[31:0]
X INV32B
V 000037 11 365 1222927135702 inv32b
#VLB_VERSION 58
#INFO
INV32B
E 1222927135702
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~31~downto~0~12 1 5 277 1 . 20
I 2 29 472 1 . 20
~std_logic_vector{31~downto~0}~122 3 5 712 1 . 21
~NATURAL~range~31~downto~0~121 4 5 933 1 . 21
O 5 29 1128 1 . 21
#SPECIFICATION 
#END
V 000026 54 1199 0 inv32b
12
1
12
00000019
1
./src/INV32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927135736 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000033 11 91 1222927135733 inv
E INV VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic = 'U'
P O _out std_logic
X INV
V 000034 11 167 1222927135733 inv
#VLB_VERSION 58
#INFO
INV
E 1222927135733
2
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I 0 29 54 1 . 20
O 1 29 162 1 . 21
#SPECIFICATION 
#END
V 000022 54 249 0 inv
12
1
12
00000019
1
./src/INV.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927135752 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 169 1222927135749 iobuf2b
E IOBUF2B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[1:0]
P IO _inout std_logic_vector[1:0]
P O _out std_logic_vector[1:0]
X IOBUF2B
V 000038 11 501 1222927135749 iobuf2b
#VLB_VERSION 58
#INFO
IOBUF2B
E 1222927135749
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
~std_logic_vector{1~downto~0}~12 1 5 147 1 . 19
~NATURAL~range~1~downto~0~12 2 5 367 1 . 19
I 3 29 561 1 . 19
~std_logic_vector{1~downto~0}~122 4 5 634 1 . 20
~NATURAL~range~1~downto~0~121 5 5 854 1 . 20
IO 6 29 1048 1 . 20
~std_logic_vector{1~downto~0}~124 7 5 1121 1 . 21
~NATURAL~range~1~downto~0~123 8 5 1341 1 . 21
O 9 29 1535 1 . 21
#SPECIFICATION 
#END
V 000027 54 1606 0 iobuf2b
12
1
12
00000016
1
./src/IOBUF2B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927135783 STRUCTURE
0_______
58
STRUCTURE
0
7
std
.
.
0
0
0
V 000038 11 198 1222927135780 iobuf2s
E IOBUF2S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I0 _in std_logic
P I1 _in std_logic
P IO0 _inout std_logic
P IO1 _inout std_logic
P O0 _out std_logic
P O1 _out std_logic
X IOBUF2S
V 000038 11 274 1222927135780 iobuf2s
#VLB_VERSION 58
#INFO
IOBUF2S
E 1222927135780
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
I0 1 29 148 1 . 19
I1 2 29 238 1 . 20
IO0 3 29 328 1 . 21
IO1 4 29 418 1 . 22
O0 5 29 508 1 . 23
O1 6 29 598 1 . 24
#SPECIFICATION 
#END
V 000026 54 685 0 iobuf2s
12
1
12
00000016
1
./src/IOBUF2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927135799 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 169 1222927135796 iobuf3b
E IOBUF3B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[2:0]
P IO _inout std_logic_vector[2:0]
P O _out std_logic_vector[2:0]
X IOBUF3B
V 000038 11 501 1222927135796 iobuf3b
#VLB_VERSION 58
#INFO
IOBUF3B
E 1222927135796
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
~std_logic_vector{2~downto~0}~12 1 5 147 1 . 19
~NATURAL~range~2~downto~0~12 2 5 367 1 . 19
I 3 29 561 1 . 19
~std_logic_vector{2~downto~0}~122 4 5 634 1 . 20
~NATURAL~range~2~downto~0~121 5 5 854 1 . 20
IO 6 29 1048 1 . 20
~std_logic_vector{2~downto~0}~124 7 5 1121 1 . 21
~NATURAL~range~2~downto~0~123 8 5 1341 1 . 21
O 9 29 1535 1 . 21
#SPECIFICATION 
#END
V 000027 54 1606 0 iobuf3b
12
1
12
00000016
1
./src/IOBUF3B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927135828 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 169 1222927135812 iobuf4b
E IOBUF4B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[3:0]
P IO _inout std_logic_vector[3:0]
P O _out std_logic_vector[3:0]
X IOBUF4B
V 000038 11 501 1222927135812 iobuf4b
#VLB_VERSION 58
#INFO
IOBUF4B
E 1222927135812
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
~std_logic_vector{3~downto~0}~12 1 5 147 1 . 19
~NATURAL~range~3~downto~0~12 2 5 367 1 . 19
I 3 29 561 1 . 19
~std_logic_vector{3~downto~0}~122 4 5 634 1 . 20
~NATURAL~range~3~downto~0~121 5 5 854 1 . 20
IO 6 29 1048 1 . 20
~std_logic_vector{3~downto~0}~124 7 5 1121 1 . 21
~NATURAL~range~3~downto~0~123 8 5 1341 1 . 21
O 9 29 1535 1 . 21
#SPECIFICATION 
#END
V 000027 54 1606 0 iobuf4b
12
1
12
00000016
1
./src/IOBUF4B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927135846 STRUCTURE
0_______
58
STRUCTURE
0
13
std
.
.
0
0
0
V 000038 11 322 1222927135843 iobuf4s
E IOBUF4S VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X IOBUF4S
V 000038 11 402 1222927135843 iobuf4s
#VLB_VERSION 58
#INFO
IOBUF4S
E 1222927135843
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
I0 1 29 148 1 . 19
I1 2 29 238 1 . 20
I2 3 29 328 1 . 21
I3 4 29 418 1 . 22
IO0 5 29 508 1 . 23
IO1 6 29 598 1 . 24
IO2 7 29 688 1 . 25
IO3 8 29 778 1 . 26
O0 9 29 868 1 . 27
O1 10 29 958 1 . 28
O2 11 29 1051 1 . 29
O3 12 29 1144 1 . 30
#SPECIFICATION 
#END
V 000027 54 1234 0 iobuf4s
12
1
12
00000016
1
./src/IOBUF4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927135862 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 169 1222927135859 iobuf5b
E IOBUF5B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[4:0]
P IO _inout std_logic_vector[4:0]
P O _out std_logic_vector[4:0]
X IOBUF5B
V 000038 11 501 1222927135859 iobuf5b
#VLB_VERSION 58
#INFO
IOBUF5B
E 1222927135859
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
~std_logic_vector{4~downto~0}~12 1 5 147 1 . 19
~NATURAL~range~4~downto~0~12 2 5 367 1 . 19
I 3 29 561 1 . 19
~std_logic_vector{4~downto~0}~122 4 5 634 1 . 20
~NATURAL~range~4~downto~0~121 5 5 854 1 . 20
IO 6 29 1048 1 . 20
~std_logic_vector{4~downto~0}~124 7 5 1121 1 . 21
~NATURAL~range~4~downto~0~123 8 5 1341 1 . 21
O 9 29 1535 1 . 21
#SPECIFICATION 
#END
V 000027 54 1606 0 iobuf5b
12
1
12
00000016
1
./src/IOBUF5B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927135893 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 169 1222927135890 iobuf6b
E IOBUF6B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[5:0]
P IO _inout std_logic_vector[5:0]
P O _out std_logic_vector[5:0]
X IOBUF6B
V 000038 11 501 1222927135890 iobuf6b
#VLB_VERSION 58
#INFO
IOBUF6B
E 1222927135890
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
~std_logic_vector{5~downto~0}~12 1 5 147 1 . 19
~NATURAL~range~5~downto~0~12 2 5 367 1 . 19
I 3 29 561 1 . 19
~std_logic_vector{5~downto~0}~122 4 5 634 1 . 20
~NATURAL~range~5~downto~0~121 5 5 854 1 . 20
IO 6 29 1048 1 . 20
~std_logic_vector{5~downto~0}~124 7 5 1121 1 . 21
~NATURAL~range~5~downto~0~123 8 5 1341 1 . 21
O 9 29 1535 1 . 21
#SPECIFICATION 
#END
V 000027 54 1606 0 iobuf6b
12
1
12
00000016
1
./src/IOBUF6B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927135909 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 169 1222927135906 iobuf7b
E IOBUF7B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[6:0]
P IO _inout std_logic_vector[6:0]
P O _out std_logic_vector[6:0]
X IOBUF7B
V 000038 11 501 1222927135906 iobuf7b
#VLB_VERSION 58
#INFO
IOBUF7B
E 1222927135906
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
~std_logic_vector{6~downto~0}~12 1 5 147 1 . 19
~NATURAL~range~6~downto~0~12 2 5 367 1 . 19
I 3 29 561 1 . 19
~std_logic_vector{6~downto~0}~122 4 5 634 1 . 20
~NATURAL~range~6~downto~0~121 5 5 854 1 . 20
IO 6 29 1048 1 . 20
~std_logic_vector{6~downto~0}~124 7 5 1121 1 . 21
~NATURAL~range~6~downto~0~123 8 5 1341 1 . 21
O 9 29 1535 1 . 21
#SPECIFICATION 
#END
V 000027 54 1606 0 iobuf7b
12
1
12
00000016
1
./src/IOBUF7B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927135940 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 169 1222927135937 iobuf8b
E IOBUF8B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[7:0]
P IO _inout std_logic_vector[7:0]
P O _out std_logic_vector[7:0]
X IOBUF8B
V 000038 11 501 1222927135937 iobuf8b
#VLB_VERSION 58
#INFO
IOBUF8B
E 1222927135937
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
~std_logic_vector{7~downto~0}~12 1 5 147 1 . 19
~NATURAL~range~7~downto~0~12 2 5 367 1 . 19
I 3 29 561 1 . 19
~std_logic_vector{7~downto~0}~122 4 5 634 1 . 20
~NATURAL~range~7~downto~0~121 5 5 854 1 . 20
IO 6 29 1048 1 . 20
~std_logic_vector{7~downto~0}~124 7 5 1121 1 . 21
~NATURAL~range~7~downto~0~123 8 5 1341 1 . 21
O 9 29 1535 1 . 21
#SPECIFICATION 
#END
V 000027 54 1606 0 iobuf8b
12
1
12
00000016
1
./src/IOBUF8B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927135955 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 169 1222927135952 iobuf9b
E IOBUF9B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[8:0]
P IO _inout std_logic_vector[8:0]
P O _out std_logic_vector[8:0]
X IOBUF9B
V 000038 11 501 1222927135952 iobuf9b
#VLB_VERSION 58
#INFO
IOBUF9B
E 1222927135952
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 58 1 . 18
~std_logic_vector{8~downto~0}~12 1 5 147 1 . 19
~NATURAL~range~8~downto~0~12 2 5 367 1 . 19
I 3 29 561 1 . 19
~std_logic_vector{8~downto~0}~122 4 5 634 1 . 20
~NATURAL~range~8~downto~0~121 5 5 854 1 . 20
IO 6 29 1048 1 . 20
~std_logic_vector{8~downto~0}~124 7 5 1121 1 . 21
~NATURAL~range~8~downto~0~123 8 5 1341 1 . 21
O 9 29 1535 1 . 21
#SPECIFICATION 
#END
V 000027 54 1606 0 iobuf9b
12
1
12
00000016
1
./src/IOBUF9B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927135986 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 171 1222927135983 iobuf10b
E IOBUF10B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[9:0]
P IO _inout std_logic_vector[9:0]
P O _out std_logic_vector[9:0]
X IOBUF10B
V 000039 11 502 1222927135983 iobuf10b
#VLB_VERSION 58
#INFO
IOBUF10B
E 1222927135983
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 59 1 . 18
~std_logic_vector{9~downto~0}~12 1 5 148 1 . 19
~NATURAL~range~9~downto~0~12 2 5 368 1 . 19
I 3 29 562 1 . 19
~std_logic_vector{9~downto~0}~122 4 5 635 1 . 20
~NATURAL~range~9~downto~0~121 5 5 855 1 . 20
IO 6 29 1049 1 . 20
~std_logic_vector{9~downto~0}~124 7 5 1122 1 . 21
~NATURAL~range~9~downto~0~123 8 5 1342 1 . 21
O 9 29 1536 1 . 21
#SPECIFICATION 
#END
V 000028 54 1607 0 iobuf10b
12
1
12
00000016
1
./src/IOBUF10B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136002 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 174 1222927135999 iobuf12b
E IOBUF12B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[11:0]
P IO _inout std_logic_vector[11:0]
P O _out std_logic_vector[11:0]
X IOBUF12B
V 000039 11 508 1222927135999 iobuf12b
#VLB_VERSION 58
#INFO
IOBUF12B
E 1222927135999
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 59 1 . 18
~std_logic_vector{11~downto~0}~12 1 5 148 1 . 19
~NATURAL~range~11~downto~0~12 2 5 369 1 . 19
I 3 29 564 1 . 19
~std_logic_vector{11~downto~0}~122 4 5 637 1 . 20
~NATURAL~range~11~downto~0~121 5 5 858 1 . 20
IO 6 29 1053 1 . 20
~std_logic_vector{11~downto~0}~124 7 5 1126 1 . 21
~NATURAL~range~11~downto~0~123 8 5 1347 1 . 21
O 9 29 1542 1 . 21
#SPECIFICATION 
#END
V 000028 54 1613 0 iobuf12b
12
1
12
00000016
1
./src/IOBUF12B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136033 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 174 1222927136030 iobuf16b
E IOBUF16B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[15:0]
P IO _inout std_logic_vector[15:0]
P O _out std_logic_vector[15:0]
X IOBUF16B
V 000039 11 508 1222927136030 iobuf16b
#VLB_VERSION 58
#INFO
IOBUF16B
E 1222927136030
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 59 1 . 18
~std_logic_vector{15~downto~0}~12 1 5 148 1 . 19
~NATURAL~range~15~downto~0~12 2 5 369 1 . 19
I 3 29 564 1 . 19
~std_logic_vector{15~downto~0}~122 4 5 637 1 . 20
~NATURAL~range~15~downto~0~121 5 5 858 1 . 20
IO 6 29 1053 1 . 20
~std_logic_vector{15~downto~0}~124 7 5 1126 1 . 21
~NATURAL~range~15~downto~0~123 8 5 1347 1 . 21
O 9 29 1542 1 . 21
#SPECIFICATION 
#END
V 000028 54 1613 0 iobuf16b
12
1
12
00000016
1
./src/IOBUF16B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136049 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 174 1222927136046 iobuf32b
E IOBUF32B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic_vector[31:0]
P IO _inout std_logic_vector[31:0]
P O _out std_logic_vector[31:0]
X IOBUF32B
V 000039 11 508 1222927136046 iobuf32b
#VLB_VERSION 58
#INFO
IOBUF32B
E 1222927136046
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 59 1 . 18
~std_logic_vector{31~downto~0}~12 1 5 148 1 . 19
~NATURAL~range~31~downto~0~12 2 5 369 1 . 19
I 3 29 564 1 . 19
~std_logic_vector{31~downto~0}~122 4 5 637 1 . 20
~NATURAL~range~31~downto~0~121 5 5 858 1 . 20
IO 6 29 1053 1 . 20
~std_logic_vector{31~downto~0}~124 7 5 1126 1 . 21
~NATURAL~range~31~downto~0~123 8 5 1347 1 . 21
O 9 29 1542 1 . 21
#SPECIFICATION 
#END
V 000028 54 1613 0 iobuf32b
12
1
12
00000016
1
./src/IOBUF32B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136065 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000036 11 129 1222927136062 iobuf
E IOBUF VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic
P I _in std_logic
P IO _inout std_logic
P O _out std_logic
X IOBUF
V 000036 11 208 1222927136062 iobuf
#VLB_VERSION 58
#INFO
IOBUF
E 1222927136062
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T 0 29 56 1 . 18
I 1 29 146 1 . 19
IO 2 29 236 1 . 20
O 3 29 326 1 . 21
#SPECIFICATION 
#END
V 000024 54 413 0 iobuf
12
1
12
00000016
1
./src/IOBUF.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927136096 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 183 1222927136093 iobufc2b
E IOBUFC2B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[1:0]
P I _in std_logic_vector[1:0]
P IO _inout std_logic_vector[1:0]
P O _out std_logic_vector[1:0]
X IOBUFC2B
V 000039 11 602 1222927136093 iobufc2b
#VLB_VERSION 58
#INFO
IOBUFC2B
E 1222927136093
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~1~downto~0~12 1 5 278 1 . 18
T 2 29 472 1 . 18
~std_logic_vector{1~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~1~downto~0~121 4 5 765 1 . 19
I 5 29 959 1 . 19
~std_logic_vector{1~downto~0}~124 6 5 1032 1 . 20
~NATURAL~range~1~downto~0~123 7 5 1252 1 . 20
IO 8 29 1446 1 . 20
~std_logic_vector{1~downto~0}~126 9 5 1519 1 . 21
~NATURAL~range~1~downto~0~125 10 5 1740 1 . 21
O 11 29 1935 1 . 21
#SPECIFICATION 
#END
V 000028 54 2007 0 iobufc2b
12
1
12
00000016
1
./src/IOBUFC2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136112 STRUCTURE
0_______
58
STRUCTURE
0
8
std
.
.
0
0
0
V 000039 11 220 1222927136109 iobufc2s
E IOBUFC2S VHDL
L IEEE;
U ieee.std_logic_1164;
P T0 _in std_logic
P T1 _in std_logic
P I0 _in std_logic
P I1 _in std_logic
P IO0 _inout std_logic
P IO1 _inout std_logic
P O0 _out std_logic
P O1 _out std_logic
X IOBUFC2S
V 000039 11 296 1222927136109 iobufc2s
#VLB_VERSION 58
#INFO
IOBUFC2S
E 1222927136109
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T0 0 29 59 1 . 18
T1 1 29 149 1 . 18
I0 2 29 239 1 . 19
I1 3 29 329 1 . 20
IO0 4 29 419 1 . 21
IO1 5 29 509 1 . 22
O0 6 29 599 1 . 23
O1 7 29 689 1 . 24
#SPECIFICATION 
#END
V 000027 54 776 0 iobufc2s
12
1
12
00000016
1
./src/IOBUFC2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927136143 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 183 1222927136140 iobufc3b
E IOBUFC3B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[2:0]
P I _in std_logic_vector[2:0]
P IO _inout std_logic_vector[2:0]
P O _out std_logic_vector[2:0]
X IOBUFC3B
V 000039 11 602 1222927136140 iobufc3b
#VLB_VERSION 58
#INFO
IOBUFC3B
E 1222927136140
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~2~downto~0~12 1 5 278 1 . 18
T 2 29 472 1 . 18
~std_logic_vector{2~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~2~downto~0~121 4 5 765 1 . 19
I 5 29 959 1 . 19
~std_logic_vector{2~downto~0}~124 6 5 1032 1 . 20
~NATURAL~range~2~downto~0~123 7 5 1252 1 . 20
IO 8 29 1446 1 . 20
~std_logic_vector{2~downto~0}~126 9 5 1519 1 . 21
~NATURAL~range~2~downto~0~125 10 5 1740 1 . 21
O 11 29 1935 1 . 21
#SPECIFICATION 
#END
V 000028 54 2007 0 iobufc3b
12
1
12
00000016
1
./src/IOBUFC3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136159 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 183 1222927136156 iobufc4b
E IOBUFC4B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[3:0]
P I _in std_logic_vector[3:0]
P IO _inout std_logic_vector[3:0]
P O _out std_logic_vector[3:0]
X IOBUFC4B
V 000039 11 602 1222927136156 iobufc4b
#VLB_VERSION 58
#INFO
IOBUFC4B
E 1222927136156
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~3~downto~0~12 1 5 278 1 . 18
T 2 29 472 1 . 18
~std_logic_vector{3~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~3~downto~0~121 4 5 765 1 . 19
I 5 29 959 1 . 19
~std_logic_vector{3~downto~0}~124 6 5 1032 1 . 20
~NATURAL~range~3~downto~0~123 7 5 1252 1 . 20
IO 8 29 1446 1 . 20
~std_logic_vector{3~downto~0}~126 9 5 1519 1 . 21
~NATURAL~range~3~downto~0~125 10 5 1740 1 . 21
O 11 29 1935 1 . 21
#SPECIFICATION 
#END
V 000028 54 2007 0 iobufc4b
12
1
12
00000016
1
./src/IOBUFC4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927136190 STRUCTURE
0_______
58
STRUCTURE
0
16
std
.
.
0
0
0
V 000039 11 382 1222927136187 iobufc4s
E IOBUFC4S VHDL
L IEEE;
U ieee.std_logic_1164;
P T0 _in std_logic
P T1 _in std_logic
P T2 _in std_logic
P T3 _in std_logic
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X IOBUFC4S
V 000039 11 470 1222927136187 iobufc4s
#VLB_VERSION 58
#INFO
IOBUFC4S
E 1222927136187
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
T0 0 29 59 1 . 18
T1 1 29 149 1 . 18
T2 2 29 239 1 . 18
T3 3 29 329 1 . 18
I0 4 29 419 1 . 19
I1 5 29 509 1 . 20
I2 6 29 599 1 . 21
I3 7 29 689 1 . 22
IO0 8 29 779 1 . 23
IO1 9 29 869 1 . 24
IO2 10 29 959 1 . 25
IO3 11 29 1052 1 . 26
O0 12 29 1145 1 . 27
O1 13 29 1238 1 . 28
O2 14 29 1331 1 . 29
O3 15 29 1424 1 . 30
#SPECIFICATION 
#END
V 000028 54 1514 0 iobufc4s
12
1
12
00000016
1
./src/IOBUFC4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927136205 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 183 1222927136202 iobufc5b
E IOBUFC5B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[4:0]
P I _in std_logic_vector[4:0]
P IO _inout std_logic_vector[4:0]
P O _out std_logic_vector[4:0]
X IOBUFC5B
V 000039 11 602 1222927136202 iobufc5b
#VLB_VERSION 58
#INFO
IOBUFC5B
E 1222927136202
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~4~downto~0~12 1 5 278 1 . 18
T 2 29 472 1 . 18
~std_logic_vector{4~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~4~downto~0~121 4 5 765 1 . 19
I 5 29 959 1 . 19
~std_logic_vector{4~downto~0}~124 6 5 1032 1 . 20
~NATURAL~range~4~downto~0~123 7 5 1252 1 . 20
IO 8 29 1446 1 . 20
~std_logic_vector{4~downto~0}~126 9 5 1519 1 . 21
~NATURAL~range~4~downto~0~125 10 5 1740 1 . 21
O 11 29 1935 1 . 21
#SPECIFICATION 
#END
V 000028 54 2007 0 iobufc5b
12
1
12
00000016
1
./src/IOBUFC5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136237 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 183 1222927136234 iobufc6b
E IOBUFC6B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[5:0]
P I _in std_logic_vector[5:0]
P IO _inout std_logic_vector[5:0]
P O _out std_logic_vector[5:0]
X IOBUFC6B
V 000039 11 602 1222927136234 iobufc6b
#VLB_VERSION 58
#INFO
IOBUFC6B
E 1222927136234
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~5~downto~0~12 1 5 278 1 . 18
T 2 29 472 1 . 18
~std_logic_vector{5~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~5~downto~0~121 4 5 765 1 . 19
I 5 29 959 1 . 19
~std_logic_vector{5~downto~0}~124 6 5 1032 1 . 20
~NATURAL~range~5~downto~0~123 7 5 1252 1 . 20
IO 8 29 1446 1 . 20
~std_logic_vector{5~downto~0}~126 9 5 1519 1 . 21
~NATURAL~range~5~downto~0~125 10 5 1740 1 . 21
O 11 29 1935 1 . 21
#SPECIFICATION 
#END
V 000028 54 2007 0 iobufc6b
12
1
12
00000016
1
./src/IOBUFC6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136252 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 183 1222927136249 iobufc7b
E IOBUFC7B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[6:0]
P I _in std_logic_vector[6:0]
P IO _inout std_logic_vector[6:0]
P O _out std_logic_vector[6:0]
X IOBUFC7B
V 000039 11 602 1222927136249 iobufc7b
#VLB_VERSION 58
#INFO
IOBUFC7B
E 1222927136249
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~6~downto~0~12 1 5 278 1 . 18
T 2 29 472 1 . 18
~std_logic_vector{6~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~6~downto~0~121 4 5 765 1 . 19
I 5 29 959 1 . 19
~std_logic_vector{6~downto~0}~124 6 5 1032 1 . 20
~NATURAL~range~6~downto~0~123 7 5 1252 1 . 20
IO 8 29 1446 1 . 20
~std_logic_vector{6~downto~0}~126 9 5 1519 1 . 21
~NATURAL~range~6~downto~0~125 10 5 1740 1 . 21
O 11 29 1935 1 . 21
#SPECIFICATION 
#END
V 000028 54 2007 0 iobufc7b
12
1
12
00000016
1
./src/IOBUFC7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136284 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 183 1222927136281 iobufc8b
E IOBUFC8B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[7:0]
P I _in std_logic_vector[7:0]
P IO _inout std_logic_vector[7:0]
P O _out std_logic_vector[7:0]
X IOBUFC8B
V 000039 11 602 1222927136281 iobufc8b
#VLB_VERSION 58
#INFO
IOBUFC8B
E 1222927136281
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~7~downto~0~12 1 5 278 1 . 18
T 2 29 472 1 . 18
~std_logic_vector{7~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~7~downto~0~121 4 5 765 1 . 19
I 5 29 959 1 . 19
~std_logic_vector{7~downto~0}~124 6 5 1032 1 . 20
~NATURAL~range~7~downto~0~123 7 5 1252 1 . 20
IO 8 29 1446 1 . 20
~std_logic_vector{7~downto~0}~126 9 5 1519 1 . 21
~NATURAL~range~7~downto~0~125 10 5 1740 1 . 21
O 11 29 1935 1 . 21
#SPECIFICATION 
#END
V 000028 54 2007 0 iobufc8b
12
1
12
00000016
1
./src/IOBUFC8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136299 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 183 1222927136296 iobufc9b
E IOBUFC9B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[8:0]
P I _in std_logic_vector[8:0]
P IO _inout std_logic_vector[8:0]
P O _out std_logic_vector[8:0]
X IOBUFC9B
V 000039 11 602 1222927136296 iobufc9b
#VLB_VERSION 58
#INFO
IOBUFC9B
E 1222927136296
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~8~downto~0~12 1 5 278 1 . 18
T 2 29 472 1 . 18
~std_logic_vector{8~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~8~downto~0~121 4 5 765 1 . 19
I 5 29 959 1 . 19
~std_logic_vector{8~downto~0}~124 6 5 1032 1 . 20
~NATURAL~range~8~downto~0~123 7 5 1252 1 . 20
IO 8 29 1446 1 . 20
~std_logic_vector{8~downto~0}~126 9 5 1519 1 . 21
~NATURAL~range~8~downto~0~125 10 5 1740 1 . 21
O 11 29 1935 1 . 21
#SPECIFICATION 
#END
V 000028 54 2007 0 iobufc9b
12
1
12
00000016
1
./src/IOBUFC9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136330 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000040 11 185 1222927136327 iobufc10b
E IOBUFC10B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[9:0]
P I _in std_logic_vector[9:0]
P IO _inout std_logic_vector[9:0]
P O _out std_logic_vector[9:0]
X IOBUFC10B
V 000040 11 603 1222927136327 iobufc10b
#VLB_VERSION 58
#INFO
IOBUFC10B
E 1222927136327
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{9~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~9~downto~0~12 1 5 279 1 . 18
T 2 29 473 1 . 18
~std_logic_vector{9~downto~0}~122 3 5 546 1 . 19
~NATURAL~range~9~downto~0~121 4 5 766 1 . 19
I 5 29 960 1 . 19
~std_logic_vector{9~downto~0}~124 6 5 1033 1 . 20
~NATURAL~range~9~downto~0~123 7 5 1253 1 . 20
IO 8 29 1447 1 . 20
~std_logic_vector{9~downto~0}~126 9 5 1520 1 . 21
~NATURAL~range~9~downto~0~125 10 5 1741 1 . 21
O 11 29 1936 1 . 21
#SPECIFICATION 
#END
V 000029 54 2008 0 iobufc10b
12
1
12
00000016
1
./src/IOBUFC10B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136346 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000040 11 189 1222927136343 iobufc12b
E IOBUFC12B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[11:0]
P I _in std_logic_vector[11:0]
P IO _inout std_logic_vector[11:0]
P O _out std_logic_vector[11:0]
X IOBUFC12B
V 000040 11 611 1222927136343 iobufc12b
#VLB_VERSION 58
#INFO
IOBUFC12B
E 1222927136343
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~11~downto~0~12 1 5 280 1 . 18
T 2 29 475 1 . 18
~std_logic_vector{11~downto~0}~122 3 5 548 1 . 19
~NATURAL~range~11~downto~0~121 4 5 769 1 . 19
I 5 29 964 1 . 19
~std_logic_vector{11~downto~0}~124 6 5 1037 1 . 20
~NATURAL~range~11~downto~0~123 7 5 1258 1 . 20
IO 8 29 1453 1 . 20
~std_logic_vector{11~downto~0}~126 9 5 1526 1 . 21
~NATURAL~range~11~downto~0~125 10 5 1748 1 . 21
O 11 29 1944 1 . 21
#SPECIFICATION 
#END
V 000029 54 2016 0 iobufc12b
12
1
12
00000016
1
./src/IOBUFC12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136377 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000040 11 189 1222927136374 iobufc16b
E IOBUFC16B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[15:0]
P I _in std_logic_vector[15:0]
P IO _inout std_logic_vector[15:0]
P O _out std_logic_vector[15:0]
X IOBUFC16B
V 000040 11 611 1222927136374 iobufc16b
#VLB_VERSION 58
#INFO
IOBUFC16B
E 1222927136374
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~15~downto~0~12 1 5 280 1 . 18
T 2 29 475 1 . 18
~std_logic_vector{15~downto~0}~122 3 5 548 1 . 19
~NATURAL~range~15~downto~0~121 4 5 769 1 . 19
I 5 29 964 1 . 19
~std_logic_vector{15~downto~0}~124 6 5 1037 1 . 20
~NATURAL~range~15~downto~0~123 7 5 1258 1 . 20
IO 8 29 1453 1 . 20
~std_logic_vector{15~downto~0}~126 9 5 1526 1 . 21
~NATURAL~range~15~downto~0~125 10 5 1748 1 . 21
O 11 29 1944 1 . 21
#SPECIFICATION 
#END
V 000029 54 2016 0 iobufc16b
12
1
12
00000016
1
./src/IOBUFC16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136407 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000040 11 189 1222927136390 iobufc32b
E IOBUFC32B VHDL
L IEEE;
U ieee.std_logic_1164;
P T _in std_logic_vector[31:0]
P I _in std_logic_vector[31:0]
P IO _inout std_logic_vector[31:0]
P O _out std_logic_vector[31:0]
X IOBUFC32B
V 000040 11 611 1222927136390 iobufc32b
#VLB_VERSION 58
#INFO
IOBUFC32B
E 1222927136390
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~31~downto~0~12 1 5 280 1 . 18
T 2 29 475 1 . 18
~std_logic_vector{31~downto~0}~122 3 5 548 1 . 19
~NATURAL~range~31~downto~0~121 4 5 769 1 . 19
I 5 29 964 1 . 19
~std_logic_vector{31~downto~0}~124 6 5 1037 1 . 20
~NATURAL~range~31~downto~0~123 7 5 1258 1 . 20
IO 8 29 1453 1 . 20
~std_logic_vector{31~downto~0}~126 9 5 1526 1 . 21
~NATURAL~range~31~downto~0~125 10 5 1748 1 . 21
O 11 29 1944 1 . 21
#SPECIFICATION 
#END
V 000029 54 2016 0 iobufc32b
12
1
12
00000016
1
./src/IOBUFC32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
69
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 3
3
68
0
1
12 ~ ~ 9 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136424 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 149 1222927136421 j2b2_4b
E J2B2_4B VHDL
L IEEE;
U ieee.std_logic_1164;
P IA _in std_logic_vector[1:0]
P IB _in std_logic_vector[1:0]
P O _out std_logic_vector[3:0]
X J2B2_4B
V 000038 11 383 1222927136421 j2b2_4b
#VLB_VERSION 58
#INFO
J2B2_4B
E 1222927136421
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~122 0 5 57 1 . 18
~NATURAL~range~1~downto~0~121 1 5 277 1 . 18
IA 2 29 471 1 . 18
IB 3 29 545 1 . 18
~std_logic_vector{3~downto~0}~12 4 5 618 1 . 19
~NATURAL~range~3~downto~0~12 5 5 838 1 . 19
O 6 29 1032 1 . 19
#SPECIFICATION 
#END
V 000027 54 1103 0 j2b2_4b
12
1
12
00000016
1
./src/J2B2_4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136454 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000037 11 144 1222927136451 j3b_3s
E J3B_3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
X J3B_3S
V 000037 11 305 1222927136451 j3b_3s
#VLB_VERSION 58
#INFO
J3B_3S
E 1222927136451
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~2~downto~0~12 1 5 276 1 . 18
I 2 29 470 1 . 18
O0 3 29 544 1 . 19
O1 4 29 634 1 . 19
O2 5 29 724 1 . 19
#SPECIFICATION 
#END
V 000025 54 811 0 j3b_3s
12
1
12
00000016
1
./src/J3B_3S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927136471 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000037 11 142 1222927136468 j3s_3b
E J3S_3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P O _out std_logic_vector[2:0]
X J3S_3B
V 000037 11 305 1222927136468 j3s_3b
#VLB_VERSION 58
#INFO
J3S_3B
E 1222927136468
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
~std_logic_vector{2~downto~0}~12 3 5 326 1 . 19
~NATURAL~range~2~downto~0~12 4 5 546 1 . 19
O 5 29 740 1 . 19
#SPECIFICATION 
#END
V 000025 54 811 0 j3s_3b
12
1
12
00000016
1
./src/J3S_3B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927136500 STRUCTURE
1_______
58
STRUCTURE
0
5
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
4
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 159 1222927136484 j3s_3bx
E J3S_3BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO _inout std_logic_vector[2:0]
X J3S_3BX
V 000038 11 310 1222927136484 j3s_3bx
#VLB_VERSION 58
#INFO
J3S_3BX
E 1222927136484
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 58 1 . 18
IO1 1 29 148 1 . 18
IO2 2 29 238 1 . 18
~std_logic_vector{2~downto~0}~12 3 5 327 1 . 19
~NATURAL~range~2~downto~0~12 4 5 547 1 . 19
IO 5 29 741 1 . 19
#SPECIFICATION 
#END
V 000026 54 812 0 j3s_3bx
12
1
12
00000016
1
./src/J3S_3BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
69
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136518 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 149 1222927136515 j4b2_8b
E J4B2_8B VHDL
L IEEE;
U ieee.std_logic_1164;
P IA _in std_logic_vector[3:0]
P IB _in std_logic_vector[3:0]
P O _out std_logic_vector[7:0]
X J4B2_8B
V 000038 11 383 1222927136515 j4b2_8b
#VLB_VERSION 58
#INFO
J4B2_8B
E 1222927136515
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~122 0 5 57 1 . 18
~NATURAL~range~3~downto~0~121 1 5 277 1 . 18
IA 2 29 471 1 . 18
IB 3 29 545 1 . 18
~std_logic_vector{7~downto~0}~12 4 5 618 1 . 19
~NATURAL~range~7~downto~0~12 5 5 838 1 . 19
O 6 29 1032 1 . 19
#SPECIFICATION 
#END
V 000027 54 1103 0 j4b2_8b
12
1
12
00000016
1
./src/J4B2_8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136546 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000039 11 214 1222927136531 j4b4_16b
E J4B4_16B VHDL
L IEEE;
U ieee.std_logic_1164;
P IA _in std_logic_vector[3:0]
P IB _in std_logic_vector[3:0]
P IC _in std_logic_vector[3:0]
P ID _in std_logic_vector[3:0]
P O _out std_logic_vector[15:0]
X J4B4_16B
V 000039 11 426 1222927136531 j4b4_16b
#VLB_VERSION 58
#INFO
J4B4_16B
E 1222927136531
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~126 0 5 58 1 . 18
~NATURAL~range~3~downto~0~125 1 5 278 1 . 18
IA 2 29 472 1 . 18
IB 3 29 546 1 . 18
IC 4 29 620 1 . 18
ID 5 29 694 1 . 18
~std_logic_vector{15~downto~0}~12 6 5 767 1 . 19
~NATURAL~range~15~downto~0~12 7 5 988 1 . 19
O 8 29 1183 1 . 19
#SPECIFICATION 
#END
V 000028 54 1254 0 j4b4_16b
12
1
12
00000016
1
./src/J4B4_16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136565 STRUCTURE
0_______
58
STRUCTURE
0
9
std
.
.
0
0
0
V 000039 11 346 1222927136562 j4b8_32b
E J4B8_32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I_A _in std_logic_vector[3:0]
P I_B _in std_logic_vector[3:0]
P I_C _in std_logic_vector[3:0]
P I_D _in std_logic_vector[3:0]
P I_E _in std_logic_vector[3:0]
P I_F _in std_logic_vector[3:0]
P I_G _in std_logic_vector[3:0]
P I_H _in std_logic_vector[3:0]
P O _out std_logic_vector[31:0]
X J4B8_32B
V 000039 11 522 1222927136562 j4b8_32b
#VLB_VERSION 58
#INFO
J4B8_32B
E 1222927136562
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~1214 0 5 58 1 . 18
~NATURAL~range~3~downto~0~1213 1 5 278 1 . 18
I_A 2 29 472 1 . 18
I_B 3 29 546 1 . 18
I_C 4 29 620 1 . 18
I_D 5 29 694 1 . 18
I_E 6 29 768 1 . 18
I_F 7 29 842 1 . 18
I_G 8 29 916 1 . 18
I_H 9 29 990 1 . 18
~std_logic_vector{31~downto~0}~12 10 5 1063 1 . 19
~NATURAL~range~31~downto~0~12 11 5 1286 1 . 19
O 12 29 1482 1 . 19
#SPECIFICATION 
#END
V 000028 54 1555 0 j4b8_32b
12
1
12
00000016
1
./src/J4B8_32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 10 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136580 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 150 1222927136577 j4b_2b2
E J4B_2B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0]
P OA _out std_logic_vector[1:0]
P OB _out std_logic_vector[1:0]
X J4B_2B2
V 000038 11 383 1222927136577 j4b_2b2
#VLB_VERSION 58
#INFO
J4B_2B2
E 1222927136577
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 18
~NATURAL~range~3~downto~0~12 1 5 277 1 . 18
I 2 29 471 1 . 18
~std_logic_vector{1~downto~0}~122 3 5 544 1 . 19
~NATURAL~range~1~downto~0~121 4 5 764 1 . 19
OA 5 29 958 1 . 19
OB 6 29 1032 1 . 19
#SPECIFICATION 
#END
V 000027 54 1103 0 j4b_2b2
12
1
12
00000016
1
./src/J4B_2B2.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927136612 STRUCTURE
1_______
58
STRUCTURE
0
4
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 162 1222927136609 j4b_2b2x
E J4B_2B2X VHDL
L IEEE;
U ieee.std_logic_1164;
P IO _inout std_logic_vector[3:0]
P IOA _inout std_logic_vector[1:0]
P IOB _inout std_logic_vector[1:0]
X J4B_2B2X
V 000039 11 387 1222927136609 j4b_2b2x
#VLB_VERSION 58
#INFO
J4B_2B2X
E 1222927136609
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~3~downto~0~12 1 5 278 1 . 18
IO 2 29 472 1 . 18
~std_logic_vector{1~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~1~downto~0~121 4 5 765 1 . 19
IOA 5 29 959 1 . 19
IOB 6 29 1033 1 . 19
#SPECIFICATION 
#END
V 000028 54 1104 0 j4b_2b2x
12
1
12
00000016
1
./src/J4B_2B2X.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
69
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136627 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000037 11 164 1222927136624 j4b_4s
E J4B_4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X J4B_4S
V 000037 11 325 1222927136624 j4b_4s
#VLB_VERSION 58
#INFO
J4B_4S
E 1222927136624
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~3~downto~0~12 1 5 276 1 . 18
I 2 29 470 1 . 18
O0 3 29 544 1 . 19
O1 4 29 634 1 . 19
O2 5 29 724 1 . 19
O3 6 29 814 1 . 19
#SPECIFICATION 
#END
V 000025 54 901 0 j4b_4s
12
1
12
00000016
1
./src/J4B_4S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927136659 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000037 11 161 1222927136656 j4s_4b
E J4S_4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P O _out std_logic_vector[3:0]
X J4S_4B
V 000037 11 325 1222927136656 j4s_4b
#VLB_VERSION 58
#INFO
J4S_4B
E 1222927136656
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
~std_logic_vector{3~downto~0}~12 4 5 416 1 . 19
~NATURAL~range~3~downto~0~12 5 5 636 1 . 19
O 6 29 830 1 . 19
#SPECIFICATION 
#END
V 000025 54 901 0 j4s_4b
12
1
12
00000016
1
./src/J4S_4B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927136674 STRUCTURE
1_______
58
STRUCTURE
0
6
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 182 1222927136671 j4s_4bx
E J4S_4BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P IO _inout std_logic_vector[3:0]
X J4S_4BX
V 000038 11 331 1222927136671 j4s_4bx
#VLB_VERSION 58
#INFO
J4S_4BX
E 1222927136671
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 58 1 . 18
IO1 1 29 148 1 . 18
IO2 2 29 238 1 . 18
IO3 3 29 328 1 . 18
~std_logic_vector{3~downto~0}~12 4 5 417 1 . 19
~NATURAL~range~3~downto~0~12 5 5 637 1 . 19
IO 6 29 831 1 . 19
#SPECIFICATION 
#END
V 000026 54 902 0 j4s_4bx
12
1
12
00000016
1
./src/J4S_4BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
69
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136705 STRUCTURE
0_______
58
STRUCTURE
0
6
std
.
.
0
0
0
V 000037 11 184 1222927136702 j5b_5s
E J5B_5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
X J5B_5S
V 000037 11 345 1222927136702 j5b_5s
#VLB_VERSION 58
#INFO
J5B_5S
E 1222927136702
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~4~downto~0~12 1 5 276 1 . 18
I 2 29 470 1 . 18
O0 3 29 544 1 . 19
O1 4 29 634 1 . 19
O2 5 29 724 1 . 19
O3 6 29 814 1 . 19
O4 7 29 904 1 . 19
#SPECIFICATION 
#END
V 000025 54 991 0 j5b_5s
12
1
12
00000016
1
./src/J5B_5S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927136721 STRUCTURE
0_______
58
STRUCTURE
0
6
std
.
.
0
0
0
V 000037 11 180 1222927136718 j5s_5b
E J5S_5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P O _out std_logic_vector[4:0]
X J5S_5B
V 000037 11 345 1222927136718 j5s_5b
#VLB_VERSION 58
#INFO
J5S_5B
E 1222927136718
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
I4 4 29 417 1 . 18
~std_logic_vector{4~downto~0}~12 5 5 506 1 . 19
~NATURAL~range~4~downto~0~12 6 5 726 1 . 19
O 7 29 920 1 . 19
#SPECIFICATION 
#END
V 000025 54 991 0 j5s_5b
12
1
12
00000016
1
./src/J5S_5B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927136751 STRUCTURE
1_______
58
STRUCTURE
0
7
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 205 1222927136748 j5s_5bx
E J5S_5BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P IO4 _inout std_logic
P IO _inout std_logic_vector[4:0]
X J5S_5BX
V 000038 11 352 1222927136748 j5s_5bx
#VLB_VERSION 58
#INFO
J5S_5BX
E 1222927136748
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 58 1 . 18
IO1 1 29 148 1 . 18
IO2 2 29 238 1 . 18
IO3 3 29 328 1 . 18
IO4 4 29 418 1 . 18
~std_logic_vector{4~downto~0}~12 5 5 507 1 . 19
~NATURAL~range~4~downto~0~12 6 5 727 1 . 19
IO 7 29 921 1 . 19
#SPECIFICATION 
#END
V 000026 54 992 0 j5s_5bx
12
1
12
00000016
1
./src/J5S_5BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
69
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136768 STRUCTURE
0_______
58
STRUCTURE
0
7
std
.
.
0
0
0
V 000037 11 204 1222927136765 j6b_6s
E J6B_6S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[5:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
X J6B_6S
V 000037 11 365 1222927136765 j6b_6s
#VLB_VERSION 58
#INFO
J6B_6S
E 1222927136765
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~5~downto~0~12 1 5 276 1 . 18
I 2 29 470 1 . 18
O0 3 29 544 1 . 19
O1 4 29 634 1 . 19
O2 5 29 724 1 . 19
O3 6 29 814 1 . 19
O4 7 29 904 1 . 19
O5 8 29 994 1 . 19
#SPECIFICATION 
#END
V 000026 54 1081 0 j6b_6s
12
1
12
00000016
1
./src/J6B_6S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927136798 STRUCTURE
0_______
58
STRUCTURE
0
7
std
.
.
0
0
0
V 000037 11 199 1222927136795 j6s_6b
E J6S_6B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P O _out std_logic_vector[5:0]
X J6S_6B
V 000037 11 366 1222927136795 j6s_6b
#VLB_VERSION 58
#INFO
J6S_6B
E 1222927136795
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
I4 4 29 417 1 . 18
I5 5 29 507 1 . 18
~std_logic_vector{5~downto~0}~12 6 5 596 1 . 19
~NATURAL~range~5~downto~0~12 7 5 816 1 . 19
O 8 29 1010 1 . 19
#SPECIFICATION 
#END
V 000026 54 1081 0 j6s_6b
12
1
12
00000016
1
./src/J6S_6B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927136815 STRUCTURE
1_______
58
STRUCTURE
0
8
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
7
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 228 1222927136812 j6s_6bx
E J6S_6BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P IO4 _inout std_logic
P IO5 _inout std_logic
P IO _inout std_logic_vector[5:0]
X J6S_6BX
V 000038 11 374 1222927136812 j6s_6bx
#VLB_VERSION 58
#INFO
J6S_6BX
E 1222927136812
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 58 1 . 18
IO1 1 29 148 1 . 18
IO2 2 29 238 1 . 18
IO3 3 29 328 1 . 18
IO4 4 29 418 1 . 18
IO5 5 29 508 1 . 18
~std_logic_vector{5~downto~0}~12 6 5 597 1 . 19
~NATURAL~range~5~downto~0~12 7 5 817 1 . 19
IO 8 29 1011 1 . 19
#SPECIFICATION 
#END
V 000027 54 1082 0 j6s_6bx
12
1
12
00000016
1
./src/J6S_6BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
69
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136845 STRUCTURE
0_______
58
STRUCTURE
0
8
std
.
.
0
0
0
V 000037 11 224 1222927136842 j7b_7s
E J7B_7S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[6:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
X J7B_7S
V 000037 11 387 1222927136842 j7b_7s
#VLB_VERSION 58
#INFO
J7B_7S
E 1222927136842
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~6~downto~0~12 1 5 276 1 . 18
I 2 29 470 1 . 18
O0 3 29 544 1 . 19
O1 4 29 634 1 . 19
O2 5 29 724 1 . 19
O3 6 29 814 1 . 19
O4 7 29 904 1 . 19
O5 8 29 994 1 . 19
O6 9 29 1084 1 . 19
#SPECIFICATION 
#END
V 000026 54 1171 0 j7b_7s
12
1
12
00000016
1
./src/J7B_7S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927136862 STRUCTURE
0_______
58
STRUCTURE
0
8
std
.
.
0
0
0
V 000037 11 218 1222927136859 j7s_7b
E J7S_7B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P O _out std_logic_vector[6:0]
X J7S_7B
V 000037 11 387 1222927136859 j7s_7b
#VLB_VERSION 58
#INFO
J7S_7B
E 1222927136859
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
I4 4 29 417 1 . 18
I5 5 29 507 1 . 18
I6 6 29 597 1 . 18
~std_logic_vector{6~downto~0}~12 7 5 686 1 . 19
~NATURAL~range~6~downto~0~12 8 5 906 1 . 19
O 9 29 1100 1 . 19
#SPECIFICATION 
#END
V 000026 54 1171 0 j7s_7b
12
1
12
00000016
1
./src/J7S_7B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927136892 STRUCTURE
1_______
58
STRUCTURE
0
9
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 251 1222927136889 j7s_7bx
E J7S_7BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P IO4 _inout std_logic
P IO5 _inout std_logic
P IO6 _inout std_logic
P IO _inout std_logic_vector[6:0]
X J7S_7BX
V 000038 11 396 1222927136889 j7s_7bx
#VLB_VERSION 58
#INFO
J7S_7BX
E 1222927136889
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 58 1 . 18
IO1 1 29 148 1 . 18
IO2 2 29 238 1 . 18
IO3 3 29 328 1 . 18
IO4 4 29 418 1 . 18
IO5 5 29 508 1 . 18
IO6 6 29 598 1 . 18
~std_logic_vector{6~downto~0}~12 7 5 687 1 . 19
~NATURAL~range~6~downto~0~12 8 5 907 1 . 19
IO 9 29 1101 1 . 19
#SPECIFICATION 
#END
V 000027 54 1172 0 j7s_7bx
12
1
12
00000016
1
./src/J7S_7BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
69
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136909 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000039 11 152 1222927136906 j8b2_16b
E J8B2_16B VHDL
L IEEE;
U ieee.std_logic_1164;
P IA _in std_logic_vector[7:0]
P IB _in std_logic_vector[7:0]
P O _out std_logic_vector[15:0]
X J8B2_16B
V 000039 11 386 1222927136906 j8b2_16b
#VLB_VERSION 58
#INFO
J8B2_16B
E 1222927136906
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~122 0 5 58 1 . 18
~NATURAL~range~7~downto~0~121 1 5 278 1 . 18
IA 2 29 472 1 . 18
IB 3 29 546 1 . 18
~std_logic_vector{15~downto~0}~12 4 5 619 1 . 19
~NATURAL~range~15~downto~0~12 5 5 840 1 . 19
O 6 29 1035 1 . 19
#SPECIFICATION 
#END
V 000028 54 1106 0 j8b2_16b
12
1
12
00000016
1
./src/J8B2_16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136939 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000039 11 214 1222927136936 j8b4_32b
E J8B4_32B VHDL
L IEEE;
U ieee.std_logic_1164;
P IA _in std_logic_vector[7:0]
P IB _in std_logic_vector[7:0]
P IC _in std_logic_vector[7:0]
P ID _in std_logic_vector[7:0]
P O _out std_logic_vector[31:0]
X J8B4_32B
V 000039 11 426 1222927136936 j8b4_32b
#VLB_VERSION 58
#INFO
J8B4_32B
E 1222927136936
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~126 0 5 58 1 . 18
~NATURAL~range~7~downto~0~125 1 5 278 1 . 18
IA 2 29 472 1 . 18
IB 3 29 546 1 . 18
IC 4 29 620 1 . 18
ID 5 29 694 1 . 18
~std_logic_vector{31~downto~0}~12 6 5 767 1 . 19
~NATURAL~range~31~downto~0~12 7 5 988 1 . 19
O 8 29 1183 1 . 19
#SPECIFICATION 
#END
V 000028 54 1254 0 j8b4_32b
12
1
12
00000016
1
./src/J8B4_32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927136955 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 150 1222927136952 j8b_4b2
E J8B_4B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0]
P OA _out std_logic_vector[3:0]
P OB _out std_logic_vector[3:0]
X J8B_4B2
V 000038 11 383 1222927136952 j8b_4b2
#VLB_VERSION 58
#INFO
J8B_4B2
E 1222927136952
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 57 1 . 18
~NATURAL~range~7~downto~0~12 1 5 277 1 . 18
I 2 29 471 1 . 18
~std_logic_vector{3~downto~0}~122 3 5 544 1 . 19
~NATURAL~range~3~downto~0~121 4 5 764 1 . 19
OA 5 29 958 1 . 19
OB 6 29 1032 1 . 19
#SPECIFICATION 
#END
V 000027 54 1103 0 j8b_4b2
12
1
12
00000016
1
./src/J8B_4B2.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927136986 STRUCTURE
1_______
58
STRUCTURE
0
4
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 162 1222927136983 j8b_4b2x
E J8B_4B2X VHDL
L IEEE;
U ieee.std_logic_1164;
P IO _inout std_logic_vector[7:0]
P IOA _inout std_logic_vector[3:0]
P IOB _inout std_logic_vector[3:0]
X J8B_4B2X
V 000039 11 387 1222927136983 j8b_4b2x
#VLB_VERSION 58
#INFO
J8B_4B2X
E 1222927136983
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~7~downto~0~12 1 5 278 1 . 18
IO 2 29 472 1 . 18
~std_logic_vector{3~downto~0}~122 3 5 545 1 . 19
~NATURAL~range~3~downto~0~121 4 5 765 1 . 19
IOA 5 29 959 1 . 19
IOB 6 29 1033 1 . 19
#SPECIFICATION 
#END
V 000028 54 1104 0 j8b_4b2x
12
1
12
00000016
1
./src/J8B_4B2X.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
69
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927137002 STRUCTURE
0_______
58
STRUCTURE
0
9
std
.
.
0
0
0
V 000037 11 244 1222927136999 j8b_8s
E J8B_8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
X J8B_8S
V 000037 11 409 1222927136999 j8b_8s
#VLB_VERSION 58
#INFO
J8B_8S
E 1222927136999
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~7~downto~0~12 1 5 276 1 . 18
I 2 29 470 1 . 18
O0 3 29 544 1 . 19
O1 4 29 634 1 . 19
O2 5 29 724 1 . 19
O3 6 29 814 1 . 19
O4 7 29 904 1 . 19
O5 8 29 994 1 . 19
O6 9 29 1084 1 . 19
O7 10 29 1174 1 . 19
#SPECIFICATION 
#END
V 000026 54 1262 0 j8b_8s
12
1
12
00000016
1
./src/J8B_8S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927137033 STRUCTURE
0_______
58
STRUCTURE
0
9
std
.
.
0
0
0
V 000037 11 237 1222927137030 j8s_8b
E J8S_8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P O _out std_logic_vector[7:0]
X J8S_8B
V 000037 11 408 1222927137030 j8s_8b
#VLB_VERSION 58
#INFO
J8S_8B
E 1222927137030
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
I4 4 29 417 1 . 18
I5 5 29 507 1 . 18
I6 6 29 597 1 . 18
I7 7 29 687 1 . 18
~std_logic_vector{7~downto~0}~12 8 5 776 1 . 19
~NATURAL~range~7~downto~0~12 9 5 996 1 . 19
O 10 29 1190 1 . 19
#SPECIFICATION 
#END
V 000026 54 1262 0 j8s_8b
12
1
12
00000016
1
./src/J8S_8B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 109           1222927137049 STRUCTURE
1_______
58
STRUCTURE
0
10
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 274 1222927137046 j8s_8bx
E J8S_8BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P IO4 _inout std_logic
P IO5 _inout std_logic
P IO6 _inout std_logic
P IO7 _inout std_logic
P IO _inout std_logic_vector[7:0]
X J8S_8BX
V 000038 11 418 1222927137046 j8s_8bx
#VLB_VERSION 58
#INFO
J8S_8BX
E 1222927137046
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 58 1 . 18
IO1 1 29 148 1 . 18
IO2 2 29 238 1 . 18
IO3 3 29 328 1 . 18
IO4 4 29 418 1 . 18
IO5 5 29 508 1 . 18
IO6 6 29 598 1 . 18
IO7 7 29 688 1 . 18
~std_logic_vector{7~downto~0}~12 8 5 777 1 . 19
~NATURAL~range~7~downto~0~12 9 5 997 1 . 19
IO 10 29 1191 1 . 19
#SPECIFICATION 
#END
V 000027 54 1263 0 j8s_8bx
12
1
12
00000016
1
./src/J8S_8BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 8 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
69
0
1
12 ~ ~ 8 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927137079 STRUCTURE
0_______
58
STRUCTURE
0
10
std
.
.
0
0
0
V 000037 11 264 1222927137076 j9b_9s
E J9B_9S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[8:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
X J9B_9S
V 000037 11 431 1222927137076 j9b_9s
#VLB_VERSION 58
#INFO
J9B_9S
E 1222927137076
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~12 0 5 56 1 . 18
~NATURAL~range~8~downto~0~12 1 5 276 1 . 18
I 2 29 470 1 . 18
O0 3 29 544 1 . 19
O1 4 29 634 1 . 19
O2 5 29 724 1 . 19
O3 6 29 814 1 . 19
O4 7 29 904 1 . 19
O5 8 29 994 1 . 19
O6 9 29 1084 1 . 19
O7 10 29 1174 1 . 19
O8 11 29 1265 1 . 19
#SPECIFICATION 
#END
V 000026 54 1353 0 j9b_9s
12
1
12
00000016
1
./src/J9B_9S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 44            1222927137096 STRUCTURE
0_______
58
STRUCTURE
0
10
std
.
.
0
0
0
V 000037 11 256 1222927137093 j9s_9b
E J9S_9B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P I8 _in std_logic
P O _out std_logic_vector[8:0]
X J9S_9B
V 000037 11 430 1222927137093 j9s_9b
#VLB_VERSION 58
#INFO
J9S_9B
E 1222927137093
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 18
I1 1 29 147 1 . 18
I2 2 29 237 1 . 18
I3 3 29 327 1 . 18
I4 4 29 417 1 . 18
I5 5 29 507 1 . 18
I6 6 29 597 1 . 18
I7 7 29 687 1 . 18
I8 8 29 777 1 . 18
~std_logic_vector{8~downto~0}~12 9 5 866 1 . 19
~NATURAL~range~8~downto~0~12 10 5 1087 1 . 19
O 11 29 1282 1 . 19
#SPECIFICATION 
#END
V 000026 54 1354 0 j9s_9b
12
1
12
00000016
1
./src/J9S_9B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 9 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 9 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 110           1222927137126 STRUCTURE
1_______
58
STRUCTURE
0
11
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 297 1222927137123 j9s_9bx
E J9S_9BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P IO4 _inout std_logic
P IO5 _inout std_logic
P IO6 _inout std_logic
P IO7 _inout std_logic
P IO8 _inout std_logic
P IO _inout std_logic_vector[8:0]
X J9S_9BX
V 000038 11 441 1222927137123 j9s_9bx
#VLB_VERSION 58
#INFO
J9S_9BX
E 1222927137123
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 58 1 . 18
IO1 1 29 148 1 . 18
IO2 2 29 238 1 . 18
IO3 3 29 328 1 . 18
IO4 4 29 418 1 . 18
IO5 5 29 508 1 . 18
IO6 6 29 598 1 . 18
IO7 7 29 688 1 . 18
IO8 8 29 778 1 . 18
~std_logic_vector{8~downto~0}~12 9 5 867 1 . 19
~NATURAL~range~8~downto~0~12 10 5 1088 1 . 19
IO 11 29 1283 1 . 19
#SPECIFICATION 
#END
V 000027 54 1355 0 j9s_9bx
12
1
12
00000016
1
./src/J9S_9BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 9 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
69
0
1
12 ~ ~ 9 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927137143 STRUCTURE
0_______
58
STRUCTURE
0
11
std
.
.
0
0
0
V 000039 11 288 1222927137140 j10b_10s
E J10B_10S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[9:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
X J10B_10S
V 000039 11 455 1222927137140 j10b_10s
#VLB_VERSION 58
#INFO
J10B_10S
E 1222927137140
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{9~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~9~downto~0~12 1 5 278 1 . 18
I 2 29 472 1 . 18
O0 3 29 546 1 . 19
O1 4 29 636 1 . 19
O2 5 29 726 1 . 19
O3 6 29 816 1 . 19
O4 7 29 906 1 . 19
O5 8 29 996 1 . 19
O6 9 29 1086 1 . 19
O7 10 29 1176 1 . 19
O8 11 29 1267 1 . 19
O9 12 29 1358 1 . 19
#SPECIFICATION 
#END
V 000028 54 1448 0 j10b_10s
12
1
12
00000016
1
./src/J10B_10S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 44            1222927137173 STRUCTURE
0_______
58
STRUCTURE
0
11
std
.
.
0
0
0
V 000039 11 279 1222927137170 j10s_10b
E J10S_10B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P I8 _in std_logic
P I9 _in std_logic
P O _out std_logic_vector[9:0]
X J10S_10B
V 000039 11 453 1222927137170 j10s_10b
#VLB_VERSION 58
#INFO
J10S_10B
E 1222927137170
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 18
I1 1 29 149 1 . 18
I2 2 29 239 1 . 18
I3 3 29 329 1 . 18
I4 4 29 419 1 . 18
I5 5 29 509 1 . 18
I6 6 29 599 1 . 18
I7 7 29 689 1 . 18
I8 8 29 779 1 . 18
I9 9 29 869 1 . 18
~std_logic_vector{9~downto~0}~12 10 5 958 1 . 19
~NATURAL~range~9~downto~0~12 11 5 1180 1 . 19
O 12 29 1375 1 . 19
#SPECIFICATION 
#END
V 000028 54 1450 0 j10s_10b
12
1
12
00000016
1
./src/J10S_10B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 10 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 10 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 110           1222927137190 STRUCTURE
1_______
58
STRUCTURE
0
12
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 324 1222927137187 j10s_10bx
E J10S_10BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P IO4 _inout std_logic
P IO5 _inout std_logic
P IO6 _inout std_logic
P IO7 _inout std_logic
P IO8 _inout std_logic
P IO9 _inout std_logic
P IO _inout std_logic_vector[9:0]
X J10S_10BX
V 000040 11 465 1222927137187 j10s_10bx
#VLB_VERSION 58
#INFO
J10S_10BX
E 1222927137187
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 60 1 . 18
IO1 1 29 150 1 . 18
IO2 2 29 240 1 . 18
IO3 3 29 330 1 . 18
IO4 4 29 420 1 . 18
IO5 5 29 510 1 . 18
IO6 6 29 600 1 . 18
IO7 7 29 690 1 . 18
IO8 8 29 780 1 . 18
IO9 9 29 870 1 . 18
~std_logic_vector{9~downto~0}~12 10 5 959 1 . 19
~NATURAL~range~9~downto~0~12 11 5 1181 1 . 19
IO 12 29 1376 1 . 19
#SPECIFICATION 
#END
V 000029 54 1451 0 j10s_10bx
12
1
12
00000016
1
./src/J10S_10BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 10 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
69
0
1
12 ~ ~ 10 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927137221 STRUCTURE
0_______
58
STRUCTURE
0
13
std
.
.
0
0
0
V 000039 11 331 1222927137218 j12b_12s
E J12B_12S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[11:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
X J12B_12S
V 000039 11 503 1222927137218 j12b_12s
#VLB_VERSION 58
#INFO
J12B_12S
E 1222927137218
15
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~11~downto~0~12 1 5 279 1 . 18
I 2 29 474 1 . 18
O0 3 29 548 1 . 19
O1 4 29 638 1 . 19
O2 5 29 728 1 . 19
O3 6 29 818 1 . 19
O4 7 29 908 1 . 19
O5 8 29 998 1 . 19
O6 9 29 1088 1 . 19
O7 10 29 1178 1 . 19
O8 11 29 1269 1 . 20
O9 12 29 1360 1 . 20
O10 13 29 1453 1 . 20
O11 14 29 1546 1 . 20
#SPECIFICATION 
#END
V 000028 54 1636 0 j12b_12s
12
1
12
00000016
1
./src/J12B_12S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 44            1222927137237 STRUCTURE
0_______
58
STRUCTURE
0
13
std
.
.
0
0
0
V 000039 11 320 1222927137234 j12s_12b
E J12S_12B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P I8 _in std_logic
P I9 _in std_logic
P I10 _in std_logic
P I11 _in std_logic
P O _out std_logic_vector[11:0]
X J12S_12B
V 000039 11 501 1222927137234 j12s_12b
#VLB_VERSION 58
#INFO
J12S_12B
E 1222927137234
15
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 18
I1 1 29 149 1 . 18
I2 2 29 239 1 . 18
I3 3 29 329 1 . 18
I4 4 29 419 1 . 18
I5 5 29 509 1 . 18
I6 6 29 599 1 . 18
I7 7 29 689 1 . 18
I8 8 29 779 1 . 18
I9 9 29 869 1 . 18
I10 10 29 959 1 . 18
I11 11 29 1052 1 . 18
~std_logic_vector{11~downto~0}~12 12 5 1144 1 . 19
~NATURAL~range~11~downto~0~12 13 5 1367 1 . 19
O 14 29 1563 1 . 19
#SPECIFICATION 
#END
V 000028 54 1638 0 j12s_12b
12
1
12
00000016
1
./src/J12S_12B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 12 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 12 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 110           1222927137268 STRUCTURE
1_______
58
STRUCTURE
0
14
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 373 1222927137265 j12s_12bx
E J12S_12BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P IO4 _inout std_logic
P IO5 _inout std_logic
P IO6 _inout std_logic
P IO7 _inout std_logic
P IO8 _inout std_logic
P IO9 _inout std_logic
P IO10 _inout std_logic
P IO11 _inout std_logic
P IO _inout std_logic_vector[11:0]
X J12S_12BX
V 000040 11 515 1222927137265 j12s_12bx
#VLB_VERSION 58
#INFO
J12S_12BX
E 1222927137265
15
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 60 1 . 18
IO1 1 29 150 1 . 18
IO2 2 29 240 1 . 18
IO3 3 29 330 1 . 18
IO4 4 29 420 1 . 18
IO5 5 29 510 1 . 18
IO6 6 29 600 1 . 18
IO7 7 29 690 1 . 18
IO8 8 29 780 1 . 18
IO9 9 29 870 1 . 18
IO10 10 29 960 1 . 18
IO11 11 29 1053 1 . 18
~std_logic_vector{11~downto~0}~12 12 5 1145 1 . 19
~NATURAL~range~11~downto~0~12 13 5 1368 1 . 19
IO 14 29 1564 1 . 19
#SPECIFICATION 
#END
V 000029 54 1639 0 j12s_12bx
12
1
12
00000016
1
./src/J12S_12BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 12 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
69
0
1
12 ~ ~ 12 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927137284 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000040 11 156 1222927137281 j16b2_32b
E J16B2_32B VHDL
L IEEE;
U ieee.std_logic_1164;
P IA _in std_logic_vector[15:0]
P IB _in std_logic_vector[15:0]
P O _out std_logic_vector[31:0]
X J16B2_32B
V 000040 11 389 1222927137281 j16b2_32b
#VLB_VERSION 58
#INFO
J16B2_32B
E 1222927137281
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~122 0 5 59 1 . 18
~NATURAL~range~15~downto~0~121 1 5 280 1 . 18
IA 2 29 475 1 . 18
IB 3 29 549 1 . 18
~std_logic_vector{31~downto~0}~12 4 5 622 1 . 19
~NATURAL~range~31~downto~0~12 5 5 843 1 . 19
O 6 29 1038 1 . 19
#SPECIFICATION 
#END
V 000029 54 1109 0 j16b2_32b
12
1
12
00000016
1
./src/J16B2_32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927137315 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000039 11 217 1222927137312 j16b_4b4
E J16B_4B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0]
P OA _out std_logic_vector[3:0]
P OB _out std_logic_vector[3:0]
P OC _out std_logic_vector[3:0]
P OD _out std_logic_vector[3:0]
X J16B_4B4
V 000039 11 428 1222927137312 j16b_4b4
#VLB_VERSION 58
#INFO
J16B_4B4
E 1222927137312
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~15~downto~0~12 1 5 279 1 . 18
I 2 29 474 1 . 18
~std_logic_vector{3~downto~0}~126 3 5 547 1 . 19
~NATURAL~range~3~downto~0~125 4 5 767 1 . 19
OA 5 29 961 1 . 19
OB 6 29 1035 1 . 19
OC 7 29 1109 1 . 19
OD 8 29 1183 1 . 19
#SPECIFICATION 
#END
V 000028 54 1254 0 j16b_4b4
12
1
12
00000016
1
./src/J16B_4B4.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927137330 STRUCTURE
1_______
58
STRUCTURE
0
6
std
.
.
1
1
3
VCC
1
3
13 ~ ~ 0 0
25
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 235 1222927137327 j16b_4b4x
E J16B_4B4X VHDL
L IEEE;
U ieee.std_logic_1164;
P IO _inout std_logic_vector[15:0]
P IOA _inout std_logic_vector[3:0]
P IOB _inout std_logic_vector[3:0]
P IOC _inout std_logic_vector[3:0]
P IOD _inout std_logic_vector[3:0]
X J16B_4B4X
V 000040 11 434 1222927137327 j16b_4b4x
#VLB_VERSION 58
#INFO
J16B_4B4X
E 1222927137327
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~15~downto~0~12 1 5 280 1 . 18
IO 2 29 475 1 . 18
~std_logic_vector{3~downto~0}~126 3 5 548 1 . 19
~NATURAL~range~3~downto~0~125 4 5 768 1 . 19
IOA 5 29 962 1 . 19
IOB 6 29 1036 1 . 19
IOC 7 29 1110 1 . 19
IOD 8 29 1184 1 . 19
#SPECIFICATION 
#END
V 000029 54 1255 0 j16b_4b4x
12
1
12
00000016
1
./src/J16B_4B4X.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
69
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927137362 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000039 11 153 1222927137359 j16b_8b2
E J16B_8B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0]
P OA _out std_logic_vector[7:0]
P OB _out std_logic_vector[7:0]
X J16B_8B2
V 000039 11 386 1222927137359 j16b_8b2
#VLB_VERSION 58
#INFO
J16B_8B2
E 1222927137359
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~15~downto~0~12 1 5 279 1 . 18
I 2 29 474 1 . 18
~std_logic_vector{7~downto~0}~122 3 5 547 1 . 19
~NATURAL~range~7~downto~0~121 4 5 767 1 . 19
OA 5 29 961 1 . 19
OB 6 29 1035 1 . 19
#SPECIFICATION 
#END
V 000028 54 1106 0 j16b_8b2
12
1
12
00000016
1
./src/J16B_8B2.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927137377 STRUCTURE
1_______
58
STRUCTURE
0
4
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 165 1222927137374 j16b_8b2x
E J16B_8B2X VHDL
L IEEE;
U ieee.std_logic_1164;
P IO _inout std_logic_vector[15:0]
P IOA _inout std_logic_vector[7:0]
P IOB _inout std_logic_vector[7:0]
X J16B_8B2X
V 000040 11 390 1222927137374 j16b_8b2x
#VLB_VERSION 58
#INFO
J16B_8B2X
E 1222927137374
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~15~downto~0~12 1 5 280 1 . 18
IO 2 29 475 1 . 18
~std_logic_vector{7~downto~0}~122 3 5 548 1 . 19
~NATURAL~range~7~downto~0~121 4 5 768 1 . 19
IOA 5 29 962 1 . 19
IOB 6 29 1036 1 . 19
#SPECIFICATION 
#END
V 000029 54 1107 0 j16b_8b2x
12
1
12
00000016
1
./src/J16B_8B2X.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
69
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927137409 STRUCTURE
0_______
58
STRUCTURE
0
17
std
.
.
0
0
0
V 000039 11 415 1222927137406 j16b_16s
E J16B_16S VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0]
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
X J16B_16S
V 000039 11 595 1222927137406 j16b_16s
#VLB_VERSION 58
#INFO
J16B_16S
E 1222927137406
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~15~downto~0~12 1 5 279 1 . 18
I 2 29 474 1 . 18
O0 3 29 548 1 . 19
O1 4 29 638 1 . 19
O2 5 29 728 1 . 19
O3 6 29 818 1 . 19
O4 7 29 908 1 . 19
O5 8 29 998 1 . 19
O6 9 29 1088 1 . 19
O7 10 29 1178 1 . 19
O8 11 29 1269 1 . 20
O9 12 29 1360 1 . 20
O10 13 29 1453 1 . 20
O11 14 29 1546 1 . 20
O12 15 29 1639 1 . 20
O13 16 29 1732 1 . 20
O14 17 29 1825 1 . 20
O15 18 29 1918 1 . 20
#SPECIFICATION 
#END
V 000028 54 2008 0 j16b_16s
12
1
12
00000016
1
./src/J16B_16S.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 44            1222927137438 STRUCTURE
0_______
58
STRUCTURE
0
17
std
.
.
0
0
0
V 000039 11 400 1222927137421 j16s_16b
E J16S_16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic
P I1 _in std_logic
P I2 _in std_logic
P I3 _in std_logic
P I4 _in std_logic
P I5 _in std_logic
P I6 _in std_logic
P I7 _in std_logic
P I8 _in std_logic
P I9 _in std_logic
P I10 _in std_logic
P I11 _in std_logic
P I12 _in std_logic
P I13 _in std_logic
P I14 _in std_logic
P I15 _in std_logic
P O _out std_logic_vector[15:0]
X J16S_16B
V 000039 11 593 1222927137421 j16s_16b
#VLB_VERSION 58
#INFO
J16S_16B
E 1222927137421
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 18
I1 1 29 149 1 . 18
I2 2 29 239 1 . 18
I3 3 29 329 1 . 18
I4 4 29 419 1 . 18
I5 5 29 509 1 . 18
I6 6 29 599 1 . 18
I7 7 29 689 1 . 18
I8 8 29 779 1 . 19
I9 9 29 869 1 . 19
I10 10 29 959 1 . 19
I11 11 29 1052 1 . 19
I12 12 29 1145 1 . 19
I13 13 29 1238 1 . 19
I14 14 29 1331 1 . 19
I15 15 29 1424 1 . 19
~std_logic_vector{15~downto~0}~12 16 5 1516 1 . 20
~NATURAL~range~15~downto~0~12 17 5 1739 1 . 20
O 18 29 1935 1 . 20
#SPECIFICATION 
#END
V 000028 54 2010 0 j16s_16b
12
1
12
00000016
1
./src/J16S_16B.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 16 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 17 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 16 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 110           1222927137455 STRUCTURE
1_______
58
STRUCTURE
0
18
std
.
.
1
1
3
VCC
1
3
13 ~ ~ 0 0
26
17
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 469 1222927137452 j16s_16bx
E J16S_16BX VHDL
L IEEE;
U ieee.std_logic_1164;
P IO0 _inout std_logic
P IO1 _inout std_logic
P IO2 _inout std_logic
P IO3 _inout std_logic
P IO4 _inout std_logic
P IO5 _inout std_logic
P IO6 _inout std_logic
P IO7 _inout std_logic
P IO8 _inout std_logic
P IO9 _inout std_logic
P IO10 _inout std_logic
P IO11 _inout std_logic
P IO12 _inout std_logic
P IO13 _inout std_logic
P IO14 _inout std_logic
P IO15 _inout std_logic
P IO _inout std_logic_vector[15:0]
X J16S_16BX
V 000040 11 611 1222927137452 j16s_16bx
#VLB_VERSION 58
#INFO
J16S_16BX
E 1222927137452
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
IO0 0 29 60 1 . 18
IO1 1 29 150 1 . 18
IO2 2 29 240 1 . 18
IO3 3 29 330 1 . 18
IO4 4 29 420 1 . 18
IO5 5 29 510 1 . 18
IO6 6 29 600 1 . 18
IO7 7 29 690 1 . 18
IO8 8 29 780 1 . 19
IO9 9 29 870 1 . 19
IO10 10 29 960 1 . 19
IO11 11 29 1053 1 . 19
IO12 12 29 1146 1 . 19
IO13 13 29 1239 1 . 19
IO14 14 29 1332 1 . 19
IO15 15 29 1425 1 . 19
~std_logic_vector{15~downto~0}~12 16 5 1517 1 . 20
~NATURAL~range~15~downto~0~12 17 5 1740 1 . 20
IO 18 29 1936 1 . 20
#SPECIFICATION 
#END
V 000029 54 2011 0 j16s_16bx
12
1
12
00000016
1
./src/J16S_16BX.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
69
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 16 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 17 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 17 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
69
0
1
12 ~ ~ 16 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927137486 STRUCTURE
0_______
58
STRUCTURE
0
9
std
.
.
0
0
0
V 000039 11 353 1222927137483 j32b_4b8
E J32B_4B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0]
P O_A _out std_logic_vector[3:0]
P O_B _out std_logic_vector[3:0]
P O_C _out std_logic_vector[3:0]
P O_D _out std_logic_vector[3:0]
P O_E _out std_logic_vector[3:0]
P O_F _out std_logic_vector[3:0]
P O_G _out std_logic_vector[3:0]
P O_H _out std_logic_vector[3:0]
X J32B_4B8
V 000039 11 526 1222927137483 j32b_4b8
#VLB_VERSION 58
#INFO
J32B_4B8
E 1222927137483
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~31~downto~0~12 1 5 279 1 . 18
I 2 29 474 1 . 18
~std_logic_vector{3~downto~0}~1214 3 5 547 1 . 19
~NATURAL~range~3~downto~0~1213 4 5 767 1 . 19
O_A 5 29 961 1 . 19
O_B 6 29 1035 1 . 19
O_C 7 29 1109 1 . 19
O_D 8 29 1183 1 . 19
O_E 9 29 1257 1 . 19
O_F 10 29 1331 1 . 19
O_G 11 29 1406 1 . 19
O_H 12 29 1481 1 . 19
#SPECIFICATION 
#END
V 000028 54 1553 0 j32b_4b8
12
1
12
00000016
1
./src/J32B_4B8.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 109           1222927137502 STRUCTURE
1_______
58
STRUCTURE
0
10
std
.
.
1
1
3
vcc
1
3
13 ~ ~ 0 0
25
9
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 375 1222927137499 j32b_4b8x
E J32B_4B8X VHDL
L IEEE;
U ieee.std_logic_1164;
P IO _inout std_logic_vector[31:0]
P IOA _inout std_logic_vector[3:0]
P IOB _inout std_logic_vector[3:0]
P IOC _inout std_logic_vector[3:0]
P IOD _inout std_logic_vector[3:0]
P IOE _inout std_logic_vector[3:0]
P IOF _inout std_logic_vector[3:0]
P IOG _inout std_logic_vector[3:0]
P IOH _inout std_logic_vector[3:0]
X J32B_4B8X
V 000040 11 528 1222927137499 j32b_4b8x
#VLB_VERSION 58
#INFO
J32B_4B8X
E 1222927137499
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~31~downto~0~12 1 5 280 1 . 18
IO 2 29 475 1 . 18
~std_logic_vector{3~downto~0}~1214 3 5 548 1 . 19
~NATURAL~range~3~downto~0~1213 4 5 768 1 . 19
IOA 5 29 962 1 . 19
IOB 6 29 1036 1 . 19
IOC 7 29 1110 1 . 19
IOD 8 29 1184 1 . 19
IOE 9 29 1258 1 . 19
IOF 10 29 1332 1 . 19
IOG 11 29 1407 1 . 19
IOH 12 29 1482 1 . 19
#SPECIFICATION 
#END
V 000029 54 1554 0 j32b_4b8x
12
1
12
00000016
1
./src/J32B_4B8X.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
69
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927137533 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000039 11 217 1222927137530 j32b_8b4
E J32B_8B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0]
P OA _out std_logic_vector[7:0]
P OB _out std_logic_vector[7:0]
P OC _out std_logic_vector[7:0]
P OD _out std_logic_vector[7:0]
X J32B_8B4
V 000039 11 428 1222927137530 j32b_8b4
#VLB_VERSION 58
#INFO
J32B_8B4
E 1222927137530
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~31~downto~0~12 1 5 279 1 . 18
I 2 29 474 1 . 18
~std_logic_vector{7~downto~0}~126 3 5 547 1 . 19
~NATURAL~range~7~downto~0~125 4 5 767 1 . 19
OA 5 29 961 1 . 19
OB 6 29 1035 1 . 19
OC 7 29 1109 1 . 19
OD 8 29 1183 1 . 19
#SPECIFICATION 
#END
V 000028 54 1254 0 j32b_8b4
12
1
12
00000016
1
./src/J32B_8B4.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927137549 STRUCTURE
1_______
58
STRUCTURE
0
6
std
.
.
1
1
3
VCC
1
3
13 ~ ~ 0 0
25
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000040 11 235 1222927137546 j32b_8b4x
E J32B_8B4X VHDL
L IEEE;
U ieee.std_logic_1164;
P IO _inout std_logic_vector[31:0]
P IOA _inout std_logic_vector[7:0]
P IOB _inout std_logic_vector[7:0]
P IOC _inout std_logic_vector[7:0]
P IOD _inout std_logic_vector[7:0]
X J32B_8B4X
V 000040 11 434 1222927137546 j32b_8b4x
#VLB_VERSION 58
#INFO
J32B_8B4X
E 1222927137546
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~31~downto~0~12 1 5 280 1 . 18
IO 2 29 475 1 . 18
~std_logic_vector{7~downto~0}~126 3 5 548 1 . 19
~NATURAL~range~7~downto~0~125 4 5 768 1 . 19
IOA 5 29 962 1 . 19
IOB 6 29 1036 1 . 19
IOC 7 29 1110 1 . 19
IOD 8 29 1184 1 . 19
#SPECIFICATION 
#END
V 000029 54 1255 0 j32b_8b4x
12
1
12
00000016
1
./src/J32B_8B4X.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
69
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927137579 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000040 11 157 1222927137576 j32b_16b2
E J32B_16B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0]
P OA _out std_logic_vector[15:0]
P OB _out std_logic_vector[15:0]
X J32B_16B2
V 000040 11 389 1222927137576 j32b_16b2
#VLB_VERSION 58
#INFO
J32B_16B2
E 1222927137576
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~31~downto~0~12 1 5 280 1 . 18
I 2 29 475 1 . 18
~std_logic_vector{15~downto~0}~122 3 5 548 1 . 19
~NATURAL~range~15~downto~0~121 4 5 769 1 . 19
OA 5 29 964 1 . 19
OB 6 29 1038 1 . 19
#SPECIFICATION 
#END
V 000029 54 1109 0 j32b_16b2
12
1
12
00000016
1
./src/J32B_16B2.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 108           1222927137596 STRUCTURE
1_______
58
STRUCTURE
0
4
std
.
.
1
1
3
VCC
1
3
13 ~ ~ 0 0
25
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000041 11 169 1222927137593 j32b_16b2x
E J32B_16B2X VHDL
L IEEE;
U ieee.std_logic_1164;
P IO _inout std_logic_vector[31:0]
P IOA _inout std_logic_vector[15:0]
P IOB _inout std_logic_vector[15:0]
X J32B_16B2X
V 000041 11 393 1222927137593 j32b_16b2x
#VLB_VERSION 58
#INFO
J32B_16B2X
E 1222927137593
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 60 1 . 18
~NATURAL~range~31~downto~0~12 1 5 281 1 . 18
IO 2 29 476 1 . 18
~std_logic_vector{15~downto~0}~122 3 5 549 1 . 19
~NATURAL~range~15~downto~0~121 4 5 770 1 . 19
IOA 5 29 965 1 . 19
IOB 6 29 1039 1 . 19
#SPECIFICATION 
#END
V 000030 54 1110 0 j32b_16b2x
12
1
12
00000016
1
./src/J32B_16B2X.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
69
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
69
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927137626 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000035 11 142 1222927137623 ld2b
E LD2B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[1:0] = "UU"
P G _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
X LD2B
V 000035 11 378 1222927137623 ld2b
#VLB_VERSION 58
#INFO
LD2B
E 1222927137623
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~1~downto~0~12 1 5 274 1 . 20
D 2 29 468 1 . 20
G 3 29 559 1 . 21
~std_logic_vector{1~downto~0}~122 4 5 666 1 . 22
~NATURAL~range~1~downto~0~121 5 5 886 1 . 22
Q 6 29 1080 1 . 22
#SPECIFICATION 
#END
V 000024 54 1151 0 ld2b
12
1
12
00000019
1
./src/LD2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927137643 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 208 1222927137640 ld2ceb
E LD2CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[1:0] = (others => 'U')
P GE _in std_logic = 'U'
P G _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[1:0]
X LD2CEB
V 000037 11 449 1222927137640 ld2ceb
#VLB_VERSION 58
#INFO
LD2CEB
E 1222927137640
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 56 1 . 22
~NATURAL~range~1~downto~0~12 1 5 276 1 . 22
D 2 29 470 1 . 22
GE 3 29 710 1 . 23
G 4 29 818 1 . 23
CLR 5 29 926 1 . 23
~std_logic_vector{1~downto~0}~122 6 5 1033 1 . 24
~NATURAL~range~1~downto~0~121 7 5 1253 1 . 24
Q 8 29 1447 1 . 24
#SPECIFICATION 
#END
V 000026 54 1518 0 ld2ceb
12
1
12
00000020
1
./src/LD2CEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927137672 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 219 1222927137656 ld2ces
E LD2CES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P GE _in std_logic = 'U'
P G _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X LD2CES
V 000037 11 298 1222927137656 ld2ces
#VLB_VERSION 58
#INFO
LD2CES
E 1222927137656
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 22
D1 1 29 165 1 . 22
GE 2 29 273 1 . 23
G 3 29 381 1 . 23
CLR 4 29 489 1 . 23
Q0 5 29 597 1 . 24
Q1 6 29 687 1 . 24
#SPECIFICATION 
#END
V 000025 54 774 0 ld2ces
12
1
12
00000020
1
./src/LD2CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927137690 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000035 11 164 1222927137687 ld2s
E LD2S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P G _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
X LD2S
V 000035 11 229 1222927137687 ld2s
#VLB_VERSION 58
#INFO
LD2S
E 1222927137687
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 55 1 . 20
D1 1 29 163 1 . 20
G 2 29 271 1 . 20
Q0 3 29 379 1 . 21
Q1 4 29 469 1 . 21
#SPECIFICATION 
#END
V 000023 54 556 0 ld2s
12
1
12
00000019
1
./src/LD2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927137705 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000035 11 143 1222927137702 ld3b
E LD3B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[2:0] = "UUU"
P G _in std_logic = 'U'
P Q _out std_logic_vector[2:0]
X LD3B
V 000035 11 378 1222927137702 ld3b
#VLB_VERSION 58
#INFO
LD3B
E 1222927137702
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~2~downto~0~12 1 5 274 1 . 20
D 2 29 468 1 . 20
G 3 29 560 1 . 21
~std_logic_vector{2~downto~0}~122 4 5 667 1 . 22
~NATURAL~range~2~downto~0~121 5 5 887 1 . 22
Q 6 29 1081 1 . 22
#SPECIFICATION 
#END
V 000024 54 1152 0 ld3b
12
1
12
00000019
1
./src/LD3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927137737 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000035 11 209 1222927137734 ld3s
E LD3S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P G _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
X LD3S
V 000035 11 269 1222927137734 ld3s
#VLB_VERSION 58
#INFO
LD3S
E 1222927137734
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 55 1 . 20
D1 1 29 163 1 . 20
D2 2 29 271 1 . 20
G 3 29 379 1 . 20
Q0 4 29 487 1 . 21
Q1 5 29 577 1 . 21
Q2 6 29 667 1 . 21
#SPECIFICATION 
#END
V 000023 54 754 0 ld3s
12
1
12
00000019
1
./src/LD3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927137752 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000035 11 144 1222927137749 ld4b
E LD4B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = "UUUU"
P G _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
X LD4B
V 000035 11 378 1222927137749 ld4b
#VLB_VERSION 58
#INFO
LD4B
E 1222927137749
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~3~downto~0~12 1 5 274 1 . 20
D 2 29 468 1 . 20
G 3 29 561 1 . 21
~std_logic_vector{3~downto~0}~122 4 5 668 1 . 22
~NATURAL~range~3~downto~0~121 5 5 888 1 . 22
Q 6 29 1082 1 . 22
#SPECIFICATION 
#END
V 000024 54 1153 0 ld4b
12
1
12
00000019
1
./src/LD4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927137784 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 208 1222927137781 ld4ceb
E LD4CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[3:0] = (others => 'U')
P GE _in std_logic = 'U'
P G _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
X LD4CEB
V 000037 11 449 1222927137781 ld4ceb
#VLB_VERSION 58
#INFO
LD4CEB
E 1222927137781
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 22
~NATURAL~range~3~downto~0~12 1 5 276 1 . 22
D 2 29 470 1 . 22
GE 3 29 710 1 . 23
G 4 29 818 1 . 23
CLR 5 29 926 1 . 23
~std_logic_vector{3~downto~0}~122 6 5 1033 1 . 24
~NATURAL~range~3~downto~0~121 7 5 1253 1 . 24
Q 8 29 1447 1 . 24
#SPECIFICATION 
#END
V 000026 54 1518 0 ld4ceb
12
1
12
00000020
1
./src/LD4CEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927137799 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000037 11 309 1222927137796 ld4ces
E LD4CES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P GE _in std_logic = 'U'
P G _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X LD4CES
V 000037 11 381 1222927137796 ld4ces
#VLB_VERSION 58
#INFO
LD4CES
E 1222927137796
11
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 22
D1 1 29 165 1 . 22
D2 2 29 273 1 . 22
D3 3 29 381 1 . 22
GE 4 29 489 1 . 23
G 5 29 597 1 . 23
CLR 6 29 705 1 . 23
Q0 7 29 813 1 . 24
Q1 8 29 903 1 . 24
Q2 9 29 993 1 . 24
Q3 10 29 1083 1 . 24
#SPECIFICATION 
#END
V 000026 54 1173 0 ld4ces
12
1
12
00000020
1
./src/LD4CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927137830 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000035 11 254 1222927137827 ld4s
E LD4S VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P G _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X LD4S
V 000035 11 309 1222927137827 ld4s
#VLB_VERSION 58
#INFO
LD4S
E 1222927137827
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D0 0 29 55 1 . 20
D1 1 29 163 1 . 20
D2 2 29 271 1 . 20
D3 3 29 379 1 . 20
G 4 29 487 1 . 20
Q0 5 29 595 1 . 21
Q1 6 29 685 1 . 21
Q2 7 29 775 1 . 21
Q3 8 29 865 1 . 21
#SPECIFICATION 
#END
V 000023 54 952 0 ld4s
12
1
12
00000019
1
./src/LD4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927137846 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000035 11 153 1222927137843 ld8b
E LD8B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[7:0] = (others => 'U')
P G _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
X LD8B
V 000035 11 405 1222927137843 ld8b
#VLB_VERSION 58
#INFO
LD8B
E 1222927137843
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 54 1 . 22
~NATURAL~range~7~downto~0~12 1 5 274 1 . 22
D 2 29 468 1 . 22
G 3 29 708 1 . 23
~std_logic_vector{7~downto~0}~122 4 5 815 1 . 24
~NATURAL~range~7~downto~0~121 5 5 1035 1 . 24
Q 6 29 1229 1 . 24
#SPECIFICATION 
#END
V 000024 54 1300 0 ld8b
12
0
12
00000020
1
./src/LD8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927137877 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 208 1222927137874 ld8ceb
E LD8CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[7:0] = (others => 'U')
P GE _in std_logic = 'U'
P G _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
X LD8CEB
V 000037 11 449 1222927137874 ld8ceb
#VLB_VERSION 58
#INFO
LD8CEB
E 1222927137874
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 56 1 . 22
~NATURAL~range~7~downto~0~12 1 5 276 1 . 22
D 2 29 470 1 . 22
GE 3 29 710 1 . 23
G 4 29 818 1 . 23
CLR 5 29 926 1 . 23
~std_logic_vector{7~downto~0}~122 6 5 1033 1 . 24
~NATURAL~range~7~downto~0~121 7 5 1253 1 . 24
Q 8 29 1447 1 . 24
#SPECIFICATION 
#END
V 000026 54 1518 0 ld8ceb
12
1
12
00000020
1
./src/LD8CEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927137893 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000037 11 489 1222927137890 ld8ces
E LD8CES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P GE _in std_logic = 'U'
P G _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X LD8CES
V 000037 11 558 1222927137890 ld8ces
#VLB_VERSION 58
#INFO
LD8CES
E 1222927137890
19
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 57 1 . 22
D1 1 29 165 1 . 22
D2 2 29 273 1 . 22
D3 3 29 381 1 . 22
D4 4 29 489 1 . 22
D5 5 29 597 1 . 22
D6 6 29 705 1 . 22
D7 7 29 813 1 . 22
GE 8 29 921 1 . 23
G 9 29 1029 1 . 23
CLR 10 29 1137 1 . 23
Q0 11 29 1248 1 . 24
Q1 12 29 1341 1 . 24
Q2 13 29 1434 1 . 24
Q3 14 29 1527 1 . 24
Q4 15 29 1620 1 . 24
Q5 16 29 1713 1 . 24
Q6 17 29 1806 1 . 24
Q7 18 29 1899 1 . 24
#SPECIFICATION 
#END
V 000026 54 1989 0 ld8ces
12
1
12
00000020
1
./src/LD8CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927137924 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000035 11 434 1222927137921 ld8s
E LD8S VHDL
L IEEE;
U ieee.std_logic_1164;
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P G _in std_logic = 'U'
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X LD8S
V 000035 11 511 1222927137921 ld8s
#VLB_VERSION 58
#INFO
LD8S
E 1222927137921
17
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D7 0 29 55 1 . 22
D6 1 29 163 1 . 22
D5 2 29 271 1 . 22
D4 3 29 379 1 . 22
D3 4 29 487 1 . 22
D2 5 29 595 1 . 22
D1 6 29 703 1 . 22
D0 7 29 811 1 . 22
G 8 29 919 1 . 23
Q7 9 29 1027 1 . 24
Q6 10 29 1117 1 . 24
Q5 11 29 1210 1 . 24
Q4 12 29 1303 1 . 24
Q3 13 29 1396 1 . 24
Q2 14 29 1489 1 . 24
Q1 15 29 1582 1 . 24
Q0 16 29 1675 1 . 24
#SPECIFICATION 
#END
V 000024 54 1765 0 ld8s
12
1
12
00000020
1
./src/LD8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927137940 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000036 11 157 1222927137937 ld16b
E LD16B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[15:0] = (others => 'U')
P G _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
X LD16B
V 000036 11 410 1222927137937 ld16b
#VLB_VERSION 58
#INFO
LD16B
E 1222927137937
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 55 1 . 22
~NATURAL~range~15~downto~0~12 1 5 276 1 . 22
D 2 29 471 1 . 22
G 3 29 712 1 . 23
~std_logic_vector{15~downto~0}~122 4 5 819 1 . 24
~NATURAL~range~15~downto~0~121 5 5 1040 1 . 24
Q 6 29 1235 1 . 24
#SPECIFICATION 
#END
V 000025 54 1306 0 ld16b
12
1
12
00000020
1
./src/LD16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927137971 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 212 1222927137968 ld16ceb
E LD16CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[15:0] = (others => 'U')
P GE _in std_logic = 'U'
P G _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
X LD16CEB
V 000038 11 454 1222927137968 ld16ceb
#VLB_VERSION 58
#INFO
LD16CEB
E 1222927137968
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~15~downto~0~12 1 5 278 1 . 22
D 2 29 473 1 . 22
GE 3 29 714 1 . 23
G 4 29 822 1 . 23
CLR 5 29 930 1 . 23
~std_logic_vector{15~downto~0}~122 6 5 1037 1 . 24
~NATURAL~range~15~downto~0~121 7 5 1258 1 . 24
Q 8 29 1453 1 . 24
#SPECIFICATION 
#END
V 000027 54 1524 0 ld16ceb
12
1
12
00000020
1
./src/LD16CEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927137987 behav
0_______
58
behav
0
35
std
.
.
0
0
0
V 000038 11 863 1222927137984 ld16ces
E LD16CES VHDL
L IEEE;
U ieee.std_logic_1164;
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D15 _in std_logic = 'U'
P GE _in std_logic = 'U'
P G _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
P Q8 _out std_logic
P Q9 _out std_logic
P Q10 _out std_logic
P Q11 _out std_logic
P Q12 _out std_logic
P Q13 _out std_logic
P Q14 _out std_logic
P Q15 _out std_logic
X LD16CES
V 000038 11 923 1222927137984 ld16ces
#VLB_VERSION 58
#INFO
LD16CES
E 1222927137984
35
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D0 0 29 58 1 . 22
D1 1 29 166 1 . 22
D2 2 29 274 1 . 22
D3 3 29 382 1 . 22
D4 4 29 490 1 . 22
D5 5 29 598 1 . 22
D6 6 29 706 1 . 22
D7 7 29 814 1 . 22
D8 8 29 922 1 . 22
D9 9 29 1030 1 . 22
D10 10 29 1138 1 . 22
D11 11 29 1249 1 . 22
D12 12 29 1360 1 . 22
D13 13 29 1471 1 . 22
D14 14 29 1582 1 . 22
D15 15 29 1693 1 . 22
GE 16 29 1804 1 . 23
G 17 29 1915 1 . 23
CLR 18 29 2026 1 . 23
Q0 19 29 2137 1 . 24
Q1 20 29 2230 1 . 24
Q2 21 29 2323 1 . 24
Q3 22 29 2416 1 . 24
Q4 23 29 2509 1 . 24
Q5 24 29 2602 1 . 24
Q6 25 29 2695 1 . 24
Q7 26 29 2788 1 . 24
Q8 27 29 2881 1 . 24
Q9 28 29 2974 1 . 24
Q10 29 29 3067 1 . 24
Q11 30 29 3160 1 . 24
Q12 31 29 3253 1 . 24
Q13 32 29 3346 1 . 24
Q14 33 29 3439 1 . 24
Q15 34 29 3532 1 . 24
#SPECIFICATION 
#END
V 000027 54 3622 0 ld16ces
12
1
12
00000020
1
./src/LD16CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927138018 behav
0_______
58
behav
0
33
std
.
.
0
0
0
V 000036 11 808 1222927138015 ld16s
E LD16S VHDL
L IEEE;
U ieee.std_logic_1164;
P D15 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P G _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X LD16S
V 000036 11 876 1222927138015 ld16s
#VLB_VERSION 58
#INFO
LD16S
E 1222927138015
33
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
D15 0 29 56 1 . 22
D14 1 29 164 1 . 22
D13 2 29 272 1 . 22
D12 3 29 380 1 . 22
D11 4 29 488 1 . 22
D10 5 29 596 1 . 22
D9 6 29 704 1 . 22
D8 7 29 812 1 . 22
D7 8 29 920 1 . 22
D6 9 29 1028 1 . 22
D5 10 29 1136 1 . 22
D4 11 29 1247 1 . 22
D3 12 29 1358 1 . 22
D2 13 29 1469 1 . 22
D1 14 29 1580 1 . 22
D0 15 29 1691 1 . 22
G 16 29 1802 1 . 23
Q15 17 29 1913 1 . 24
Q14 18 29 2006 1 . 24
Q13 19 29 2099 1 . 24
Q12 20 29 2192 1 . 24
Q11 21 29 2285 1 . 24
Q10 22 29 2378 1 . 24
Q9 23 29 2471 1 . 24
Q8 24 29 2564 1 . 24
Q7 25 29 2657 1 . 24
Q6 26 29 2750 1 . 24
Q5 27 29 2843 1 . 24
Q4 28 29 2936 1 . 24
Q3 29 29 3029 1 . 24
Q2 30 29 3122 1 . 24
Q1 31 29 3215 1 . 24
Q0 32 29 3308 1 . 24
#SPECIFICATION 
#END
V 000025 54 3398 0 ld16s
12
1
12
00000020
1
./src/LD16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138034 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000036 11 157 1222927138031 ld32b
E LD32B VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[31:0] = (others => 'U')
P G _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
X LD32B
V 000036 11 410 1222927138031 ld32b
#VLB_VERSION 58
#INFO
LD32B
E 1222927138031
7
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 55 1 . 22
~NATURAL~range~31~downto~0~12 1 5 276 1 . 22
D 2 29 471 1 . 22
G 3 29 712 1 . 23
~std_logic_vector{31~downto~0}~122 4 5 819 1 . 24
~NATURAL~range~31~downto~0~121 5 5 1040 1 . 24
Q 6 29 1235 1 . 24
#SPECIFICATION 
#END
V 000025 54 1306 0 ld32b
12
1
12
00000020
1
./src/LD32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927138065 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 212 1222927138062 ld32ceb
E LD32CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic_vector[31:0] = (others => 'U')
P GE _in std_logic = 'U'
P G _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
X LD32CEB
V 000038 11 454 1222927138062 ld32ceb
#VLB_VERSION 58
#INFO
LD32CEB
E 1222927138062
9
#ACCESS
std
.
ieee
std_logic_unsigned all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 57 1 . 22
~NATURAL~range~31~downto~0~12 1 5 278 1 . 22
D 2 29 473 1 . 22
GE 3 29 714 1 . 23
G 4 29 822 1 . 23
CLR 5 29 930 1 . 23
~std_logic_vector{31~downto~0}~122 6 5 1037 1 . 24
~NATURAL~range~31~downto~0~121 7 5 1258 1 . 24
Q 8 29 1453 1 . 24
#SPECIFICATION 
#END
V 000027 54 1524 0 ld32ceb
12
1
12
00000020
1
./src/LD32CEB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927138080 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000033 11 113 1222927138077 ld
E LD VHDL
L IEEE;
U ieee.std_logic_1164;
P D _in std_logic = 'U'
P G _in std_logic = 'U'
P Q _out std_logic
X LD
V 000033 11 185 1222927138077 ld
#VLB_VERSION 58
#INFO
LD
E 1222927138077
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
D 0 29 53 1 . 20
G 1 29 161 1 . 20
Q 2 29 269 1 . 21
#SPECIFICATION 
#END
V 000021 54 356 0 ld
12
1
12
00000019
1
./src/LD.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138111 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000035 11 105 1222927138108 ld_1
E LD_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LD_1
V 000035 11 187 1222927138108 ld_1
#VLB_VERSION 58
#INFO
LD_1
E 1222927138108
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
G 0 29 55 1 . 18
D 1 29 145 1 . 19
Q 2 29 235 1 . 20
#SPECIFICATION 
#END
V 000023 54 322 0 ld_1
12
1
12
00000016
1
./src/LD_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138127 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000034 11 123 1222927138124 ldc
E LDC VHDL
L IEEE;
U ieee.std_logic_1164;
P CLR _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDC
V 000034 11 207 1222927138124 ldc
#VLB_VERSION 58
#INFO
LDC
E 1222927138124
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CLR 0 29 54 1 . 18
G 1 29 144 1 . 19
D 2 29 234 1 . 20
Q 3 29 324 1 . 21
#SPECIFICATION 
#END
V 000022 54 411 0 ldc
12
1
12
00000016
1
./src/LDC.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138158 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000036 11 127 1222927138155 ldc_1
E LDC_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLR _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDC_1
V 000036 11 209 1222927138155 ldc_1
#VLB_VERSION 58
#INFO
LDC_1
E 1222927138155
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CLR 0 29 56 1 . 18
G 1 29 146 1 . 19
D 2 29 236 1 . 20
Q 3 29 326 1 . 21
#SPECIFICATION 
#END
V 000024 54 413 0 ldc_1
12
1
12
00000016
1
./src/LDC_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138174 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000035 11 144 1222927138171 ldce
E LDCE VHDL
L IEEE;
U ieee.std_logic_1164;
P CLR _in std_logic
P GE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDCE
V 000035 11 228 1222927138171 ldce
#VLB_VERSION 58
#INFO
LDCE
E 1222927138171
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CLR 0 29 55 1 . 18
GE 1 29 145 1 . 19
G 2 29 235 1 . 20
D 3 29 325 1 . 21
Q 4 29 415 1 . 22
#SPECIFICATION 
#END
V 000023 54 502 0 ldce
12
1
12
00000016
1
./src/LDCE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138203 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000037 11 148 1222927138187 ldce_1
E LDCE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLR _in std_logic
P GE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDCE_1
V 000037 11 230 1222927138187 ldce_1
#VLB_VERSION 58
#INFO
LDCE_1
E 1222927138187
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CLR 0 29 57 1 . 18
GE 1 29 147 1 . 19
G 2 29 237 1 . 20
D 3 29 327 1 . 21
Q 4 29 417 1 . 22
#SPECIFICATION 
#END
V 000025 54 504 0 ldce_1
12
1
12
00000016
1
./src/LDCE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138221 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000035 11 145 1222927138218 ldcp
E LDCP VHDL
L IEEE;
U ieee.std_logic_1164;
P CLR _in std_logic
P PRE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDCP
V 000035 11 229 1222927138218 ldcp
#VLB_VERSION 58
#INFO
LDCP
E 1222927138218
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CLR 0 29 55 1 . 18
PRE 1 29 145 1 . 19
G 2 29 235 1 . 20
D 3 29 325 1 . 21
Q 4 29 415 1 . 22
#SPECIFICATION 
#END
V 000023 54 502 0 ldcp
12
1
12
00000016
1
./src/LDCP.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138237 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000037 11 149 1222927138234 ldcp_1
E LDCP_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLR _in std_logic
P PRE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDCP_1
V 000037 11 231 1222927138234 ldcp_1
#VLB_VERSION 58
#INFO
LDCP_1
E 1222927138234
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CLR 0 29 57 1 . 18
PRE 1 29 147 1 . 19
G 2 29 237 1 . 20
D 3 29 327 1 . 21
Q 4 29 417 1 . 22
#SPECIFICATION 
#END
V 000025 54 504 0 ldcp_1
12
0
12
00000016
1
./src/LDCP_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138268 STRUCTURE
0_______
58
STRUCTURE
0
6
std
.
.
0
0
0
V 000036 11 166 1222927138265 ldcpe
E LDCPE VHDL
L IEEE;
U ieee.std_logic_1164;
P CLR _in std_logic
P PRE _in std_logic
P GE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDCPE
V 000036 11 250 1222927138265 ldcpe
#VLB_VERSION 58
#INFO
LDCPE
E 1222927138265
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CLR 0 29 56 1 . 18
PRE 1 29 146 1 . 19
GE 2 29 236 1 . 20
G 3 29 326 1 . 21
D 4 29 416 1 . 22
Q 5 29 506 1 . 23
#SPECIFICATION 
#END
V 000024 54 593 0 ldcpe
12
1
12
00000016
1
./src/LDCPE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138284 STRUCTURE
0_______
58
STRUCTURE
0
6
std
.
.
0
0
0
V 000038 11 170 1222927138281 ldcpe_1
E LDCPE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P CLR _in std_logic
P PRE _in std_logic
P GE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDCPE_1
V 000038 11 252 1222927138281 ldcpe_1
#VLB_VERSION 58
#INFO
LDCPE_1
E 1222927138281
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
CLR 0 29 58 1 . 18
PRE 1 29 148 1 . 19
GE 2 29 238 1 . 20
G 3 29 328 1 . 21
D 4 29 418 1 . 22
Q 5 29 508 1 . 23
#SPECIFICATION 
#END
V 000026 54 595 0 ldcpe_1
12
1
12
00000016
1
./src/LDCPE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138315 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000034 11 122 1222927138312 lde
E LDE VHDL
L IEEE;
U ieee.std_logic_1164;
P GE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDE
V 000034 11 206 1222927138312 lde
#VLB_VERSION 58
#INFO
LDE
E 1222927138312
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
GE 0 29 54 1 . 18
G 1 29 144 1 . 19
D 2 29 234 1 . 20
Q 3 29 324 1 . 21
#SPECIFICATION 
#END
V 000022 54 411 0 lde
12
1
12
00000016
1
./src/LDE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138330 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000036 11 126 1222927138327 lde_1
E LDE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P GE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDE_1
V 000036 11 208 1222927138327 lde_1
#VLB_VERSION 58
#INFO
LDE_1
E 1222927138327
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
GE 0 29 56 1 . 18
G 1 29 146 1 . 19
D 2 29 236 1 . 20
Q 3 29 326 1 . 21
#SPECIFICATION 
#END
V 000024 54 413 0 lde_1
12
1
12
00000016
1
./src/LDE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138361 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000034 11 123 1222927138358 ldp
E LDP VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDP
V 000034 11 207 1222927138358 ldp
#VLB_VERSION 58
#INFO
LDP
E 1222927138358
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 54 1 . 18
G 1 29 144 1 . 19
D 2 29 234 1 . 20
Q 3 29 324 1 . 21
#SPECIFICATION 
#END
V 000022 54 411 0 ldp
12
1
12
00000016
1
./src/LDP.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138377 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000036 11 127 1222927138374 ldp_1
E LDP_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDP_1
V 000036 11 209 1222927138374 ldp_1
#VLB_VERSION 58
#INFO
LDP_1
E 1222927138374
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 56 1 . 18
G 1 29 146 1 . 19
D 2 29 236 1 . 20
Q 3 29 326 1 . 21
#SPECIFICATION 
#END
V 000024 54 413 0 ldp_1
12
1
12
00000016
1
./src/LDP_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138408 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000035 11 144 1222927138405 ldpe
E LDPE VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic
P GE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDPE
V 000035 11 228 1222927138405 ldpe
#VLB_VERSION 58
#INFO
LDPE
E 1222927138405
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 55 1 . 18
GE 1 29 145 1 . 19
G 2 29 235 1 . 20
D 3 29 325 1 . 21
Q 4 29 415 1 . 22
#SPECIFICATION 
#END
V 000023 54 502 0 ldpe
12
1
12
00000016
1
./src/LDPE.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927138424 STRUCTURE
0_______
58
STRUCTURE
0
5
std
.
.
0
0
0
V 000037 11 148 1222927138421 ldpe_1
E LDPE_1 VHDL
L IEEE;
U ieee.std_logic_1164;
P PRE _in std_logic
P GE _in std_logic
P G _in std_logic
P D _in std_logic
P Q _out std_logic
X LDPE_1
V 000037 11 230 1222927138421 ldpe_1
#VLB_VERSION 58
#INFO
LDPE_1
E 1222927138421
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
PRE 0 29 57 1 . 18
GE 1 29 147 1 . 19
G 2 29 237 1 . 20
D 3 29 327 1 . 21
Q 4 29 417 1 . 22
#SPECIFICATION 
#END
V 000025 54 504 0 ldpe_1
12
1
12
00000016
1
./src/LDPE_1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138440 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 130 1222927138437 m1_b2s1
E M1_B2S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P O _out std_logic
X M1_B2S1
V 000038 11 285 1222927138437 m1_b2s1
#VLB_VERSION 58
#INFO
M1_B2S1
E 1222927138437
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{1~downto~0}~12 1 5 165 1 . 21
~NATURAL~range~1~downto~0~12 2 5 385 1 . 21
D 3 29 579 1 . 21
O 4 29 653 1 . 22
#SPECIFICATION 
#END
V 000026 54 740 0 m1_b2s1
12
1
12
00000019
1
./src/M1_B2S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138471 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 156 1222927138468 m1_b2s1e
E M1_B2S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P E _in std_logic = 'U'
P D _in std_logic_vector[1:0]
P O _out std_logic
X M1_B2S1E
V 000039 11 305 1222927138468 m1_b2s1e
#VLB_VERSION 58
#INFO
M1_B2S1E
E 1222927138468
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
E 1 29 167 1 . 20
~std_logic_vector{1~downto~0}~12 2 5 274 1 . 21
~NATURAL~range~1~downto~0~12 3 5 494 1 . 21
D 4 29 688 1 . 21
O 5 29 762 1 . 22
#SPECIFICATION 
#END
V 000027 54 849 0 m1_b2s1e
12
1
12
00000019
1
./src/M1_B2S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927138487 behav
3_______
58
behav
0
5
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 155 1222927138484 m1_b4s1
E M1_B4S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P O _out std_logic
X M1_B4S1
V 000038 11 305 1222927138484 m1_b4s1
#VLB_VERSION 58
#INFO
M1_B4S1
E 1222927138484
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{3~downto~0}~12 2 5 273 1 . 21
~NATURAL~range~3~downto~0~12 3 5 493 1 . 21
D 4 29 687 1 . 21
O 5 29 761 1 . 22
#SPECIFICATION 
#END
V 000026 54 848 0 m1_b4s1
12
1
12
00000019
1
./src/M1_B4S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138518 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000041 11 141 1222927138515 m1_b4s1_sb
E M1_B4S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P D _in std_logic_vector[3:0]
P O _out std_logic
X M1_B4S1_SB
V 000041 11 382 1222927138515 m1_b4s1_sb
#VLB_VERSION 58
#INFO
M1_B4S1_SB
E 1222927138515
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 547 1 . 21
~NATURAL~range~3~downto~0~12 4 5 767 1 . 21
D 5 29 961 1 . 21
O 6 29 1035 1 . 22
#SPECIFICATION 
#END
V 000030 54 1122 0 m1_b4s1_sb
12
1
12
00000019
1
./src/M1_B4S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927138534 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 181 1222927138531 m1_b4s1e
E M1_B4S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P E _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P O _out std_logic
X M1_B4S1E
V 000039 11 325 1222927138531 m1_b4s1e
#VLB_VERSION 58
#INFO
M1_B4S1E
E 1222927138531
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
E 2 29 275 1 . 20
~std_logic_vector{3~downto~0}~12 3 5 382 1 . 21
~NATURAL~range~3~downto~0~12 4 5 602 1 . 21
D 5 29 796 1 . 21
O 6 29 870 1 . 22
#SPECIFICATION 
#END
V 000027 54 957 0 m1_b4s1e
12
1
12
00000019
1
./src/M1_B4S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138565 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000042 11 167 1222927138562 m1_b4s1e_sb
E M1_B4S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P E _in std_logic = 'U'
P D _in std_logic_vector[3:0]
P O _out std_logic
X M1_B4S1E_SB
V 000042 11 403 1222927138562 m1_b4s1e_sb
#VLB_VERSION 58
#INFO
M1_B4S1E_SB
E 1222927138562
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
E 3 29 549 1 . 21
~std_logic_vector{3~downto~0}~12 4 5 656 1 . 22
~NATURAL~range~3~downto~0~12 5 5 876 1 . 22
D 6 29 1070 1 . 22
O 7 29 1144 1 . 23
#SPECIFICATION 
#END
V 000031 54 1231 0 m1_b4s1e_sb
12
1
12
00000019
1
./src/M1_B4S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927138580 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 180 1222927138577 m1_b8s1
E M1_B8S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P O _out std_logic
X M1_B8S1
V 000038 11 325 1222927138577 m1_b8s1
#VLB_VERSION 58
#INFO
M1_B8S1
E 1222927138577
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 381 1 . 21
~NATURAL~range~7~downto~0~12 4 5 601 1 . 21
D 5 29 795 1 . 21
O 6 29 869 1 . 22
#SPECIFICATION 
#END
V 000026 54 956 0 m1_b8s1
12
1
12
00000019
1
./src/M1_B8S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138612 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000041 11 141 1222927138609 m1_b8s1_sb
E M1_B8S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P D _in std_logic_vector[7:0]
P O _out std_logic
X M1_B8S1_SB
V 000041 11 382 1222927138609 m1_b8s1_sb
#VLB_VERSION 58
#INFO
M1_B8S1_SB
E 1222927138609
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 547 1 . 21
~NATURAL~range~7~downto~0~12 4 5 767 1 . 21
D 5 29 961 1 . 21
O 6 29 1035 1 . 22
#SPECIFICATION 
#END
V 000030 54 1122 0 m1_b8s1_sb
12
1
12
00000019
1
./src/M1_B8S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927138627 behav
3_______
58
behav
0
7
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 206 1222927138624 m1_b8s1e
E M1_B8S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P E _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P O _out std_logic
X M1_B8S1E
V 000039 11 345 1222927138624 m1_b8s1e
#VLB_VERSION 58
#INFO
M1_B8S1E
E 1222927138624
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
E 3 29 383 1 . 20
~std_logic_vector{7~downto~0}~12 4 5 490 1 . 21
~NATURAL~range~7~downto~0~12 5 5 710 1 . 21
D 6 29 904 1 . 21
O 7 29 978 1 . 22
#SPECIFICATION 
#END
V 000028 54 1065 0 m1_b8s1e
12
1
12
00000019
1
./src/M1_B8S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138659 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000042 11 167 1222927138656 m1_b8s1e_sb
E M1_B8S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P E _in std_logic = 'U'
P D _in std_logic_vector[7:0]
P O _out std_logic
X M1_B8S1E_SB
V 000042 11 403 1222927138656 m1_b8s1e_sb
#VLB_VERSION 58
#INFO
M1_B8S1E_SB
E 1222927138656
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
E 3 29 549 1 . 21
~std_logic_vector{7~downto~0}~12 4 5 656 1 . 22
~NATURAL~range~7~downto~0~12 5 5 876 1 . 22
D 6 29 1070 1 . 22
O 7 29 1144 1 . 23
#SPECIFICATION 
#END
V 000031 54 1231 0 m1_b8s1e_sb
12
1
12
00000019
1
./src/M1_B8S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927138674 behav
3_______
58
behav
0
7
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 208 1222927138671 m1_b16s1
E M1_B16S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P O _out std_logic
X M1_B16S1
V 000039 11 348 1222927138671 m1_b16s1
#VLB_VERSION 58
#INFO
M1_B16S1
E 1222927138671
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{15~downto~0}~12 4 5 490 1 . 21
~NATURAL~range~15~downto~0~12 5 5 711 1 . 21
D 6 29 906 1 . 21
O 7 29 980 1 . 22
#SPECIFICATION 
#END
V 000028 54 1067 0 m1_b16s1
12
1
12
00000019
1
./src/M1_B16S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138705 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000042 11 144 1222927138702 m1_b16s1_sb
E M1_B16S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P D _in std_logic_vector[15:0]
P O _out std_logic
X M1_B16S1_SB
V 000042 11 385 1222927138702 m1_b16s1_sb
#VLB_VERSION 58
#INFO
M1_B16S1_SB
E 1222927138702
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{15~downto~0}~12 3 5 548 1 . 21
~NATURAL~range~15~downto~0~12 4 5 769 1 . 21
D 5 29 964 1 . 21
O 6 29 1038 1 . 22
#SPECIFICATION 
#END
V 000031 54 1125 0 m1_b16s1_sb
12
1
12
00000019
1
./src/M1_B16S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927138721 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 234 1222927138718 m1_b16s1e
E M1_B16S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P E _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P O _out std_logic
X M1_B16S1E
V 000040 11 370 1222927138718 m1_b16s1e
#VLB_VERSION 58
#INFO
M1_B16S1E
E 1222927138718
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
E 4 29 492 1 . 20
~std_logic_vector{15~downto~0}~12 5 5 599 1 . 21
~NATURAL~range~15~downto~0~12 6 5 820 1 . 21
D 7 29 1015 1 . 21
O 8 29 1089 1 . 22
#SPECIFICATION 
#END
V 000029 54 1176 0 m1_b16s1e
12
1
12
00000019
1
./src/M1_B16S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138752 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000043 11 170 1222927138749 m1_b16s1e_sb
E M1_B16S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P E _in std_logic = 'U'
P D _in std_logic_vector[15:0]
P O _out std_logic
X M1_B16S1E_SB
V 000043 11 406 1222927138749 m1_b16s1e_sb
#VLB_VERSION 58
#INFO
M1_B16S1E_SB
E 1222927138749
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
E 3 29 550 1 . 21
~std_logic_vector{15~downto~0}~12 4 5 657 1 . 22
~NATURAL~range~15~downto~0~12 5 5 878 1 . 22
D 6 29 1073 1 . 22
O 7 29 1147 1 . 23
#SPECIFICATION 
#END
V 000032 54 1234 0 m1_b16s1e_sb
12
1
12
00000019
1
./src/M1_B16S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927138782 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 130 1222927138765 m1_s1b2
E M1_S1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[1:0]
X M1_S1B2
V 000038 11 285 1222927138765 m1_s1b2
#VLB_VERSION 58
#INFO
M1_S1B2
E 1222927138765
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
O 1 29 166 1 . 21
~std_logic_vector{1~downto~0}~12 2 5 255 1 . 22
~NATURAL~range~1~downto~0~12 3 5 475 1 . 22
D 4 29 669 1 . 22
#SPECIFICATION 
#END
V 000026 54 740 0 m1_s1b2
12
1
12
00000019
1
./src/M1_S1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927138799 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 156 1222927138796 m1_s1b2e
E M1_S1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P E _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[1:0]
X M1_S1B2E
V 000039 11 305 1222927138796 m1_s1b2e
#VLB_VERSION 58
#INFO
M1_S1B2E
E 1222927138796
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
E 1 29 167 1 . 20
O 2 29 275 1 . 21
~std_logic_vector{1~downto~0}~12 3 5 364 1 . 22
~NATURAL~range~1~downto~0~12 4 5 584 1 . 22
D 5 29 778 1 . 22
#SPECIFICATION 
#END
V 000027 54 849 0 m1_s1b2e
12
1
12
00000019
1
./src/M1_S1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927138829 behav
3_______
58
behav
0
5
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
4
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 155 1222927138826 m1_s1b4
E M1_S1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[3:0]
X M1_S1B4
V 000038 11 305 1222927138826 m1_s1b4
#VLB_VERSION 58
#INFO
M1_S1B4
E 1222927138826
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
O 2 29 274 1 . 21
~std_logic_vector{3~downto~0}~12 3 5 363 1 . 22
~NATURAL~range~3~downto~0~12 4 5 583 1 . 22
D 5 29 777 1 . 22
#SPECIFICATION 
#END
V 000026 54 848 0 m1_s1b4
12
1
12
00000019
1
./src/M1_S1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927138846 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000041 11 141 1222927138843 m1_s1b4_sb
E M1_S1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P O _in std_logic
P D _out std_logic_vector[3:0]
X M1_S1B4_SB
V 000041 11 382 1222927138843 m1_s1b4_sb
#VLB_VERSION 58
#INFO
M1_S1B4_SB
E 1222927138843
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
O 3 29 548 1 . 21
~std_logic_vector{3~downto~0}~12 4 5 637 1 . 22
~NATURAL~range~3~downto~0~12 5 5 857 1 . 22
D 6 29 1051 1 . 22
#SPECIFICATION 
#END
V 000030 54 1122 0 m1_s1b4_sb
12
1
12
00000019
1
./src/M1_S1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927138876 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 181 1222927138873 m1_s1b4e
E M1_S1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P E _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[3:0]
X M1_S1B4E
V 000039 11 325 1222927138873 m1_s1b4e
#VLB_VERSION 58
#INFO
M1_S1B4E
E 1222927138873
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
E 2 29 275 1 . 20
O 3 29 383 1 . 21
~std_logic_vector{3~downto~0}~12 4 5 472 1 . 22
~NATURAL~range~3~downto~0~12 5 5 692 1 . 22
D 6 29 886 1 . 22
#SPECIFICATION 
#END
V 000027 54 957 0 m1_s1b4e
12
1
12
00000019
1
./src/M1_S1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927138893 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000042 11 167 1222927138890 m1_s1b4e_sb
E M1_S1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P E _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[3:0]
X M1_S1B4E_SB
V 000042 11 402 1222927138890 m1_s1b4e_sb
#VLB_VERSION 58
#INFO
M1_S1B4E_SB
E 1222927138890
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
E 3 29 549 1 . 21
O 4 29 657 1 . 22
~std_logic_vector{3~downto~0}~12 5 5 746 1 . 23
~NATURAL~range~3~downto~0~12 6 5 966 1 . 23
D 7 29 1160 1 . 23
#SPECIFICATION 
#END
V 000031 54 1231 0 m1_s1b4e_sb
12
0
12
00000019
1
./src/M1_S1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927138923 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 180 1222927138920 m1_s1b8
E M1_S1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[7:0]
X M1_S1B8
V 000038 11 325 1222927138920 m1_s1b8
#VLB_VERSION 58
#INFO
M1_S1B8
E 1222927138920
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
O 3 29 382 1 . 21
~std_logic_vector{7~downto~0}~12 4 5 471 1 . 22
~NATURAL~range~7~downto~0~12 5 5 691 1 . 22
D 6 29 885 1 . 22
#SPECIFICATION 
#END
V 000026 54 956 0 m1_s1b8
12
1
12
00000019
1
./src/M1_S1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927138940 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000041 11 141 1222927138937 m1_s1b8_sb
E M1_S1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P O _in std_logic
P D _out std_logic_vector[7:0]
X M1_S1B8_SB
V 000041 11 382 1222927138937 m1_s1b8_sb
#VLB_VERSION 58
#INFO
M1_S1B8_SB
E 1222927138937
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
O 3 29 548 1 . 21
~std_logic_vector{7~downto~0}~12 4 5 637 1 . 22
~NATURAL~range~7~downto~0~12 5 5 857 1 . 22
D 6 29 1051 1 . 22
#SPECIFICATION 
#END
V 000030 54 1122 0 m1_s1b8_sb
12
1
12
00000019
1
./src/M1_S1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927138971 behav
3_______
58
behav
0
7
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 206 1222927138968 m1_s1b8e
E M1_S1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P E _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[7:0]
X M1_S1B8E
V 000039 11 345 1222927138968 m1_s1b8e
#VLB_VERSION 58
#INFO
M1_S1B8E
E 1222927138968
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
E 3 29 383 1 . 20
O 4 29 491 1 . 21
~std_logic_vector{7~downto~0}~12 5 5 580 1 . 22
~NATURAL~range~7~downto~0~12 6 5 800 1 . 22
D 7 29 994 1 . 22
#SPECIFICATION 
#END
V 000028 54 1065 0 m1_s1b8e
12
1
12
00000019
1
./src/M1_S1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927138987 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000042 11 167 1222927138984 m1_s1b8e_sb
E M1_S1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P E _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[7:0]
X M1_S1B8E_SB
V 000042 11 402 1222927138984 m1_s1b8e_sb
#VLB_VERSION 58
#INFO
M1_S1B8E_SB
E 1222927138984
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
E 3 29 549 1 . 21
O 4 29 657 1 . 22
~std_logic_vector{7~downto~0}~12 5 5 746 1 . 23
~NATURAL~range~7~downto~0~12 6 5 966 1 . 23
D 7 29 1160 1 . 23
#SPECIFICATION 
#END
V 000031 54 1231 0 m1_s1b8e_sb
12
1
12
00000019
1
./src/M1_S1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927139018 behav
3_______
58
behav
0
7
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 208 1222927139015 m1_s1b16
E M1_S1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[15:0]
X M1_S1B16
V 000039 11 348 1222927139015 m1_s1b16
#VLB_VERSION 58
#INFO
M1_S1B16
E 1222927139015
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
O 4 29 491 1 . 21
~std_logic_vector{15~downto~0}~12 5 5 580 1 . 22
~NATURAL~range~15~downto~0~12 6 5 801 1 . 22
D 7 29 996 1 . 22
#SPECIFICATION 
#END
V 000028 54 1067 0 m1_s1b16
12
1
12
00000019
1
./src/M1_S1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927139049 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000042 11 144 1222927139046 m1_s1b16_sb
E M1_S1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P O _in std_logic
P D _out std_logic_vector[15:0]
X M1_S1B16_SB
V 000042 11 385 1222927139046 m1_s1b16_sb
#VLB_VERSION 58
#INFO
M1_S1B16_SB
E 1222927139046
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
O 3 29 549 1 . 21
~std_logic_vector{15~downto~0}~12 4 5 638 1 . 22
~NATURAL~range~15~downto~0~12 5 5 859 1 . 22
D 6 29 1054 1 . 22
#SPECIFICATION 
#END
V 000031 54 1125 0 m1_s1b16_sb
12
1
12
00000019
1
./src/M1_S1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927139080 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 234 1222927139077 m1_s1b16e
E M1_S1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P E _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[15:0]
X M1_S1B16E
V 000040 11 369 1222927139077 m1_s1b16e
#VLB_VERSION 58
#INFO
M1_S1B16E
E 1222927139077
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
E 4 29 492 1 . 20
O 5 29 600 1 . 21
~std_logic_vector{15~downto~0}~12 6 5 689 1 . 22
~NATURAL~range~15~downto~0~12 7 5 910 1 . 22
D 8 29 1105 1 . 22
#SPECIFICATION 
#END
V 000029 54 1176 0 m1_s1b16e
12
1
12
00000019
1
./src/M1_S1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 6 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 6 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927139112 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000043 11 170 1222927139109 m1_s1b16e_sb
E M1_S1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P E _in std_logic = 'U'
P O _in std_logic
P D _out std_logic_vector[15:0]
X M1_S1B16E_SB
V 000043 11 405 1222927139109 m1_s1b16e_sb
#VLB_VERSION 58
#INFO
M1_S1B16E_SB
E 1222927139109
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
E 3 29 550 1 . 21
O 4 29 658 1 . 22
~std_logic_vector{15~downto~0}~12 5 5 747 1 . 23
~NATURAL~range~15~downto~0~12 6 5 968 1 . 23
D 7 29 1163 1 . 23
#SPECIFICATION 
#END
V 000032 54 1234 0 m1_s1b16e_sb
12
1
12
00000019
1
./src/M1_S1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927139143 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 139 1222927139140 m1_s1s2
E M1_S1S2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
X M1_S1S2
V 000038 11 212 1222927139140 m1_s1s2
#VLB_VERSION 58
#INFO
M1_S1S2
E 1222927139140
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
O 1 29 166 1 . 21
D0 2 29 256 1 . 22
D1 3 29 346 1 . 22
#SPECIFICATION 
#END
V 000026 54 433 0 m1_s1s2
12
1
12
00000019
1
./src/M1_S1S2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927139172 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 165 1222927139156 m1_s1s2e
E M1_S1S2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P E _in std_logic = 'U'
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
X M1_S1S2E
V 000039 11 232 1222927139156 m1_s1s2e
#VLB_VERSION 58
#INFO
M1_S1S2E
E 1222927139156
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
E 1 29 167 1 . 20
O 2 29 275 1 . 21
D0 3 29 365 1 . 22
D1 4 29 455 1 . 22
#SPECIFICATION 
#END
V 000027 54 542 0 m1_s1s2e
12
1
12
00000019
1
./src/M1_S1S2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927139190 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 204 1222927139187 m1_s1s4
E M1_S1S4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
X M1_S1S4
V 000038 11 272 1222927139187 m1_s1s4
#VLB_VERSION 58
#INFO
M1_S1S4
E 1222927139187
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
O 2 29 274 1 . 21
D0 3 29 364 1 . 22
D1 4 29 454 1 . 22
D2 5 29 544 1 . 22
D3 6 29 634 1 . 22
#SPECIFICATION 
#END
V 000026 54 721 0 m1_s1s4
12
1
12
00000019
1
./src/M1_S1S4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927139219 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 190 1222927139202 m1_s1s4_sb
E M1_S1S4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
X M1_S1S4_SB
V 000041 11 348 1222927139202 m1_s1s4_sb
#VLB_VERSION 58
#INFO
M1_S1S4_SB
E 1222927139202
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
O 3 29 548 1 . 21
D0 4 29 638 1 . 22
D1 5 29 728 1 . 22
D2 6 29 818 1 . 22
D3 7 29 908 1 . 22
#SPECIFICATION 
#END
V 000029 54 995 0 m1_s1s4_sb
12
1
12
00000019
1
./src/M1_S1S4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927139237 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 230 1222927139234 m1_s1s4e
E M1_S1S4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P E _in std_logic = 'U'
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
X M1_S1S4E
V 000039 11 292 1222927139234 m1_s1s4e
#VLB_VERSION 58
#INFO
M1_S1S4E
E 1222927139234
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
E 2 29 275 1 . 20
O 3 29 383 1 . 21
D0 4 29 473 1 . 22
D1 5 29 563 1 . 22
D2 6 29 653 1 . 22
D3 7 29 743 1 . 22
#SPECIFICATION 
#END
V 000027 54 830 0 m1_s1s4e
12
1
12
00000019
1
./src/M1_S1S4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927139267 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 216 1222927139264 m1_s1s4e_sb
E M1_S1S4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P E _in std_logic = 'U'
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
X M1_S1S4E_SB
V 000042 11 369 1222927139264 m1_s1s4e_sb
#VLB_VERSION 58
#INFO
M1_S1S4E_SB
E 1222927139264
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
E 3 29 549 1 . 21
O 4 29 657 1 . 22
D0 5 29 747 1 . 23
D1 6 29 837 1 . 23
D2 7 29 927 1 . 23
D3 8 29 1017 1 . 23
#SPECIFICATION 
#END
V 000031 54 1104 0 m1_s1s4e_sb
12
1
12
00000019
1
./src/M1_S1S4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927139284 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 309 1222927139281 m1_s1s8
E M1_S1S8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
X M1_S1S8
V 000038 11 377 1222927139281 m1_s1s8
#VLB_VERSION 58
#INFO
M1_S1S8
E 1222927139281
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
O 3 29 382 1 . 21
D0 4 29 472 1 . 22
D1 5 29 562 1 . 22
D2 6 29 652 1 . 22
D3 7 29 742 1 . 22
D4 8 29 832 1 . 22
D5 9 29 922 1 . 22
D6 10 29 1012 1 . 22
D7 11 29 1105 1 . 22
#SPECIFICATION 
#END
V 000027 54 1195 0 m1_s1s8
12
1
12
00000019
1
./src/M1_S1S8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927139314 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 270 1222927139311 m1_s1s8_sb
E M1_S1S8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
X M1_S1S8_SB
V 000041 11 434 1222927139311 m1_s1s8_sb
#VLB_VERSION 58
#INFO
M1_S1S8_SB
E 1222927139311
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
O 3 29 548 1 . 21
D0 4 29 638 1 . 22
D1 5 29 728 1 . 22
D2 6 29 818 1 . 22
D3 7 29 908 1 . 22
D4 8 29 998 1 . 22
D5 9 29 1088 1 . 22
D6 10 29 1178 1 . 22
D7 11 29 1269 1 . 22
#SPECIFICATION 
#END
V 000030 54 1357 0 m1_s1s8_sb
12
1
12
00000019
1
./src/M1_S1S8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927139330 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 335 1222927139327 m1_s1s8e
E M1_S1S8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P E _in std_logic = 'U'
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
X M1_S1S8E
V 000039 11 399 1222927139327 m1_s1s8e
#VLB_VERSION 58
#INFO
M1_S1S8E
E 1222927139327
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
E 3 29 383 1 . 20
O 4 29 491 1 . 21
D0 5 29 581 1 . 22
D1 6 29 671 1 . 22
D2 7 29 761 1 . 22
D3 8 29 851 1 . 22
D4 9 29 941 1 . 22
D5 10 29 1031 1 . 22
D6 11 29 1124 1 . 22
D7 12 29 1217 1 . 22
#SPECIFICATION 
#END
V 000028 54 1307 0 m1_s1s8e
12
1
12
00000019
1
./src/M1_S1S8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927139362 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 296 1222927139359 m1_s1s8e_sb
E M1_S1S8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P E _in std_logic = 'U'
P O _in std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
X M1_S1S8E_SB
V 000042 11 457 1222927139359 m1_s1s8e_sb
#VLB_VERSION 58
#INFO
M1_S1S8E_SB
E 1222927139359
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
E 3 29 549 1 . 21
O 4 29 657 1 . 22
D0 5 29 747 1 . 23
D1 6 29 837 1 . 23
D2 7 29 927 1 . 23
D3 8 29 1017 1 . 23
D4 9 29 1107 1 . 23
D5 10 29 1197 1 . 23
D6 11 29 1288 1 . 23
D7 12 29 1379 1 . 23
#SPECIFICATION 
#END
V 000031 54 1469 0 m1_s1s8e_sb
12
1
12
00000019
1
./src/M1_S1S8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927139391 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 502 1222927139374 m1_s1s16
E M1_S1S16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
P D8 _out std_logic
P D9 _out std_logic
P D10 _out std_logic
P D11 _out std_logic
P D12 _out std_logic
P D13 _out std_logic
P D14 _out std_logic
P D15 _out std_logic
P O _in std_logic
X M1_S1S16
V 000039 11 582 1222927139374 m1_s1s16
#VLB_VERSION 58
#INFO
M1_S1S16
E 1222927139374
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
D0 4 29 491 1 . 21
D1 5 29 581 1 . 21
D2 6 29 671 1 . 21
D3 7 29 761 1 . 21
D4 8 29 851 1 . 21
D5 9 29 941 1 . 21
D6 10 29 1031 1 . 21
D7 11 29 1124 1 . 21
D8 12 29 1217 1 . 22
D9 13 29 1310 1 . 22
D10 14 29 1403 1 . 22
D11 15 29 1496 1 . 22
D12 16 29 1589 1 . 22
D13 17 29 1682 1 . 22
D14 18 29 1775 1 . 22
D15 19 29 1868 1 . 22
O 20 29 1961 1 . 23
#SPECIFICATION 
#END
V 000028 54 2051 0 m1_s1s16
12
1
12
00000019
1
./src/M1_S1S16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927139409 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 438 1222927139406 m1_s1s16_sb
E M1_S1S16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
P D8 _out std_logic
P D9 _out std_logic
P D10 _out std_logic
P D11 _out std_logic
P D12 _out std_logic
P D13 _out std_logic
P D14 _out std_logic
P D15 _out std_logic
P O _in std_logic
X M1_S1S16_SB
V 000042 11 617 1222927139406 m1_s1s16_sb
#VLB_VERSION 58
#INFO
M1_S1S16_SB
E 1222927139406
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
D0 3 29 549 1 . 21
D1 4 29 639 1 . 21
D2 5 29 729 1 . 21
D3 6 29 819 1 . 21
D4 7 29 909 1 . 21
D5 8 29 999 1 . 21
D6 9 29 1089 1 . 21
D7 10 29 1179 1 . 21
D8 11 29 1270 1 . 22
D9 12 29 1361 1 . 22
D10 13 29 1454 1 . 22
D11 14 29 1547 1 . 22
D12 15 29 1640 1 . 22
D13 16 29 1733 1 . 22
D14 17 29 1826 1 . 22
D15 18 29 1919 1 . 22
O 19 29 2012 1 . 23
#SPECIFICATION 
#END
V 000031 54 2102 0 m1_s1s16_sb
12
1
12
00000019
1
./src/M1_S1S16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927139440 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 528 1222927139437 m1_s1s16e
E M1_S1S16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P E _in std_logic = 'U'
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
P D8 _out std_logic
P D9 _out std_logic
P D10 _out std_logic
P D11 _out std_logic
P D12 _out std_logic
P D13 _out std_logic
P D14 _out std_logic
P D15 _out std_logic
P O _in std_logic
X M1_S1S16E
V 000040 11 604 1222927139437 m1_s1s16e
#VLB_VERSION 58
#INFO
M1_S1S16E
E 1222927139437
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
E 4 29 492 1 . 20
D0 5 29 600 1 . 21
D1 6 29 690 1 . 21
D2 7 29 780 1 . 21
D3 8 29 870 1 . 21
D4 9 29 960 1 . 21
D5 10 29 1050 1 . 21
D6 11 29 1143 1 . 21
D7 12 29 1236 1 . 21
D8 13 29 1329 1 . 22
D9 14 29 1422 1 . 22
D10 15 29 1515 1 . 22
D11 16 29 1608 1 . 22
D12 17 29 1701 1 . 22
D13 18 29 1794 1 . 22
D14 19 29 1887 1 . 22
D15 20 29 1980 1 . 22
O 21 29 2073 1 . 23
#SPECIFICATION 
#END
V 000029 54 2163 0 m1_s1s16e
12
1
12
00000019
1
./src/M1_S1S16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927139471 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 464 1222927139468 m1_s1s16e_sb
E M1_S1S16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P E _in std_logic = 'U'
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P D4 _out std_logic
P D5 _out std_logic
P D6 _out std_logic
P D7 _out std_logic
P D8 _out std_logic
P D9 _out std_logic
P D10 _out std_logic
P D11 _out std_logic
P D12 _out std_logic
P D13 _out std_logic
P D14 _out std_logic
P D15 _out std_logic
P O _in std_logic
X M1_S1S16E_SB
V 000043 11 640 1222927139468 m1_s1s16e_sb
#VLB_VERSION 58
#INFO
M1_S1S16E_SB
E 1222927139468
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
E 3 29 550 1 . 21
D0 4 29 658 1 . 22
D1 5 29 748 1 . 22
D2 6 29 838 1 . 22
D3 7 29 928 1 . 22
D4 8 29 1018 1 . 22
D5 9 29 1108 1 . 22
D6 10 29 1198 1 . 22
D7 11 29 1289 1 . 22
D8 12 29 1380 1 . 23
D9 13 29 1473 1 . 23
D10 14 29 1566 1 . 23
D11 15 29 1659 1 . 23
D12 16 29 1752 1 . 23
D13 17 29 1845 1 . 23
D14 18 29 1938 1 . 23
D15 19 29 2031 1 . 23
O 20 29 2124 1 . 24
#SPECIFICATION 
#END
V 000032 54 2214 0 m1_s1s16e_sb
12
1
12
00000019
1
./src/M1_S1S16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927139502 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 138 1222927139499 m1_s2s1
E M1_S2S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P O _out std_logic
X M1_S2S1
V 000038 11 212 1222927139499 m1_s2s1
#VLB_VERSION 58
#INFO
M1_S2S1
E 1222927139499
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
D0 1 29 166 1 . 21
D1 2 29 256 1 . 21
O 3 29 346 1 . 22
#SPECIFICATION 
#END
V 000026 54 433 0 m1_s2s1
12
1
12
00000019
1
./src/M1_S2S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927139518 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 164 1222927139515 m1_s2s1e
E M1_S2S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P E _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P O _out std_logic
X M1_S2S1E
V 000039 11 232 1222927139515 m1_s2s1e
#VLB_VERSION 58
#INFO
M1_S2S1E
E 1222927139515
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
E 1 29 167 1 . 20
D0 2 29 275 1 . 21
D1 3 29 365 1 . 21
O 4 29 455 1 . 22
#SPECIFICATION 
#END
V 000027 54 542 0 m1_s2s1e
12
1
12
00000019
1
./src/M1_S2S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927139549 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 201 1222927139546 m1_s4s1
E M1_S4S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P O _out std_logic
X M1_S4S1
V 000038 11 272 1222927139546 m1_s4s1
#VLB_VERSION 58
#INFO
M1_S4S1
E 1222927139546
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
D0 2 29 274 1 . 21
D1 3 29 364 1 . 21
D2 4 29 454 1 . 21
D3 5 29 544 1 . 21
O 6 29 634 1 . 22
#SPECIFICATION 
#END
V 000026 54 721 0 m1_s4s1
12
1
12
00000019
1
./src/M1_S4S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927139565 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 187 1222927139562 m1_s4s1_sb
E M1_S4S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P O _out std_logic
X M1_S4S1_SB
V 000041 11 348 1222927139562 m1_s4s1_sb
#VLB_VERSION 58
#INFO
M1_S4S1_SB
E 1222927139562
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
D0 3 29 548 1 . 21
D1 4 29 638 1 . 21
D2 5 29 728 1 . 21
D3 6 29 818 1 . 21
O 7 29 908 1 . 22
#SPECIFICATION 
#END
V 000029 54 995 0 m1_s4s1_sb
12
1
12
00000019
1
./src/M1_S4S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 591           1222927139596 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 227 1222927139593 m1_s4s1e
E M1_S4S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P E _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P O _out std_logic
X M1_S4S1E
V 000039 11 292 1222927139593 m1_s4s1e
#VLB_VERSION 58
#INFO
M1_S4S1E
E 1222927139593
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
E 2 29 275 1 . 20
D0 3 29 383 1 . 21
D1 4 29 473 1 . 21
D2 5 29 563 1 . 21
D3 6 29 653 1 . 21
O 7 29 743 1 . 22
#SPECIFICATION 
#END
V 000027 54 830 0 m1_s4s1e
12
1
12
00000019
1
./src/M1_S4S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927139612 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 213 1222927139609 m1_s4s1e_sb
E M1_S4S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P E _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P O _out std_logic
X M1_S4S1E_SB
V 000042 11 369 1222927139609 m1_s4s1e_sb
#VLB_VERSION 58
#INFO
M1_S4S1E_SB
E 1222927139609
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
E 3 29 549 1 . 21
D0 4 29 657 1 . 22
D1 5 29 747 1 . 22
D2 6 29 837 1 . 22
D3 7 29 927 1 . 22
O 8 29 1017 1 . 23
#SPECIFICATION 
#END
V 000031 54 1104 0 m1_s4s1e_sb
12
1
12
00000019
1
./src/M1_S4S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927139643 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 302 1222927139640 m1_s8s1
E M1_S8S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P O _out std_logic
X M1_S8S1
V 000038 11 377 1222927139640 m1_s8s1
#VLB_VERSION 58
#INFO
M1_S8S1
E 1222927139640
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
D0 3 29 382 1 . 21
D1 4 29 472 1 . 21
D2 5 29 562 1 . 21
D3 6 29 652 1 . 21
D4 7 29 742 1 . 21
D5 8 29 832 1 . 21
D6 9 29 922 1 . 21
D7 10 29 1012 1 . 21
O 11 29 1105 1 . 22
#SPECIFICATION 
#END
V 000027 54 1195 0 m1_s8s1
12
1
12
00000019
1
./src/M1_S8S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927139673 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 263 1222927139670 m1_s8s1_sb
E M1_S8S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P O _out std_logic
X M1_S8S1_SB
V 000041 11 434 1222927139670 m1_s8s1_sb
#VLB_VERSION 58
#INFO
M1_S8S1_SB
E 1222927139670
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
D0 3 29 548 1 . 21
D1 4 29 638 1 . 21
D2 5 29 728 1 . 21
D3 6 29 818 1 . 21
D4 7 29 908 1 . 21
D5 8 29 998 1 . 21
D6 9 29 1088 1 . 21
D7 10 29 1178 1 . 21
O 11 29 1269 1 . 22
#SPECIFICATION 
#END
V 000030 54 1357 0 m1_s8s1_sb
12
1
12
00000019
1
./src/M1_S8S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927139690 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 328 1222927139687 m1_s8s1e
E M1_S8S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P E _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P O _out std_logic
X M1_S8S1E
V 000039 11 399 1222927139687 m1_s8s1e
#VLB_VERSION 58
#INFO
M1_S8S1E
E 1222927139687
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
E 3 29 383 1 . 20
D0 4 29 491 1 . 21
D1 5 29 581 1 . 21
D2 6 29 671 1 . 21
D3 7 29 761 1 . 21
D4 8 29 851 1 . 21
D5 9 29 941 1 . 21
D6 10 29 1031 1 . 21
D7 11 29 1124 1 . 21
O 12 29 1217 1 . 22
#SPECIFICATION 
#END
V 000028 54 1307 0 m1_s8s1e
12
1
12
00000019
1
./src/M1_S8S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927139720 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 289 1222927139717 m1_s8s1e_sb
E M1_S8S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P E _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P O _out std_logic
X M1_S8S1E_SB
V 000042 11 457 1222927139717 m1_s8s1e_sb
#VLB_VERSION 58
#INFO
M1_S8S1E_SB
E 1222927139717
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
E 3 29 549 1 . 21
D0 4 29 657 1 . 22
D1 5 29 747 1 . 22
D2 6 29 837 1 . 22
D3 7 29 927 1 . 22
D4 8 29 1017 1 . 22
D5 9 29 1107 1 . 22
D6 10 29 1197 1 . 22
D7 11 29 1288 1 . 22
O 12 29 1379 1 . 23
#SPECIFICATION 
#END
V 000031 54 1469 0 m1_s8s1e_sb
12
1
12
00000019
1
./src/M1_S8S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927139737 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 487 1222927139734 m1_s16s1
E M1_S16S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P D8 _in std_logic
P D9 _in std_logic
P D10 _in std_logic
P D11 _in std_logic
P D12 _in std_logic
P D13 _in std_logic
P D14 _in std_logic
P D15 _in std_logic
P O _out std_logic
X M1_S16S1
V 000039 11 582 1222927139734 m1_s16s1
#VLB_VERSION 58
#INFO
M1_S16S1
E 1222927139734
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
D0 4 29 491 1 . 21
D1 5 29 581 1 . 21
D2 6 29 671 1 . 21
D3 7 29 761 1 . 21
D4 8 29 851 1 . 21
D5 9 29 941 1 . 21
D6 10 29 1031 1 . 21
D7 11 29 1124 1 . 21
D8 12 29 1217 1 . 22
D9 13 29 1310 1 . 22
D10 14 29 1403 1 . 22
D11 15 29 1496 1 . 22
D12 16 29 1589 1 . 22
D13 17 29 1682 1 . 22
D14 18 29 1775 1 . 22
D15 19 29 1868 1 . 22
O 20 29 1961 1 . 23
#SPECIFICATION 
#END
V 000028 54 2051 0 m1_s16s1
12
1
12
00000019
1
./src/M1_S16S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927139768 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 423 1222927139765 m1_s16s1_sb
E M1_S16S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P D8 _in std_logic
P D9 _in std_logic
P D10 _in std_logic
P D11 _in std_logic
P D12 _in std_logic
P D13 _in std_logic
P D14 _in std_logic
P D15 _in std_logic
P O _out std_logic
X M1_S16S1_SB
V 000042 11 617 1222927139765 m1_s16s1_sb
#VLB_VERSION 58
#INFO
M1_S16S1_SB
E 1222927139765
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
D0 3 29 549 1 . 21
D1 4 29 639 1 . 21
D2 5 29 729 1 . 21
D3 6 29 819 1 . 21
D4 7 29 909 1 . 21
D5 8 29 999 1 . 21
D6 9 29 1089 1 . 21
D7 10 29 1179 1 . 21
D8 11 29 1270 1 . 22
D9 12 29 1361 1 . 22
D10 13 29 1454 1 . 22
D11 14 29 1547 1 . 22
D12 15 29 1640 1 . 22
D13 16 29 1733 1 . 22
D14 17 29 1826 1 . 22
D15 18 29 1919 1 . 22
O 19 29 2012 1 . 23
#SPECIFICATION 
#END
V 000031 54 2102 0 m1_s16s1_sb
12
1
12
00000019
1
./src/M1_S16S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927139784 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 513 1222927139781 m1_s16s1e
E M1_S16S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P E _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P D8 _in std_logic
P D9 _in std_logic
P D10 _in std_logic
P D11 _in std_logic
P D12 _in std_logic
P D13 _in std_logic
P D14 _in std_logic
P D15 _in std_logic
P O _out std_logic
X M1_S16S1E
V 000040 11 604 1222927139781 m1_s16s1e
#VLB_VERSION 58
#INFO
M1_S16S1E
E 1222927139781
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
E 4 29 492 1 . 20
D0 5 29 600 1 . 21
D1 6 29 690 1 . 21
D2 7 29 780 1 . 21
D3 8 29 870 1 . 21
D4 9 29 960 1 . 21
D5 10 29 1050 1 . 21
D6 11 29 1143 1 . 21
D7 12 29 1236 1 . 21
D8 13 29 1329 1 . 22
D9 14 29 1422 1 . 22
D10 15 29 1515 1 . 22
D11 16 29 1608 1 . 22
D12 17 29 1701 1 . 22
D13 18 29 1794 1 . 22
D14 19 29 1887 1 . 22
D15 20 29 1980 1 . 22
O 21 29 2073 1 . 23
#SPECIFICATION 
#END
V 000029 54 2163 0 m1_s16s1e
12
1
12
00000019
1
./src/M1_S16S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927139815 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 449 1222927139812 m1_s16s1e_sb
E M1_S16S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P E _in std_logic = 'U'
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P D4 _in std_logic
P D5 _in std_logic
P D6 _in std_logic
P D7 _in std_logic
P D8 _in std_logic
P D9 _in std_logic
P D10 _in std_logic
P D11 _in std_logic
P D12 _in std_logic
P D13 _in std_logic
P D14 _in std_logic
P D15 _in std_logic
P O _out std_logic
X M1_S16S1E_SB
V 000043 11 640 1222927139812 m1_s16s1e_sb
#VLB_VERSION 58
#INFO
M1_S16S1E_SB
E 1222927139812
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
E 3 29 550 1 . 21
D0 4 29 658 1 . 22
D1 5 29 748 1 . 22
D2 6 29 838 1 . 22
D3 7 29 928 1 . 22
D4 8 29 1018 1 . 22
D5 9 29 1108 1 . 22
D6 10 29 1198 1 . 22
D7 11 29 1289 1 . 22
D8 12 29 1380 1 . 23
D9 13 29 1473 1 . 23
D10 14 29 1566 1 . 23
D11 15 29 1659 1 . 23
D12 16 29 1752 1 . 23
D13 17 29 1845 1 . 23
D14 18 29 1938 1 . 23
D15 19 29 2031 1 . 23
O 20 29 2124 1 . 24
#SPECIFICATION 
#END
V 000032 54 2214 0 m1_s16s1e_sb
12
1
12
00000019
1
./src/M1_S16S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927139845 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 173 1222927139842 m2_b1b2
E M2_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B2
V 000038 11 403 1222927139842 m2_b1b2
#VLB_VERSION 58
#INFO
M2_B1B2
E 1222927139842
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{1~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~1~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{1~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~1~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m2_b1b2
12
1
12
00000019
1
./src/M2_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927139862 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 200 1222927139859 m2_b1b2e
E M2_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B2E
V 000039 11 425 1222927139859 m2_b1b2e
#VLB_VERSION 58
#INFO
M2_B1B2E
E 1222927139859
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{1~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~1~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{1~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~1~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m2_b1b2e
12
1
12
00000019
1
./src/M2_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927139892 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 260 1222927139889 m2_b1b4
E M2_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B4
V 000038 11 464 1222927139889 m2_b1b4
#VLB_VERSION 58
#INFO
M2_B1B4
E 1222927139889
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{1~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~1~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{1~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~1~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m2_b1b4
12
1
12
00000019
1
./src/M2_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927139909 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 246 1222927139906 m2_b1b4_sb
E M2_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B4_SB
V 000041 11 546 1222927139906 m2_b1b4_sb
#VLB_VERSION 58
#INFO
M2_B1B4_SB
E 1222927139906
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{1~downto~0}~128 3 5 547 1 . 21
~NATURAL~range~1~downto~0~127 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
~std_logic_vector{1~downto~0}~1210 9 5 1256 1 . 22
~NATURAL~range~1~downto~0~129 10 5 1477 1 . 22
Y 11 29 1672 1 . 22
#SPECIFICATION 
#END
V 000030 54 1744 0 m2_b1b4_sb
12
1
12
00000019
1
./src/M2_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927139939 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 287 1222927139936 m2_b1b4e
E M2_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B4E
V 000039 11 488 1222927139936 m2_b1b4e
#VLB_VERSION 58
#INFO
M2_B1B4E
E 1222927139936
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{1~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~1~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{1~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~1~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m2_b1b4e
12
1
12
00000019
1
./src/M2_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927139955 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 273 1222927139952 m2_b1b4e_sb
E M2_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B4E_SB
V 000042 11 569 1222927139952 m2_b1b4e_sb
#VLB_VERSION 58
#INFO
M2_B1B4E_SB
E 1222927139952
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{1~downto~0}~128 4 5 656 1 . 22
~NATURAL~range~1~downto~0~127 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
~std_logic_vector{1~downto~0}~1210 10 5 1365 1 . 23
~NATURAL~range~1~downto~0~129 11 5 1587 1 . 23
Y 12 29 1782 1 . 23
#SPECIFICATION 
#END
V 000031 54 1855 0 m2_b1b4e_sb
12
1
12
00000019
1
./src/M2_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927139986 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 409 1222927139983 m2_b1b8
E M2_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P E _out std_logic_vector[1:0]
P F _out std_logic_vector[1:0]
P G _out std_logic_vector[1:0]
P H _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B8
V 000038 11 575 1222927139983 m2_b1b8
#VLB_VERSION 58
#INFO
M2_B1B8
E 1222927139983
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{1~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~1~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{1~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~1~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m2_b1b8
12
1
12
00000019
1
./src/M2_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927140016 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 370 1222927139999 m2_b1b8_sb
E M2_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P E _out std_logic_vector[1:0]
P F _out std_logic_vector[1:0]
P G _out std_logic_vector[1:0]
P H _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B8_SB
V 000041 11 633 1222927139999 m2_b1b8_sb
#VLB_VERSION 58
#INFO
M2_B1B8_SB
E 1222927139999
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{1~downto~0}~1214 3 5 547 1 . 21
~NATURAL~range~1~downto~0~1213 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
E 9 29 1257 1 . 21
F 10 29 1331 1 . 21
G 11 29 1406 1 . 21
H 12 29 1481 1 . 21
~std_logic_vector{1~downto~0}~1216 13 5 1555 1 . 22
~NATURAL~range~1~downto~0~1215 14 5 1777 1 . 22
Y 15 29 1972 1 . 22
#SPECIFICATION 
#END
V 000030 54 2045 0 m2_b1b8_sb
12
1
12
00000019
1
./src/M2_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927140034 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 436 1222927140031 m2_b1b8e
E M2_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P E _out std_logic_vector[1:0]
P F _out std_logic_vector[1:0]
P G _out std_logic_vector[1:0]
P H _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B8E
V 000039 11 598 1222927140031 m2_b1b8e
#VLB_VERSION 58
#INFO
M2_B1B8E
E 1222927140031
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{1~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~1~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{1~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~1~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m2_b1b8e
12
1
12
00000019
1
./src/M2_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927140065 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 397 1222927140062 m2_b1b8e_sb
E M2_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P E _out std_logic_vector[1:0]
P F _out std_logic_vector[1:0]
P G _out std_logic_vector[1:0]
P H _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B8E_SB
V 000042 11 656 1222927140062 m2_b1b8e_sb
#VLB_VERSION 58
#INFO
M2_B1B8E_SB
E 1222927140062
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{1~downto~0}~1214 4 5 656 1 . 22
~NATURAL~range~1~downto~0~1213 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
E 10 29 1366 1 . 22
F 11 29 1441 1 . 22
G 12 29 1516 1 . 22
H 13 29 1591 1 . 22
~std_logic_vector{1~downto~0}~1216 14 5 1665 1 . 23
~NATURAL~range~1~downto~0~1215 15 5 1887 1 . 23
Y 16 29 2082 1 . 23
#SPECIFICATION 
#END
V 000031 54 2157 0 m2_b1b8e_sb
12
1
12
00000019
1
./src/M2_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927140094 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 684 1222927140077 m2_b1b16
E M2_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P E _out std_logic_vector[1:0]
P F _out std_logic_vector[1:0]
P G _out std_logic_vector[1:0]
P H _out std_logic_vector[1:0]
P I _out std_logic_vector[1:0]
P J _out std_logic_vector[1:0]
P K _out std_logic_vector[1:0]
P L _out std_logic_vector[1:0]
P M _out std_logic_vector[1:0]
P N _out std_logic_vector[1:0]
P O _out std_logic_vector[1:0]
P P _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B16
V 000039 11 766 1222927140077 m2_b1b16
#VLB_VERSION 58
#INFO
M2_B1B16
E 1222927140077
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{1~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~1~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{1~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~1~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m2_b1b16
12
1
12
00000019
1
./src/M2_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927140126 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 620 1222927140123 m2_b1b16_sb
E M2_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P E _out std_logic_vector[1:0]
P F _out std_logic_vector[1:0]
P G _out std_logic_vector[1:0]
P H _out std_logic_vector[1:0]
P I _out std_logic_vector[1:0]
P J _out std_logic_vector[1:0]
P K _out std_logic_vector[1:0]
P L _out std_logic_vector[1:0]
P M _out std_logic_vector[1:0]
P N _out std_logic_vector[1:0]
P O _out std_logic_vector[1:0]
P P _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B16_SB
V 000042 11 802 1222927140123 m2_b1b16_sb
#VLB_VERSION 58
#INFO
M2_B1B16_SB
E 1222927140123
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{1~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~1~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{1~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~1~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m2_b1b16_sb
12
1
12
00000019
1
./src/M2_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927140159 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 711 1222927140156 m2_b1b16e
E M2_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P E _out std_logic_vector[1:0]
P F _out std_logic_vector[1:0]
P G _out std_logic_vector[1:0]
P H _out std_logic_vector[1:0]
P I _out std_logic_vector[1:0]
P J _out std_logic_vector[1:0]
P K _out std_logic_vector[1:0]
P L _out std_logic_vector[1:0]
P M _out std_logic_vector[1:0]
P N _out std_logic_vector[1:0]
P O _out std_logic_vector[1:0]
P P _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B16E
V 000040 11 790 1222927140156 m2_b1b16e
#VLB_VERSION 58
#INFO
M2_B1B16E
E 1222927140156
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{1~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~1~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{1~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~1~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m2_b1b16e
12
1
12
00000019
1
./src/M2_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927140190 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 647 1222927140187 m2_b1b16e_sb
E M2_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[1:0]
P B _out std_logic_vector[1:0]
P C _out std_logic_vector[1:0]
P D _out std_logic_vector[1:0]
P E _out std_logic_vector[1:0]
P F _out std_logic_vector[1:0]
P G _out std_logic_vector[1:0]
P H _out std_logic_vector[1:0]
P I _out std_logic_vector[1:0]
P J _out std_logic_vector[1:0]
P K _out std_logic_vector[1:0]
P L _out std_logic_vector[1:0]
P M _out std_logic_vector[1:0]
P N _out std_logic_vector[1:0]
P O _out std_logic_vector[1:0]
P P _out std_logic_vector[1:0]
P Y _in std_logic_vector[1:0]
X M2_B1B16E_SB
V 000043 11 825 1222927140187 m2_b1b16e_sb
#VLB_VERSION 58
#INFO
M2_B1B16E_SB
E 1222927140187
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{1~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~1~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{1~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~1~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m2_b1b16e_sb
12
1
12
00000019
1
./src/M2_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927140221 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 172 1222927140218 m2_b2b1
E M2_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B2B1
V 000038 11 403 1222927140218 m2_b2b1
#VLB_VERSION 58
#INFO
M2_B2B1
E 1222927140218
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{1~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~1~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{1~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~1~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m2_b2b1
12
1
12
00000019
1
./src/M2_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927140251 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 199 1222927140248 m2_b2b1e
E M2_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B2B1E
V 000039 11 425 1222927140248 m2_b2b1e
#VLB_VERSION 58
#INFO
M2_B2B1E
E 1222927140248
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{1~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~1~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{1~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~1~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m2_b2b1e
12
1
12
00000019
1
./src/M2_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927140268 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 257 1222927140265 m2_b4b1
E M2_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B4B1
V 000038 11 464 1222927140265 m2_b4b1
#VLB_VERSION 58
#INFO
M2_B4B1
E 1222927140265
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{1~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~1~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{1~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~1~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m2_b4b1
12
1
12
00000019
1
./src/M2_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927140298 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 243 1222927140295 m2_b4b1_sb
E M2_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B4B1_SB
V 000041 11 546 1222927140295 m2_b4b1_sb
#VLB_VERSION 58
#INFO
M2_B4B1_SB
E 1222927140295
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{1~downto~0}~128 3 5 547 1 . 21
~NATURAL~range~1~downto~0~127 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
~std_logic_vector{1~downto~0}~1210 9 5 1256 1 . 22
~NATURAL~range~1~downto~0~129 10 5 1477 1 . 22
Y 11 29 1672 1 . 22
#SPECIFICATION 
#END
V 000030 54 1744 0 m2_b4b1_sb
12
1
12
00000019
1
./src/M2_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927140315 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 284 1222927140312 m2_b4b1e
E M2_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B4B1E
V 000039 11 488 1222927140312 m2_b4b1e
#VLB_VERSION 58
#INFO
M2_B4B1E
E 1222927140312
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{1~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~1~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{1~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~1~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m2_b4b1e
12
1
12
00000019
1
./src/M2_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927140345 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 270 1222927140342 m2_b4b1e_sb
E M2_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B4B1E_SB
V 000042 11 569 1222927140342 m2_b4b1e_sb
#VLB_VERSION 58
#INFO
M2_B4B1E_SB
E 1222927140342
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{1~downto~0}~128 4 5 656 1 . 22
~NATURAL~range~1~downto~0~127 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
~std_logic_vector{1~downto~0}~1210 10 5 1365 1 . 23
~NATURAL~range~1~downto~0~129 11 5 1587 1 . 23
Y 12 29 1782 1 . 23
#SPECIFICATION 
#END
V 000031 54 1855 0 m2_b4b1e_sb
12
0
12
00000019
1
./src/M2_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927140362 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 402 1222927140359 m2_b8b1
E M2_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P E _in std_logic_vector[1:0]
P F _in std_logic_vector[1:0]
P G _in std_logic_vector[1:0]
P H _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B8B1
V 000038 11 575 1222927140359 m2_b8b1
#VLB_VERSION 58
#INFO
M2_B8B1
E 1222927140359
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{1~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~1~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{1~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~1~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m2_b8b1
12
1
12
00000019
1
./src/M2_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927140392 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 363 1222927140389 m2_b8b1_sb
E M2_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P E _in std_logic_vector[1:0]
P F _in std_logic_vector[1:0]
P G _in std_logic_vector[1:0]
P H _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B8B1_SB
V 000041 11 633 1222927140389 m2_b8b1_sb
#VLB_VERSION 58
#INFO
M2_B8B1_SB
E 1222927140389
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{1~downto~0}~1214 3 5 547 1 . 21
~NATURAL~range~1~downto~0~1213 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
E 9 29 1257 1 . 21
F 10 29 1331 1 . 21
G 11 29 1406 1 . 21
H 12 29 1481 1 . 21
~std_logic_vector{1~downto~0}~1216 13 5 1555 1 . 22
~NATURAL~range~1~downto~0~1215 14 5 1777 1 . 22
Y 15 29 1972 1 . 22
#SPECIFICATION 
#END
V 000030 54 2045 0 m2_b8b1_sb
12
1
12
00000019
1
./src/M2_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927140409 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 429 1222927140406 m2_b8b1e
E M2_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P E _in std_logic_vector[1:0]
P F _in std_logic_vector[1:0]
P G _in std_logic_vector[1:0]
P H _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B8B1E
V 000039 11 598 1222927140406 m2_b8b1e
#VLB_VERSION 58
#INFO
M2_B8B1E
E 1222927140406
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{1~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~1~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{1~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~1~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m2_b8b1e
12
1
12
00000019
1
./src/M2_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927140439 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 390 1222927140436 m2_b8b1e_sb
E M2_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P E _in std_logic_vector[1:0]
P F _in std_logic_vector[1:0]
P G _in std_logic_vector[1:0]
P H _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B8B1E_SB
V 000042 11 656 1222927140436 m2_b8b1e_sb
#VLB_VERSION 58
#INFO
M2_B8B1E_SB
E 1222927140436
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{1~downto~0}~1214 4 5 656 1 . 22
~NATURAL~range~1~downto~0~1213 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
E 10 29 1366 1 . 22
F 11 29 1441 1 . 22
G 12 29 1516 1 . 22
H 13 29 1591 1 . 22
~std_logic_vector{1~downto~0}~1216 14 5 1665 1 . 23
~NATURAL~range~1~downto~0~1215 15 5 1887 1 . 23
Y 16 29 2082 1 . 23
#SPECIFICATION 
#END
V 000031 54 2157 0 m2_b8b1e_sb
12
1
12
00000019
1
./src/M2_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927140455 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 669 1222927140452 m2_b16b1
E M2_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P E _in std_logic_vector[1:0]
P F _in std_logic_vector[1:0]
P G _in std_logic_vector[1:0]
P H _in std_logic_vector[1:0]
P I _in std_logic_vector[1:0]
P J _in std_logic_vector[1:0]
P K _in std_logic_vector[1:0]
P L _in std_logic_vector[1:0]
P M _in std_logic_vector[1:0]
P N _in std_logic_vector[1:0]
P O _in std_logic_vector[1:0]
P P _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B16B1
V 000039 11 766 1222927140452 m2_b16b1
#VLB_VERSION 58
#INFO
M2_B16B1
E 1222927140452
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{1~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~1~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{1~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~1~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m2_b16b1
12
1
12
00000019
1
./src/M2_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927140487 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 605 1222927140484 m2_b16b1_sb
E M2_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P E _in std_logic_vector[1:0]
P F _in std_logic_vector[1:0]
P G _in std_logic_vector[1:0]
P H _in std_logic_vector[1:0]
P I _in std_logic_vector[1:0]
P J _in std_logic_vector[1:0]
P K _in std_logic_vector[1:0]
P L _in std_logic_vector[1:0]
P M _in std_logic_vector[1:0]
P N _in std_logic_vector[1:0]
P O _in std_logic_vector[1:0]
P P _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B16B1_SB
V 000042 11 802 1222927140484 m2_b16b1_sb
#VLB_VERSION 58
#INFO
M2_B16B1_SB
E 1222927140484
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{1~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~1~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{1~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~1~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m2_b16b1_sb
12
1
12
00000019
1
./src/M2_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927140515 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 696 1222927140499 m2_b16b1e
E M2_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P E _in std_logic_vector[1:0]
P F _in std_logic_vector[1:0]
P G _in std_logic_vector[1:0]
P H _in std_logic_vector[1:0]
P I _in std_logic_vector[1:0]
P J _in std_logic_vector[1:0]
P K _in std_logic_vector[1:0]
P L _in std_logic_vector[1:0]
P M _in std_logic_vector[1:0]
P N _in std_logic_vector[1:0]
P O _in std_logic_vector[1:0]
P P _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B16B1E
V 000040 11 790 1222927140499 m2_b16b1e
#VLB_VERSION 58
#INFO
M2_B16B1E
E 1222927140499
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{1~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~1~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{1~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~1~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m2_b16b1e
12
1
12
00000019
1
./src/M2_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927140534 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 632 1222927140531 m2_b16b1e_sb
E M2_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[1:0]
P B _in std_logic_vector[1:0]
P C _in std_logic_vector[1:0]
P D _in std_logic_vector[1:0]
P E _in std_logic_vector[1:0]
P F _in std_logic_vector[1:0]
P G _in std_logic_vector[1:0]
P H _in std_logic_vector[1:0]
P I _in std_logic_vector[1:0]
P J _in std_logic_vector[1:0]
P K _in std_logic_vector[1:0]
P L _in std_logic_vector[1:0]
P M _in std_logic_vector[1:0]
P N _in std_logic_vector[1:0]
P O _in std_logic_vector[1:0]
P P _in std_logic_vector[1:0]
P Y _out std_logic_vector[1:0]
X M2_B16B1E_SB
V 000043 11 825 1222927140531 m2_b16b1e_sb
#VLB_VERSION 58
#INFO
M2_B16B1E_SB
E 1222927140531
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{1~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~1~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{1~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~1~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m2_b16b1e_sb
12
1
12
00000019
1
./src/M2_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927140564 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000038 11 199 1222927140561 m2_s1s2
E M2_S1S2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S2
V 000038 11 273 1222927140561 m2_s1s2
#VLB_VERSION 58
#INFO
M2_S1S2
E 1222927140561
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
B0 3 29 346 1 . 21
B1 4 29 436 1 . 21
Y0 5 29 526 1 . 22
Y1 6 29 616 1 . 22
#SPECIFICATION 
#END
V 000026 54 703 0 m2_s1s2
12
1
12
00000019
1
./src/M2_S1S2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927140580 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000039 11 226 1222927140577 m2_s1s2e
E M2_S1S2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S2E
V 000039 11 294 1222927140577 m2_s1s2e
#VLB_VERSION 58
#INFO
M2_S1S2E
E 1222927140577
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
B0 4 29 455 1 . 21
B1 5 29 545 1 . 21
Y0 6 29 635 1 . 22
Y1 7 29 725 1 . 22
#SPECIFICATION 
#END
V 000027 54 812 0 m2_s1s2e
12
1
12
00000019
1
./src/M2_S1S2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927140611 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 304 1222927140608 m2_s1s4
E M2_S1S4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S4
V 000038 11 377 1222927140608 m2_s1s4
#VLB_VERSION 58
#INFO
M2_S1S4
E 1222927140608
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
A0 2 29 274 1 . 21
A1 3 29 364 1 . 21
B0 4 29 454 1 . 21
B1 5 29 544 1 . 21
C0 6 29 634 1 . 22
C1 7 29 724 1 . 22
D0 8 29 814 1 . 22
D1 9 29 904 1 . 22
Y0 10 29 994 1 . 23
Y1 11 29 1087 1 . 23
#SPECIFICATION 
#END
V 000027 54 1177 0 m2_s1s4
12
1
12
00000019
1
./src/M2_S1S4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927140627 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000041 11 290 1222927140624 m2_s1s4_sb
E M2_S1S4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S4_SB
V 000041 11 457 1222927140624 m2_s1s4_sb
#VLB_VERSION 58
#INFO
M2_S1S4_SB
E 1222927140624
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
A0 3 29 548 1 . 21
A1 4 29 638 1 . 21
B0 5 29 728 1 . 21
B1 6 29 818 1 . 21
C0 7 29 908 1 . 22
C1 8 29 998 1 . 22
D0 9 29 1088 1 . 22
D1 10 29 1178 1 . 22
Y0 11 29 1269 1 . 23
Y1 12 29 1360 1 . 23
#SPECIFICATION 
#END
V 000030 54 1450 0 m2_s1s4_sb
12
1
12
00000019
1
./src/M2_S1S4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927140658 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 331 1222927140655 m2_s1s4e
E M2_S1S4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S4E
V 000039 11 401 1222927140655 m2_s1s4e
#VLB_VERSION 58
#INFO
M2_S1S4E
E 1222927140655
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
A0 3 29 383 1 . 21
A1 4 29 473 1 . 21
B0 5 29 563 1 . 21
B1 6 29 653 1 . 21
C0 7 29 743 1 . 22
C1 8 29 833 1 . 22
D0 9 29 923 1 . 22
D1 10 29 1013 1 . 22
Y0 11 29 1106 1 . 23
Y1 12 29 1199 1 . 23
#SPECIFICATION 
#END
V 000028 54 1289 0 m2_s1s4e
12
1
12
00000019
1
./src/M2_S1S4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927140674 behav
0_______
58
behav
0
12
std
.
.
0
0
0
V 000042 11 317 1222927140671 m2_s1s4e_sb
E M2_S1S4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S4E_SB
V 000042 11 481 1222927140671 m2_s1s4e_sb
#VLB_VERSION 58
#INFO
M2_S1S4E_SB
E 1222927140671
14
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
A0 4 29 657 1 . 22
A1 5 29 747 1 . 22
B0 6 29 837 1 . 22
B1 7 29 927 1 . 22
C0 8 29 1017 1 . 23
C1 9 29 1107 1 . 23
D0 10 29 1197 1 . 23
D1 11 29 1288 1 . 23
Y0 12 29 1379 1 . 24
Y1 13 29 1472 1 . 24
#SPECIFICATION 
#END
V 000031 54 1562 0 m2_s1s4e_sb
12
1
12
00000019
1
./src/M2_S1S4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927140705 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 489 1222927140702 m2_s1s8
E M2_S1S8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P E0 _out std_logic
P E1 _out std_logic
P F0 _out std_logic
P F1 _out std_logic
P G0 _out std_logic
P G1 _out std_logic
P H0 _out std_logic
P H1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S8
V 000038 11 576 1222927140702 m2_s1s8
#VLB_VERSION 58
#INFO
M2_S1S8
E 1222927140702
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
A0 3 29 382 1 . 21
A1 4 29 472 1 . 21
B0 5 29 562 1 . 21
B1 6 29 652 1 . 21
C0 7 29 742 1 . 21
C1 8 29 832 1 . 21
D0 9 29 922 1 . 21
D1 10 29 1012 1 . 21
E0 11 29 1105 1 . 22
E1 12 29 1198 1 . 22
F0 13 29 1291 1 . 22
F1 14 29 1384 1 . 22
G0 15 29 1477 1 . 22
G1 16 29 1570 1 . 22
H0 17 29 1663 1 . 22
H1 18 29 1756 1 . 22
Y0 19 29 1849 1 . 23
Y1 20 29 1942 1 . 23
#SPECIFICATION 
#END
V 000027 54 2032 0 m2_s1s8
12
1
12
00000019
1
./src/M2_S1S8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927140735 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000041 11 450 1222927140718 m2_s1s8_sb
E M2_S1S8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P E0 _out std_logic
P E1 _out std_logic
P F0 _out std_logic
P F1 _out std_logic
P G0 _out std_logic
P G1 _out std_logic
P H0 _out std_logic
P H1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S8_SB
V 000041 11 633 1222927140718 m2_s1s8_sb
#VLB_VERSION 58
#INFO
M2_S1S8_SB
E 1222927140718
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
A0 3 29 548 1 . 21
A1 4 29 638 1 . 21
B0 5 29 728 1 . 21
B1 6 29 818 1 . 21
C0 7 29 908 1 . 21
C1 8 29 998 1 . 21
D0 9 29 1088 1 . 21
D1 10 29 1178 1 . 21
E0 11 29 1269 1 . 22
E1 12 29 1360 1 . 22
F0 13 29 1453 1 . 22
F1 14 29 1546 1 . 22
G0 15 29 1639 1 . 22
G1 16 29 1732 1 . 22
H0 17 29 1825 1 . 22
H1 18 29 1918 1 . 22
Y0 19 29 2011 1 . 23
Y1 20 29 2104 1 . 23
#SPECIFICATION 
#END
V 000030 54 2194 0 m2_s1s8_sb
12
1
12
00000019
1
./src/M2_S1S8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927140752 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 516 1222927140749 m2_s1s8e
E M2_S1S8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P E0 _out std_logic
P E1 _out std_logic
P F0 _out std_logic
P F1 _out std_logic
P G0 _out std_logic
P G1 _out std_logic
P H0 _out std_logic
P H1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S8E
V 000039 11 599 1222927140749 m2_s1s8e
#VLB_VERSION 58
#INFO
M2_S1S8E
E 1222927140749
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
A0 4 29 491 1 . 21
A1 5 29 581 1 . 21
B0 6 29 671 1 . 21
B1 7 29 761 1 . 21
C0 8 29 851 1 . 21
C1 9 29 941 1 . 21
D0 10 29 1031 1 . 21
D1 11 29 1124 1 . 21
E0 12 29 1217 1 . 22
E1 13 29 1310 1 . 22
F0 14 29 1403 1 . 22
F1 15 29 1496 1 . 22
G0 16 29 1589 1 . 22
G1 17 29 1682 1 . 22
H0 18 29 1775 1 . 22
H1 19 29 1868 1 . 22
Y0 20 29 1961 1 . 23
Y1 21 29 2054 1 . 23
#SPECIFICATION 
#END
V 000028 54 2144 0 m2_s1s8e
12
1
12
00000019
1
./src/M2_S1S8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927140784 behav
0_______
58
behav
0
20
std
.
.
0
0
0
V 000042 11 477 1222927140781 m2_s1s8e_sb
E M2_S1S8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P E0 _out std_logic
P E1 _out std_logic
P F0 _out std_logic
P F1 _out std_logic
P G0 _out std_logic
P G1 _out std_logic
P H0 _out std_logic
P H1 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
X M2_S1S8E_SB
V 000042 11 657 1222927140781 m2_s1s8e_sb
#VLB_VERSION 58
#INFO
M2_S1S8E_SB
E 1222927140781
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
A0 4 29 657 1 . 22
A1 5 29 747 1 . 22
B0 6 29 837 1 . 22
B1 7 29 927 1 . 22
C0 8 29 1017 1 . 22
C1 9 29 1107 1 . 22
D0 10 29 1197 1 . 22
D1 11 29 1288 1 . 22
E0 12 29 1379 1 . 23
E1 13 29 1472 1 . 23
F0 14 29 1565 1 . 23
F1 15 29 1658 1 . 23
G0 16 29 1751 1 . 23
G1 17 29 1844 1 . 23
H0 18 29 1937 1 . 23
H1 19 29 2030 1 . 23
Y0 20 29 2123 1 . 24
Y1 21 29 2216 1 . 24
#SPECIFICATION 
#END
V 000031 54 2306 0 m2_s1s8e_sb
12
1
12
00000019
1
./src/M2_S1S8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927140814 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000038 11 197 1222927140811 m2_s2s1
E M2_S2S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S2S1
V 000038 11 273 1222927140811 m2_s2s1
#VLB_VERSION 58
#INFO
M2_S2S1
E 1222927140811
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
B0 3 29 346 1 . 21
B1 4 29 436 1 . 21
Y0 5 29 526 1 . 22
Y1 6 29 616 1 . 22
#SPECIFICATION 
#END
V 000026 54 703 0 m2_s2s1
12
1
12
00000019
1
./src/M2_S2S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927140830 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000039 11 224 1222927140827 m2_s2s1e
E M2_S2S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S2S1E
V 000039 11 294 1222927140827 m2_s2s1e
#VLB_VERSION 58
#INFO
M2_S2S1E
E 1222927140827
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
B0 4 29 455 1 . 21
B1 5 29 545 1 . 21
Y0 6 29 635 1 . 22
Y1 7 29 725 1 . 22
#SPECIFICATION 
#END
V 000027 54 812 0 m2_s2s1e
12
1
12
00000019
1
./src/M2_S2S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927140861 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 298 1222927140858 m2_s4s1
E M2_S4S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S4S1
V 000038 11 377 1222927140858 m2_s4s1
#VLB_VERSION 58
#INFO
M2_S4S1
E 1222927140858
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
A0 2 29 274 1 . 21
A1 3 29 364 1 . 21
B0 4 29 454 1 . 21
B1 5 29 544 1 . 21
C0 6 29 634 1 . 22
C1 7 29 724 1 . 22
D0 8 29 814 1 . 22
D1 9 29 904 1 . 22
Y0 10 29 994 1 . 23
Y1 11 29 1087 1 . 23
#SPECIFICATION 
#END
V 000027 54 1177 0 m2_s4s1
12
1
12
00000019
1
./src/M2_S4S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927140877 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000041 11 284 1222927140874 m2_s4s1_sb
E M2_S4S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S4S1_SB
V 000041 11 457 1222927140874 m2_s4s1_sb
#VLB_VERSION 58
#INFO
M2_S4S1_SB
E 1222927140874
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
A0 3 29 548 1 . 21
A1 4 29 638 1 . 21
B0 5 29 728 1 . 21
B1 6 29 818 1 . 21
C0 7 29 908 1 . 22
C1 8 29 998 1 . 22
D0 9 29 1088 1 . 22
D1 10 29 1178 1 . 22
Y0 11 29 1269 1 . 23
Y1 12 29 1360 1 . 23
#SPECIFICATION 
#END
V 000030 54 1450 0 m2_s4s1_sb
12
1
12
00000019
1
./src/M2_S4S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927140908 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 325 1222927140905 m2_s4s1e
E M2_S4S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S4S1E
V 000039 11 401 1222927140905 m2_s4s1e
#VLB_VERSION 58
#INFO
M2_S4S1E
E 1222927140905
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
A0 3 29 383 1 . 21
A1 4 29 473 1 . 21
B0 5 29 563 1 . 21
B1 6 29 653 1 . 21
C0 7 29 743 1 . 22
C1 8 29 833 1 . 22
D0 9 29 923 1 . 22
D1 10 29 1013 1 . 22
Y0 11 29 1106 1 . 23
Y1 12 29 1199 1 . 23
#SPECIFICATION 
#END
V 000028 54 1289 0 m2_s4s1e
12
1
12
00000019
1
./src/M2_S4S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927140924 behav
0_______
58
behav
0
12
std
.
.
0
0
0
V 000042 11 311 1222927140921 m2_s4s1e_sb
E M2_S4S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S4S1E_SB
V 000042 11 481 1222927140921 m2_s4s1e_sb
#VLB_VERSION 58
#INFO
M2_S4S1E_SB
E 1222927140921
14
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
A0 4 29 657 1 . 22
A1 5 29 747 1 . 22
B0 6 29 837 1 . 22
B1 7 29 927 1 . 22
C0 8 29 1017 1 . 23
C1 9 29 1107 1 . 23
D0 10 29 1197 1 . 23
D1 11 29 1288 1 . 23
Y0 12 29 1379 1 . 24
Y1 13 29 1472 1 . 24
#SPECIFICATION 
#END
V 000031 54 1562 0 m2_s4s1e_sb
12
1
12
00000019
1
./src/M2_S4S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927140955 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 475 1222927140952 m2_s8s1
E M2_S8S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P E0 _in std_logic
P E1 _in std_logic
P F0 _in std_logic
P F1 _in std_logic
P G0 _in std_logic
P G1 _in std_logic
P H0 _in std_logic
P H1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S8S1
V 000038 11 576 1222927140952 m2_s8s1
#VLB_VERSION 58
#INFO
M2_S8S1
E 1222927140952
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
A0 3 29 382 1 . 21
A1 4 29 472 1 . 21
B0 5 29 562 1 . 21
B1 6 29 652 1 . 21
C0 7 29 742 1 . 21
C1 8 29 832 1 . 21
D0 9 29 922 1 . 21
D1 10 29 1012 1 . 21
E0 11 29 1105 1 . 22
E1 12 29 1198 1 . 22
F0 13 29 1291 1 . 22
F1 14 29 1384 1 . 22
G0 15 29 1477 1 . 22
G1 16 29 1570 1 . 22
H0 17 29 1663 1 . 22
H1 18 29 1756 1 . 22
Y0 19 29 1849 1 . 23
Y1 20 29 1942 1 . 23
#SPECIFICATION 
#END
V 000027 54 2032 0 m2_s8s1
12
1
12
00000019
1
./src/M2_S8S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927140971 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000041 11 436 1222927140968 m2_s8s1_sb
E M2_S8S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P E0 _in std_logic
P E1 _in std_logic
P F0 _in std_logic
P F1 _in std_logic
P G0 _in std_logic
P G1 _in std_logic
P H0 _in std_logic
P H1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S8S1_SB
V 000041 11 633 1222927140968 m2_s8s1_sb
#VLB_VERSION 58
#INFO
M2_S8S1_SB
E 1222927140968
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
A0 3 29 548 1 . 21
A1 4 29 638 1 . 21
B0 5 29 728 1 . 21
B1 6 29 818 1 . 21
C0 7 29 908 1 . 21
C1 8 29 998 1 . 21
D0 9 29 1088 1 . 21
D1 10 29 1178 1 . 21
E0 11 29 1269 1 . 22
E1 12 29 1360 1 . 22
F0 13 29 1453 1 . 22
F1 14 29 1546 1 . 22
G0 15 29 1639 1 . 22
G1 16 29 1732 1 . 22
H0 17 29 1825 1 . 22
H1 18 29 1918 1 . 22
Y0 19 29 2011 1 . 23
Y1 20 29 2104 1 . 23
#SPECIFICATION 
#END
V 000030 54 2194 0 m2_s8s1_sb
12
1
12
00000019
1
./src/M2_S8S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927141002 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
32
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 502 1222927140999 m2_s8s1e
E M2_S8S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P E0 _in std_logic
P E1 _in std_logic
P F0 _in std_logic
P F1 _in std_logic
P G0 _in std_logic
P G1 _in std_logic
P H0 _in std_logic
P H1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S8S1E
V 000039 11 599 1222927140999 m2_s8s1e
#VLB_VERSION 58
#INFO
M2_S8S1E
E 1222927140999
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
A0 4 29 491 1 . 21
A1 5 29 581 1 . 21
B0 6 29 671 1 . 21
B1 7 29 761 1 . 21
C0 8 29 851 1 . 21
C1 9 29 941 1 . 21
D0 10 29 1031 1 . 21
D1 11 29 1124 1 . 21
E0 12 29 1217 1 . 22
E1 13 29 1310 1 . 22
F0 14 29 1403 1 . 22
F1 15 29 1496 1 . 22
G0 16 29 1589 1 . 22
G1 17 29 1682 1 . 22
H0 18 29 1775 1 . 22
H1 19 29 1868 1 . 22
Y0 20 29 1961 1 . 23
Y1 21 29 2054 1 . 23
#SPECIFICATION 
#END
V 000028 54 2144 0 m2_s8s1e
12
1
12
00000019
1
./src/M2_S8S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927141018 behav
0_______
58
behav
0
20
std
.
.
0
0
0
V 000042 11 463 1222927141015 m2_s8s1e_sb
E M2_S8S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P E0 _in std_logic
P E1 _in std_logic
P F0 _in std_logic
P F1 _in std_logic
P G0 _in std_logic
P G1 _in std_logic
P H0 _in std_logic
P H1 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
X M2_S8S1E_SB
V 000042 11 657 1222927141015 m2_s8s1e_sb
#VLB_VERSION 58
#INFO
M2_S8S1E_SB
E 1222927141015
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
A0 4 29 657 1 . 22
A1 5 29 747 1 . 22
B0 6 29 837 1 . 22
B1 7 29 927 1 . 22
C0 8 29 1017 1 . 22
C1 9 29 1107 1 . 22
D0 10 29 1197 1 . 22
D1 11 29 1288 1 . 22
E0 12 29 1379 1 . 23
E1 13 29 1472 1 . 23
F0 14 29 1565 1 . 23
F1 15 29 1658 1 . 23
G0 16 29 1751 1 . 23
G1 17 29 1844 1 . 23
H0 18 29 1937 1 . 23
H1 19 29 2030 1 . 23
Y0 20 29 2123 1 . 24
Y1 21 29 2216 1 . 24
#SPECIFICATION 
#END
V 000031 54 2306 0 m2_s8s1e_sb
12
1
12
00000019
1
./src/M2_S8S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927141049 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 173 1222927141046 m3_b1b2
E M3_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B2
V 000038 11 403 1222927141046 m3_b1b2
#VLB_VERSION 58
#INFO
M3_B1B2
E 1222927141046
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{2~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~2~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{2~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~2~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m3_b1b2
12
1
12
00000019
1
./src/M3_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927141078 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 200 1222927141062 m3_b1b2e
E M3_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B2E
V 000039 11 425 1222927141062 m3_b1b2e
#VLB_VERSION 58
#INFO
M3_B1B2E
E 1222927141062
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{2~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~2~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{2~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~2~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m3_b1b2e
12
1
12
00000019
1
./src/M3_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927141096 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 260 1222927141093 m3_b1b4
E M3_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B4
V 000038 11 464 1222927141093 m3_b1b4
#VLB_VERSION 58
#INFO
M3_B1B4
E 1222927141093
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{2~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~2~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{2~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~2~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m3_b1b4
12
1
12
00000019
1
./src/M3_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927141126 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 246 1222927141123 m3_b1b4_sb
E M3_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B4_SB
V 000041 11 545 1222927141123 m3_b1b4_sb
#VLB_VERSION 58
#INFO
M3_B1B4_SB
E 1222927141123
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{2~downto~0}~126 3 5 547 1 . 21
~NATURAL~range~2~downto~0~125 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
~std_logic_vector{2~downto~0}~128 9 5 1256 1 . 22
~NATURAL~range~2~downto~0~127 10 5 1477 1 . 22
Y 11 29 1672 1 . 22
#SPECIFICATION 
#END
V 000030 54 1744 0 m3_b1b4_sb
12
1
12
00000019
1
./src/M3_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927141143 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 287 1222927141140 m3_b1b4e
E M3_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B4E
V 000039 11 488 1222927141140 m3_b1b4e
#VLB_VERSION 58
#INFO
M3_B1B4E
E 1222927141140
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{2~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~2~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{2~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~2~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m3_b1b4e
12
1
12
00000019
1
./src/M3_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927141173 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 273 1222927141170 m3_b1b4e_sb
E M3_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B4E_SB
V 000042 11 568 1222927141170 m3_b1b4e_sb
#VLB_VERSION 58
#INFO
M3_B1B4E_SB
E 1222927141170
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{2~downto~0}~126 4 5 656 1 . 22
~NATURAL~range~2~downto~0~125 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
~std_logic_vector{2~downto~0}~128 10 5 1365 1 . 23
~NATURAL~range~2~downto~0~127 11 5 1587 1 . 23
Y 12 29 1782 1 . 23
#SPECIFICATION 
#END
V 000031 54 1855 0 m3_b1b4e_sb
12
1
12
00000019
1
./src/M3_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927141190 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 409 1222927141187 m3_b1b8
E M3_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P E _out std_logic_vector[2:0]
P F _out std_logic_vector[2:0]
P G _out std_logic_vector[2:0]
P H _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B8
V 000038 11 575 1222927141187 m3_b1b8
#VLB_VERSION 58
#INFO
M3_B1B8
E 1222927141187
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{2~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~2~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{2~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~2~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m3_b1b8
12
1
12
00000019
1
./src/M3_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927141221 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 370 1222927141218 m3_b1b8_sb
E M3_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P E _out std_logic_vector[2:0]
P F _out std_logic_vector[2:0]
P G _out std_logic_vector[2:0]
P H _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B8_SB
V 000041 11 633 1222927141218 m3_b1b8_sb
#VLB_VERSION 58
#INFO
M3_B1B8_SB
E 1222927141218
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{2~downto~0}~1216 3 5 547 1 . 21
~NATURAL~range~2~downto~0~1215 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
E 9 29 1257 1 . 21
F 10 29 1331 1 . 21
G 11 29 1406 1 . 21
H 12 29 1481 1 . 21
~std_logic_vector{2~downto~0}~1218 13 5 1555 1 . 22
~NATURAL~range~2~downto~0~1217 14 5 1777 1 . 22
Y 15 29 1972 1 . 22
#SPECIFICATION 
#END
V 000030 54 2045 0 m3_b1b8_sb
12
1
12
00000019
1
./src/M3_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927141252 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 436 1222927141249 m3_b1b8e
E M3_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P E _out std_logic_vector[2:0]
P F _out std_logic_vector[2:0]
P G _out std_logic_vector[2:0]
P H _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B8E
V 000039 11 598 1222927141249 m3_b1b8e
#VLB_VERSION 58
#INFO
M3_B1B8E
E 1222927141249
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{2~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~2~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{2~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~2~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m3_b1b8e
12
1
12
00000019
1
./src/M3_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927141283 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 397 1222927141280 m3_b1b8e_sb
E M3_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P E _out std_logic_vector[2:0]
P F _out std_logic_vector[2:0]
P G _out std_logic_vector[2:0]
P H _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B8E_SB
V 000042 11 656 1222927141280 m3_b1b8e_sb
#VLB_VERSION 58
#INFO
M3_B1B8E_SB
E 1222927141280
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{2~downto~0}~1216 4 5 656 1 . 22
~NATURAL~range~2~downto~0~1215 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
E 10 29 1366 1 . 22
F 11 29 1441 1 . 22
G 12 29 1516 1 . 22
H 13 29 1591 1 . 22
~std_logic_vector{2~downto~0}~1218 14 5 1665 1 . 23
~NATURAL~range~2~downto~0~1217 15 5 1887 1 . 23
Y 16 29 2082 1 . 23
#SPECIFICATION 
#END
V 000031 54 2157 0 m3_b1b8e_sb
12
1
12
00000019
1
./src/M3_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927141313 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 684 1222927141296 m3_b1b16
E M3_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P E _out std_logic_vector[2:0]
P F _out std_logic_vector[2:0]
P G _out std_logic_vector[2:0]
P H _out std_logic_vector[2:0]
P I _out std_logic_vector[2:0]
P J _out std_logic_vector[2:0]
P K _out std_logic_vector[2:0]
P L _out std_logic_vector[2:0]
P M _out std_logic_vector[2:0]
P N _out std_logic_vector[2:0]
P O _out std_logic_vector[2:0]
P P _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B16
V 000039 11 766 1222927141296 m3_b1b16
#VLB_VERSION 58
#INFO
M3_B1B16
E 1222927141296
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{2~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~2~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{2~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~2~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m3_b1b16
12
1
12
00000019
1
./src/M3_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927141344 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 620 1222927141327 m3_b1b16_sb
E M3_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P E _out std_logic_vector[2:0]
P F _out std_logic_vector[2:0]
P G _out std_logic_vector[2:0]
P H _out std_logic_vector[2:0]
P I _out std_logic_vector[2:0]
P J _out std_logic_vector[2:0]
P K _out std_logic_vector[2:0]
P L _out std_logic_vector[2:0]
P M _out std_logic_vector[2:0]
P N _out std_logic_vector[2:0]
P O _out std_logic_vector[2:0]
P P _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B16_SB
V 000042 11 802 1222927141327 m3_b1b16_sb
#VLB_VERSION 58
#INFO
M3_B1B16_SB
E 1222927141327
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{2~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~2~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{2~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~2~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m3_b1b16_sb
12
1
12
00000019
1
./src/M3_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927141376 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 711 1222927141373 m3_b1b16e
E M3_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P Ei _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P E _out std_logic_vector[2:0]
P F _out std_logic_vector[2:0]
P G _out std_logic_vector[2:0]
P H _out std_logic_vector[2:0]
P I _out std_logic_vector[2:0]
P J _out std_logic_vector[2:0]
P K _out std_logic_vector[2:0]
P L _out std_logic_vector[2:0]
P M _out std_logic_vector[2:0]
P N _out std_logic_vector[2:0]
P O _out std_logic_vector[2:0]
P P _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B16E
V 000040 11 790 1222927141373 m3_b1b16e
#VLB_VERSION 58
#INFO
M3_B1B16E
E 1222927141373
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
Ei 4 29 492 1 . 20
~std_logic_vector{2~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~2~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{2~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~2~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m3_b1b16e
12
1
12
00000019
1
./src/M3_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927141409 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 647 1222927141406 m3_b1b16e_sb
E M3_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P Ei _in std_logic = 'U'
P A _out std_logic_vector[2:0]
P B _out std_logic_vector[2:0]
P C _out std_logic_vector[2:0]
P D _out std_logic_vector[2:0]
P E _out std_logic_vector[2:0]
P F _out std_logic_vector[2:0]
P G _out std_logic_vector[2:0]
P H _out std_logic_vector[2:0]
P I _out std_logic_vector[2:0]
P J _out std_logic_vector[2:0]
P K _out std_logic_vector[2:0]
P L _out std_logic_vector[2:0]
P M _out std_logic_vector[2:0]
P N _out std_logic_vector[2:0]
P O _out std_logic_vector[2:0]
P P _out std_logic_vector[2:0]
P Y _in std_logic_vector[2:0]
X M3_B1B16E_SB
V 000043 11 825 1222927141406 m3_b1b16e_sb
#VLB_VERSION 58
#INFO
M3_B1B16E_SB
E 1222927141406
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
Ei 3 29 550 1 . 21
~std_logic_vector{2~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~2~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{2~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~2~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m3_b1b16e_sb
12
1
12
00000019
1
./src/M3_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927141440 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 172 1222927141437 m3_b2b1
E M3_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B2B1
V 000038 11 403 1222927141437 m3_b2b1
#VLB_VERSION 58
#INFO
M3_B2B1
E 1222927141437
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{2~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~2~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{2~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~2~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m3_b2b1
12
1
12
00000019
1
./src/M3_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927141469 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 199 1222927141452 m3_b2b1e
E M3_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B2B1E
V 000039 11 425 1222927141452 m3_b2b1e
#VLB_VERSION 58
#INFO
M3_B2B1E
E 1222927141452
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{2~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~2~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{2~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~2~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m3_b2b1e
12
1
12
00000019
1
./src/M3_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927141487 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 257 1222927141484 m3_b4b1
E M3_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B4B1
V 000038 11 464 1222927141484 m3_b4b1
#VLB_VERSION 58
#INFO
M3_B4B1
E 1222927141484
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{2~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~2~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{2~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~2~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m3_b4b1
12
1
12
00000019
1
./src/M3_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927141517 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 243 1222927141514 m3_b4b1_sb
E M3_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B4B1_SB
V 000041 11 545 1222927141514 m3_b4b1_sb
#VLB_VERSION 58
#INFO
M3_B4B1_SB
E 1222927141514
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{2~downto~0}~126 3 5 547 1 . 21
~NATURAL~range~2~downto~0~125 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
~std_logic_vector{2~downto~0}~128 9 5 1256 1 . 22
~NATURAL~range~2~downto~0~127 10 5 1477 1 . 22
Y 11 29 1672 1 . 22
#SPECIFICATION 
#END
V 000030 54 1744 0 m3_b4b1_sb
12
1
12
00000019
1
./src/M3_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927141534 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 284 1222927141531 m3_b4b1e
E M3_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B4B1E
V 000039 11 488 1222927141531 m3_b4b1e
#VLB_VERSION 58
#INFO
M3_B4B1E
E 1222927141531
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{2~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~2~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{2~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~2~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m3_b4b1e
12
1
12
00000019
1
./src/M3_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927141564 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 270 1222927141561 m3_b4b1e_sb
E M3_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B4B1E_SB
V 000042 11 568 1222927141561 m3_b4b1e_sb
#VLB_VERSION 58
#INFO
M3_B4B1E_SB
E 1222927141561
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{2~downto~0}~126 4 5 656 1 . 22
~NATURAL~range~2~downto~0~125 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
~std_logic_vector{2~downto~0}~128 10 5 1365 1 . 23
~NATURAL~range~2~downto~0~127 11 5 1587 1 . 23
Y 12 29 1782 1 . 23
#SPECIFICATION 
#END
V 000031 54 1855 0 m3_b4b1e_sb
12
1
12
00000019
1
./src/M3_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927141580 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 402 1222927141577 m3_b8b1
E M3_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P E _in std_logic_vector[2:0]
P F _in std_logic_vector[2:0]
P G _in std_logic_vector[2:0]
P H _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B8B1
V 000038 11 575 1222927141577 m3_b8b1
#VLB_VERSION 58
#INFO
M3_B8B1
E 1222927141577
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{2~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~2~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{2~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~2~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m3_b8b1
12
1
12
00000019
1
./src/M3_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927141612 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 363 1222927141609 m3_b8b1_sb
E M3_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P E _in std_logic_vector[2:0]
P F _in std_logic_vector[2:0]
P G _in std_logic_vector[2:0]
P H _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B8B1_SB
V 000041 11 633 1222927141609 m3_b8b1_sb
#VLB_VERSION 58
#INFO
M3_B8B1_SB
E 1222927141609
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{2~downto~0}~1216 3 5 547 1 . 21
~NATURAL~range~2~downto~0~1215 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
E 9 29 1257 1 . 21
F 10 29 1331 1 . 21
G 11 29 1406 1 . 21
H 12 29 1481 1 . 21
~std_logic_vector{2~downto~0}~1218 13 5 1555 1 . 22
~NATURAL~range~2~downto~0~1217 14 5 1777 1 . 22
Y 15 29 1972 1 . 22
#SPECIFICATION 
#END
V 000030 54 2045 0 m3_b8b1_sb
12
1
12
00000019
1
./src/M3_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927141627 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 429 1222927141624 m3_b8b1e
E M3_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P E _in std_logic_vector[2:0]
P F _in std_logic_vector[2:0]
P G _in std_logic_vector[2:0]
P H _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B8B1E
V 000039 11 598 1222927141624 m3_b8b1e
#VLB_VERSION 58
#INFO
M3_B8B1E
E 1222927141624
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{2~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~2~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{2~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~2~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m3_b8b1e
12
1
12
00000019
1
./src/M3_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927141659 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 390 1222927141656 m3_b8b1e_sb
E M3_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P E _in std_logic_vector[2:0]
P F _in std_logic_vector[2:0]
P G _in std_logic_vector[2:0]
P H _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B8B1E_SB
V 000042 11 656 1222927141656 m3_b8b1e_sb
#VLB_VERSION 58
#INFO
M3_B8B1E_SB
E 1222927141656
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{2~downto~0}~1216 4 5 656 1 . 22
~NATURAL~range~2~downto~0~1215 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
E 10 29 1366 1 . 22
F 11 29 1441 1 . 22
G 12 29 1516 1 . 22
H 13 29 1591 1 . 22
~std_logic_vector{2~downto~0}~1218 14 5 1665 1 . 23
~NATURAL~range~2~downto~0~1217 15 5 1887 1 . 23
Y 16 29 2082 1 . 23
#SPECIFICATION 
#END
V 000031 54 2157 0 m3_b8b1e_sb
12
1
12
00000019
1
./src/M3_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927141688 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 669 1222927141671 m3_b16b1
E M3_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P E _in std_logic_vector[2:0]
P F _in std_logic_vector[2:0]
P G _in std_logic_vector[2:0]
P H _in std_logic_vector[2:0]
P I _in std_logic_vector[2:0]
P J _in std_logic_vector[2:0]
P K _in std_logic_vector[2:0]
P L _in std_logic_vector[2:0]
P M _in std_logic_vector[2:0]
P N _in std_logic_vector[2:0]
P O _in std_logic_vector[2:0]
P P _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B16B1
V 000039 11 766 1222927141671 m3_b16b1
#VLB_VERSION 58
#INFO
M3_B16B1
E 1222927141671
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{2~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~2~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{2~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~2~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m3_b16b1
12
1
12
00000019
1
./src/M3_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927141705 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 605 1222927141702 m3_b16b1_sb
E M3_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P E _in std_logic_vector[2:0]
P F _in std_logic_vector[2:0]
P G _in std_logic_vector[2:0]
P H _in std_logic_vector[2:0]
P I _in std_logic_vector[2:0]
P J _in std_logic_vector[2:0]
P K _in std_logic_vector[2:0]
P L _in std_logic_vector[2:0]
P M _in std_logic_vector[2:0]
P N _in std_logic_vector[2:0]
P O _in std_logic_vector[2:0]
P P _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B16B1_SB
V 000042 11 802 1222927141702 m3_b16b1_sb
#VLB_VERSION 58
#INFO
M3_B16B1_SB
E 1222927141702
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{2~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~2~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{2~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~2~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m3_b16b1_sb
12
1
12
00000019
1
./src/M3_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927141736 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 696 1222927141733 m3_b16b1e
E M3_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P E _in std_logic_vector[2:0]
P F _in std_logic_vector[2:0]
P G _in std_logic_vector[2:0]
P H _in std_logic_vector[2:0]
P I _in std_logic_vector[2:0]
P J _in std_logic_vector[2:0]
P K _in std_logic_vector[2:0]
P L _in std_logic_vector[2:0]
P M _in std_logic_vector[2:0]
P N _in std_logic_vector[2:0]
P O _in std_logic_vector[2:0]
P P _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B16B1E
V 000040 11 790 1222927141733 m3_b16b1e
#VLB_VERSION 58
#INFO
M3_B16B1E
E 1222927141733
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{2~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~2~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{2~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~2~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m3_b16b1e
12
1
12
00000019
1
./src/M3_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927141752 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 632 1222927141749 m3_b16b1e_sb
E M3_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[2:0]
P B _in std_logic_vector[2:0]
P C _in std_logic_vector[2:0]
P D _in std_logic_vector[2:0]
P E _in std_logic_vector[2:0]
P F _in std_logic_vector[2:0]
P G _in std_logic_vector[2:0]
P H _in std_logic_vector[2:0]
P I _in std_logic_vector[2:0]
P J _in std_logic_vector[2:0]
P K _in std_logic_vector[2:0]
P L _in std_logic_vector[2:0]
P M _in std_logic_vector[2:0]
P N _in std_logic_vector[2:0]
P O _in std_logic_vector[2:0]
P P _in std_logic_vector[2:0]
P Y _out std_logic_vector[2:0]
X M3_B16B1E_SB
V 000043 11 825 1222927141749 m3_b16b1e_sb
#VLB_VERSION 58
#INFO
M3_B16B1E_SB
E 1222927141749
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{2~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~2~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{2~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~2~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m3_b16b1e_sb
12
1
12
00000019
1
./src/M3_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927141784 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000038 11 258 1222927141781 m3_s1s2
E M3_S1S2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
X M3_S1S2
V 000038 11 334 1222927141781 m3_s1s2
#VLB_VERSION 58
#INFO
M3_S1S2
E 1222927141781
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
B0 4 29 436 1 . 22
B1 5 29 526 1 . 22
B2 6 29 616 1 . 22
Y0 7 29 706 1 . 23
Y1 8 29 796 1 . 23
Y2 9 29 886 1 . 23
#SPECIFICATION 
#END
V 000026 54 973 0 m3_s1s2
12
1
12
00000019
1
./src/M3_S1S2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927141813 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000039 11 285 1222927141796 m3_s1s2e
E M3_S1S2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
X M3_S1S2E
V 000039 11 356 1222927141796 m3_s1s2e
#VLB_VERSION 58
#INFO
M3_S1S2E
E 1222927141796
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
B0 5 29 545 1 . 22
B1 6 29 635 1 . 22
B2 7 29 725 1 . 22
Y0 8 29 815 1 . 23
Y1 9 29 905 1 . 23
Y2 10 29 995 1 . 23
#SPECIFICATION 
#END
V 000028 54 1085 0 m3_s1s2e
12
1
12
00000019
1
./src/M3_S1S2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927141830 behav
3_______
58
behav
0
18
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
34
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 403 1222927141827 m3_s1s4
E M3_S1S4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P C2 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
X M3_S1S4
V 000038 11 487 1222927141827 m3_s1s4
#VLB_VERSION 58
#INFO
M3_S1S4
E 1222927141827
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
A0 2 29 274 1 . 21
A1 3 29 364 1 . 21
A2 4 29 454 1 . 21
B0 5 29 544 1 . 22
B1 6 29 634 1 . 22
B2 7 29 724 1 . 22
C0 8 29 814 1 . 23
C1 9 29 904 1 . 23
C2 10 29 994 1 . 23
D0 11 29 1087 1 . 24
D1 12 29 1180 1 . 24
D2 13 29 1273 1 . 24
Y0 14 29 1366 1 . 25
Y1 15 29 1459 1 . 25
Y2 16 29 1552 1 . 25
#SPECIFICATION 
#END
V 000027 54 1642 0 m3_s1s4
12
1
12
00000019
1
./src/M3_S1S4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927141861 behav
0_______
58
behav
0
16
std
.
.
0
0
0
V 000041 11 389 1222927141858 m3_s1s4_sb
E M3_S1S4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P C2 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
X M3_S1S4_SB
V 000041 11 567 1222927141858 m3_s1s4_sb
#VLB_VERSION 58
#INFO
M3_S1S4_SB
E 1222927141858
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
A0 3 29 548 1 . 21
A1 4 29 638 1 . 21
A2 5 29 728 1 . 21
B0 6 29 818 1 . 22
B1 7 29 908 1 . 22
B2 8 29 998 1 . 22
C0 9 29 1088 1 . 23
C1 10 29 1178 1 . 23
C2 11 29 1269 1 . 23
D0 12 29 1360 1 . 24
D1 13 29 1453 1 . 24
D2 14 29 1546 1 . 24
Y0 15 29 1639 1 . 25
Y1 16 29 1732 1 . 25
Y2 17 29 1825 1 . 25
#SPECIFICATION 
#END
V 000030 54 1915 0 m3_s1s4_sb
12
1
12
00000019
1
./src/M3_S1S4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927141877 behav
3_______
58
behav
0
19
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
34
18
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 430 1222927141874 m3_s1s4e
E M3_S1S4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P C2 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
X M3_S1S4E
V 000039 11 511 1222927141874 m3_s1s4e
#VLB_VERSION 58
#INFO
M3_S1S4E
E 1222927141874
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
A0 3 29 383 1 . 21
A1 4 29 473 1 . 21
A2 5 29 563 1 . 21
B0 6 29 653 1 . 22
B1 7 29 743 1 . 22
B2 8 29 833 1 . 22
C0 9 29 923 1 . 23
C1 10 29 1013 1 . 23
C2 11 29 1106 1 . 23
D0 12 29 1199 1 . 24
D1 13 29 1292 1 . 24
D2 14 29 1385 1 . 24
Y0 15 29 1478 1 . 25
Y1 16 29 1571 1 . 25
Y2 17 29 1664 1 . 25
#SPECIFICATION 
#END
V 000028 54 1754 0 m3_s1s4e
12
1
12
00000019
1
./src/M3_S1S4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927141909 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000042 11 416 1222927141906 m3_s1s4e_sb
E M3_S1S4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P C2 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
X M3_S1S4E_SB
V 000042 11 591 1222927141906 m3_s1s4e_sb
#VLB_VERSION 58
#INFO
M3_S1S4E_SB
E 1222927141906
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
A0 4 29 657 1 . 22
A1 5 29 747 1 . 22
A2 6 29 837 1 . 22
B0 7 29 927 1 . 23
B1 8 29 1017 1 . 23
B2 9 29 1107 1 . 23
C0 10 29 1197 1 . 24
C1 11 29 1288 1 . 24
C2 12 29 1379 1 . 24
D0 13 29 1472 1 . 25
D1 14 29 1565 1 . 25
D2 15 29 1658 1 . 25
Y0 16 29 1751 1 . 26
Y1 17 29 1844 1 . 26
Y2 18 29 1937 1 . 26
#SPECIFICATION 
#END
V 000031 54 2027 0 m3_s1s4e_sb
12
1
12
00000019
1
./src/M3_S1S4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927141939 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000038 11 255 1222927141936 m3_s2s1
E M3_S2S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
X M3_S2S1
V 000038 11 334 1222927141936 m3_s2s1
#VLB_VERSION 58
#INFO
M3_S2S1
E 1222927141936
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
B0 4 29 436 1 . 22
B1 5 29 526 1 . 22
B2 6 29 616 1 . 22
Y0 7 29 706 1 . 23
Y1 8 29 796 1 . 23
Y2 9 29 886 1 . 23
#SPECIFICATION 
#END
V 000026 54 973 0 m3_s2s1
12
1
12
00000019
1
./src/M3_S2S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927141955 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000039 11 282 1222927141952 m3_s2s1e
E M3_S2S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
X M3_S2S1E
V 000039 11 356 1222927141952 m3_s2s1e
#VLB_VERSION 58
#INFO
M3_S2S1E
E 1222927141952
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
B0 5 29 545 1 . 22
B1 6 29 635 1 . 22
B2 7 29 725 1 . 22
Y0 8 29 815 1 . 23
Y1 9 29 905 1 . 23
Y2 10 29 995 1 . 23
#SPECIFICATION 
#END
V 000028 54 1085 0 m3_s2s1e
12
1
12
00000019
1
./src/M3_S2S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927141986 behav
3_______
58
behav
0
18
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
34
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 394 1222927141983 m3_s4s1
E M3_S4S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P C2 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
X M3_S4S1
V 000038 11 487 1222927141983 m3_s4s1
#VLB_VERSION 58
#INFO
M3_S4S1
E 1222927141983
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
A0 2 29 274 1 . 21
A1 3 29 364 1 . 21
A2 4 29 454 1 . 21
B0 5 29 544 1 . 22
B1 6 29 634 1 . 22
B2 7 29 724 1 . 22
C0 8 29 814 1 . 23
C1 9 29 904 1 . 23
C2 10 29 994 1 . 23
D0 11 29 1087 1 . 24
D1 12 29 1180 1 . 24
D2 13 29 1273 1 . 24
Y0 14 29 1366 1 . 25
Y1 15 29 1459 1 . 25
Y2 16 29 1552 1 . 25
#SPECIFICATION 
#END
V 000027 54 1642 0 m3_s4s1
12
1
12
00000019
1
./src/M3_S4S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927142002 behav
0_______
58
behav
0
16
std
.
.
0
0
0
V 000041 11 380 1222927141999 m3_s4s1_sb
E M3_S4S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P C2 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
X M3_S4S1_SB
V 000041 11 567 1222927141999 m3_s4s1_sb
#VLB_VERSION 58
#INFO
M3_S4S1_SB
E 1222927141999
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
A0 3 29 548 1 . 21
A1 4 29 638 1 . 21
A2 5 29 728 1 . 21
B0 6 29 818 1 . 22
B1 7 29 908 1 . 22
B2 8 29 998 1 . 22
C0 9 29 1088 1 . 23
C1 10 29 1178 1 . 23
C2 11 29 1269 1 . 23
D0 12 29 1360 1 . 24
D1 13 29 1453 1 . 24
D2 14 29 1546 1 . 24
Y0 15 29 1639 1 . 25
Y1 16 29 1732 1 . 25
Y2 17 29 1825 1 . 25
#SPECIFICATION 
#END
V 000030 54 1915 0 m3_s4s1_sb
12
1
12
00000019
1
./src/M3_S4S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927142033 behav
3_______
58
behav
0
19
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
34
18
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 421 1222927142030 m3_s4s1e
E M3_S4S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P C2 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
X M3_S4S1E
V 000039 11 511 1222927142030 m3_s4s1e
#VLB_VERSION 58
#INFO
M3_S4S1E
E 1222927142030
18
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
A0 3 29 383 1 . 21
A1 4 29 473 1 . 21
A2 5 29 563 1 . 21
B0 6 29 653 1 . 22
B1 7 29 743 1 . 22
B2 8 29 833 1 . 22
C0 9 29 923 1 . 23
C1 10 29 1013 1 . 23
C2 11 29 1106 1 . 23
D0 12 29 1199 1 . 24
D1 13 29 1292 1 . 24
D2 14 29 1385 1 . 24
Y0 15 29 1478 1 . 25
Y1 16 29 1571 1 . 25
Y2 17 29 1664 1 . 25
#SPECIFICATION 
#END
V 000028 54 1754 0 m3_s4s1e
12
1
12
00000019
1
./src/M3_S4S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927142049 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000042 11 407 1222927142046 m3_s4s1e_sb
E M3_S4S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P C2 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
X M3_S4S1E_SB
V 000042 11 591 1222927142046 m3_s4s1e_sb
#VLB_VERSION 58
#INFO
M3_S4S1E_SB
E 1222927142046
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
A0 4 29 657 1 . 22
A1 5 29 747 1 . 22
A2 6 29 837 1 . 22
B0 7 29 927 1 . 23
B1 8 29 1017 1 . 23
B2 9 29 1107 1 . 23
C0 10 29 1197 1 . 24
C1 11 29 1288 1 . 24
C2 12 29 1379 1 . 24
D0 13 29 1472 1 . 25
D1 14 29 1565 1 . 25
D2 15 29 1658 1 . 25
Y0 16 29 1751 1 . 26
Y1 17 29 1844 1 . 26
Y2 18 29 1937 1 . 26
#SPECIFICATION 
#END
V 000031 54 2027 0 m3_s4s1e_sb
12
1
12
00000019
1
./src/M3_S4S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927142079 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 173 1222927142076 m4_b1b2
E M4_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B2
V 000038 11 403 1222927142076 m4_b1b2
#VLB_VERSION 58
#INFO
M4_B1B2
E 1222927142076
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{3~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~3~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{3~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~3~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m4_b1b2
12
1
12
00000019
1
./src/M4_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927142096 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 200 1222927142093 m4_b1b2e
E M4_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B2E
V 000039 11 425 1222927142093 m4_b1b2e
#VLB_VERSION 58
#INFO
M4_B1B2E
E 1222927142093
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{3~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~3~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{3~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~3~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m4_b1b2e
12
0
12
00000019
1
./src/M4_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927142127 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 260 1222927142124 m4_b1b4
E M4_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B4
V 000038 11 464 1222927142124 m4_b1b4
#VLB_VERSION 58
#INFO
M4_B1B4
E 1222927142124
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{3~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~3~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{3~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~3~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m4_b1b4
12
1
12
00000019
1
./src/M4_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927142143 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 246 1222927142140 m4_b1b4_sb
E M4_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B4_SB
V 000041 11 545 1222927142140 m4_b1b4_sb
#VLB_VERSION 58
#INFO
M4_B1B4_SB
E 1222927142140
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{3~downto~0}~126 3 5 547 1 . 21
~NATURAL~range~3~downto~0~125 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
~std_logic_vector{3~downto~0}~128 9 5 1256 1 . 22
~NATURAL~range~3~downto~0~127 10 5 1477 1 . 22
Y 11 29 1672 1 . 22
#SPECIFICATION 
#END
V 000030 54 1744 0 m4_b1b4_sb
12
1
12
00000019
1
./src/M4_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927142174 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 287 1222927142171 m4_b1b4e
E M4_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B4E
V 000039 11 488 1222927142171 m4_b1b4e
#VLB_VERSION 58
#INFO
M4_B1B4E
E 1222927142171
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{3~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~3~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{3~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~3~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m4_b1b4e
12
1
12
00000019
1
./src/M4_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927142204 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 273 1222927142201 m4_b1b4e_sb
E M4_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B4E_SB
V 000042 11 568 1222927142201 m4_b1b4e_sb
#VLB_VERSION 58
#INFO
M4_B1B4E_SB
E 1222927142201
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{3~downto~0}~126 4 5 656 1 . 22
~NATURAL~range~3~downto~0~125 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
~std_logic_vector{3~downto~0}~128 10 5 1365 1 . 23
~NATURAL~range~3~downto~0~127 11 5 1587 1 . 23
Y 12 29 1782 1 . 23
#SPECIFICATION 
#END
V 000031 54 1855 0 m4_b1b4e_sb
12
1
12
00000019
1
./src/M4_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927142221 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 409 1222927142218 m4_b1b8
E M4_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P E _out std_logic_vector[3:0]
P F _out std_logic_vector[3:0]
P G _out std_logic_vector[3:0]
P H _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B8
V 000038 11 575 1222927142218 m4_b1b8
#VLB_VERSION 58
#INFO
M4_B1B8
E 1222927142218
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{3~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~3~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{3~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~3~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m4_b1b8
12
1
12
00000019
1
./src/M4_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927142252 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 370 1222927142249 m4_b1b8_sb
E M4_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P E _out std_logic_vector[3:0]
P F _out std_logic_vector[3:0]
P G _out std_logic_vector[3:0]
P H _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B8_SB
V 000041 11 633 1222927142249 m4_b1b8_sb
#VLB_VERSION 58
#INFO
M4_B1B8_SB
E 1222927142249
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{3~downto~0}~1214 3 5 547 1 . 21
~NATURAL~range~3~downto~0~1213 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
E 9 29 1257 1 . 21
F 10 29 1331 1 . 21
G 11 29 1406 1 . 21
H 12 29 1481 1 . 21
~std_logic_vector{3~downto~0}~1216 13 5 1555 1 . 22
~NATURAL~range~3~downto~0~1215 14 5 1777 1 . 22
Y 15 29 1972 1 . 22
#SPECIFICATION 
#END
V 000030 54 2045 0 m4_b1b8_sb
12
1
12
00000019
1
./src/M4_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927142283 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 436 1222927142280 m4_b1b8e
E M4_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P E _out std_logic_vector[3:0]
P F _out std_logic_vector[3:0]
P G _out std_logic_vector[3:0]
P H _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B8E
V 000039 11 598 1222927142280 m4_b1b8e
#VLB_VERSION 58
#INFO
M4_B1B8E
E 1222927142280
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{3~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~3~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{3~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~3~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m4_b1b8e
12
1
12
00000019
1
./src/M4_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927142299 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 397 1222927142296 m4_b1b8e_sb
E M4_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P E _out std_logic_vector[3:0]
P F _out std_logic_vector[3:0]
P G _out std_logic_vector[3:0]
P H _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B8E_SB
V 000042 11 656 1222927142296 m4_b1b8e_sb
#VLB_VERSION 58
#INFO
M4_B1B8E_SB
E 1222927142296
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{3~downto~0}~1214 4 5 656 1 . 22
~NATURAL~range~3~downto~0~1213 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
E 10 29 1366 1 . 22
F 11 29 1441 1 . 22
G 12 29 1516 1 . 22
H 13 29 1591 1 . 22
~std_logic_vector{3~downto~0}~1216 14 5 1665 1 . 23
~NATURAL~range~3~downto~0~1215 15 5 1887 1 . 23
Y 16 29 2082 1 . 23
#SPECIFICATION 
#END
V 000031 54 2157 0 m4_b1b8e_sb
12
0
12
00000019
1
./src/M4_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927142330 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 684 1222927142327 m4_b1b16
E M4_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P E _out std_logic_vector[3:0]
P F _out std_logic_vector[3:0]
P G _out std_logic_vector[3:0]
P H _out std_logic_vector[3:0]
P I _out std_logic_vector[3:0]
P J _out std_logic_vector[3:0]
P K _out std_logic_vector[3:0]
P L _out std_logic_vector[3:0]
P M _out std_logic_vector[3:0]
P N _out std_logic_vector[3:0]
P O _out std_logic_vector[3:0]
P P _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B16
V 000039 11 766 1222927142327 m4_b1b16
#VLB_VERSION 58
#INFO
M4_B1B16
E 1222927142327
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{3~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~3~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{3~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~3~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m4_b1b16
12
1
12
00000019
1
./src/M4_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927142375 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 620 1222927142359 m4_b1b16_sb
E M4_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P E _out std_logic_vector[3:0]
P F _out std_logic_vector[3:0]
P G _out std_logic_vector[3:0]
P H _out std_logic_vector[3:0]
P I _out std_logic_vector[3:0]
P J _out std_logic_vector[3:0]
P K _out std_logic_vector[3:0]
P L _out std_logic_vector[3:0]
P M _out std_logic_vector[3:0]
P N _out std_logic_vector[3:0]
P O _out std_logic_vector[3:0]
P P _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B16_SB
V 000042 11 802 1222927142359 m4_b1b16_sb
#VLB_VERSION 58
#INFO
M4_B1B16_SB
E 1222927142359
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{3~downto~0}~1232 3 5 548 1 . 22
~NATURAL~range~3~downto~0~1231 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{3~downto~0}~1234 21 5 2170 1 . 23
~NATURAL~range~3~downto~0~1233 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m4_b1b16_sb
12
1
12
00000019
1
./src/M4_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927142407 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 711 1222927142390 m4_b1b16e
E M4_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P E _out std_logic_vector[3:0]
P F _out std_logic_vector[3:0]
P G _out std_logic_vector[3:0]
P H _out std_logic_vector[3:0]
P I _out std_logic_vector[3:0]
P J _out std_logic_vector[3:0]
P K _out std_logic_vector[3:0]
P L _out std_logic_vector[3:0]
P M _out std_logic_vector[3:0]
P N _out std_logic_vector[3:0]
P O _out std_logic_vector[3:0]
P P _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B16E
V 000040 11 790 1222927142390 m4_b1b16e
#VLB_VERSION 58
#INFO
M4_B1B16E
E 1222927142390
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{3~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~3~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{3~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~3~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m4_b1b16e
12
1
12
00000019
1
./src/M4_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927142439 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 647 1222927142436 m4_b1b16e_sb
E M4_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[3:0]
P B _out std_logic_vector[3:0]
P C _out std_logic_vector[3:0]
P D _out std_logic_vector[3:0]
P E _out std_logic_vector[3:0]
P F _out std_logic_vector[3:0]
P G _out std_logic_vector[3:0]
P H _out std_logic_vector[3:0]
P I _out std_logic_vector[3:0]
P J _out std_logic_vector[3:0]
P K _out std_logic_vector[3:0]
P L _out std_logic_vector[3:0]
P M _out std_logic_vector[3:0]
P N _out std_logic_vector[3:0]
P O _out std_logic_vector[3:0]
P P _out std_logic_vector[3:0]
P Y _in std_logic_vector[3:0]
X M4_B1B16E_SB
V 000043 11 825 1222927142436 m4_b1b16e_sb
#VLB_VERSION 58
#INFO
M4_B1B16E_SB
E 1222927142436
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{3~downto~0}~1232 4 5 657 1 . 23
~NATURAL~range~3~downto~0~1231 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{3~downto~0}~1234 22 5 2282 1 . 24
~NATURAL~range~3~downto~0~1233 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m4_b1b16e_sb
12
1
12
00000019
1
./src/M4_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927142471 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 172 1222927142468 m4_b2b1
E M4_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B2B1
V 000038 11 403 1222927142468 m4_b2b1
#VLB_VERSION 58
#INFO
M4_B2B1
E 1222927142468
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{3~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~3~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{3~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~3~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m4_b2b1
12
1
12
00000019
1
./src/M4_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927142487 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 199 1222927142484 m4_b2b1e
E M4_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B2B1E
V 000039 11 425 1222927142484 m4_b2b1e
#VLB_VERSION 58
#INFO
M4_B2B1E
E 1222927142484
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{3~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~3~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{3~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~3~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m4_b2b1e
12
1
12
00000019
1
./src/M4_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927142518 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 257 1222927142515 m4_b4b1
E M4_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B4B1
V 000038 11 464 1222927142515 m4_b4b1
#VLB_VERSION 58
#INFO
M4_B4B1
E 1222927142515
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{3~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~3~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{3~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~3~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m4_b4b1
12
1
12
00000019
1
./src/M4_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927142534 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 243 1222927142531 m4_b4b1_sb
E M4_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B4B1_SB
V 000041 11 545 1222927142531 m4_b4b1_sb
#VLB_VERSION 58
#INFO
M4_B4B1_SB
E 1222927142531
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{3~downto~0}~126 3 5 547 1 . 21
~NATURAL~range~3~downto~0~125 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
~std_logic_vector{3~downto~0}~128 9 5 1256 1 . 22
~NATURAL~range~3~downto~0~127 10 5 1477 1 . 22
Y 11 29 1672 1 . 22
#SPECIFICATION 
#END
V 000030 54 1744 0 m4_b4b1_sb
12
1
12
00000019
1
./src/M4_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927142565 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 284 1222927142562 m4_b4b1e
E M4_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B4B1E
V 000039 11 488 1222927142562 m4_b4b1e
#VLB_VERSION 58
#INFO
M4_B4B1E
E 1222927142562
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{3~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~3~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{3~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~3~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m4_b4b1e
12
1
12
00000019
1
./src/M4_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927142595 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 270 1222927142592 m4_b4b1e_sb
E M4_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B4B1E_SB
V 000042 11 568 1222927142592 m4_b4b1e_sb
#VLB_VERSION 58
#INFO
M4_B4B1E_SB
E 1222927142592
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{3~downto~0}~126 4 5 656 1 . 22
~NATURAL~range~3~downto~0~125 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
~std_logic_vector{3~downto~0}~128 10 5 1365 1 . 23
~NATURAL~range~3~downto~0~127 11 5 1587 1 . 23
Y 12 29 1782 1 . 23
#SPECIFICATION 
#END
V 000031 54 1855 0 m4_b4b1e_sb
12
1
12
00000019
1
./src/M4_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927142612 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 402 1222927142609 m4_b8b1
E M4_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P E _in std_logic_vector[3:0]
P F _in std_logic_vector[3:0]
P G _in std_logic_vector[3:0]
P H _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B8B1
V 000038 11 575 1222927142609 m4_b8b1
#VLB_VERSION 58
#INFO
M4_B8B1
E 1222927142609
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{3~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~3~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{3~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~3~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m4_b8b1
12
1
12
00000019
1
./src/M4_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927142642 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 363 1222927142639 m4_b8b1_sb
E M4_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P E _in std_logic_vector[3:0]
P F _in std_logic_vector[3:0]
P G _in std_logic_vector[3:0]
P H _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B8B1_SB
V 000041 11 633 1222927142639 m4_b8b1_sb
#VLB_VERSION 58
#INFO
M4_B8B1_SB
E 1222927142639
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{3~downto~0}~1214 3 5 547 1 . 21
~NATURAL~range~3~downto~0~1213 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
E 9 29 1257 1 . 21
F 10 29 1331 1 . 21
G 11 29 1406 1 . 21
H 12 29 1481 1 . 21
~std_logic_vector{3~downto~0}~1216 13 5 1555 1 . 22
~NATURAL~range~3~downto~0~1215 14 5 1777 1 . 22
Y 15 29 1972 1 . 22
#SPECIFICATION 
#END
V 000030 54 2045 0 m4_b8b1_sb
12
1
12
00000019
1
./src/M4_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927142659 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 429 1222927142656 m4_b8b1e
E M4_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P E _in std_logic_vector[3:0]
P F _in std_logic_vector[3:0]
P G _in std_logic_vector[3:0]
P H _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B8B1E
V 000039 11 598 1222927142656 m4_b8b1e
#VLB_VERSION 58
#INFO
M4_B8B1E
E 1222927142656
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{3~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~3~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{3~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~3~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m4_b8b1e
12
1
12
00000019
1
./src/M4_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927142690 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 390 1222927142687 m4_b8b1e_sb
E M4_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P E _in std_logic_vector[3:0]
P F _in std_logic_vector[3:0]
P G _in std_logic_vector[3:0]
P H _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B8B1E_SB
V 000042 11 656 1222927142687 m4_b8b1e_sb
#VLB_VERSION 58
#INFO
M4_B8B1E_SB
E 1222927142687
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{3~downto~0}~1214 4 5 656 1 . 22
~NATURAL~range~3~downto~0~1213 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
E 10 29 1366 1 . 22
F 11 29 1441 1 . 22
G 12 29 1516 1 . 22
H 13 29 1591 1 . 22
~std_logic_vector{3~downto~0}~1216 14 5 1665 1 . 23
~NATURAL~range~3~downto~0~1215 15 5 1887 1 . 23
Y 16 29 2082 1 . 23
#SPECIFICATION 
#END
V 000031 54 2157 0 m4_b8b1e_sb
12
1
12
00000019
1
./src/M4_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927142705 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 669 1222927142702 m4_b16b1
E M4_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P E _in std_logic_vector[3:0]
P F _in std_logic_vector[3:0]
P G _in std_logic_vector[3:0]
P H _in std_logic_vector[3:0]
P I _in std_logic_vector[3:0]
P J _in std_logic_vector[3:0]
P K _in std_logic_vector[3:0]
P L _in std_logic_vector[3:0]
P M _in std_logic_vector[3:0]
P N _in std_logic_vector[3:0]
P O _in std_logic_vector[3:0]
P P _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B16B1
V 000039 11 766 1222927142702 m4_b16b1
#VLB_VERSION 58
#INFO
M4_B16B1
E 1222927142702
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{3~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~3~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{3~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~3~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m4_b16b1
12
1
12
00000019
1
./src/M4_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927142737 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 605 1222927142734 m4_b16b1_sb
E M4_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P E _in std_logic_vector[3:0]
P F _in std_logic_vector[3:0]
P G _in std_logic_vector[3:0]
P H _in std_logic_vector[3:0]
P I _in std_logic_vector[3:0]
P J _in std_logic_vector[3:0]
P K _in std_logic_vector[3:0]
P L _in std_logic_vector[3:0]
P M _in std_logic_vector[3:0]
P N _in std_logic_vector[3:0]
P O _in std_logic_vector[3:0]
P P _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B16B1_SB
V 000042 11 802 1222927142734 m4_b16b1_sb
#VLB_VERSION 58
#INFO
M4_B16B1_SB
E 1222927142734
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{3~downto~0}~1232 3 5 548 1 . 22
~NATURAL~range~3~downto~0~1231 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{3~downto~0}~1234 21 5 2170 1 . 23
~NATURAL~range~3~downto~0~1233 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m4_b16b1_sb
12
1
12
00000019
1
./src/M4_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927142767 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 696 1222927142764 m4_b16b1e
E M4_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P E _in std_logic_vector[3:0]
P F _in std_logic_vector[3:0]
P G _in std_logic_vector[3:0]
P H _in std_logic_vector[3:0]
P I _in std_logic_vector[3:0]
P J _in std_logic_vector[3:0]
P K _in std_logic_vector[3:0]
P L _in std_logic_vector[3:0]
P M _in std_logic_vector[3:0]
P N _in std_logic_vector[3:0]
P O _in std_logic_vector[3:0]
P P _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B16B1E
V 000040 11 790 1222927142764 m4_b16b1e
#VLB_VERSION 58
#INFO
M4_B16B1E
E 1222927142764
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{3~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~3~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{3~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~3~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m4_b16b1e
12
0
12
00000019
1
./src/M4_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927142784 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 632 1222927142781 m4_b16b1e_sb
E M4_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[3:0]
P B _in std_logic_vector[3:0]
P C _in std_logic_vector[3:0]
P D _in std_logic_vector[3:0]
P E _in std_logic_vector[3:0]
P F _in std_logic_vector[3:0]
P G _in std_logic_vector[3:0]
P H _in std_logic_vector[3:0]
P I _in std_logic_vector[3:0]
P J _in std_logic_vector[3:0]
P K _in std_logic_vector[3:0]
P L _in std_logic_vector[3:0]
P M _in std_logic_vector[3:0]
P N _in std_logic_vector[3:0]
P O _in std_logic_vector[3:0]
P P _in std_logic_vector[3:0]
P Y _out std_logic_vector[3:0]
X M4_B16B1E_SB
V 000043 11 825 1222927142781 m4_b16b1e_sb
#VLB_VERSION 58
#INFO
M4_B16B1E_SB
E 1222927142781
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{3~downto~0}~1232 4 5 657 1 . 23
~NATURAL~range~3~downto~0~1231 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{3~downto~0}~1234 22 5 2282 1 . 24
~NATURAL~range~3~downto~0~1233 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m4_b16b1e_sb
12
1
12
00000019
1
./src/M4_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927142815 behav
0_______
58
behav
0
13
std
.
.
0
0
0
V 000038 11 317 1222927142812 m4_s1s2
E M4_S1S2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
X M4_S1S2
V 000038 11 399 1222927142812 m4_s1s2
#VLB_VERSION 58
#INFO
M4_S1S2
E 1222927142812
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
B0 5 29 526 1 . 22
B1 6 29 616 1 . 22
B2 7 29 706 1 . 22
B3 8 29 796 1 . 22
Y0 9 29 886 1 . 23
Y1 10 29 976 1 . 23
Y2 11 29 1069 1 . 23
Y3 12 29 1162 1 . 23
#SPECIFICATION 
#END
V 000027 54 1252 0 m4_s1s2
12
1
12
00000019
1
./src/M4_S1S2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927142845 behav
0_______
58
behav
0
14
std
.
.
0
0
0
V 000039 11 344 1222927142842 m4_s1s2e
E M4_S1S2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
X M4_S1S2E
V 000039 11 422 1222927142842 m4_s1s2e
#VLB_VERSION 58
#INFO
M4_S1S2E
E 1222927142842
14
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
B0 6 29 635 1 . 22
B1 7 29 725 1 . 22
B2 8 29 815 1 . 22
B3 9 29 905 1 . 22
Y0 10 29 995 1 . 23
Y1 11 29 1088 1 . 23
Y2 12 29 1181 1 . 23
Y3 13 29 1274 1 . 23
#SPECIFICATION 
#END
V 000028 54 1364 0 m4_s1s2e
12
1
12
00000019
1
./src/M4_S1S2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927142862 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
34
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 502 1222927142859 m4_s1s4
E M4_S1S4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P C2 _out std_logic
P C3 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
X M4_S1S4
V 000038 11 597 1222927142859 m4_s1s4
#VLB_VERSION 58
#INFO
M4_S1S4
E 1222927142859
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
A0 2 29 274 1 . 21
A1 3 29 364 1 . 21
A2 4 29 454 1 . 21
A3 5 29 544 1 . 21
B0 6 29 634 1 . 22
B1 7 29 724 1 . 22
B2 8 29 814 1 . 22
B3 9 29 904 1 . 22
C0 10 29 994 1 . 23
C1 11 29 1087 1 . 23
C2 12 29 1180 1 . 23
C3 13 29 1273 1 . 23
D0 14 29 1366 1 . 24
D1 15 29 1459 1 . 24
D2 16 29 1552 1 . 24
D3 17 29 1645 1 . 24
Y0 18 29 1738 1 . 25
Y1 19 29 1831 1 . 25
Y2 20 29 1924 1 . 25
Y3 21 29 2017 1 . 25
#SPECIFICATION 
#END
V 000027 54 2107 0 m4_s1s4
12
1
12
00000019
1
./src/M4_S1S4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927142893 behav
0_______
58
behav
0
21
std
.
.
0
0
0
V 000041 11 488 1222927142890 m4_s1s4_sb
E M4_S1S4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P C2 _out std_logic
P C3 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
X M4_S1S4_SB
V 000041 11 677 1222927142890 m4_s1s4_sb
#VLB_VERSION 58
#INFO
M4_S1S4_SB
E 1222927142890
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
A0 3 29 548 1 . 21
A1 4 29 638 1 . 21
A2 5 29 728 1 . 21
A3 6 29 818 1 . 21
B0 7 29 908 1 . 22
B1 8 29 998 1 . 22
B2 9 29 1088 1 . 22
B3 10 29 1178 1 . 22
C0 11 29 1269 1 . 23
C1 12 29 1360 1 . 23
C2 13 29 1453 1 . 23
C3 14 29 1546 1 . 23
D0 15 29 1639 1 . 24
D1 16 29 1732 1 . 24
D2 17 29 1825 1 . 24
D3 18 29 1918 1 . 24
Y0 19 29 2011 1 . 25
Y1 20 29 2104 1 . 25
Y2 21 29 2197 1 . 25
Y3 22 29 2290 1 . 25
#SPECIFICATION 
#END
V 000030 54 2380 0 m4_s1s4_sb
12
1
12
00000019
1
./src/M4_S1S4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927142923 behav
3_______
58
behav
0
24
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
34
23
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 529 1222927142920 m4_s1s4e
E M4_S1S4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P C2 _out std_logic
P C3 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
X M4_S1S4E
V 000039 11 621 1222927142920 m4_s1s4e
#VLB_VERSION 58
#INFO
M4_S1S4E
E 1222927142920
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
A0 3 29 383 1 . 21
A1 4 29 473 1 . 21
A2 5 29 563 1 . 21
A3 6 29 653 1 . 21
B0 7 29 743 1 . 22
B1 8 29 833 1 . 22
B2 9 29 923 1 . 22
B3 10 29 1013 1 . 22
C0 11 29 1106 1 . 23
C1 12 29 1199 1 . 23
C2 13 29 1292 1 . 23
C3 14 29 1385 1 . 23
D0 15 29 1478 1 . 24
D1 16 29 1571 1 . 24
D2 17 29 1664 1 . 24
D3 18 29 1757 1 . 24
Y0 19 29 1850 1 . 25
Y1 20 29 1943 1 . 25
Y2 21 29 2036 1 . 25
Y3 22 29 2129 1 . 25
#SPECIFICATION 
#END
V 000028 54 2219 0 m4_s1s4e
12
1
12
00000019
1
./src/M4_S1S4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927142940 behav
0_______
58
behav
0
22
std
.
.
0
0
0
V 000042 11 515 1222927142937 m4_s1s4e_sb
E M4_S1S4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P C0 _out std_logic
P C1 _out std_logic
P C2 _out std_logic
P C3 _out std_logic
P D0 _out std_logic
P D1 _out std_logic
P D2 _out std_logic
P D3 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
X M4_S1S4E_SB
V 000042 11 701 1222927142937 m4_s1s4e_sb
#VLB_VERSION 58
#INFO
M4_S1S4E_SB
E 1222927142937
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
A0 4 29 657 1 . 22
A1 5 29 747 1 . 22
A2 6 29 837 1 . 22
A3 7 29 927 1 . 22
B0 8 29 1017 1 . 23
B1 9 29 1107 1 . 23
B2 10 29 1197 1 . 23
B3 11 29 1288 1 . 23
C0 12 29 1379 1 . 24
C1 13 29 1472 1 . 24
C2 14 29 1565 1 . 24
C3 15 29 1658 1 . 24
D0 16 29 1751 1 . 25
D1 17 29 1844 1 . 25
D2 18 29 1937 1 . 25
D3 19 29 2030 1 . 25
Y0 20 29 2123 1 . 26
Y1 21 29 2216 1 . 26
Y2 22 29 2309 1 . 26
Y3 23 29 2402 1 . 26
#SPECIFICATION 
#END
V 000031 54 2492 0 m4_s1s4e_sb
12
1
12
00000019
1
./src/M4_S1S4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927142971 behav
0_______
58
behav
0
13
std
.
.
0
0
0
V 000038 11 313 1222927142968 m4_s2s1
E M4_S2S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
X M4_S2S1
V 000038 11 399 1222927142968 m4_s2s1
#VLB_VERSION 58
#INFO
M4_S2S1
E 1222927142968
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
B0 5 29 526 1 . 22
B1 6 29 616 1 . 22
B2 7 29 706 1 . 22
B3 8 29 796 1 . 22
Y0 9 29 886 1 . 23
Y1 10 29 976 1 . 23
Y2 11 29 1069 1 . 23
Y3 12 29 1162 1 . 23
#SPECIFICATION 
#END
V 000027 54 1252 0 m4_s2s1
12
1
12
00000019
1
./src/M4_S2S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927142987 behav
0_______
58
behav
0
14
std
.
.
0
0
0
V 000039 11 340 1222927142984 m4_s2s1e
E M4_S2S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
X M4_S2S1E
V 000039 11 422 1222927142984 m4_s2s1e
#VLB_VERSION 58
#INFO
M4_S2S1E
E 1222927142984
14
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
B0 6 29 635 1 . 22
B1 7 29 725 1 . 22
B2 8 29 815 1 . 22
B3 9 29 905 1 . 22
Y0 10 29 995 1 . 23
Y1 11 29 1088 1 . 23
Y2 12 29 1181 1 . 23
Y3 13 29 1274 1 . 23
#SPECIFICATION 
#END
V 000028 54 1364 0 m4_s2s1e
12
0
12
00000019
1
./src/M4_S2S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927143018 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
34
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 490 1222927143015 m4_s4s1
E M4_S4S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P C2 _in std_logic
P C3 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
X M4_S4S1
V 000038 11 597 1222927143015 m4_s4s1
#VLB_VERSION 58
#INFO
M4_S4S1
E 1222927143015
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
A0 2 29 274 1 . 21
A1 3 29 364 1 . 21
A2 4 29 454 1 . 21
A3 5 29 544 1 . 21
B0 6 29 634 1 . 22
B1 7 29 724 1 . 22
B2 8 29 814 1 . 22
B3 9 29 904 1 . 22
C0 10 29 994 1 . 23
C1 11 29 1087 1 . 23
C2 12 29 1180 1 . 23
C3 13 29 1273 1 . 23
D0 14 29 1366 1 . 24
D1 15 29 1459 1 . 24
D2 16 29 1552 1 . 24
D3 17 29 1645 1 . 24
Y0 18 29 1738 1 . 25
Y1 19 29 1831 1 . 25
Y2 20 29 1924 1 . 25
Y3 21 29 2017 1 . 25
#SPECIFICATION 
#END
V 000027 54 2107 0 m4_s4s1
12
1
12
00000019
1
./src/M4_S4S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927143034 behav
0_______
58
behav
0
21
std
.
.
0
0
0
V 000041 11 476 1222927143031 m4_s4s1_sb
E M4_S4S1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P C2 _in std_logic
P C3 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
X M4_S4S1_SB
V 000041 11 677 1222927143031 m4_s4s1_sb
#VLB_VERSION 58
#INFO
M4_S4S1_SB
E 1222927143031
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
A0 3 29 548 1 . 21
A1 4 29 638 1 . 21
A2 5 29 728 1 . 21
A3 6 29 818 1 . 21
B0 7 29 908 1 . 22
B1 8 29 998 1 . 22
B2 9 29 1088 1 . 22
B3 10 29 1178 1 . 22
C0 11 29 1269 1 . 23
C1 12 29 1360 1 . 23
C2 13 29 1453 1 . 23
C3 14 29 1546 1 . 23
D0 15 29 1639 1 . 24
D1 16 29 1732 1 . 24
D2 17 29 1825 1 . 24
D3 18 29 1918 1 . 24
Y0 19 29 2011 1 . 25
Y1 20 29 2104 1 . 25
Y2 21 29 2197 1 . 25
Y3 22 29 2290 1 . 25
#SPECIFICATION 
#END
V 000030 54 2380 0 m4_s4s1_sb
12
1
12
00000019
1
./src/M4_S4S1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 593           1222927143065 behav
3_______
58
behav
0
24
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
34
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
34
23
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 517 1222927143062 m4_s4s1e
E M4_S4S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P C2 _in std_logic
P C3 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
X M4_S4S1E
V 000039 11 621 1222927143062 m4_s4s1e
#VLB_VERSION 58
#INFO
M4_S4S1E
E 1222927143062
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
A0 3 29 383 1 . 21
A1 4 29 473 1 . 21
A2 5 29 563 1 . 21
A3 6 29 653 1 . 21
B0 7 29 743 1 . 22
B1 8 29 833 1 . 22
B2 9 29 923 1 . 22
B3 10 29 1013 1 . 22
C0 11 29 1106 1 . 23
C1 12 29 1199 1 . 23
C2 13 29 1292 1 . 23
C3 14 29 1385 1 . 23
D0 15 29 1478 1 . 24
D1 16 29 1571 1 . 24
D2 17 29 1664 1 . 24
D3 18 29 1757 1 . 24
Y0 19 29 1850 1 . 25
Y1 20 29 1943 1 . 25
Y2 21 29 2036 1 . 25
Y3 22 29 2129 1 . 25
#SPECIFICATION 
#END
V 000028 54 2219 0 m4_s4s1e
12
1
12
00000019
1
./src/M4_S4S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927143095 behav
0_______
58
behav
0
22
std
.
.
0
0
0
V 000042 11 503 1222927143092 m4_s4s1e_sb
E M4_S4S1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P C0 _in std_logic
P C1 _in std_logic
P C2 _in std_logic
P C3 _in std_logic
P D0 _in std_logic
P D1 _in std_logic
P D2 _in std_logic
P D3 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
X M4_S4S1E_SB
V 000042 11 701 1222927143092 m4_s4s1e_sb
#VLB_VERSION 58
#INFO
M4_S4S1E_SB
E 1222927143092
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
A0 4 29 657 1 . 22
A1 5 29 747 1 . 22
A2 6 29 837 1 . 22
A3 7 29 927 1 . 22
B0 8 29 1017 1 . 23
B1 9 29 1107 1 . 23
B2 10 29 1197 1 . 23
B3 11 29 1288 1 . 23
C0 12 29 1379 1 . 24
C1 13 29 1472 1 . 24
C2 14 29 1565 1 . 24
C3 15 29 1658 1 . 24
D0 16 29 1751 1 . 25
D1 17 29 1844 1 . 25
D2 18 29 1937 1 . 25
D3 19 29 2030 1 . 25
Y0 20 29 2123 1 . 26
Y1 21 29 2216 1 . 26
Y2 22 29 2309 1 . 26
Y3 23 29 2402 1 . 26
#SPECIFICATION 
#END
V 000031 54 2492 0 m4_s4s1e_sb
12
1
12
00000019
1
./src/M4_S4S1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927143127 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 173 1222927143124 m5_b1b2
E M5_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B2
V 000038 11 403 1222927143124 m5_b1b2
#VLB_VERSION 58
#INFO
M5_B1B2
E 1222927143124
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{4~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~4~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{4~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~4~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m5_b1b2
12
1
12
00000019
1
./src/M5_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927143143 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 200 1222927143140 m5_b1b2e
E M5_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B2E
V 000039 11 425 1222927143140 m5_b1b2e
#VLB_VERSION 58
#INFO
M5_B1B2E
E 1222927143140
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{4~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~4~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{4~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~4~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m5_b1b2e
12
1
12
00000019
1
./src/M5_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927143174 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 260 1222927143171 m5_b1b4
E M5_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B4
V 000038 11 464 1222927143171 m5_b1b4
#VLB_VERSION 58
#INFO
M5_B1B4
E 1222927143171
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{4~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~4~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{4~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~4~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m5_b1b4
12
1
12
00000019
1
./src/M5_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927143203 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 246 1222927143187 m5_b1b4_sb
E M5_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B4_SB
V 000041 11 545 1222927143187 m5_b1b4_sb
#VLB_VERSION 58
#INFO
M5_B1B4_SB
E 1222927143187
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{4~downto~0}~126 3 5 547 1 . 21
~NATURAL~range~4~downto~0~125 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
~std_logic_vector{4~downto~0}~128 9 5 1256 1 . 22
~NATURAL~range~4~downto~0~127 10 5 1477 1 . 22
Y 11 29 1672 1 . 22
#SPECIFICATION 
#END
V 000030 54 1744 0 m5_b1b4_sb
12
1
12
00000019
1
./src/M5_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927143221 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 287 1222927143218 m5_b1b4e
E M5_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B4E
V 000039 11 488 1222927143218 m5_b1b4e
#VLB_VERSION 58
#INFO
M5_B1B4E
E 1222927143218
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{4~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~4~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{4~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~4~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m5_b1b4e
12
1
12
00000019
1
./src/M5_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927143252 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 273 1222927143249 m5_b1b4e_sb
E M5_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B4E_SB
V 000042 11 568 1222927143249 m5_b1b4e_sb
#VLB_VERSION 58
#INFO
M5_B1B4E_SB
E 1222927143249
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{4~downto~0}~126 4 5 656 1 . 22
~NATURAL~range~4~downto~0~125 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
~std_logic_vector{4~downto~0}~128 10 5 1365 1 . 23
~NATURAL~range~4~downto~0~127 11 5 1587 1 . 23
Y 12 29 1782 1 . 23
#SPECIFICATION 
#END
V 000031 54 1855 0 m5_b1b4e_sb
12
1
12
00000019
1
./src/M5_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927143282 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 409 1222927143265 m5_b1b8
E M5_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P E _out std_logic_vector[4:0]
P F _out std_logic_vector[4:0]
P G _out std_logic_vector[4:0]
P H _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B8
V 000038 11 575 1222927143265 m5_b1b8
#VLB_VERSION 58
#INFO
M5_B1B8
E 1222927143265
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{4~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~4~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{4~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~4~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m5_b1b8
12
1
12
00000019
1
./src/M5_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927143299 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 370 1222927143296 m5_b1b8_sb
E M5_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P E _out std_logic_vector[4:0]
P F _out std_logic_vector[4:0]
P G _out std_logic_vector[4:0]
P H _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B8_SB
V 000041 11 633 1222927143296 m5_b1b8_sb
#VLB_VERSION 58
#INFO
M5_B1B8_SB
E 1222927143296
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{4~downto~0}~1214 3 5 547 1 . 21
~NATURAL~range~4~downto~0~1213 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
E 9 29 1257 1 . 21
F 10 29 1331 1 . 21
G 11 29 1406 1 . 21
H 12 29 1481 1 . 21
~std_logic_vector{4~downto~0}~1216 13 5 1555 1 . 22
~NATURAL~range~4~downto~0~1215 14 5 1777 1 . 22
Y 15 29 1972 1 . 22
#SPECIFICATION 
#END
V 000030 54 2045 0 m5_b1b8_sb
12
1
12
00000019
1
./src/M5_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927143330 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 436 1222927143327 m5_b1b8e
E M5_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P E _out std_logic_vector[4:0]
P F _out std_logic_vector[4:0]
P G _out std_logic_vector[4:0]
P H _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B8E
V 000039 11 598 1222927143327 m5_b1b8e
#VLB_VERSION 58
#INFO
M5_B1B8E
E 1222927143327
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{4~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~4~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{4~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~4~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m5_b1b8e
12
1
12
00000019
1
./src/M5_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927143361 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 397 1222927143358 m5_b1b8e_sb
E M5_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P E _out std_logic_vector[4:0]
P F _out std_logic_vector[4:0]
P G _out std_logic_vector[4:0]
P H _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B8E_SB
V 000042 11 656 1222927143358 m5_b1b8e_sb
#VLB_VERSION 58
#INFO
M5_B1B8E_SB
E 1222927143358
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{4~downto~0}~1214 4 5 656 1 . 22
~NATURAL~range~4~downto~0~1213 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
E 10 29 1366 1 . 22
F 11 29 1441 1 . 22
G 12 29 1516 1 . 22
H 13 29 1591 1 . 22
~std_logic_vector{4~downto~0}~1216 14 5 1665 1 . 23
~NATURAL~range~4~downto~0~1215 15 5 1887 1 . 23
Y 16 29 2082 1 . 23
#SPECIFICATION 
#END
V 000031 54 2157 0 m5_b1b8e_sb
12
1
12
00000019
1
./src/M5_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927143391 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 684 1222927143374 m5_b1b16
E M5_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P E _out std_logic_vector[4:0]
P F _out std_logic_vector[4:0]
P G _out std_logic_vector[4:0]
P H _out std_logic_vector[4:0]
P I _out std_logic_vector[4:0]
P J _out std_logic_vector[4:0]
P K _out std_logic_vector[4:0]
P L _out std_logic_vector[4:0]
P M _out std_logic_vector[4:0]
P N _out std_logic_vector[4:0]
P O _out std_logic_vector[4:0]
P P _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B16
V 000039 11 766 1222927143374 m5_b1b16
#VLB_VERSION 58
#INFO
M5_B1B16
E 1222927143374
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{4~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~4~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{4~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~4~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m5_b1b16
12
1
12
00000019
1
./src/M5_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927143423 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 620 1222927143420 m5_b1b16_sb
E M5_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P E _out std_logic_vector[4:0]
P F _out std_logic_vector[4:0]
P G _out std_logic_vector[4:0]
P H _out std_logic_vector[4:0]
P I _out std_logic_vector[4:0]
P J _out std_logic_vector[4:0]
P K _out std_logic_vector[4:0]
P L _out std_logic_vector[4:0]
P M _out std_logic_vector[4:0]
P N _out std_logic_vector[4:0]
P O _out std_logic_vector[4:0]
P P _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B16_SB
V 000042 11 802 1222927143420 m5_b1b16_sb
#VLB_VERSION 58
#INFO
M5_B1B16_SB
E 1222927143420
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{4~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~4~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{4~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~4~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m5_b1b16_sb
12
1
12
00000019
1
./src/M5_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927143454 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 711 1222927143451 m5_b1b16e
E M5_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P Ei _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P E _out std_logic_vector[4:0]
P F _out std_logic_vector[4:0]
P G _out std_logic_vector[4:0]
P H _out std_logic_vector[4:0]
P I _out std_logic_vector[4:0]
P J _out std_logic_vector[4:0]
P K _out std_logic_vector[4:0]
P L _out std_logic_vector[4:0]
P M _out std_logic_vector[4:0]
P N _out std_logic_vector[4:0]
P O _out std_logic_vector[4:0]
P P _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B16E
V 000040 11 790 1222927143451 m5_b1b16e
#VLB_VERSION 58
#INFO
M5_B1B16E
E 1222927143451
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
Ei 4 29 492 1 . 20
~std_logic_vector{4~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~4~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{4~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~4~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m5_b1b16e
12
1
12
00000019
1
./src/M5_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927143487 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 647 1222927143484 m5_b1b16e_sb
E M5_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P Ei _in std_logic = 'U'
P A _out std_logic_vector[4:0]
P B _out std_logic_vector[4:0]
P C _out std_logic_vector[4:0]
P D _out std_logic_vector[4:0]
P E _out std_logic_vector[4:0]
P F _out std_logic_vector[4:0]
P G _out std_logic_vector[4:0]
P H _out std_logic_vector[4:0]
P I _out std_logic_vector[4:0]
P J _out std_logic_vector[4:0]
P K _out std_logic_vector[4:0]
P L _out std_logic_vector[4:0]
P M _out std_logic_vector[4:0]
P N _out std_logic_vector[4:0]
P O _out std_logic_vector[4:0]
P P _out std_logic_vector[4:0]
P Y _in std_logic_vector[4:0]
X M5_B1B16E_SB
V 000043 11 825 1222927143484 m5_b1b16e_sb
#VLB_VERSION 58
#INFO
M5_B1B16E_SB
E 1222927143484
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
Ei 3 29 550 1 . 21
~std_logic_vector{4~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~4~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{4~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~4~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m5_b1b16e_sb
12
1
12
00000019
1
./src/M5_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927143518 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 172 1222927143515 m5_b2b1
E M5_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B2B1
V 000038 11 403 1222927143515 m5_b2b1
#VLB_VERSION 58
#INFO
M5_B2B1
E 1222927143515
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{4~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~4~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{4~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~4~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m5_b2b1
12
1
12
00000019
1
./src/M5_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927143549 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 199 1222927143546 m5_b2b1e
E M5_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B2B1E
V 000039 11 425 1222927143546 m5_b2b1e
#VLB_VERSION 58
#INFO
M5_B2B1E
E 1222927143546
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{4~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~4~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{4~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~4~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m5_b2b1e
12
1
12
00000019
1
./src/M5_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927143565 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 257 1222927143562 m5_b4b1
E M5_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B4B1
V 000038 11 464 1222927143562 m5_b4b1
#VLB_VERSION 58
#INFO
M5_B4B1
E 1222927143562
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{4~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~4~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{4~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~4~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m5_b4b1
12
1
12
00000019
1
./src/M5_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927143596 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 243 1222927143593 m5_b4b1_sb
E M5_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B4B1_SB
V 000041 11 545 1222927143593 m5_b4b1_sb
#VLB_VERSION 58
#INFO
M5_B4B1_SB
E 1222927143593
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{4~downto~0}~126 3 5 547 1 . 21
~NATURAL~range~4~downto~0~125 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
~std_logic_vector{4~downto~0}~128 9 5 1256 1 . 22
~NATURAL~range~4~downto~0~127 10 5 1477 1 . 22
Y 11 29 1672 1 . 22
#SPECIFICATION 
#END
V 000030 54 1744 0 m5_b4b1_sb
12
1
12
00000019
1
./src/M5_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927143626 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 284 1222927143623 m5_b4b1e
E M5_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B4B1E
V 000039 11 488 1222927143623 m5_b4b1e
#VLB_VERSION 58
#INFO
M5_B4B1E
E 1222927143623
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{4~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~4~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{4~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~4~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m5_b4b1e
12
1
12
00000019
1
./src/M5_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927143643 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 270 1222927143640 m5_b4b1e_sb
E M5_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B4B1E_SB
V 000042 11 568 1222927143640 m5_b4b1e_sb
#VLB_VERSION 58
#INFO
M5_B4B1E_SB
E 1222927143640
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{4~downto~0}~126 4 5 656 1 . 22
~NATURAL~range~4~downto~0~125 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
~std_logic_vector{4~downto~0}~128 10 5 1365 1 . 23
~NATURAL~range~4~downto~0~127 11 5 1587 1 . 23
Y 12 29 1782 1 . 23
#SPECIFICATION 
#END
V 000031 54 1855 0 m5_b4b1e_sb
12
1
12
00000019
1
./src/M5_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927143673 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 402 1222927143670 m5_b8b1
E M5_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P E _in std_logic_vector[4:0]
P F _in std_logic_vector[4:0]
P G _in std_logic_vector[4:0]
P H _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B8B1
V 000038 11 575 1222927143670 m5_b8b1
#VLB_VERSION 58
#INFO
M5_B8B1
E 1222927143670
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{4~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~4~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{4~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~4~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m5_b8b1
12
1
12
00000019
1
./src/M5_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927143690 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 363 1222927143687 m5_b8b1_sb
E M5_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P E _in std_logic_vector[4:0]
P F _in std_logic_vector[4:0]
P G _in std_logic_vector[4:0]
P H _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B8B1_SB
V 000041 11 633 1222927143687 m5_b8b1_sb
#VLB_VERSION 58
#INFO
M5_B8B1_SB
E 1222927143687
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{4~downto~0}~1214 3 5 547 1 . 21
~NATURAL~range~4~downto~0~1213 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
E 9 29 1257 1 . 21
F 10 29 1331 1 . 21
G 11 29 1406 1 . 21
H 12 29 1481 1 . 21
~std_logic_vector{4~downto~0}~1216 13 5 1555 1 . 22
~NATURAL~range~4~downto~0~1215 14 5 1777 1 . 22
Y 15 29 1972 1 . 22
#SPECIFICATION 
#END
V 000030 54 2045 0 m5_b8b1_sb
12
1
12
00000019
1
./src/M5_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927143721 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 429 1222927143718 m5_b8b1e
E M5_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P E _in std_logic_vector[4:0]
P F _in std_logic_vector[4:0]
P G _in std_logic_vector[4:0]
P H _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B8B1E
V 000039 11 598 1222927143718 m5_b8b1e
#VLB_VERSION 58
#INFO
M5_B8B1E
E 1222927143718
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{4~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~4~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{4~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~4~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m5_b8b1e
12
1
12
00000019
1
./src/M5_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927143750 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 390 1222927143734 m5_b8b1e_sb
E M5_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P E _in std_logic_vector[4:0]
P F _in std_logic_vector[4:0]
P G _in std_logic_vector[4:0]
P H _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B8B1E_SB
V 000042 11 656 1222927143734 m5_b8b1e_sb
#VLB_VERSION 58
#INFO
M5_B8B1E_SB
E 1222927143734
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{4~downto~0}~1214 4 5 656 1 . 22
~NATURAL~range~4~downto~0~1213 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
E 10 29 1366 1 . 22
F 11 29 1441 1 . 22
G 12 29 1516 1 . 22
H 13 29 1591 1 . 22
~std_logic_vector{4~downto~0}~1216 14 5 1665 1 . 23
~NATURAL~range~4~downto~0~1215 15 5 1887 1 . 23
Y 16 29 2082 1 . 23
#SPECIFICATION 
#END
V 000031 54 2157 0 m5_b8b1e_sb
12
1
12
00000019
1
./src/M5_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927143768 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 669 1222927143765 m5_b16b1
E M5_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P E _in std_logic_vector[4:0]
P F _in std_logic_vector[4:0]
P G _in std_logic_vector[4:0]
P H _in std_logic_vector[4:0]
P I _in std_logic_vector[4:0]
P J _in std_logic_vector[4:0]
P K _in std_logic_vector[4:0]
P L _in std_logic_vector[4:0]
P M _in std_logic_vector[4:0]
P N _in std_logic_vector[4:0]
P O _in std_logic_vector[4:0]
P P _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B16B1
V 000039 11 766 1222927143765 m5_b16b1
#VLB_VERSION 58
#INFO
M5_B16B1
E 1222927143765
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{4~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~4~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{4~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~4~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m5_b16b1
12
1
12
00000019
1
./src/M5_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927143798 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 605 1222927143795 m5_b16b1_sb
E M5_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P E _in std_logic_vector[4:0]
P F _in std_logic_vector[4:0]
P G _in std_logic_vector[4:0]
P H _in std_logic_vector[4:0]
P I _in std_logic_vector[4:0]
P J _in std_logic_vector[4:0]
P K _in std_logic_vector[4:0]
P L _in std_logic_vector[4:0]
P M _in std_logic_vector[4:0]
P N _in std_logic_vector[4:0]
P O _in std_logic_vector[4:0]
P P _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B16B1_SB
V 000042 11 802 1222927143795 m5_b16b1_sb
#VLB_VERSION 58
#INFO
M5_B16B1_SB
E 1222927143795
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{4~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~4~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{4~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~4~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m5_b16b1_sb
12
1
12
00000019
1
./src/M5_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927143815 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 696 1222927143812 m5_b16b1e
E M5_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P E _in std_logic_vector[4:0]
P F _in std_logic_vector[4:0]
P G _in std_logic_vector[4:0]
P H _in std_logic_vector[4:0]
P I _in std_logic_vector[4:0]
P J _in std_logic_vector[4:0]
P K _in std_logic_vector[4:0]
P L _in std_logic_vector[4:0]
P M _in std_logic_vector[4:0]
P N _in std_logic_vector[4:0]
P O _in std_logic_vector[4:0]
P P _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B16B1E
V 000040 11 790 1222927143812 m5_b16b1e
#VLB_VERSION 58
#INFO
M5_B16B1E
E 1222927143812
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{4~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~4~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{4~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~4~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m5_b16b1e
12
1
12
00000019
1
./src/M5_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927143846 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 632 1222927143843 m5_b16b1e_sb
E M5_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[4:0]
P B _in std_logic_vector[4:0]
P C _in std_logic_vector[4:0]
P D _in std_logic_vector[4:0]
P E _in std_logic_vector[4:0]
P F _in std_logic_vector[4:0]
P G _in std_logic_vector[4:0]
P H _in std_logic_vector[4:0]
P I _in std_logic_vector[4:0]
P J _in std_logic_vector[4:0]
P K _in std_logic_vector[4:0]
P L _in std_logic_vector[4:0]
P M _in std_logic_vector[4:0]
P N _in std_logic_vector[4:0]
P O _in std_logic_vector[4:0]
P P _in std_logic_vector[4:0]
P Y _out std_logic_vector[4:0]
X M5_B16B1E_SB
V 000043 11 825 1222927143843 m5_b16b1e_sb
#VLB_VERSION 58
#INFO
M5_B16B1E_SB
E 1222927143843
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{4~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~4~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{4~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~4~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m5_b16b1e_sb
12
1
12
00000019
1
./src/M5_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927143876 behav
0_______
58
behav
0
16
std
.
.
0
0
0
V 000038 11 376 1222927143873 m5_s1s2
E M5_S1S2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P A4 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P B4 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
P Y4 _in std_logic
X M5_S1S2
V 000038 11 465 1222927143873 m5_s1s2
#VLB_VERSION 58
#INFO
M5_S1S2
E 1222927143873
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
A4 5 29 526 1 . 21
B0 6 29 616 1 . 22
B1 7 29 706 1 . 22
B2 8 29 796 1 . 22
B3 9 29 886 1 . 22
B4 10 29 976 1 . 22
Y0 11 29 1069 1 . 23
Y1 12 29 1162 1 . 23
Y2 13 29 1255 1 . 23
Y3 14 29 1348 1 . 23
Y4 15 29 1441 1 . 23
#SPECIFICATION 
#END
V 000027 54 1531 0 m5_s1s2
12
1
12
00000019
1
./src/M5_S1S2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927143893 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000039 11 403 1222927143890 m5_s1s2e
E M5_S1S2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P A4 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P B4 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
P Y4 _in std_logic
X M5_S1S2E
V 000039 11 488 1222927143890 m5_s1s2e
#VLB_VERSION 58
#INFO
M5_S1S2E
E 1222927143890
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
A4 6 29 635 1 . 21
B0 7 29 725 1 . 22
B1 8 29 815 1 . 22
B2 9 29 905 1 . 22
B3 10 29 995 1 . 22
B4 11 29 1088 1 . 22
Y0 12 29 1181 1 . 23
Y1 13 29 1274 1 . 23
Y2 14 29 1367 1 . 23
Y3 15 29 1460 1 . 23
Y4 16 29 1553 1 . 23
#SPECIFICATION 
#END
V 000028 54 1643 0 m5_s1s2e
12
1
12
00000019
1
./src/M5_S1S2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927143924 behav
0_______
58
behav
0
16
std
.
.
0
0
0
V 000038 11 371 1222927143921 m5_s2s1
E M5_S2S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P A4 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P B4 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
X M5_S2S1
V 000038 11 465 1222927143921 m5_s2s1
#VLB_VERSION 58
#INFO
M5_S2S1
E 1222927143921
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
A4 5 29 526 1 . 21
B0 6 29 616 1 . 22
B1 7 29 706 1 . 22
B2 8 29 796 1 . 22
B3 9 29 886 1 . 22
B4 10 29 976 1 . 22
Y0 11 29 1069 1 . 23
Y1 12 29 1162 1 . 23
Y2 13 29 1255 1 . 23
Y3 14 29 1348 1 . 23
Y4 15 29 1441 1 . 23
#SPECIFICATION 
#END
V 000027 54 1531 0 m5_s2s1
12
1
12
00000019
1
./src/M5_S2S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927143940 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000039 11 398 1222927143937 m5_s2s1e
E M5_S2S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P A4 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P B4 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
X M5_S2S1E
V 000039 11 488 1222927143937 m5_s2s1e
#VLB_VERSION 58
#INFO
M5_S2S1E
E 1222927143937
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
A4 6 29 635 1 . 21
B0 7 29 725 1 . 22
B1 8 29 815 1 . 22
B2 9 29 905 1 . 22
B3 10 29 995 1 . 22
B4 11 29 1088 1 . 22
Y0 12 29 1181 1 . 23
Y1 13 29 1274 1 . 23
Y2 14 29 1367 1 . 23
Y3 15 29 1460 1 . 23
Y4 16 29 1553 1 . 23
#SPECIFICATION 
#END
V 000028 54 1643 0 m5_s2s1e
12
1
12
00000019
1
./src/M5_S2S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927143971 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 173 1222927143968 m6_b1b2
E M6_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B2
V 000038 11 403 1222927143968 m6_b1b2
#VLB_VERSION 58
#INFO
M6_B1B2
E 1222927143968
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{5~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~5~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{5~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~5~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m6_b1b2
12
1
12
00000019
1
./src/M6_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144000 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 200 1222927143984 m6_b1b2e
E M6_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B2E
V 000039 11 425 1222927143984 m6_b1b2e
#VLB_VERSION 58
#INFO
M6_B1B2E
E 1222927143984
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{5~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~5~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{5~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~5~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m6_b1b2e
12
1
12
00000019
1
./src/M6_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927144018 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 260 1222927144015 m6_b1b4
E M6_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B4
V 000038 11 464 1222927144015 m6_b1b4
#VLB_VERSION 58
#INFO
M6_B1B4
E 1222927144015
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{5~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~5~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{5~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~5~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m6_b1b4
12
1
12
00000019
1
./src/M6_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144048 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 264 1222927144045 m6_b1b4_sb
E M6_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B4_SB
V 000041 11 546 1222927144045 m6_b1b4_sb
#VLB_VERSION 58
#INFO
M6_B1B4_SB
E 1222927144045
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{5~downto~0}~126 3 5 713 1 . 21
~NATURAL~range~5~downto~0~125 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
~std_logic_vector{5~downto~0}~128 9 5 1422 1 . 22
~NATURAL~range~5~downto~0~127 10 5 1643 1 . 22
Y 11 29 1838 1 . 22
#SPECIFICATION 
#END
V 000030 54 1910 0 m6_b1b4_sb
12
1
12
00000019
1
./src/M6_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927144065 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 287 1222927144062 m6_b1b4e
E M6_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B4E
V 000039 11 488 1222927144062 m6_b1b4e
#VLB_VERSION 58
#INFO
M6_B1B4E
E 1222927144062
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{5~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~5~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{5~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~5~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m6_b1b4e
12
1
12
00000019
1
./src/M6_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144096 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 291 1222927144093 m6_b1b4e_sb
E M6_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B4E_SB
V 000042 11 569 1222927144093 m6_b1b4e_sb
#VLB_VERSION 58
#INFO
M6_B1B4E_SB
E 1222927144093
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{5~downto~0}~126 4 5 822 1 . 22
~NATURAL~range~5~downto~0~125 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
~std_logic_vector{5~downto~0}~128 10 5 1531 1 . 23
~NATURAL~range~5~downto~0~127 11 5 1753 1 . 23
Y 12 29 1948 1 . 23
#SPECIFICATION 
#END
V 000031 54 2021 0 m6_b1b4e_sb
12
1
12
00000019
1
./src/M6_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927144125 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 409 1222927144109 m6_b1b8
E M6_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P E _out std_logic_vector[5:0]
P F _out std_logic_vector[5:0]
P G _out std_logic_vector[5:0]
P H _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B8
V 000038 11 575 1222927144109 m6_b1b8
#VLB_VERSION 58
#INFO
M6_B1B8
E 1222927144109
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{5~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~5~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{5~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~5~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m6_b1b8
12
1
12
00000019
1
./src/M6_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927144143 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 388 1222927144140 m6_b1b8_sb
E M6_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P E _out std_logic_vector[5:0]
P F _out std_logic_vector[5:0]
P G _out std_logic_vector[5:0]
P H _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B8_SB
V 000041 11 634 1222927144140 m6_b1b8_sb
#VLB_VERSION 58
#INFO
M6_B1B8_SB
E 1222927144140
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{5~downto~0}~1214 3 5 713 1 . 21
~NATURAL~range~5~downto~0~1213 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
E 9 29 1423 1 . 21
F 10 29 1497 1 . 21
G 11 29 1572 1 . 21
H 12 29 1647 1 . 21
~std_logic_vector{5~downto~0}~1216 13 5 1721 1 . 22
~NATURAL~range~5~downto~0~1215 14 5 1943 1 . 22
Y 15 29 2138 1 . 22
#SPECIFICATION 
#END
V 000030 54 2211 0 m6_b1b8_sb
12
1
12
00000019
1
./src/M6_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927144174 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 436 1222927144171 m6_b1b8e
E M6_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P E _out std_logic_vector[5:0]
P F _out std_logic_vector[5:0]
P G _out std_logic_vector[5:0]
P H _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B8E
V 000039 11 598 1222927144171 m6_b1b8e
#VLB_VERSION 58
#INFO
M6_B1B8E
E 1222927144171
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{5~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~5~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{5~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~5~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m6_b1b8e
12
1
12
00000019
1
./src/M6_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927144204 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 415 1222927144201 m6_b1b8e_sb
E M6_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P E _out std_logic_vector[5:0]
P F _out std_logic_vector[5:0]
P G _out std_logic_vector[5:0]
P H _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B8E_SB
V 000042 11 657 1222927144201 m6_b1b8e_sb
#VLB_VERSION 58
#INFO
M6_B1B8E_SB
E 1222927144201
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{5~downto~0}~1214 4 5 822 1 . 22
~NATURAL~range~5~downto~0~1213 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
E 10 29 1532 1 . 22
F 11 29 1607 1 . 22
G 12 29 1682 1 . 22
H 13 29 1757 1 . 22
~std_logic_vector{5~downto~0}~1216 14 5 1831 1 . 23
~NATURAL~range~5~downto~0~1215 15 5 2053 1 . 23
Y 16 29 2248 1 . 23
#SPECIFICATION 
#END
V 000031 54 2323 0 m6_b1b8e_sb
12
1
12
00000019
1
./src/M6_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927144235 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 684 1222927144218 m6_b1b16
E M6_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P E _out std_logic_vector[5:0]
P F _out std_logic_vector[5:0]
P G _out std_logic_vector[5:0]
P H _out std_logic_vector[5:0]
P I _out std_logic_vector[5:0]
P J _out std_logic_vector[5:0]
P K _out std_logic_vector[5:0]
P L _out std_logic_vector[5:0]
P M _out std_logic_vector[5:0]
P N _out std_logic_vector[5:0]
P O _out std_logic_vector[5:0]
P P _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B16
V 000039 11 766 1222927144218 m6_b1b16
#VLB_VERSION 58
#INFO
M6_B1B16
E 1222927144218
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{5~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~5~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{5~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~5~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m6_b1b16
12
1
12
00000019
1
./src/M6_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927144267 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 620 1222927144264 m6_b1b16_sb
E M6_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P E _out std_logic_vector[5:0]
P F _out std_logic_vector[5:0]
P G _out std_logic_vector[5:0]
P H _out std_logic_vector[5:0]
P I _out std_logic_vector[5:0]
P J _out std_logic_vector[5:0]
P K _out std_logic_vector[5:0]
P L _out std_logic_vector[5:0]
P M _out std_logic_vector[5:0]
P N _out std_logic_vector[5:0]
P O _out std_logic_vector[5:0]
P P _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B16_SB
V 000042 11 802 1222927144264 m6_b1b16_sb
#VLB_VERSION 58
#INFO
M6_B1B16_SB
E 1222927144264
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{5~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~5~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{5~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~5~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m6_b1b16_sb
12
1
12
00000019
1
./src/M6_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927144299 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 711 1222927144296 m6_b1b16e
E M6_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P Ei _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P E _out std_logic_vector[5:0]
P F _out std_logic_vector[5:0]
P G _out std_logic_vector[5:0]
P H _out std_logic_vector[5:0]
P I _out std_logic_vector[5:0]
P J _out std_logic_vector[5:0]
P K _out std_logic_vector[5:0]
P L _out std_logic_vector[5:0]
P M _out std_logic_vector[5:0]
P N _out std_logic_vector[5:0]
P O _out std_logic_vector[5:0]
P P _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B16E
V 000040 11 790 1222927144296 m6_b1b16e
#VLB_VERSION 58
#INFO
M6_B1B16E
E 1222927144296
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
Ei 4 29 492 1 . 20
~std_logic_vector{5~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~5~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{5~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~5~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m6_b1b16e
12
1
12
00000019
1
./src/M6_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927144330 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 647 1222927144327 m6_b1b16e_sb
E M6_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P Ei _in std_logic = 'U'
P A _out std_logic_vector[5:0]
P B _out std_logic_vector[5:0]
P C _out std_logic_vector[5:0]
P D _out std_logic_vector[5:0]
P E _out std_logic_vector[5:0]
P F _out std_logic_vector[5:0]
P G _out std_logic_vector[5:0]
P H _out std_logic_vector[5:0]
P I _out std_logic_vector[5:0]
P J _out std_logic_vector[5:0]
P K _out std_logic_vector[5:0]
P L _out std_logic_vector[5:0]
P M _out std_logic_vector[5:0]
P N _out std_logic_vector[5:0]
P O _out std_logic_vector[5:0]
P P _out std_logic_vector[5:0]
P Y _in std_logic_vector[5:0]
X M6_B1B16E_SB
V 000043 11 825 1222927144327 m6_b1b16e_sb
#VLB_VERSION 58
#INFO
M6_B1B16E_SB
E 1222927144327
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
Ei 3 29 550 1 . 21
~std_logic_vector{5~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~5~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{5~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~5~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m6_b1b16e_sb
12
1
12
00000019
1
./src/M6_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144362 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 172 1222927144359 m6_b2b1
E M6_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B2B1
V 000038 11 403 1222927144359 m6_b2b1
#VLB_VERSION 58
#INFO
M6_B2B1
E 1222927144359
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{5~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~5~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{5~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~5~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m6_b2b1
12
1
12
00000019
1
./src/M6_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144393 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 199 1222927144390 m6_b2b1e
E M6_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B2B1E
V 000039 11 425 1222927144390 m6_b2b1e
#VLB_VERSION 58
#INFO
M6_B2B1E
E 1222927144390
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{5~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~5~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{5~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~5~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m6_b2b1e
12
1
12
00000019
1
./src/M6_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927144409 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 257 1222927144406 m6_b4b1
E M6_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B4B1
V 000038 11 464 1222927144406 m6_b4b1
#VLB_VERSION 58
#INFO
M6_B4B1
E 1222927144406
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{5~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~5~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{5~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~5~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m6_b4b1
12
1
12
00000019
1
./src/M6_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144440 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 261 1222927144437 m6_b4b1_sb
E M6_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B4B1_SB
V 000041 11 546 1222927144437 m6_b4b1_sb
#VLB_VERSION 58
#INFO
M6_B4B1_SB
E 1222927144437
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{5~downto~0}~126 3 5 713 1 . 21
~NATURAL~range~5~downto~0~125 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
~std_logic_vector{5~downto~0}~128 9 5 1422 1 . 22
~NATURAL~range~5~downto~0~127 10 5 1643 1 . 22
Y 11 29 1838 1 . 22
#SPECIFICATION 
#END
V 000030 54 1910 0 m6_b4b1_sb
12
1
12
00000019
1
./src/M6_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927144469 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 284 1222927144452 m6_b4b1e
E M6_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B4B1E
V 000039 11 488 1222927144452 m6_b4b1e
#VLB_VERSION 58
#INFO
M6_B4B1E
E 1222927144452
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{5~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~5~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{5~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~5~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m6_b4b1e
12
1
12
00000019
1
./src/M6_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144487 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 288 1222927144484 m6_b4b1e_sb
E M6_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B4B1E_SB
V 000042 11 569 1222927144484 m6_b4b1e_sb
#VLB_VERSION 58
#INFO
M6_B4B1E_SB
E 1222927144484
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{5~downto~0}~126 4 5 822 1 . 22
~NATURAL~range~5~downto~0~125 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
~std_logic_vector{5~downto~0}~128 10 5 1531 1 . 23
~NATURAL~range~5~downto~0~127 11 5 1753 1 . 23
Y 12 29 1948 1 . 23
#SPECIFICATION 
#END
V 000031 54 2021 0 m6_b4b1e_sb
12
1
12
00000019
1
./src/M6_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927144517 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 402 1222927144514 m6_b8b1
E M6_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P E _in std_logic_vector[5:0]
P F _in std_logic_vector[5:0]
P G _in std_logic_vector[5:0]
P H _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B8B1
V 000038 11 575 1222927144514 m6_b8b1
#VLB_VERSION 58
#INFO
M6_B8B1
E 1222927144514
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{5~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~5~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{5~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~5~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m6_b8b1
12
1
12
00000019
1
./src/M6_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927144534 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 381 1222927144531 m6_b8b1_sb
E M6_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P E _in std_logic_vector[5:0]
P F _in std_logic_vector[5:0]
P G _in std_logic_vector[5:0]
P H _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B8B1_SB
V 000041 11 634 1222927144531 m6_b8b1_sb
#VLB_VERSION 58
#INFO
M6_B8B1_SB
E 1222927144531
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{5~downto~0}~1214 3 5 713 1 . 21
~NATURAL~range~5~downto~0~1213 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
E 9 29 1423 1 . 21
F 10 29 1497 1 . 21
G 11 29 1572 1 . 21
H 12 29 1647 1 . 21
~std_logic_vector{5~downto~0}~1216 13 5 1721 1 . 22
~NATURAL~range~5~downto~0~1215 14 5 1943 1 . 22
Y 15 29 2138 1 . 22
#SPECIFICATION 
#END
V 000030 54 2211 0 m6_b8b1_sb
12
1
12
00000019
1
./src/M6_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927144564 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 429 1222927144561 m6_b8b1e
E M6_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P E _in std_logic_vector[5:0]
P F _in std_logic_vector[5:0]
P G _in std_logic_vector[5:0]
P H _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B8B1E
V 000039 11 598 1222927144561 m6_b8b1e
#VLB_VERSION 58
#INFO
M6_B8B1E
E 1222927144561
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{5~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~5~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{5~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~5~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m6_b8b1e
12
1
12
00000019
1
./src/M6_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927144594 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 408 1222927144577 m6_b8b1e_sb
E M6_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P E _in std_logic_vector[5:0]
P F _in std_logic_vector[5:0]
P G _in std_logic_vector[5:0]
P H _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B8B1E_SB
V 000042 11 657 1222927144577 m6_b8b1e_sb
#VLB_VERSION 58
#INFO
M6_B8B1E_SB
E 1222927144577
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{5~downto~0}~1214 4 5 822 1 . 22
~NATURAL~range~5~downto~0~1213 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
E 10 29 1532 1 . 22
F 11 29 1607 1 . 22
G 12 29 1682 1 . 22
H 13 29 1757 1 . 22
~std_logic_vector{5~downto~0}~1216 14 5 1831 1 . 23
~NATURAL~range~5~downto~0~1215 15 5 2053 1 . 23
Y 16 29 2248 1 . 23
#SPECIFICATION 
#END
V 000031 54 2323 0 m6_b8b1e_sb
12
1
12
00000019
1
./src/M6_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927144612 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 669 1222927144609 m6_b16b1
E M6_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P E _in std_logic_vector[5:0]
P F _in std_logic_vector[5:0]
P G _in std_logic_vector[5:0]
P H _in std_logic_vector[5:0]
P I _in std_logic_vector[5:0]
P J _in std_logic_vector[5:0]
P K _in std_logic_vector[5:0]
P L _in std_logic_vector[5:0]
P M _in std_logic_vector[5:0]
P N _in std_logic_vector[5:0]
P O _in std_logic_vector[5:0]
P P _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B16B1
V 000039 11 766 1222927144609 m6_b16b1
#VLB_VERSION 58
#INFO
M6_B16B1
E 1222927144609
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{5~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~5~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{5~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~5~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m6_b16b1
12
1
12
00000019
1
./src/M6_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927144642 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 605 1222927144639 m6_b16b1_sb
E M6_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P E _in std_logic_vector[5:0]
P F _in std_logic_vector[5:0]
P G _in std_logic_vector[5:0]
P H _in std_logic_vector[5:0]
P I _in std_logic_vector[5:0]
P J _in std_logic_vector[5:0]
P K _in std_logic_vector[5:0]
P L _in std_logic_vector[5:0]
P M _in std_logic_vector[5:0]
P N _in std_logic_vector[5:0]
P O _in std_logic_vector[5:0]
P P _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B16B1_SB
V 000042 11 802 1222927144639 m6_b16b1_sb
#VLB_VERSION 58
#INFO
M6_B16B1_SB
E 1222927144639
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{5~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~5~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{5~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~5~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m6_b16b1_sb
12
1
12
00000019
1
./src/M6_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927144659 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 696 1222927144656 m6_b16b1e
E M6_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P E _in std_logic_vector[5:0]
P F _in std_logic_vector[5:0]
P G _in std_logic_vector[5:0]
P H _in std_logic_vector[5:0]
P I _in std_logic_vector[5:0]
P J _in std_logic_vector[5:0]
P K _in std_logic_vector[5:0]
P L _in std_logic_vector[5:0]
P M _in std_logic_vector[5:0]
P N _in std_logic_vector[5:0]
P O _in std_logic_vector[5:0]
P P _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B16B1E
V 000040 11 790 1222927144656 m6_b16b1e
#VLB_VERSION 58
#INFO
M6_B16B1E
E 1222927144656
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{5~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~5~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{5~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~5~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m6_b16b1e
12
1
12
00000019
1
./src/M6_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927144690 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 632 1222927144687 m6_b16b1e_sb
E M6_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[5:0]
P B _in std_logic_vector[5:0]
P C _in std_logic_vector[5:0]
P D _in std_logic_vector[5:0]
P E _in std_logic_vector[5:0]
P F _in std_logic_vector[5:0]
P G _in std_logic_vector[5:0]
P H _in std_logic_vector[5:0]
P I _in std_logic_vector[5:0]
P J _in std_logic_vector[5:0]
P K _in std_logic_vector[5:0]
P L _in std_logic_vector[5:0]
P M _in std_logic_vector[5:0]
P N _in std_logic_vector[5:0]
P O _in std_logic_vector[5:0]
P P _in std_logic_vector[5:0]
P Y _out std_logic_vector[5:0]
X M6_B16B1E_SB
V 000043 11 825 1222927144687 m6_b16b1e_sb
#VLB_VERSION 58
#INFO
M6_B16B1E_SB
E 1222927144687
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{5~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~5~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{5~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~5~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m6_b16b1e_sb
12
1
12
00000019
1
./src/M6_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927144720 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000038 11 435 1222927144717 m6_s1s2
E M6_S1S2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P A4 _out std_logic
P A5 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P B4 _out std_logic
P B5 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
P Y4 _in std_logic
P Y5 _in std_logic
X M6_S1S2
V 000038 11 531 1222927144717 m6_s1s2
#VLB_VERSION 58
#INFO
M6_S1S2
E 1222927144717
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
A4 5 29 526 1 . 21
A5 6 29 616 1 . 21
B0 7 29 706 1 . 22
B1 8 29 796 1 . 22
B2 9 29 886 1 . 22
B3 10 29 976 1 . 22
B4 11 29 1069 1 . 22
B5 12 29 1162 1 . 22
Y0 13 29 1255 1 . 23
Y1 14 29 1348 1 . 23
Y2 15 29 1441 1 . 23
Y3 16 29 1534 1 . 23
Y4 17 29 1627 1 . 23
Y5 18 29 1720 1 . 23
#SPECIFICATION 
#END
V 000027 54 1810 0 m6_s1s2
12
1
12
00000019
1
./src/M6_S1S2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927144737 behav
0_______
58
behav
0
20
std
.
.
0
0
0
V 000039 11 462 1222927144734 m6_s1s2e
E M6_S1S2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P A4 _out std_logic
P A5 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P B4 _out std_logic
P B5 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
P Y4 _in std_logic
P Y5 _in std_logic
X M6_S1S2E
V 000039 11 554 1222927144734 m6_s1s2e
#VLB_VERSION 58
#INFO
M6_S1S2E
E 1222927144734
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
A4 6 29 635 1 . 21
A5 7 29 725 1 . 21
B0 8 29 815 1 . 22
B1 9 29 905 1 . 22
B2 10 29 995 1 . 22
B3 11 29 1088 1 . 22
B4 12 29 1181 1 . 22
B5 13 29 1274 1 . 22
Y0 14 29 1367 1 . 23
Y1 15 29 1460 1 . 23
Y2 16 29 1553 1 . 23
Y3 17 29 1646 1 . 23
Y4 18 29 1739 1 . 23
Y5 19 29 1832 1 . 23
#SPECIFICATION 
#END
V 000028 54 1922 0 m6_s1s2e
12
1
12
00000019
1
./src/M6_S1S2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927144768 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000038 11 429 1222927144765 m6_s2s1
E M6_S2S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P A4 _in std_logic
P A5 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P B4 _in std_logic
P B5 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
P Y5 _out std_logic
X M6_S2S1
V 000038 11 531 1222927144765 m6_s2s1
#VLB_VERSION 58
#INFO
M6_S2S1
E 1222927144765
19
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
A4 5 29 526 1 . 21
A5 6 29 616 1 . 21
B0 7 29 706 1 . 22
B1 8 29 796 1 . 22
B2 9 29 886 1 . 22
B3 10 29 976 1 . 22
B4 11 29 1069 1 . 22
B5 12 29 1162 1 . 22
Y0 13 29 1255 1 . 23
Y1 14 29 1348 1 . 23
Y2 15 29 1441 1 . 23
Y3 16 29 1534 1 . 23
Y4 17 29 1627 1 . 23
Y5 18 29 1720 1 . 23
#SPECIFICATION 
#END
V 000027 54 1810 0 m6_s2s1
12
1
12
00000019
1
./src/M6_S2S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927144784 behav
0_______
58
behav
0
20
std
.
.
0
0
0
V 000039 11 456 1222927144781 m6_s2s1e
E M6_S2S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P A4 _in std_logic
P A5 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P B4 _in std_logic
P B5 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
P Y5 _out std_logic
X M6_S2S1E
V 000039 11 554 1222927144781 m6_s2s1e
#VLB_VERSION 58
#INFO
M6_S2S1E
E 1222927144781
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
A4 6 29 635 1 . 21
A5 7 29 725 1 . 21
B0 8 29 815 1 . 22
B1 9 29 905 1 . 22
B2 10 29 995 1 . 22
B3 11 29 1088 1 . 22
B4 12 29 1181 1 . 22
B5 13 29 1274 1 . 22
Y0 14 29 1367 1 . 23
Y1 15 29 1460 1 . 23
Y2 16 29 1553 1 . 23
Y3 17 29 1646 1 . 23
Y4 18 29 1739 1 . 23
Y5 19 29 1832 1 . 23
#SPECIFICATION 
#END
V 000028 54 1922 0 m6_s2s1e
12
1
12
00000019
1
./src/M6_S2S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927144815 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 173 1222927144812 m7_b1b2
E M7_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B2
V 000038 11 403 1222927144812 m7_b1b2
#VLB_VERSION 58
#INFO
M7_B1B2
E 1222927144812
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{6~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~6~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{6~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~6~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m7_b1b2
12
1
12
00000019
1
./src/M7_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144845 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 200 1222927144842 m7_b1b2e
E M7_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B2E
V 000039 11 425 1222927144842 m7_b1b2e
#VLB_VERSION 58
#INFO
M7_B1B2E
E 1222927144842
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{6~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~6~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{6~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~6~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m7_b1b2e
12
1
12
00000019
1
./src/M7_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927144862 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 260 1222927144859 m7_b1b4
E M7_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B4
V 000038 11 464 1222927144859 m7_b1b4
#VLB_VERSION 58
#INFO
M7_B1B4
E 1222927144859
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{6~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~6~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{6~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~6~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m7_b1b4
12
1
12
00000019
1
./src/M7_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144893 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 264 1222927144890 m7_b1b4_sb
E M7_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B4_SB
V 000041 11 546 1222927144890 m7_b1b4_sb
#VLB_VERSION 58
#INFO
M7_B1B4_SB
E 1222927144890
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{6~downto~0}~126 3 5 713 1 . 21
~NATURAL~range~6~downto~0~125 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
~std_logic_vector{6~downto~0}~128 9 5 1422 1 . 22
~NATURAL~range~6~downto~0~127 10 5 1643 1 . 22
Y 11 29 1838 1 . 22
#SPECIFICATION 
#END
V 000030 54 1910 0 m7_b1b4_sb
12
1
12
00000019
1
./src/M7_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927144909 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 287 1222927144906 m7_b1b4e
E M7_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B4E
V 000039 11 488 1222927144906 m7_b1b4e
#VLB_VERSION 58
#INFO
M7_B1B4E
E 1222927144906
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{6~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~6~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{6~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~6~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m7_b1b4e
12
1
12
00000019
1
./src/M7_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927144940 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 291 1222927144937 m7_b1b4e_sb
E M7_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B4E_SB
V 000042 11 569 1222927144937 m7_b1b4e_sb
#VLB_VERSION 58
#INFO
M7_B1B4E_SB
E 1222927144937
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{6~downto~0}~126 4 5 822 1 . 22
~NATURAL~range~6~downto~0~125 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
~std_logic_vector{6~downto~0}~128 10 5 1531 1 . 23
~NATURAL~range~6~downto~0~127 11 5 1753 1 . 23
Y 12 29 1948 1 . 23
#SPECIFICATION 
#END
V 000031 54 2021 0 m7_b1b4e_sb
12
1
12
00000019
1
./src/M7_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927144970 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 409 1222927144967 m7_b1b8
E M7_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P E _out std_logic_vector[6:0]
P F _out std_logic_vector[6:0]
P G _out std_logic_vector[6:0]
P H _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B8
V 000038 11 575 1222927144967 m7_b1b8
#VLB_VERSION 58
#INFO
M7_B1B8
E 1222927144967
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{6~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~6~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{6~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~6~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m7_b1b8
12
1
12
00000019
1
./src/M7_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145000 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 388 1222927144984 m7_b1b8_sb
E M7_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P E _out std_logic_vector[6:0]
P F _out std_logic_vector[6:0]
P G _out std_logic_vector[6:0]
P H _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B8_SB
V 000041 11 634 1222927144984 m7_b1b8_sb
#VLB_VERSION 58
#INFO
M7_B1B8_SB
E 1222927144984
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{6~downto~0}~1214 3 5 713 1 . 21
~NATURAL~range~6~downto~0~1213 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
E 9 29 1423 1 . 21
F 10 29 1497 1 . 21
G 11 29 1572 1 . 21
H 12 29 1647 1 . 21
~std_logic_vector{6~downto~0}~1216 13 5 1721 1 . 22
~NATURAL~range~6~downto~0~1215 14 5 1943 1 . 22
Y 15 29 2138 1 . 22
#SPECIFICATION 
#END
V 000030 54 2211 0 m7_b1b8_sb
12
1
12
00000019
1
./src/M7_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145018 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 436 1222927145015 m7_b1b8e
E M7_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P E _out std_logic_vector[6:0]
P F _out std_logic_vector[6:0]
P G _out std_logic_vector[6:0]
P H _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B8E
V 000039 11 598 1222927145015 m7_b1b8e
#VLB_VERSION 58
#INFO
M7_B1B8E
E 1222927145015
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{6~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~6~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{6~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~6~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m7_b1b8e
12
1
12
00000019
1
./src/M7_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145049 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 415 1222927145046 m7_b1b8e_sb
E M7_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P E _out std_logic_vector[6:0]
P F _out std_logic_vector[6:0]
P G _out std_logic_vector[6:0]
P H _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B8E_SB
V 000042 11 657 1222927145046 m7_b1b8e_sb
#VLB_VERSION 58
#INFO
M7_B1B8E_SB
E 1222927145046
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{6~downto~0}~1214 4 5 822 1 . 22
~NATURAL~range~6~downto~0~1213 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
E 10 29 1532 1 . 22
F 11 29 1607 1 . 22
G 12 29 1682 1 . 22
H 13 29 1757 1 . 22
~std_logic_vector{6~downto~0}~1216 14 5 1831 1 . 23
~NATURAL~range~6~downto~0~1215 15 5 2053 1 . 23
Y 16 29 2248 1 . 23
#SPECIFICATION 
#END
V 000031 54 2323 0 m7_b1b8e_sb
12
1
12
00000019
1
./src/M7_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145079 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 684 1222927145076 m7_b1b16
E M7_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P E _out std_logic_vector[6:0]
P F _out std_logic_vector[6:0]
P G _out std_logic_vector[6:0]
P H _out std_logic_vector[6:0]
P I _out std_logic_vector[6:0]
P J _out std_logic_vector[6:0]
P K _out std_logic_vector[6:0]
P L _out std_logic_vector[6:0]
P M _out std_logic_vector[6:0]
P N _out std_logic_vector[6:0]
P O _out std_logic_vector[6:0]
P P _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B16
V 000039 11 766 1222927145076 m7_b1b16
#VLB_VERSION 58
#INFO
M7_B1B16
E 1222927145076
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{6~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~6~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{6~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~6~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m7_b1b16
12
1
12
00000019
1
./src/M7_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145112 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 620 1222927145109 m7_b1b16_sb
E M7_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P E _out std_logic_vector[6:0]
P F _out std_logic_vector[6:0]
P G _out std_logic_vector[6:0]
P H _out std_logic_vector[6:0]
P I _out std_logic_vector[6:0]
P J _out std_logic_vector[6:0]
P K _out std_logic_vector[6:0]
P L _out std_logic_vector[6:0]
P M _out std_logic_vector[6:0]
P N _out std_logic_vector[6:0]
P O _out std_logic_vector[6:0]
P P _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B16_SB
V 000042 11 802 1222927145109 m7_b1b16_sb
#VLB_VERSION 58
#INFO
M7_B1B16_SB
E 1222927145109
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{6~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~6~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{6~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~6~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m7_b1b16_sb
12
1
12
00000019
1
./src/M7_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145157 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 711 1222927145140 m7_b1b16e
E M7_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P Ei _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P E _out std_logic_vector[6:0]
P F _out std_logic_vector[6:0]
P G _out std_logic_vector[6:0]
P H _out std_logic_vector[6:0]
P I _out std_logic_vector[6:0]
P J _out std_logic_vector[6:0]
P K _out std_logic_vector[6:0]
P L _out std_logic_vector[6:0]
P M _out std_logic_vector[6:0]
P N _out std_logic_vector[6:0]
P O _out std_logic_vector[6:0]
P P _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B16E
V 000040 11 790 1222927145140 m7_b1b16e
#VLB_VERSION 58
#INFO
M7_B1B16E
E 1222927145140
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
Ei 4 29 492 1 . 20
~std_logic_vector{6~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~6~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{6~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~6~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m7_b1b16e
12
1
12
00000019
1
./src/M7_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145189 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 647 1222927145186 m7_b1b16e_sb
E M7_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P Ei _in std_logic = 'U'
P A _out std_logic_vector[6:0]
P B _out std_logic_vector[6:0]
P C _out std_logic_vector[6:0]
P D _out std_logic_vector[6:0]
P E _out std_logic_vector[6:0]
P F _out std_logic_vector[6:0]
P G _out std_logic_vector[6:0]
P H _out std_logic_vector[6:0]
P I _out std_logic_vector[6:0]
P J _out std_logic_vector[6:0]
P K _out std_logic_vector[6:0]
P L _out std_logic_vector[6:0]
P M _out std_logic_vector[6:0]
P N _out std_logic_vector[6:0]
P O _out std_logic_vector[6:0]
P P _out std_logic_vector[6:0]
P Y _in std_logic_vector[6:0]
X M7_B1B16E_SB
V 000043 11 825 1222927145186 m7_b1b16e_sb
#VLB_VERSION 58
#INFO
M7_B1B16E_SB
E 1222927145186
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
Ei 3 29 550 1 . 21
~std_logic_vector{6~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~6~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{6~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~6~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m7_b1b16e_sb
12
1
12
00000019
1
./src/M7_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927145220 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 172 1222927145217 m7_b2b1
E M7_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B2B1
V 000038 11 403 1222927145217 m7_b2b1
#VLB_VERSION 58
#INFO
M7_B2B1
E 1222927145217
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{6~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~6~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{6~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~6~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m7_b2b1
12
1
12
00000019
1
./src/M7_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927145237 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 199 1222927145234 m7_b2b1e
E M7_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B2B1E
V 000039 11 425 1222927145234 m7_b2b1e
#VLB_VERSION 58
#INFO
M7_B2B1E
E 1222927145234
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{6~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~6~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{6~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~6~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m7_b2b1e
12
1
12
00000019
1
./src/M7_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927145268 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 257 1222927145265 m7_b4b1
E M7_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B4B1
V 000038 11 464 1222927145265 m7_b4b1
#VLB_VERSION 58
#INFO
M7_B4B1
E 1222927145265
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{6~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~6~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{6~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~6~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m7_b4b1
12
1
12
00000019
1
./src/M7_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927145297 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 261 1222927145281 m7_b4b1_sb
E M7_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B4B1_SB
V 000041 11 546 1222927145281 m7_b4b1_sb
#VLB_VERSION 58
#INFO
M7_B4B1_SB
E 1222927145281
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{6~downto~0}~126 3 5 713 1 . 21
~NATURAL~range~6~downto~0~125 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
~std_logic_vector{6~downto~0}~128 9 5 1422 1 . 22
~NATURAL~range~6~downto~0~127 10 5 1643 1 . 22
Y 11 29 1838 1 . 22
#SPECIFICATION 
#END
V 000030 54 1910 0 m7_b4b1_sb
12
1
12
00000019
1
./src/M7_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927145315 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 284 1222927145312 m7_b4b1e
E M7_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B4B1E
V 000039 11 488 1222927145312 m7_b4b1e
#VLB_VERSION 58
#INFO
M7_B4B1E
E 1222927145312
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{6~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~6~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{6~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~6~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m7_b4b1e
12
1
12
00000019
1
./src/M7_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927145345 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 288 1222927145342 m7_b4b1e_sb
E M7_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B4B1E_SB
V 000042 11 569 1222927145342 m7_b4b1e_sb
#VLB_VERSION 58
#INFO
M7_B4B1E_SB
E 1222927145342
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{6~downto~0}~126 4 5 822 1 . 22
~NATURAL~range~6~downto~0~125 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
~std_logic_vector{6~downto~0}~128 10 5 1531 1 . 23
~NATURAL~range~6~downto~0~127 11 5 1753 1 . 23
Y 12 29 1948 1 . 23
#SPECIFICATION 
#END
V 000031 54 2021 0 m7_b4b1e_sb
12
1
12
00000019
1
./src/M7_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145362 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 402 1222927145359 m7_b8b1
E M7_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P E _in std_logic_vector[6:0]
P F _in std_logic_vector[6:0]
P G _in std_logic_vector[6:0]
P H _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B8B1
V 000038 11 575 1222927145359 m7_b8b1
#VLB_VERSION 58
#INFO
M7_B8B1
E 1222927145359
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{6~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~6~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{6~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~6~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m7_b8b1
12
1
12
00000019
1
./src/M7_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145393 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 363 1222927145390 m7_b8b1_sb
E M7_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0]
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P E _in std_logic_vector[6:0]
P F _in std_logic_vector[6:0]
P G _in std_logic_vector[6:0]
P H _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B8B1_SB
V 000041 11 633 1222927145390 m7_b8b1_sb
#VLB_VERSION 58
#INFO
M7_B8B1_SB
E 1222927145390
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{6~downto~0}~1214 3 5 547 1 . 21
~NATURAL~range~6~downto~0~1213 4 5 767 1 . 21
A 5 29 961 1 . 21
B 6 29 1035 1 . 21
C 7 29 1109 1 . 21
D 8 29 1183 1 . 21
E 9 29 1257 1 . 21
F 10 29 1331 1 . 21
G 11 29 1406 1 . 21
H 12 29 1481 1 . 21
~std_logic_vector{6~downto~0}~1216 13 5 1555 1 . 22
~NATURAL~range~6~downto~0~1215 14 5 1777 1 . 22
Y 15 29 1972 1 . 22
#SPECIFICATION 
#END
V 000030 54 2045 0 m7_b8b1_sb
12
1
12
00000019
1
./src/M7_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145422 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 429 1222927145406 m7_b8b1e
E M7_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P E _in std_logic_vector[6:0]
P F _in std_logic_vector[6:0]
P G _in std_logic_vector[6:0]
P H _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B8B1E
V 000039 11 598 1222927145406 m7_b8b1e
#VLB_VERSION 58
#INFO
M7_B8B1E
E 1222927145406
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{6~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~6~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{6~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~6~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m7_b8b1e
12
1
12
00000019
1
./src/M7_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145440 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 408 1222927145437 m7_b8b1e_sb
E M7_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P E _in std_logic_vector[6:0]
P F _in std_logic_vector[6:0]
P G _in std_logic_vector[6:0]
P H _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B8B1E_SB
V 000042 11 657 1222927145437 m7_b8b1e_sb
#VLB_VERSION 58
#INFO
M7_B8B1E_SB
E 1222927145437
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{6~downto~0}~1214 4 5 822 1 . 22
~NATURAL~range~6~downto~0~1213 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
E 10 29 1532 1 . 22
F 11 29 1607 1 . 22
G 12 29 1682 1 . 22
H 13 29 1757 1 . 22
~std_logic_vector{6~downto~0}~1216 14 5 1831 1 . 23
~NATURAL~range~6~downto~0~1215 15 5 2053 1 . 23
Y 16 29 2248 1 . 23
#SPECIFICATION 
#END
V 000031 54 2323 0 m7_b8b1e_sb
12
1
12
00000019
1
./src/M7_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145470 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 669 1222927145467 m7_b16b1
E M7_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P E _in std_logic_vector[6:0]
P F _in std_logic_vector[6:0]
P G _in std_logic_vector[6:0]
P H _in std_logic_vector[6:0]
P I _in std_logic_vector[6:0]
P J _in std_logic_vector[6:0]
P K _in std_logic_vector[6:0]
P L _in std_logic_vector[6:0]
P M _in std_logic_vector[6:0]
P N _in std_logic_vector[6:0]
P O _in std_logic_vector[6:0]
P P _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B16B1
V 000039 11 766 1222927145467 m7_b16b1
#VLB_VERSION 58
#INFO
M7_B16B1
E 1222927145467
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{6~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~6~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{6~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~6~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m7_b16b1
12
1
12
00000019
1
./src/M7_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145487 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 605 1222927145484 m7_b16b1_sb
E M7_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P E _in std_logic_vector[6:0]
P F _in std_logic_vector[6:0]
P G _in std_logic_vector[6:0]
P H _in std_logic_vector[6:0]
P I _in std_logic_vector[6:0]
P J _in std_logic_vector[6:0]
P K _in std_logic_vector[6:0]
P L _in std_logic_vector[6:0]
P M _in std_logic_vector[6:0]
P N _in std_logic_vector[6:0]
P O _in std_logic_vector[6:0]
P P _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B16B1_SB
V 000042 11 802 1222927145484 m7_b16b1_sb
#VLB_VERSION 58
#INFO
M7_B16B1_SB
E 1222927145484
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{6~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~6~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{6~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~6~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m7_b16b1_sb
12
1
12
00000019
1
./src/M7_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145518 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 696 1222927145515 m7_b16b1e
E M7_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P E _in std_logic_vector[6:0]
P F _in std_logic_vector[6:0]
P G _in std_logic_vector[6:0]
P H _in std_logic_vector[6:0]
P I _in std_logic_vector[6:0]
P J _in std_logic_vector[6:0]
P K _in std_logic_vector[6:0]
P L _in std_logic_vector[6:0]
P M _in std_logic_vector[6:0]
P N _in std_logic_vector[6:0]
P O _in std_logic_vector[6:0]
P P _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B16B1E
V 000040 11 790 1222927145515 m7_b16b1e
#VLB_VERSION 58
#INFO
M7_B16B1E
E 1222927145515
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{6~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~6~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{6~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~6~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m7_b16b1e
12
1
12
00000019
1
./src/M7_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145548 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 632 1222927145545 m7_b16b1e_sb
E M7_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[6:0]
P B _in std_logic_vector[6:0]
P C _in std_logic_vector[6:0]
P D _in std_logic_vector[6:0]
P E _in std_logic_vector[6:0]
P F _in std_logic_vector[6:0]
P G _in std_logic_vector[6:0]
P H _in std_logic_vector[6:0]
P I _in std_logic_vector[6:0]
P J _in std_logic_vector[6:0]
P K _in std_logic_vector[6:0]
P L _in std_logic_vector[6:0]
P M _in std_logic_vector[6:0]
P N _in std_logic_vector[6:0]
P O _in std_logic_vector[6:0]
P P _in std_logic_vector[6:0]
P Y _out std_logic_vector[6:0]
X M7_B16B1E_SB
V 000043 11 825 1222927145545 m7_b16b1e_sb
#VLB_VERSION 58
#INFO
M7_B16B1E_SB
E 1222927145545
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{6~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~6~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{6~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~6~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m7_b16b1e_sb
12
1
12
00000019
1
./src/M7_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145565 behav
0_______
58
behav
0
22
std
.
.
0
0
0
V 000038 11 494 1222927145562 m7_s1s2
E M7_S1S2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P A4 _out std_logic
P A5 _out std_logic
P A6 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P B4 _out std_logic
P B5 _out std_logic
P B6 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
P Y4 _in std_logic
P Y5 _in std_logic
P Y6 _in std_logic
X M7_S1S2
V 000038 11 597 1222927145562 m7_s1s2
#VLB_VERSION 58
#INFO
M7_S1S2
E 1222927145562
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
A4 5 29 526 1 . 21
A5 6 29 616 1 . 21
A6 7 29 706 1 . 21
B0 8 29 796 1 . 22
B1 9 29 886 1 . 22
B2 10 29 976 1 . 22
B3 11 29 1069 1 . 22
B4 12 29 1162 1 . 22
B5 13 29 1255 1 . 22
B6 14 29 1348 1 . 22
Y0 15 29 1441 1 . 23
Y1 16 29 1534 1 . 23
Y2 17 29 1627 1 . 23
Y3 18 29 1720 1 . 23
Y4 19 29 1813 1 . 23
Y5 20 29 1906 1 . 23
Y6 21 29 1999 1 . 23
#SPECIFICATION 
#END
V 000027 54 2089 0 m7_s1s2
12
1
12
00000019
1
./src/M7_S1S2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927145596 behav
0_______
58
behav
0
23
std
.
.
0
0
0
V 000039 11 521 1222927145593 m7_s1s2e
E M7_S1S2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P A4 _out std_logic
P A5 _out std_logic
P A6 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P B4 _out std_logic
P B5 _out std_logic
P B6 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
P Y4 _in std_logic
P Y5 _in std_logic
P Y6 _in std_logic
X M7_S1S2E
V 000039 11 620 1222927145593 m7_s1s2e
#VLB_VERSION 58
#INFO
M7_S1S2E
E 1222927145593
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
A4 6 29 635 1 . 21
A5 7 29 725 1 . 21
A6 8 29 815 1 . 21
B0 9 29 905 1 . 22
B1 10 29 995 1 . 22
B2 11 29 1088 1 . 22
B3 12 29 1181 1 . 22
B4 13 29 1274 1 . 22
B5 14 29 1367 1 . 22
B6 15 29 1460 1 . 22
Y0 16 29 1553 1 . 23
Y1 17 29 1646 1 . 23
Y2 18 29 1739 1 . 23
Y3 19 29 1832 1 . 23
Y4 20 29 1925 1 . 23
Y5 21 29 2018 1 . 23
Y6 22 29 2111 1 . 23
#SPECIFICATION 
#END
V 000028 54 2201 0 m7_s1s2e
12
1
12
00000019
1
./src/M7_S1S2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927145626 behav
0_______
58
behav
0
22
std
.
.
0
0
0
V 000038 11 487 1222927145623 m7_s2s1
E M7_S2S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P A4 _in std_logic
P A5 _in std_logic
P A6 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P B4 _in std_logic
P B5 _in std_logic
P B6 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
P Y5 _out std_logic
P Y6 _out std_logic
X M7_S2S1
V 000038 11 597 1222927145623 m7_s2s1
#VLB_VERSION 58
#INFO
M7_S2S1
E 1222927145623
22
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
A4 5 29 526 1 . 21
A5 6 29 616 1 . 21
A6 7 29 706 1 . 21
B0 8 29 796 1 . 22
B1 9 29 886 1 . 22
B2 10 29 976 1 . 22
B3 11 29 1069 1 . 22
B4 12 29 1162 1 . 22
B5 13 29 1255 1 . 22
B6 14 29 1348 1 . 22
Y0 15 29 1441 1 . 23
Y1 16 29 1534 1 . 23
Y2 17 29 1627 1 . 23
Y3 18 29 1720 1 . 23
Y4 19 29 1813 1 . 23
Y5 20 29 1906 1 . 23
Y6 21 29 1999 1 . 23
#SPECIFICATION 
#END
V 000027 54 2089 0 m7_s2s1
12
1
12
00000019
1
./src/M7_S2S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927145643 behav
0_______
58
behav
0
23
std
.
.
0
0
0
V 000039 11 514 1222927145640 m7_s2s1e
E M7_S2S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P A4 _in std_logic
P A5 _in std_logic
P A6 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P B4 _in std_logic
P B5 _in std_logic
P B6 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
P Y5 _out std_logic
P Y6 _out std_logic
X M7_S2S1E
V 000039 11 620 1222927145640 m7_s2s1e
#VLB_VERSION 58
#INFO
M7_S2S1E
E 1222927145640
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
A4 6 29 635 1 . 21
A5 7 29 725 1 . 21
A6 8 29 815 1 . 21
B0 9 29 905 1 . 22
B1 10 29 995 1 . 22
B2 11 29 1088 1 . 22
B3 12 29 1181 1 . 22
B4 13 29 1274 1 . 22
B5 14 29 1367 1 . 22
B6 15 29 1460 1 . 22
Y0 16 29 1553 1 . 23
Y1 17 29 1646 1 . 23
Y2 18 29 1739 1 . 23
Y3 19 29 1832 1 . 23
Y4 20 29 1925 1 . 23
Y5 21 29 2018 1 . 23
Y6 22 29 2111 1 . 23
#SPECIFICATION 
#END
V 000028 54 2201 0 m7_s2s1e
12
1
12
00000019
1
./src/M7_S2S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927145673 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 173 1222927145670 m8_b1b2
E M8_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B2
V 000038 11 403 1222927145670 m8_b1b2
#VLB_VERSION 58
#INFO
M8_B1B2
E 1222927145670
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{7~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~7~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{7~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~7~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m8_b1b2
12
1
12
00000019
1
./src/M8_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927145690 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 200 1222927145687 m8_b1b2e
E M8_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B2E
V 000039 11 425 1222927145687 m8_b1b2e
#VLB_VERSION 58
#INFO
M8_B1B2E
E 1222927145687
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{7~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~7~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{7~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~7~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m8_b1b2e
12
1
12
00000019
1
./src/M8_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927145721 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 260 1222927145718 m8_b1b4
E M8_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B4
V 000038 11 464 1222927145718 m8_b1b4
#VLB_VERSION 58
#INFO
M8_B1B4
E 1222927145718
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{7~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~7~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{7~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~7~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m8_b1b4
12
1
12
00000019
1
./src/M8_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927145737 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 264 1222927145734 m8_b1b4_sb
E M8_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B4_SB
V 000041 11 546 1222927145734 m8_b1b4_sb
#VLB_VERSION 58
#INFO
M8_B1B4_SB
E 1222927145734
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{7~downto~0}~126 3 5 713 1 . 21
~NATURAL~range~7~downto~0~125 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
~std_logic_vector{7~downto~0}~128 9 5 1422 1 . 22
~NATURAL~range~7~downto~0~127 10 5 1643 1 . 22
Y 11 29 1838 1 . 22
#SPECIFICATION 
#END
V 000030 54 1910 0 m8_b1b4_sb
12
1
12
00000019
1
./src/M8_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927145768 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 287 1222927145765 m8_b1b4e
E M8_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B4E
V 000039 11 488 1222927145765 m8_b1b4e
#VLB_VERSION 58
#INFO
M8_B1B4E
E 1222927145765
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{7~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~7~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{7~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~7~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m8_b1b4e
12
0
12
00000019
1
./src/M8_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927145798 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 291 1222927145795 m8_b1b4e_sb
E M8_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B4E_SB
V 000042 11 569 1222927145795 m8_b1b4e_sb
#VLB_VERSION 58
#INFO
M8_B1B4E_SB
E 1222927145795
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{7~downto~0}~126 4 5 822 1 . 22
~NATURAL~range~7~downto~0~125 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
~std_logic_vector{7~downto~0}~128 10 5 1531 1 . 23
~NATURAL~range~7~downto~0~127 11 5 1753 1 . 23
Y 12 29 1948 1 . 23
#SPECIFICATION 
#END
V 000031 54 2021 0 m8_b1b4e_sb
12
1
12
00000019
1
./src/M8_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145815 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 409 1222927145812 m8_b1b8
E M8_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P E _out std_logic_vector[7:0]
P F _out std_logic_vector[7:0]
P G _out std_logic_vector[7:0]
P H _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B8
V 000038 11 575 1222927145812 m8_b1b8
#VLB_VERSION 58
#INFO
M8_B1B8
E 1222927145812
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{7~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~7~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{7~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~7~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m8_b1b8
12
1
12
00000019
1
./src/M8_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145846 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 388 1222927145843 m8_b1b8_sb
E M8_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P E _out std_logic_vector[7:0]
P F _out std_logic_vector[7:0]
P G _out std_logic_vector[7:0]
P H _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B8_SB
V 000041 11 634 1222927145843 m8_b1b8_sb
#VLB_VERSION 58
#INFO
M8_B1B8_SB
E 1222927145843
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{7~downto~0}~1214 3 5 713 1 . 21
~NATURAL~range~7~downto~0~1213 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
E 9 29 1423 1 . 21
F 10 29 1497 1 . 21
G 11 29 1572 1 . 21
H 12 29 1647 1 . 21
~std_logic_vector{7~downto~0}~1216 13 5 1721 1 . 22
~NATURAL~range~7~downto~0~1215 14 5 1943 1 . 22
Y 15 29 2138 1 . 22
#SPECIFICATION 
#END
V 000030 54 2211 0 m8_b1b8_sb
12
1
12
00000019
1
./src/M8_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145877 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 436 1222927145874 m8_b1b8e
E M8_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P E _out std_logic_vector[7:0]
P F _out std_logic_vector[7:0]
P G _out std_logic_vector[7:0]
P H _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B8E
V 000039 11 598 1222927145874 m8_b1b8e
#VLB_VERSION 58
#INFO
M8_B1B8E
E 1222927145874
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{7~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~7~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{7~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~7~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m8_b1b8e
12
1
12
00000019
1
./src/M8_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145908 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 415 1222927145905 m8_b1b8e_sb
E M8_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P E _out std_logic_vector[7:0]
P F _out std_logic_vector[7:0]
P G _out std_logic_vector[7:0]
P H _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B8E_SB
V 000042 11 657 1222927145905 m8_b1b8e_sb
#VLB_VERSION 58
#INFO
M8_B1B8E_SB
E 1222927145905
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{7~downto~0}~1214 4 5 822 1 . 22
~NATURAL~range~7~downto~0~1213 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
E 10 29 1532 1 . 22
F 11 29 1607 1 . 22
G 12 29 1682 1 . 22
H 13 29 1757 1 . 22
~std_logic_vector{7~downto~0}~1216 14 5 1831 1 . 23
~NATURAL~range~7~downto~0~1215 15 5 2053 1 . 23
Y 16 29 2248 1 . 23
#SPECIFICATION 
#END
V 000031 54 2323 0 m8_b1b8e_sb
12
1
12
00000019
1
./src/M8_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927145938 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 684 1222927145921 m8_b1b16
E M8_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P E _out std_logic_vector[7:0]
P F _out std_logic_vector[7:0]
P G _out std_logic_vector[7:0]
P H _out std_logic_vector[7:0]
P I _out std_logic_vector[7:0]
P J _out std_logic_vector[7:0]
P K _out std_logic_vector[7:0]
P L _out std_logic_vector[7:0]
P M _out std_logic_vector[7:0]
P N _out std_logic_vector[7:0]
P O _out std_logic_vector[7:0]
P P _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B16
V 000039 11 766 1222927145921 m8_b1b16
#VLB_VERSION 58
#INFO
M8_B1B16
E 1222927145921
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{7~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~7~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{7~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~7~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m8_b1b16
12
1
12
00000019
1
./src/M8_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927145970 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 620 1222927145967 m8_b1b16_sb
E M8_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P E _out std_logic_vector[7:0]
P F _out std_logic_vector[7:0]
P G _out std_logic_vector[7:0]
P H _out std_logic_vector[7:0]
P I _out std_logic_vector[7:0]
P J _out std_logic_vector[7:0]
P K _out std_logic_vector[7:0]
P L _out std_logic_vector[7:0]
P M _out std_logic_vector[7:0]
P N _out std_logic_vector[7:0]
P O _out std_logic_vector[7:0]
P P _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B16_SB
V 000042 11 802 1222927145967 m8_b1b16_sb
#VLB_VERSION 58
#INFO
M8_B1B16_SB
E 1222927145967
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{7~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~7~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{7~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~7~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m8_b1b16_sb
12
1
12
00000019
1
./src/M8_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927146001 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 711 1222927145998 m8_b1b16e
E M8_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P Ei _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P E _out std_logic_vector[7:0]
P F _out std_logic_vector[7:0]
P G _out std_logic_vector[7:0]
P H _out std_logic_vector[7:0]
P I _out std_logic_vector[7:0]
P J _out std_logic_vector[7:0]
P K _out std_logic_vector[7:0]
P L _out std_logic_vector[7:0]
P M _out std_logic_vector[7:0]
P N _out std_logic_vector[7:0]
P O _out std_logic_vector[7:0]
P P _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B16E
V 000040 11 790 1222927145998 m8_b1b16e
#VLB_VERSION 58
#INFO
M8_B1B16E
E 1222927145998
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
Ei 4 29 492 1 . 20
~std_logic_vector{7~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~7~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{7~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~7~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m8_b1b16e
12
1
12
00000019
1
./src/M8_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146034 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 647 1222927146031 m8_b1b16e_sb
E M8_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P Ei _in std_logic = 'U'
P A _out std_logic_vector[7:0]
P B _out std_logic_vector[7:0]
P C _out std_logic_vector[7:0]
P D _out std_logic_vector[7:0]
P E _out std_logic_vector[7:0]
P F _out std_logic_vector[7:0]
P G _out std_logic_vector[7:0]
P H _out std_logic_vector[7:0]
P I _out std_logic_vector[7:0]
P J _out std_logic_vector[7:0]
P K _out std_logic_vector[7:0]
P L _out std_logic_vector[7:0]
P M _out std_logic_vector[7:0]
P N _out std_logic_vector[7:0]
P O _out std_logic_vector[7:0]
P P _out std_logic_vector[7:0]
P Y _in std_logic_vector[7:0]
X M8_B1B16E_SB
V 000043 11 825 1222927146031 m8_b1b16e_sb
#VLB_VERSION 58
#INFO
M8_B1B16E_SB
E 1222927146031
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
Ei 3 29 550 1 . 21
~std_logic_vector{7~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~7~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{7~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~7~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m8_b1b16e_sb
12
1
12
00000019
1
./src/M8_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927146065 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 172 1222927146062 m8_b2b1
E M8_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B2B1
V 000038 11 403 1222927146062 m8_b2b1
#VLB_VERSION 58
#INFO
M8_B2B1
E 1222927146062
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{7~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~7~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{7~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~7~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m8_b2b1
12
1
12
00000019
1
./src/M8_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927146096 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 199 1222927146093 m8_b2b1e
E M8_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B2B1E
V 000039 11 425 1222927146093 m8_b2b1e
#VLB_VERSION 58
#INFO
M8_B2B1E
E 1222927146093
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{7~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~7~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{7~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~7~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m8_b2b1e
12
1
12
00000019
1
./src/M8_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927146112 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 257 1222927146109 m8_b4b1
E M8_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B4B1
V 000038 11 464 1222927146109 m8_b4b1
#VLB_VERSION 58
#INFO
M8_B4B1
E 1222927146109
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{7~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~7~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{7~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~7~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m8_b4b1
12
1
12
00000019
1
./src/M8_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927146143 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 261 1222927146140 m8_b4b1_sb
E M8_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B4B1_SB
V 000041 11 546 1222927146140 m8_b4b1_sb
#VLB_VERSION 58
#INFO
M8_B4B1_SB
E 1222927146140
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{7~downto~0}~126 3 5 713 1 . 21
~NATURAL~range~7~downto~0~125 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
~std_logic_vector{7~downto~0}~128 9 5 1422 1 . 22
~NATURAL~range~7~downto~0~127 10 5 1643 1 . 22
Y 11 29 1838 1 . 22
#SPECIFICATION 
#END
V 000030 54 1910 0 m8_b4b1_sb
12
1
12
00000019
1
./src/M8_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927146173 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 284 1222927146170 m8_b4b1e
E M8_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B4B1E
V 000039 11 488 1222927146170 m8_b4b1e
#VLB_VERSION 58
#INFO
M8_B4B1E
E 1222927146170
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{7~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~7~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{7~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~7~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m8_b4b1e
12
1
12
00000019
1
./src/M8_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927146190 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 288 1222927146187 m8_b4b1e_sb
E M8_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B4B1E_SB
V 000042 11 569 1222927146187 m8_b4b1e_sb
#VLB_VERSION 58
#INFO
M8_B4B1E_SB
E 1222927146187
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{7~downto~0}~126 4 5 822 1 . 22
~NATURAL~range~7~downto~0~125 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
~std_logic_vector{7~downto~0}~128 10 5 1531 1 . 23
~NATURAL~range~7~downto~0~127 11 5 1753 1 . 23
Y 12 29 1948 1 . 23
#SPECIFICATION 
#END
V 000031 54 2021 0 m8_b4b1e_sb
12
1
12
00000019
1
./src/M8_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927146220 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 402 1222927146217 m8_b8b1
E M8_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P E _in std_logic_vector[7:0]
P F _in std_logic_vector[7:0]
P G _in std_logic_vector[7:0]
P H _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B8B1
V 000038 11 575 1222927146217 m8_b8b1
#VLB_VERSION 58
#INFO
M8_B8B1
E 1222927146217
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{7~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~7~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{7~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~7~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m8_b8b1
12
1
12
00000019
1
./src/M8_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146237 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 381 1222927146234 m8_b8b1_sb
E M8_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P E _in std_logic_vector[7:0]
P F _in std_logic_vector[7:0]
P G _in std_logic_vector[7:0]
P H _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B8B1_SB
V 000041 11 634 1222927146234 m8_b8b1_sb
#VLB_VERSION 58
#INFO
M8_B8B1_SB
E 1222927146234
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{7~downto~0}~1214 3 5 713 1 . 21
~NATURAL~range~7~downto~0~1213 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
E 9 29 1423 1 . 21
F 10 29 1497 1 . 21
G 11 29 1572 1 . 21
H 12 29 1647 1 . 21
~std_logic_vector{7~downto~0}~1216 13 5 1721 1 . 22
~NATURAL~range~7~downto~0~1215 14 5 1943 1 . 22
Y 15 29 2138 1 . 22
#SPECIFICATION 
#END
V 000030 54 2211 0 m8_b8b1_sb
12
1
12
00000019
1
./src/M8_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927146268 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 429 1222927146265 m8_b8b1e
E M8_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P E _in std_logic_vector[7:0]
P F _in std_logic_vector[7:0]
P G _in std_logic_vector[7:0]
P H _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B8B1E
V 000039 11 598 1222927146265 m8_b8b1e
#VLB_VERSION 58
#INFO
M8_B8B1E
E 1222927146265
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{7~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~7~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{7~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~7~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m8_b8b1e
12
1
12
00000019
1
./src/M8_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146298 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 408 1222927146295 m8_b8b1e_sb
E M8_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P E _in std_logic_vector[7:0]
P F _in std_logic_vector[7:0]
P G _in std_logic_vector[7:0]
P H _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B8B1E_SB
V 000042 11 657 1222927146295 m8_b8b1e_sb
#VLB_VERSION 58
#INFO
M8_B8B1E_SB
E 1222927146295
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{7~downto~0}~1214 4 5 822 1 . 22
~NATURAL~range~7~downto~0~1213 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
E 10 29 1532 1 . 22
F 11 29 1607 1 . 22
G 12 29 1682 1 . 22
H 13 29 1757 1 . 22
~std_logic_vector{7~downto~0}~1216 14 5 1831 1 . 23
~NATURAL~range~7~downto~0~1215 15 5 2053 1 . 23
Y 16 29 2248 1 . 23
#SPECIFICATION 
#END
V 000031 54 2323 0 m8_b8b1e_sb
12
1
12
00000019
1
./src/M8_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927146315 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 669 1222927146312 m8_b16b1
E M8_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P E _in std_logic_vector[7:0]
P F _in std_logic_vector[7:0]
P G _in std_logic_vector[7:0]
P H _in std_logic_vector[7:0]
P I _in std_logic_vector[7:0]
P J _in std_logic_vector[7:0]
P K _in std_logic_vector[7:0]
P L _in std_logic_vector[7:0]
P M _in std_logic_vector[7:0]
P N _in std_logic_vector[7:0]
P O _in std_logic_vector[7:0]
P P _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B16B1
V 000039 11 766 1222927146312 m8_b16b1
#VLB_VERSION 58
#INFO
M8_B16B1
E 1222927146312
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{7~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~7~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{7~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~7~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m8_b16b1
12
1
12
00000019
1
./src/M8_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146346 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 605 1222927146343 m8_b16b1_sb
E M8_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P E _in std_logic_vector[7:0]
P F _in std_logic_vector[7:0]
P G _in std_logic_vector[7:0]
P H _in std_logic_vector[7:0]
P I _in std_logic_vector[7:0]
P J _in std_logic_vector[7:0]
P K _in std_logic_vector[7:0]
P L _in std_logic_vector[7:0]
P M _in std_logic_vector[7:0]
P N _in std_logic_vector[7:0]
P O _in std_logic_vector[7:0]
P P _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B16B1_SB
V 000042 11 802 1222927146343 m8_b16b1_sb
#VLB_VERSION 58
#INFO
M8_B16B1_SB
E 1222927146343
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{7~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~7~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{7~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~7~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m8_b16b1_sb
12
1
12
00000019
1
./src/M8_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927146375 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 696 1222927146359 m8_b16b1e
E M8_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P E _in std_logic_vector[7:0]
P F _in std_logic_vector[7:0]
P G _in std_logic_vector[7:0]
P H _in std_logic_vector[7:0]
P I _in std_logic_vector[7:0]
P J _in std_logic_vector[7:0]
P K _in std_logic_vector[7:0]
P L _in std_logic_vector[7:0]
P M _in std_logic_vector[7:0]
P N _in std_logic_vector[7:0]
P O _in std_logic_vector[7:0]
P P _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B16B1E
V 000040 11 790 1222927146359 m8_b16b1e
#VLB_VERSION 58
#INFO
M8_B16B1E
E 1222927146359
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{7~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~7~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{7~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~7~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m8_b16b1e
12
1
12
00000019
1
./src/M8_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146393 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 632 1222927146390 m8_b16b1e_sb
E M8_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[7:0]
P B _in std_logic_vector[7:0]
P C _in std_logic_vector[7:0]
P D _in std_logic_vector[7:0]
P E _in std_logic_vector[7:0]
P F _in std_logic_vector[7:0]
P G _in std_logic_vector[7:0]
P H _in std_logic_vector[7:0]
P I _in std_logic_vector[7:0]
P J _in std_logic_vector[7:0]
P K _in std_logic_vector[7:0]
P L _in std_logic_vector[7:0]
P M _in std_logic_vector[7:0]
P N _in std_logic_vector[7:0]
P O _in std_logic_vector[7:0]
P P _in std_logic_vector[7:0]
P Y _out std_logic_vector[7:0]
X M8_B16B1E_SB
V 000043 11 825 1222927146390 m8_b16b1e_sb
#VLB_VERSION 58
#INFO
M8_B16B1E_SB
E 1222927146390
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{7~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~7~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{7~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~7~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m8_b16b1e_sb
12
1
12
00000019
1
./src/M8_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146423 behav
0_______
58
behav
0
25
std
.
.
0
0
0
V 000038 11 553 1222927146420 m8_s1s2
E M8_S1S2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P A4 _out std_logic
P A5 _out std_logic
P A6 _out std_logic
P A7 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P B4 _out std_logic
P B5 _out std_logic
P B6 _out std_logic
P B7 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
P Y4 _in std_logic
P Y5 _in std_logic
P Y6 _in std_logic
P Y7 _in std_logic
X M8_S1S2
V 000038 11 663 1222927146420 m8_s1s2
#VLB_VERSION 58
#INFO
M8_S1S2
E 1222927146420
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
A4 5 29 526 1 . 21
A5 6 29 616 1 . 21
A6 7 29 706 1 . 21
A7 8 29 796 1 . 21
B0 9 29 886 1 . 22
B1 10 29 976 1 . 22
B2 11 29 1069 1 . 22
B3 12 29 1162 1 . 22
B4 13 29 1255 1 . 22
B5 14 29 1348 1 . 22
B6 15 29 1441 1 . 22
B7 16 29 1534 1 . 22
Y0 17 29 1627 1 . 23
Y1 18 29 1720 1 . 23
Y2 19 29 1813 1 . 23
Y3 20 29 1906 1 . 23
Y4 21 29 1999 1 . 23
Y5 22 29 2092 1 . 23
Y6 23 29 2185 1 . 23
Y7 24 29 2278 1 . 23
#SPECIFICATION 
#END
V 000027 54 2368 0 m8_s1s2
12
1
12
00000019
1
./src/M8_S1S2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927146440 behav
0_______
58
behav
0
26
std
.
.
0
0
0
V 000039 11 580 1222927146437 m8_s1s2e
E M8_S1S2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _out std_logic
P A1 _out std_logic
P A2 _out std_logic
P A3 _out std_logic
P A4 _out std_logic
P A5 _out std_logic
P A6 _out std_logic
P A7 _out std_logic
P B0 _out std_logic
P B1 _out std_logic
P B2 _out std_logic
P B3 _out std_logic
P B4 _out std_logic
P B5 _out std_logic
P B6 _out std_logic
P B7 _out std_logic
P Y0 _in std_logic
P Y1 _in std_logic
P Y2 _in std_logic
P Y3 _in std_logic
P Y4 _in std_logic
P Y5 _in std_logic
P Y6 _in std_logic
P Y7 _in std_logic
X M8_S1S2E
V 000039 11 686 1222927146437 m8_s1s2e
#VLB_VERSION 58
#INFO
M8_S1S2E
E 1222927146437
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
A4 6 29 635 1 . 21
A5 7 29 725 1 . 21
A6 8 29 815 1 . 21
A7 9 29 905 1 . 21
B0 10 29 995 1 . 22
B1 11 29 1088 1 . 22
B2 12 29 1181 1 . 22
B3 13 29 1274 1 . 22
B4 14 29 1367 1 . 22
B5 15 29 1460 1 . 22
B6 16 29 1553 1 . 22
B7 17 29 1646 1 . 22
Y0 18 29 1739 1 . 23
Y1 19 29 1832 1 . 23
Y2 20 29 1925 1 . 23
Y3 21 29 2018 1 . 23
Y4 22 29 2111 1 . 23
Y5 23 29 2204 1 . 23
Y6 24 29 2297 1 . 23
Y7 25 29 2390 1 . 23
#SPECIFICATION 
#END
V 000028 54 2480 0 m8_s1s2e
12
1
12
00000019
1
./src/M8_S1S2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927146471 behav
0_______
58
behav
0
25
std
.
.
0
0
0
V 000038 11 545 1222927146468 m8_s2s1
E M8_S2S1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P A4 _in std_logic
P A5 _in std_logic
P A6 _in std_logic
P A7 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P B4 _in std_logic
P B5 _in std_logic
P B6 _in std_logic
P B7 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
P Y5 _out std_logic
P Y6 _out std_logic
P Y7 _out std_logic
X M8_S2S1
V 000038 11 663 1222927146468 m8_s2s1
#VLB_VERSION 58
#INFO
M8_S2S1
E 1222927146468
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
A0 1 29 166 1 . 21
A1 2 29 256 1 . 21
A2 3 29 346 1 . 21
A3 4 29 436 1 . 21
A4 5 29 526 1 . 21
A5 6 29 616 1 . 21
A6 7 29 706 1 . 21
A7 8 29 796 1 . 21
B0 9 29 886 1 . 22
B1 10 29 976 1 . 22
B2 11 29 1069 1 . 22
B3 12 29 1162 1 . 22
B4 13 29 1255 1 . 22
B5 14 29 1348 1 . 22
B6 15 29 1441 1 . 22
B7 16 29 1534 1 . 22
Y0 17 29 1627 1 . 23
Y1 18 29 1720 1 . 23
Y2 19 29 1813 1 . 23
Y3 20 29 1906 1 . 23
Y4 21 29 1999 1 . 23
Y5 22 29 2092 1 . 23
Y6 23 29 2185 1 . 23
Y7 24 29 2278 1 . 23
#SPECIFICATION 
#END
V 000027 54 2368 0 m8_s2s1
12
1
12
00000019
1
./src/M8_S2S1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927146501 behav
0_______
58
behav
0
26
std
.
.
0
0
0
V 000039 11 572 1222927146498 m8_s2s1e
E M8_S2S1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A0 _in std_logic
P A1 _in std_logic
P A2 _in std_logic
P A3 _in std_logic
P A4 _in std_logic
P A5 _in std_logic
P A6 _in std_logic
P A7 _in std_logic
P B0 _in std_logic
P B1 _in std_logic
P B2 _in std_logic
P B3 _in std_logic
P B4 _in std_logic
P B5 _in std_logic
P B6 _in std_logic
P B7 _in std_logic
P Y0 _out std_logic
P Y1 _out std_logic
P Y2 _out std_logic
P Y3 _out std_logic
P Y4 _out std_logic
P Y5 _out std_logic
P Y6 _out std_logic
P Y7 _out std_logic
X M8_S2S1E
V 000039 11 686 1222927146498 m8_s2s1e
#VLB_VERSION 58
#INFO
M8_S2S1E
E 1222927146498
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
A0 2 29 275 1 . 21
A1 3 29 365 1 . 21
A2 4 29 455 1 . 21
A3 5 29 545 1 . 21
A4 6 29 635 1 . 21
A5 7 29 725 1 . 21
A6 8 29 815 1 . 21
A7 9 29 905 1 . 21
B0 10 29 995 1 . 22
B1 11 29 1088 1 . 22
B2 12 29 1181 1 . 22
B3 13 29 1274 1 . 22
B4 14 29 1367 1 . 22
B5 15 29 1460 1 . 22
B6 16 29 1553 1 . 22
B7 17 29 1646 1 . 22
Y0 18 29 1739 1 . 23
Y1 19 29 1832 1 . 23
Y2 20 29 1925 1 . 23
Y3 21 29 2018 1 . 23
Y4 22 29 2111 1 . 23
Y5 23 29 2204 1 . 23
Y6 24 29 2297 1 . 23
Y7 25 29 2390 1 . 23
#SPECIFICATION 
#END
V 000028 54 2480 0 m8_s2s1e
12
1
12
00000019
1
./src/M8_S2S1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927146518 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 173 1222927146515 m9_b1b2
E M9_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B2
V 000038 11 403 1222927146515 m9_b1b2
#VLB_VERSION 58
#INFO
M9_B1B2
E 1222927146515
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{8~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~8~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{8~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~8~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m9_b1b2
12
1
12
00000019
1
./src/M9_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927146548 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 200 1222927146545 m9_b1b2e
E M9_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B2E
V 000039 11 425 1222927146545 m9_b1b2e
#VLB_VERSION 58
#INFO
M9_B1B2E
E 1222927146545
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{8~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~8~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{8~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~8~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m9_b1b2e
12
1
12
00000019
1
./src/M9_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927146565 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 260 1222927146562 m9_b1b4
E M9_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B4
V 000038 11 464 1222927146562 m9_b1b4
#VLB_VERSION 58
#INFO
M9_B1B4
E 1222927146562
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{8~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~8~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{8~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~8~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m9_b1b4
12
1
12
00000019
1
./src/M9_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927146596 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 264 1222927146593 m9_b1b4_sb
E M9_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B4_SB
V 000041 11 546 1222927146593 m9_b1b4_sb
#VLB_VERSION 58
#INFO
M9_B1B4_SB
E 1222927146593
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{8~downto~0}~126 3 5 713 1 . 21
~NATURAL~range~8~downto~0~125 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
~std_logic_vector{8~downto~0}~128 9 5 1422 1 . 22
~NATURAL~range~8~downto~0~127 10 5 1643 1 . 22
Y 11 29 1838 1 . 22
#SPECIFICATION 
#END
V 000030 54 1910 0 m9_b1b4_sb
12
1
12
00000019
1
./src/M9_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927146626 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 287 1222927146623 m9_b1b4e
E M9_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B4E
V 000039 11 488 1222927146623 m9_b1b4e
#VLB_VERSION 58
#INFO
M9_B1B4E
E 1222927146623
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{8~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~8~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{8~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~8~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m9_b1b4e
12
1
12
00000019
1
./src/M9_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927146643 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 291 1222927146640 m9_b1b4e_sb
E M9_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B4E_SB
V 000042 11 569 1222927146640 m9_b1b4e_sb
#VLB_VERSION 58
#INFO
M9_B1B4E_SB
E 1222927146640
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{8~downto~0}~126 4 5 822 1 . 22
~NATURAL~range~8~downto~0~125 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
~std_logic_vector{8~downto~0}~128 10 5 1531 1 . 23
~NATURAL~range~8~downto~0~127 11 5 1753 1 . 23
Y 12 29 1948 1 . 23
#SPECIFICATION 
#END
V 000031 54 2021 0 m9_b1b4e_sb
12
1
12
00000019
1
./src/M9_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927146674 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 409 1222927146671 m9_b1b8
E M9_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P E _out std_logic_vector[8:0]
P F _out std_logic_vector[8:0]
P G _out std_logic_vector[8:0]
P H _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B8
V 000038 11 575 1222927146671 m9_b1b8
#VLB_VERSION 58
#INFO
M9_B1B8
E 1222927146671
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{8~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~8~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{8~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~8~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m9_b1b8
12
1
12
00000019
1
./src/M9_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146704 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 388 1222927146701 m9_b1b8_sb
E M9_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P E _out std_logic_vector[8:0]
P F _out std_logic_vector[8:0]
P G _out std_logic_vector[8:0]
P H _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B8_SB
V 000041 11 634 1222927146701 m9_b1b8_sb
#VLB_VERSION 58
#INFO
M9_B1B8_SB
E 1222927146701
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{8~downto~0}~1214 3 5 713 1 . 21
~NATURAL~range~8~downto~0~1213 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
E 9 29 1423 1 . 21
F 10 29 1497 1 . 21
G 11 29 1572 1 . 21
H 12 29 1647 1 . 21
~std_logic_vector{8~downto~0}~1216 13 5 1721 1 . 22
~NATURAL~range~8~downto~0~1215 14 5 1943 1 . 22
Y 15 29 2138 1 . 22
#SPECIFICATION 
#END
V 000030 54 2211 0 m9_b1b8_sb
12
1
12
00000019
1
./src/M9_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927146735 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 436 1222927146718 m9_b1b8e
E M9_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P E _out std_logic_vector[8:0]
P F _out std_logic_vector[8:0]
P G _out std_logic_vector[8:0]
P H _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B8E
V 000039 11 598 1222927146718 m9_b1b8e
#VLB_VERSION 58
#INFO
M9_B1B8E
E 1222927146718
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{8~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~8~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{8~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~8~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m9_b1b8e
12
1
12
00000019
1
./src/M9_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146752 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 415 1222927146749 m9_b1b8e_sb
E M9_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P E _out std_logic_vector[8:0]
P F _out std_logic_vector[8:0]
P G _out std_logic_vector[8:0]
P H _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B8E_SB
V 000042 11 657 1222927146749 m9_b1b8e_sb
#VLB_VERSION 58
#INFO
M9_B1B8E_SB
E 1222927146749
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{8~downto~0}~1214 4 5 822 1 . 22
~NATURAL~range~8~downto~0~1213 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
E 10 29 1532 1 . 22
F 11 29 1607 1 . 22
G 12 29 1682 1 . 22
H 13 29 1757 1 . 22
~std_logic_vector{8~downto~0}~1216 14 5 1831 1 . 23
~NATURAL~range~8~downto~0~1215 15 5 2053 1 . 23
Y 16 29 2248 1 . 23
#SPECIFICATION 
#END
V 000031 54 2323 0 m9_b1b8e_sb
12
1
12
00000019
1
./src/M9_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927146784 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 684 1222927146781 m9_b1b16
E M9_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P E _out std_logic_vector[8:0]
P F _out std_logic_vector[8:0]
P G _out std_logic_vector[8:0]
P H _out std_logic_vector[8:0]
P I _out std_logic_vector[8:0]
P J _out std_logic_vector[8:0]
P K _out std_logic_vector[8:0]
P L _out std_logic_vector[8:0]
P M _out std_logic_vector[8:0]
P N _out std_logic_vector[8:0]
P O _out std_logic_vector[8:0]
P P _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B16
V 000039 11 766 1222927146781 m9_b1b16
#VLB_VERSION 58
#INFO
M9_B1B16
E 1222927146781
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{8~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~8~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{8~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~8~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m9_b1b16
12
1
12
00000019
1
./src/M9_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146828 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 620 1222927146812 m9_b1b16_sb
E M9_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P E _out std_logic_vector[8:0]
P F _out std_logic_vector[8:0]
P G _out std_logic_vector[8:0]
P H _out std_logic_vector[8:0]
P I _out std_logic_vector[8:0]
P J _out std_logic_vector[8:0]
P K _out std_logic_vector[8:0]
P L _out std_logic_vector[8:0]
P M _out std_logic_vector[8:0]
P N _out std_logic_vector[8:0]
P O _out std_logic_vector[8:0]
P P _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B16_SB
V 000042 11 802 1222927146812 m9_b1b16_sb
#VLB_VERSION 58
#INFO
M9_B1B16_SB
E 1222927146812
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{8~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~8~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{8~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~8~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m9_b1b16_sb
12
1
12
00000019
1
./src/M9_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927146860 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 711 1222927146843 m9_b1b16e
E M9_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P Ei _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P E _out std_logic_vector[8:0]
P F _out std_logic_vector[8:0]
P G _out std_logic_vector[8:0]
P H _out std_logic_vector[8:0]
P I _out std_logic_vector[8:0]
P J _out std_logic_vector[8:0]
P K _out std_logic_vector[8:0]
P L _out std_logic_vector[8:0]
P M _out std_logic_vector[8:0]
P N _out std_logic_vector[8:0]
P O _out std_logic_vector[8:0]
P P _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B16E
V 000040 11 790 1222927146843 m9_b1b16e
#VLB_VERSION 58
#INFO
M9_B1B16E
E 1222927146843
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
Ei 4 29 492 1 . 20
~std_logic_vector{8~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~8~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{8~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~8~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m9_b1b16e
12
1
12
00000019
1
./src/M9_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927146892 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 647 1222927146889 m9_b1b16e_sb
E M9_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P Ei _in std_logic = 'U'
P A _out std_logic_vector[8:0]
P B _out std_logic_vector[8:0]
P C _out std_logic_vector[8:0]
P D _out std_logic_vector[8:0]
P E _out std_logic_vector[8:0]
P F _out std_logic_vector[8:0]
P G _out std_logic_vector[8:0]
P H _out std_logic_vector[8:0]
P I _out std_logic_vector[8:0]
P J _out std_logic_vector[8:0]
P K _out std_logic_vector[8:0]
P L _out std_logic_vector[8:0]
P M _out std_logic_vector[8:0]
P N _out std_logic_vector[8:0]
P O _out std_logic_vector[8:0]
P P _out std_logic_vector[8:0]
P Y _in std_logic_vector[8:0]
X M9_B1B16E_SB
V 000043 11 825 1222927146889 m9_b1b16e_sb
#VLB_VERSION 58
#INFO
M9_B1B16E_SB
E 1222927146889
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
Ei 3 29 550 1 . 21
~std_logic_vector{8~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~8~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{8~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~8~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m9_b1b16e_sb
12
1
12
00000019
1
./src/M9_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927146924 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 172 1222927146921 m9_b2b1
E M9_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B2B1
V 000038 11 403 1222927146921 m9_b2b1
#VLB_VERSION 58
#INFO
M9_B2B1
E 1222927146921
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
~std_logic_vector{8~downto~0}~122 1 5 165 1 . 21
~NATURAL~range~8~downto~0~121 2 5 385 1 . 21
A 3 29 579 1 . 21
B 4 29 653 1 . 21
~std_logic_vector{8~downto~0}~124 5 5 726 1 . 22
~NATURAL~range~8~downto~0~123 6 5 946 1 . 22
Y 7 29 1140 1 . 22
#SPECIFICATION 
#END
V 000027 54 1211 0 m9_b2b1
12
1
12
00000019
1
./src/M9_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927146954 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 199 1222927146951 m9_b2b1e
E M9_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B2B1E
V 000039 11 425 1222927146951 m9_b2b1e
#VLB_VERSION 58
#INFO
M9_B2B1E
E 1222927146951
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
EI 1 29 167 1 . 20
~std_logic_vector{8~downto~0}~122 2 5 274 1 . 21
~NATURAL~range~8~downto~0~121 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
~std_logic_vector{8~downto~0}~124 6 5 835 1 . 22
~NATURAL~range~8~downto~0~123 7 5 1055 1 . 22
Y 8 29 1249 1 . 22
#SPECIFICATION 
#END
V 000028 54 1320 0 m9_b2b1e
12
1
12
00000019
1
./src/M9_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927146971 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 257 1222927146968 m9_b4b1
E M9_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B4B1
V 000038 11 464 1222927146968 m9_b4b1
#VLB_VERSION 58
#INFO
M9_B4B1
E 1222927146968
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
~std_logic_vector{8~downto~0}~126 2 5 273 1 . 21
~NATURAL~range~8~downto~0~125 3 5 493 1 . 21
A 4 29 687 1 . 21
B 5 29 761 1 . 21
C 6 29 835 1 . 21
D 7 29 909 1 . 21
~std_logic_vector{8~downto~0}~128 8 5 982 1 . 22
~NATURAL~range~8~downto~0~127 9 5 1202 1 . 22
Y 10 29 1396 1 . 22
#SPECIFICATION 
#END
V 000027 54 1468 0 m9_b4b1
12
1
12
00000019
1
./src/M9_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147001 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000041 11 261 1222927146998 m9_b4b1_sb
E M9_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B4B1_SB
V 000041 11 546 1222927146998 m9_b4b1_sb
#VLB_VERSION 58
#INFO
M9_B4B1_SB
E 1222927146998
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~1~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{8~downto~0}~126 3 5 713 1 . 21
~NATURAL~range~8~downto~0~125 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
~std_logic_vector{8~downto~0}~128 9 5 1422 1 . 22
~NATURAL~range~8~downto~0~127 10 5 1643 1 . 22
Y 11 29 1838 1 . 22
#SPECIFICATION 
#END
V 000030 54 1910 0 m9_b4b1_sb
12
1
12
00000019
1
./src/M9_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927147018 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 284 1222927147015 m9_b4b1e
E M9_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B4B1E
V 000039 11 488 1222927147015 m9_b4b1e
#VLB_VERSION 58
#INFO
M9_B4B1E
E 1222927147015
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
EI 2 29 275 1 . 20
~std_logic_vector{8~downto~0}~126 3 5 382 1 . 21
~NATURAL~range~8~downto~0~125 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
~std_logic_vector{8~downto~0}~128 9 5 1091 1 . 22
~NATURAL~range~8~downto~0~127 10 5 1312 1 . 22
Y 11 29 1507 1 . 22
#SPECIFICATION 
#END
V 000028 54 1579 0 m9_b4b1e
12
1
12
00000019
1
./src/M9_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147049 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000042 11 270 1222927147046 m9_b4b1e_sb
E M9_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B4B1E_SB
V 000042 11 568 1222927147046 m9_b4b1e_sb
#VLB_VERSION 58
#INFO
M9_B4B1E_SB
E 1222927147046
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 549 1 . 21
~std_logic_vector{8~downto~0}~126 4 5 656 1 . 22
~NATURAL~range~8~downto~0~125 5 5 876 1 . 22
A 6 29 1070 1 . 22
B 7 29 1144 1 . 22
C 8 29 1218 1 . 22
D 9 29 1292 1 . 22
~std_logic_vector{8~downto~0}~128 10 5 1365 1 . 23
~NATURAL~range~8~downto~0~127 11 5 1587 1 . 23
Y 12 29 1782 1 . 23
#SPECIFICATION 
#END
V 000031 54 1855 0 m9_b4b1e_sb
12
1
12
00000019
1
./src/M9_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147079 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 402 1222927147076 m9_b8b1
E M9_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P E _in std_logic_vector[8:0]
P F _in std_logic_vector[8:0]
P G _in std_logic_vector[8:0]
P H _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B8B1
V 000038 11 575 1222927147076 m9_b8b1
#VLB_VERSION 58
#INFO
M9_B8B1
E 1222927147076
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 58 1 . 20
S1 1 29 166 1 . 20
S2 2 29 274 1 . 20
~std_logic_vector{8~downto~0}~1214 3 5 381 1 . 21
~NATURAL~range~8~downto~0~1213 4 5 601 1 . 21
A 5 29 795 1 . 21
B 6 29 869 1 . 21
C 7 29 943 1 . 21
D 8 29 1017 1 . 21
E 9 29 1091 1 . 21
F 10 29 1165 1 . 21
G 11 29 1240 1 . 21
H 12 29 1315 1 . 21
~std_logic_vector{8~downto~0}~1216 13 5 1391 1 . 22
~NATURAL~range~8~downto~0~1215 14 5 1613 1 . 22
Y 15 29 1808 1 . 22
#SPECIFICATION 
#END
V 000027 54 1883 0 m9_b8b1
12
1
12
00000019
1
./src/M9_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147096 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000041 11 381 1222927147093 m9_b8b1_sb
E M9_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P E _in std_logic_vector[8:0]
P F _in std_logic_vector[8:0]
P G _in std_logic_vector[8:0]
P H _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B8B1_SB
V 000041 11 634 1222927147093 m9_b8b1_sb
#VLB_VERSION 58
#INFO
M9_B8B1_SB
E 1222927147093
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 60 1 . 20
~NATURAL~range~2~downto~0~12 1 5 280 1 . 20
S 2 29 474 1 . 20
~std_logic_vector{8~downto~0}~1214 3 5 713 1 . 21
~NATURAL~range~8~downto~0~1213 4 5 933 1 . 21
A 5 29 1127 1 . 21
B 6 29 1201 1 . 21
C 7 29 1275 1 . 21
D 8 29 1349 1 . 21
E 9 29 1423 1 . 21
F 10 29 1497 1 . 21
G 11 29 1572 1 . 21
H 12 29 1647 1 . 21
~std_logic_vector{8~downto~0}~1216 13 5 1721 1 . 22
~NATURAL~range~8~downto~0~1215 14 5 1943 1 . 22
Y 15 29 2138 1 . 22
#SPECIFICATION 
#END
V 000030 54 2211 0 m9_b8b1_sb
12
1
12
00000019
1
./src/M9_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147126 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 429 1222927147123 m9_b8b1e
E M9_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P E _in std_logic_vector[8:0]
P F _in std_logic_vector[8:0]
P G _in std_logic_vector[8:0]
P H _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B8B1E
V 000039 11 598 1222927147123 m9_b8b1e
#VLB_VERSION 58
#INFO
M9_B8B1E
E 1222927147123
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
EI 3 29 383 1 . 20
~std_logic_vector{8~downto~0}~1214 4 5 490 1 . 21
~NATURAL~range~8~downto~0~1213 5 5 710 1 . 21
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
~std_logic_vector{8~downto~0}~1216 14 5 1503 1 . 22
~NATURAL~range~8~downto~0~1215 15 5 1725 1 . 22
Y 16 29 1920 1 . 22
#SPECIFICATION 
#END
V 000028 54 1995 0 m9_b8b1e
12
1
12
00000019
1
./src/M9_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147143 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000042 11 408 1222927147140 m9_b8b1e_sb
E M9_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P E _in std_logic_vector[8:0]
P F _in std_logic_vector[8:0]
P G _in std_logic_vector[8:0]
P H _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B8B1E_SB
V 000042 11 657 1222927147140 m9_b8b1e_sb
#VLB_VERSION 58
#INFO
M9_B8B1E_SB
E 1222927147140
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
EI 3 29 715 1 . 21
~std_logic_vector{8~downto~0}~1214 4 5 822 1 . 22
~NATURAL~range~8~downto~0~1213 5 5 1042 1 . 22
A 6 29 1236 1 . 22
B 7 29 1310 1 . 22
C 8 29 1384 1 . 22
D 9 29 1458 1 . 22
E 10 29 1532 1 . 22
F 11 29 1607 1 . 22
G 12 29 1682 1 . 22
H 13 29 1757 1 . 22
~std_logic_vector{8~downto~0}~1216 14 5 1831 1 . 23
~NATURAL~range~8~downto~0~1215 15 5 2053 1 . 23
Y 16 29 2248 1 . 23
#SPECIFICATION 
#END
V 000031 54 2323 0 m9_b8b1e_sb
12
1
12
00000019
1
./src/M9_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147174 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 669 1222927147171 m9_b16b1
E M9_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P E _in std_logic_vector[8:0]
P F _in std_logic_vector[8:0]
P G _in std_logic_vector[8:0]
P H _in std_logic_vector[8:0]
P I _in std_logic_vector[8:0]
P J _in std_logic_vector[8:0]
P K _in std_logic_vector[8:0]
P L _in std_logic_vector[8:0]
P M _in std_logic_vector[8:0]
P N _in std_logic_vector[8:0]
P O _in std_logic_vector[8:0]
P P _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B16B1
V 000039 11 766 1222927147171 m9_b16b1
#VLB_VERSION 58
#INFO
M9_B16B1
E 1222927147171
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
S3 3 29 383 1 . 20
~std_logic_vector{8~downto~0}~1230 4 5 490 1 . 22
~NATURAL~range~8~downto~0~1229 5 5 710 1 . 22
A 6 29 904 1 . 21
B 7 29 978 1 . 21
C 8 29 1052 1 . 21
D 9 29 1126 1 . 21
E 10 29 1200 1 . 21
F 11 29 1275 1 . 21
G 12 29 1350 1 . 21
H 13 29 1427 1 . 21
I 14 29 1504 1 . 21
J 15 29 1581 1 . 22
K 16 29 1658 1 . 22
L 17 29 1735 1 . 22
M 18 29 1812 1 . 22
N 19 29 1889 1 . 22
O 20 29 1966 1 . 22
P 21 29 2043 1 . 22
~std_logic_vector{8~downto~0}~1232 22 5 2119 1 . 23
~NATURAL~range~8~downto~0~1231 23 5 2341 1 . 23
Y 24 29 2536 1 . 23
#SPECIFICATION 
#END
V 000028 54 2611 0 m9_b16b1
12
1
12
00000019
1
./src/M9_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147204 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000042 11 605 1222927147201 m9_b16b1_sb
E M9_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P E _in std_logic_vector[8:0]
P F _in std_logic_vector[8:0]
P G _in std_logic_vector[8:0]
P H _in std_logic_vector[8:0]
P I _in std_logic_vector[8:0]
P J _in std_logic_vector[8:0]
P K _in std_logic_vector[8:0]
P L _in std_logic_vector[8:0]
P M _in std_logic_vector[8:0]
P N _in std_logic_vector[8:0]
P O _in std_logic_vector[8:0]
P P _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B16B1_SB
V 000042 11 802 1222927147201 m9_b16b1_sb
#VLB_VERSION 58
#INFO
M9_B16B1_SB
E 1222927147201
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~3~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{8~downto~0}~1230 3 5 548 1 . 22
~NATURAL~range~8~downto~0~1229 4 5 768 1 . 22
A 5 29 962 1 . 21
B 6 29 1036 1 . 21
C 7 29 1110 1 . 21
D 8 29 1184 1 . 21
E 9 29 1258 1 . 21
F 10 29 1332 1 . 21
G 11 29 1407 1 . 21
H 12 29 1482 1 . 21
I 13 29 1557 1 . 21
J 14 29 1632 1 . 22
K 15 29 1709 1 . 22
L 16 29 1786 1 . 22
M 17 29 1863 1 . 22
N 18 29 1940 1 . 22
O 19 29 2017 1 . 22
P 20 29 2094 1 . 22
~std_logic_vector{8~downto~0}~1232 21 5 2170 1 . 23
~NATURAL~range~8~downto~0~1231 22 5 2392 1 . 23
Y 23 29 2587 1 . 23
#SPECIFICATION 
#END
V 000031 54 2662 0 m9_b16b1_sb
12
1
12
00000019
1
./src/M9_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147221 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 696 1222927147218 m9_b16b1e
E M9_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P E _in std_logic_vector[8:0]
P F _in std_logic_vector[8:0]
P G _in std_logic_vector[8:0]
P H _in std_logic_vector[8:0]
P I _in std_logic_vector[8:0]
P J _in std_logic_vector[8:0]
P K _in std_logic_vector[8:0]
P L _in std_logic_vector[8:0]
P M _in std_logic_vector[8:0]
P N _in std_logic_vector[8:0]
P O _in std_logic_vector[8:0]
P P _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B16B1E
V 000040 11 790 1222927147218 m9_b16b1e
#VLB_VERSION 58
#INFO
M9_B16B1E
E 1222927147218
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
EI 4 29 492 1 . 20
~std_logic_vector{8~downto~0}~1230 5 5 599 1 . 22
~NATURAL~range~8~downto~0~1229 6 5 819 1 . 22
A 7 29 1013 1 . 21
B 8 29 1087 1 . 21
C 9 29 1161 1 . 21
D 10 29 1235 1 . 21
E 11 29 1310 1 . 21
F 12 29 1385 1 . 21
G 13 29 1462 1 . 21
H 14 29 1539 1 . 21
I 15 29 1616 1 . 21
J 16 29 1693 1 . 22
K 17 29 1770 1 . 22
L 18 29 1847 1 . 22
M 19 29 1924 1 . 22
N 20 29 2001 1 . 22
O 21 29 2078 1 . 22
P 22 29 2155 1 . 22
~std_logic_vector{8~downto~0}~1232 23 5 2231 1 . 23
~NATURAL~range~8~downto~0~1231 24 5 2453 1 . 23
Y 25 29 2648 1 . 23
#SPECIFICATION 
#END
V 000029 54 2723 0 m9_b16b1e
12
1
12
00000019
1
./src/M9_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147252 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000043 11 632 1222927147249 m9_b16b1e_sb
E M9_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[8:0]
P B _in std_logic_vector[8:0]
P C _in std_logic_vector[8:0]
P D _in std_logic_vector[8:0]
P E _in std_logic_vector[8:0]
P F _in std_logic_vector[8:0]
P G _in std_logic_vector[8:0]
P H _in std_logic_vector[8:0]
P I _in std_logic_vector[8:0]
P J _in std_logic_vector[8:0]
P K _in std_logic_vector[8:0]
P L _in std_logic_vector[8:0]
P M _in std_logic_vector[8:0]
P N _in std_logic_vector[8:0]
P O _in std_logic_vector[8:0]
P P _in std_logic_vector[8:0]
P Y _out std_logic_vector[8:0]
X M9_B16B1E_SB
V 000043 11 825 1222927147249 m9_b16b1e_sb
#VLB_VERSION 58
#INFO
M9_B16B1E_SB
E 1222927147249
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 550 1 . 21
~std_logic_vector{8~downto~0}~1230 4 5 657 1 . 23
~NATURAL~range~8~downto~0~1229 5 5 877 1 . 23
A 6 29 1071 1 . 22
B 7 29 1145 1 . 22
C 8 29 1219 1 . 22
D 9 29 1293 1 . 22
E 10 29 1367 1 . 22
F 11 29 1442 1 . 22
G 12 29 1517 1 . 22
H 13 29 1592 1 . 22
I 14 29 1667 1 . 22
J 15 29 1744 1 . 23
K 16 29 1821 1 . 23
L 17 29 1898 1 . 23
M 18 29 1975 1 . 23
N 19 29 2052 1 . 23
O 20 29 2129 1 . 23
P 21 29 2206 1 . 23
~std_logic_vector{8~downto~0}~1232 22 5 2282 1 . 24
~NATURAL~range~8~downto~0~1231 23 5 2504 1 . 24
Y 24 29 2699 1 . 24
#SPECIFICATION 
#END
V 000032 54 2774 0 m9_b16b1e_sb
12
1
12
00000019
1
./src/M9_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147283 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 175 1222927147280 m10_b1b2
E M10_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B2
V 000039 11 404 1222927147280 m10_b1b2
#VLB_VERSION 58
#INFO
M10_B1B2
E 1222927147280
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
~std_logic_vector{9~downto~0}~122 1 5 166 1 . 21
~NATURAL~range~9~downto~0~121 2 5 386 1 . 21
A 3 29 580 1 . 21
B 4 29 654 1 . 21
~std_logic_vector{9~downto~0}~124 5 5 727 1 . 22
~NATURAL~range~9~downto~0~123 6 5 947 1 . 22
Y 7 29 1141 1 . 22
#SPECIFICATION 
#END
V 000028 54 1212 0 m10_b1b2
12
1
12
00000019
1
./src/M10_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147299 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000040 11 202 1222927147296 m10_b1b2e
E M10_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B2E
V 000040 11 426 1222927147296 m10_b1b2e
#VLB_VERSION 58
#INFO
M10_B1B2E
E 1222927147296
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
EI 1 29 168 1 . 20
~std_logic_vector{9~downto~0}~122 2 5 275 1 . 21
~NATURAL~range~9~downto~0~121 3 5 495 1 . 21
A 4 29 689 1 . 21
B 5 29 763 1 . 21
~std_logic_vector{9~downto~0}~124 6 5 836 1 . 22
~NATURAL~range~9~downto~0~123 7 5 1056 1 . 22
Y 8 29 1250 1 . 22
#SPECIFICATION 
#END
V 000029 54 1321 0 m10_b1b2e
12
1
12
00000019
1
./src/M10_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927147330 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 262 1222927147327 m10_b1b4
E M10_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B4
V 000039 11 465 1222927147327 m10_b1b4
#VLB_VERSION 58
#INFO
M10_B1B4
E 1222927147327
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
~std_logic_vector{9~downto~0}~126 2 5 274 1 . 21
~NATURAL~range~9~downto~0~125 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
C 6 29 836 1 . 21
D 7 29 910 1 . 21
~std_logic_vector{9~downto~0}~128 8 5 983 1 . 22
~NATURAL~range~9~downto~0~127 9 5 1203 1 . 22
Y 10 29 1397 1 . 22
#SPECIFICATION 
#END
V 000028 54 1469 0 m10_b1b4
12
1
12
00000019
1
./src/M10_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147361 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000042 11 266 1222927147358 m10_b1b4_sb
E M10_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B4_SB
V 000042 11 547 1222927147358 m10_b1b4_sb
#VLB_VERSION 58
#INFO
M10_B1B4_SB
E 1222927147358
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{9~downto~0}~126 3 5 714 1 . 21
~NATURAL~range~9~downto~0~125 4 5 934 1 . 21
A 5 29 1128 1 . 21
B 6 29 1202 1 . 21
C 7 29 1276 1 . 21
D 8 29 1350 1 . 21
~std_logic_vector{9~downto~0}~128 9 5 1423 1 . 22
~NATURAL~range~9~downto~0~127 10 5 1644 1 . 22
Y 11 29 1839 1 . 22
#SPECIFICATION 
#END
V 000031 54 1911 0 m10_b1b4_sb
12
1
12
00000019
1
./src/M10_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927147377 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 289 1222927147374 m10_b1b4e
E M10_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B4E
V 000040 11 489 1222927147374 m10_b1b4e
#VLB_VERSION 58
#INFO
M10_B1B4E
E 1222927147374
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
EI 2 29 276 1 . 20
~std_logic_vector{9~downto~0}~126 3 5 383 1 . 21
~NATURAL~range~9~downto~0~125 4 5 603 1 . 21
A 5 29 797 1 . 21
B 6 29 871 1 . 21
C 7 29 945 1 . 21
D 8 29 1019 1 . 21
~std_logic_vector{9~downto~0}~128 9 5 1092 1 . 22
~NATURAL~range~9~downto~0~127 10 5 1313 1 . 22
Y 11 29 1508 1 . 22
#SPECIFICATION 
#END
V 000029 54 1580 0 m10_b1b4e
12
1
12
00000019
1
./src/M10_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147409 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000043 11 293 1222927147406 m10_b1b4e_sb
E M10_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B4E_SB
V 000043 11 570 1222927147406 m10_b1b4e_sb
#VLB_VERSION 58
#INFO
M10_B1B4E_SB
E 1222927147406
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~1~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{9~downto~0}~126 4 5 823 1 . 22
~NATURAL~range~9~downto~0~125 5 5 1043 1 . 22
A 6 29 1237 1 . 22
B 7 29 1311 1 . 22
C 8 29 1385 1 . 22
D 9 29 1459 1 . 22
~std_logic_vector{9~downto~0}~128 10 5 1532 1 . 23
~NATURAL~range~9~downto~0~127 11 5 1754 1 . 23
Y 12 29 1949 1 . 23
#SPECIFICATION 
#END
V 000032 54 2022 0 m10_b1b4e_sb
12
1
12
00000019
1
./src/M10_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147439 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 411 1222927147436 m10_b1b8
E M10_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P E _out std_logic_vector[9:0]
P F _out std_logic_vector[9:0]
P G _out std_logic_vector[9:0]
P H _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B8
V 000039 11 576 1222927147436 m10_b1b8
#VLB_VERSION 58
#INFO
M10_B1B8
E 1222927147436
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
~std_logic_vector{9~downto~0}~1214 3 5 382 1 . 21
~NATURAL~range~9~downto~0~1213 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
E 9 29 1092 1 . 21
F 10 29 1166 1 . 21
G 11 29 1241 1 . 21
H 12 29 1316 1 . 21
~std_logic_vector{9~downto~0}~1216 13 5 1392 1 . 22
~NATURAL~range~9~downto~0~1215 14 5 1614 1 . 22
Y 15 29 1809 1 . 22
#SPECIFICATION 
#END
V 000028 54 1884 0 m10_b1b8
12
1
12
00000019
1
./src/M10_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147455 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000042 11 390 1222927147452 m10_b1b8_sb
E M10_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P E _out std_logic_vector[9:0]
P F _out std_logic_vector[9:0]
P G _out std_logic_vector[9:0]
P H _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B8_SB
V 000042 11 635 1222927147452 m10_b1b8_sb
#VLB_VERSION 58
#INFO
M10_B1B8_SB
E 1222927147452
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{9~downto~0}~1214 3 5 714 1 . 21
~NATURAL~range~9~downto~0~1213 4 5 934 1 . 21
A 5 29 1128 1 . 21
B 6 29 1202 1 . 21
C 7 29 1276 1 . 21
D 8 29 1350 1 . 21
E 9 29 1424 1 . 21
F 10 29 1498 1 . 21
G 11 29 1573 1 . 21
H 12 29 1648 1 . 21
~std_logic_vector{9~downto~0}~1216 13 5 1722 1 . 22
~NATURAL~range~9~downto~0~1215 14 5 1944 1 . 22
Y 15 29 2139 1 . 22
#SPECIFICATION 
#END
V 000031 54 2212 0 m10_b1b8_sb
12
1
12
00000019
1
./src/M10_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147487 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 438 1222927147484 m10_b1b8e
E M10_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P E _out std_logic_vector[9:0]
P F _out std_logic_vector[9:0]
P G _out std_logic_vector[9:0]
P H _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B8E
V 000040 11 599 1222927147484 m10_b1b8e
#VLB_VERSION 58
#INFO
M10_B1B8E
E 1222927147484
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
EI 3 29 384 1 . 20
~std_logic_vector{9~downto~0}~1214 4 5 491 1 . 21
~NATURAL~range~9~downto~0~1213 5 5 711 1 . 21
A 6 29 905 1 . 21
B 7 29 979 1 . 21
C 8 29 1053 1 . 21
D 9 29 1127 1 . 21
E 10 29 1201 1 . 21
F 11 29 1276 1 . 21
G 12 29 1351 1 . 21
H 13 29 1428 1 . 21
~std_logic_vector{9~downto~0}~1216 14 5 1504 1 . 22
~NATURAL~range~9~downto~0~1215 15 5 1726 1 . 22
Y 16 29 1921 1 . 22
#SPECIFICATION 
#END
V 000029 54 1996 0 m10_b1b8e
12
1
12
00000019
1
./src/M10_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147518 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000043 11 417 1222927147515 m10_b1b8e_sb
E M10_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P E _out std_logic_vector[9:0]
P F _out std_logic_vector[9:0]
P G _out std_logic_vector[9:0]
P H _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B8E_SB
V 000043 11 658 1222927147515 m10_b1b8e_sb
#VLB_VERSION 58
#INFO
M10_B1B8E_SB
E 1222927147515
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~2~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{9~downto~0}~1214 4 5 823 1 . 22
~NATURAL~range~9~downto~0~1213 5 5 1043 1 . 22
A 6 29 1237 1 . 22
B 7 29 1311 1 . 22
C 8 29 1385 1 . 22
D 9 29 1459 1 . 22
E 10 29 1533 1 . 22
F 11 29 1608 1 . 22
G 12 29 1683 1 . 22
H 13 29 1758 1 . 22
~std_logic_vector{9~downto~0}~1216 14 5 1832 1 . 23
~NATURAL~range~9~downto~0~1215 15 5 2054 1 . 23
Y 16 29 2249 1 . 23
#SPECIFICATION 
#END
V 000032 54 2324 0 m10_b1b8e_sb
12
1
12
00000019
1
./src/M10_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147548 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 686 1222927147545 m10_b1b16
E M10_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P E _out std_logic_vector[9:0]
P F _out std_logic_vector[9:0]
P G _out std_logic_vector[9:0]
P H _out std_logic_vector[9:0]
P I _out std_logic_vector[9:0]
P J _out std_logic_vector[9:0]
P K _out std_logic_vector[9:0]
P L _out std_logic_vector[9:0]
P M _out std_logic_vector[9:0]
P N _out std_logic_vector[9:0]
P O _out std_logic_vector[9:0]
P P _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B16
V 000040 11 767 1222927147545 m10_b1b16
#VLB_VERSION 58
#INFO
M10_B1B16
E 1222927147545
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
~std_logic_vector{9~downto~0}~1230 4 5 491 1 . 22
~NATURAL~range~9~downto~0~1229 5 5 711 1 . 22
A 6 29 905 1 . 21
B 7 29 979 1 . 21
C 8 29 1053 1 . 21
D 9 29 1127 1 . 21
E 10 29 1201 1 . 21
F 11 29 1276 1 . 21
G 12 29 1351 1 . 21
H 13 29 1428 1 . 21
I 14 29 1505 1 . 21
J 15 29 1582 1 . 22
K 16 29 1659 1 . 22
L 17 29 1736 1 . 22
M 18 29 1813 1 . 22
N 19 29 1890 1 . 22
O 20 29 1967 1 . 22
P 21 29 2044 1 . 22
~std_logic_vector{9~downto~0}~1232 22 5 2120 1 . 23
~NATURAL~range~9~downto~0~1231 23 5 2342 1 . 23
Y 24 29 2537 1 . 23
#SPECIFICATION 
#END
V 000029 54 2612 0 m10_b1b16
12
1
12
00000019
1
./src/M10_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147580 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000043 11 622 1222927147577 m10_b1b16_sb
E M10_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P E _out std_logic_vector[9:0]
P F _out std_logic_vector[9:0]
P G _out std_logic_vector[9:0]
P H _out std_logic_vector[9:0]
P I _out std_logic_vector[9:0]
P J _out std_logic_vector[9:0]
P K _out std_logic_vector[9:0]
P L _out std_logic_vector[9:0]
P M _out std_logic_vector[9:0]
P N _out std_logic_vector[9:0]
P O _out std_logic_vector[9:0]
P P _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B16_SB
V 000043 11 803 1222927147577 m10_b1b16_sb
#VLB_VERSION 58
#INFO
M10_B1B16_SB
E 1222927147577
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
~std_logic_vector{9~downto~0}~1230 3 5 549 1 . 22
~NATURAL~range~9~downto~0~1229 4 5 769 1 . 22
A 5 29 963 1 . 21
B 6 29 1037 1 . 21
C 7 29 1111 1 . 21
D 8 29 1185 1 . 21
E 9 29 1259 1 . 21
F 10 29 1333 1 . 21
G 11 29 1408 1 . 21
H 12 29 1483 1 . 21
I 13 29 1558 1 . 21
J 14 29 1633 1 . 22
K 15 29 1710 1 . 22
L 16 29 1787 1 . 22
M 17 29 1864 1 . 22
N 18 29 1941 1 . 22
O 19 29 2018 1 . 22
P 20 29 2095 1 . 22
~std_logic_vector{9~downto~0}~1232 21 5 2171 1 . 23
~NATURAL~range~9~downto~0~1231 22 5 2393 1 . 23
Y 23 29 2588 1 . 23
#SPECIFICATION 
#END
V 000032 54 2663 0 m10_b1b16_sb
12
1
12
00000019
1
./src/M10_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147625 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 713 1222927147609 m10_b1b16e
E M10_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P Ei _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P E _out std_logic_vector[9:0]
P F _out std_logic_vector[9:0]
P G _out std_logic_vector[9:0]
P H _out std_logic_vector[9:0]
P I _out std_logic_vector[9:0]
P J _out std_logic_vector[9:0]
P K _out std_logic_vector[9:0]
P L _out std_logic_vector[9:0]
P M _out std_logic_vector[9:0]
P N _out std_logic_vector[9:0]
P O _out std_logic_vector[9:0]
P P _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B16E
V 000041 11 791 1222927147609 m10_b1b16e
#VLB_VERSION 58
#INFO
M10_B1B16E
E 1222927147609
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 61 1 . 20
S1 1 29 169 1 . 20
S2 2 29 277 1 . 20
S3 3 29 385 1 . 20
Ei 4 29 493 1 . 20
~std_logic_vector{9~downto~0}~1230 5 5 600 1 . 22
~NATURAL~range~9~downto~0~1229 6 5 820 1 . 22
A 7 29 1014 1 . 21
B 8 29 1088 1 . 21
C 9 29 1162 1 . 21
D 10 29 1236 1 . 21
E 11 29 1311 1 . 21
F 12 29 1386 1 . 21
G 13 29 1463 1 . 21
H 14 29 1540 1 . 21
I 15 29 1617 1 . 21
J 16 29 1694 1 . 22
K 17 29 1771 1 . 22
L 18 29 1848 1 . 22
M 19 29 1925 1 . 22
N 20 29 2002 1 . 22
O 21 29 2079 1 . 22
P 22 29 2156 1 . 22
~std_logic_vector{9~downto~0}~1232 23 5 2232 1 . 23
~NATURAL~range~9~downto~0~1231 24 5 2454 1 . 23
Y 25 29 2649 1 . 23
#SPECIFICATION 
#END
V 000030 54 2724 0 m10_b1b16e
12
1
12
00000019
1
./src/M10_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147658 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000044 11 649 1222927147655 m10_b1b16e_sb
E M10_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P Ei _in std_logic = 'U'
P A _out std_logic_vector[9:0]
P B _out std_logic_vector[9:0]
P C _out std_logic_vector[9:0]
P D _out std_logic_vector[9:0]
P E _out std_logic_vector[9:0]
P F _out std_logic_vector[9:0]
P G _out std_logic_vector[9:0]
P H _out std_logic_vector[9:0]
P I _out std_logic_vector[9:0]
P J _out std_logic_vector[9:0]
P K _out std_logic_vector[9:0]
P L _out std_logic_vector[9:0]
P M _out std_logic_vector[9:0]
P N _out std_logic_vector[9:0]
P O _out std_logic_vector[9:0]
P P _out std_logic_vector[9:0]
P Y _in std_logic_vector[9:0]
X M10_B1B16E_SB
V 000044 11 826 1222927147655 m10_b1b16e_sb
#VLB_VERSION 58
#INFO
M10_B1B16E_SB
E 1222927147655
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 63 1 . 20
~NATURAL~range~3~downto~0~12 1 5 283 1 . 20
S 2 29 477 1 . 20
Ei 3 29 551 1 . 21
~std_logic_vector{9~downto~0}~1230 4 5 658 1 . 23
~NATURAL~range~9~downto~0~1229 5 5 878 1 . 23
A 6 29 1072 1 . 22
B 7 29 1146 1 . 22
C 8 29 1220 1 . 22
D 9 29 1294 1 . 22
E 10 29 1368 1 . 22
F 11 29 1443 1 . 22
G 12 29 1518 1 . 22
H 13 29 1593 1 . 22
I 14 29 1668 1 . 22
J 15 29 1745 1 . 23
K 16 29 1822 1 . 23
L 17 29 1899 1 . 23
M 18 29 1976 1 . 23
N 19 29 2053 1 . 23
O 20 29 2130 1 . 23
P 21 29 2207 1 . 23
~std_logic_vector{9~downto~0}~1232 22 5 2283 1 . 24
~NATURAL~range~9~downto~0~1231 23 5 2505 1 . 24
Y 24 29 2700 1 . 24
#SPECIFICATION 
#END
V 000033 54 2775 0 m10_b1b16e_sb
12
1
12
00000019
1
./src/M10_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147690 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 174 1222927147687 m10_b2b1
E M10_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B2B1
V 000039 11 404 1222927147687 m10_b2b1
#VLB_VERSION 58
#INFO
M10_B2B1
E 1222927147687
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
~std_logic_vector{9~downto~0}~122 1 5 166 1 . 21
~NATURAL~range~9~downto~0~121 2 5 386 1 . 21
A 3 29 580 1 . 21
B 4 29 654 1 . 21
~std_logic_vector{9~downto~0}~124 5 5 727 1 . 22
~NATURAL~range~9~downto~0~123 6 5 947 1 . 22
Y 7 29 1141 1 . 22
#SPECIFICATION 
#END
V 000028 54 1212 0 m10_b2b1
12
1
12
00000019
1
./src/M10_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147719 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000040 11 201 1222927147702 m10_b2b1e
E M10_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B2B1E
V 000040 11 426 1222927147702 m10_b2b1e
#VLB_VERSION 58
#INFO
M10_B2B1E
E 1222927147702
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
EI 1 29 168 1 . 20
~std_logic_vector{9~downto~0}~122 2 5 275 1 . 21
~NATURAL~range~9~downto~0~121 3 5 495 1 . 21
A 4 29 689 1 . 21
B 5 29 763 1 . 21
~std_logic_vector{9~downto~0}~124 6 5 836 1 . 22
~NATURAL~range~9~downto~0~123 7 5 1056 1 . 22
Y 8 29 1250 1 . 22
#SPECIFICATION 
#END
V 000029 54 1321 0 m10_b2b1e
12
1
12
00000019
1
./src/M10_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927147737 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 259 1222927147734 m10_b4b1
E M10_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B4B1
V 000039 11 465 1222927147734 m10_b4b1
#VLB_VERSION 58
#INFO
M10_B4B1
E 1222927147734
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
~std_logic_vector{9~downto~0}~126 2 5 274 1 . 21
~NATURAL~range~9~downto~0~125 3 5 494 1 . 21
A 4 29 688 1 . 21
B 5 29 762 1 . 21
C 6 29 836 1 . 21
D 7 29 910 1 . 21
~std_logic_vector{9~downto~0}~128 8 5 983 1 . 22
~NATURAL~range~9~downto~0~127 9 5 1203 1 . 22
Y 10 29 1397 1 . 22
#SPECIFICATION 
#END
V 000028 54 1469 0 m10_b4b1
12
1
12
00000019
1
./src/M10_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147767 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000042 11 263 1222927147764 m10_b4b1_sb
E M10_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B4B1_SB
V 000042 11 547 1222927147764 m10_b4b1_sb
#VLB_VERSION 58
#INFO
M10_B4B1_SB
E 1222927147764
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{9~downto~0}~126 3 5 714 1 . 21
~NATURAL~range~9~downto~0~125 4 5 934 1 . 21
A 5 29 1128 1 . 21
B 6 29 1202 1 . 21
C 7 29 1276 1 . 21
D 8 29 1350 1 . 21
~std_logic_vector{9~downto~0}~128 9 5 1423 1 . 22
~NATURAL~range~9~downto~0~127 10 5 1644 1 . 22
Y 11 29 1839 1 . 22
#SPECIFICATION 
#END
V 000031 54 1911 0 m10_b4b1_sb
12
1
12
00000019
1
./src/M10_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927147796 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 286 1222927147781 m10_b4b1e
E M10_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B4B1E
V 000040 11 489 1222927147781 m10_b4b1e
#VLB_VERSION 58
#INFO
M10_B4B1E
E 1222927147781
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
EI 2 29 276 1 . 20
~std_logic_vector{9~downto~0}~126 3 5 383 1 . 21
~NATURAL~range~9~downto~0~125 4 5 603 1 . 21
A 5 29 797 1 . 21
B 6 29 871 1 . 21
C 7 29 945 1 . 21
D 8 29 1019 1 . 21
~std_logic_vector{9~downto~0}~128 9 5 1092 1 . 22
~NATURAL~range~9~downto~0~127 10 5 1313 1 . 22
Y 11 29 1508 1 . 22
#SPECIFICATION 
#END
V 000029 54 1580 0 m10_b4b1e
12
1
12
00000019
1
./src/M10_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927147815 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000043 11 290 1222927147812 m10_b4b1e_sb
E M10_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B4B1E_SB
V 000043 11 570 1222927147812 m10_b4b1e_sb
#VLB_VERSION 58
#INFO
M10_B4B1E_SB
E 1222927147812
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~1~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{9~downto~0}~126 4 5 823 1 . 22
~NATURAL~range~9~downto~0~125 5 5 1043 1 . 22
A 6 29 1237 1 . 22
B 7 29 1311 1 . 22
C 8 29 1385 1 . 22
D 9 29 1459 1 . 22
~std_logic_vector{9~downto~0}~128 10 5 1532 1 . 23
~NATURAL~range~9~downto~0~127 11 5 1754 1 . 23
Y 12 29 1949 1 . 23
#SPECIFICATION 
#END
V 000032 54 2022 0 m10_b4b1e_sb
12
1
12
00000019
1
./src/M10_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147846 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 404 1222927147843 m10_b8b1
E M10_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P E _in std_logic_vector[9:0]
P F _in std_logic_vector[9:0]
P G _in std_logic_vector[9:0]
P H _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B8B1
V 000039 11 576 1222927147843 m10_b8b1
#VLB_VERSION 58
#INFO
M10_B8B1
E 1222927147843
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
~std_logic_vector{9~downto~0}~1214 3 5 382 1 . 21
~NATURAL~range~9~downto~0~1213 4 5 602 1 . 21
A 5 29 796 1 . 21
B 6 29 870 1 . 21
C 7 29 944 1 . 21
D 8 29 1018 1 . 21
E 9 29 1092 1 . 21
F 10 29 1166 1 . 21
G 11 29 1241 1 . 21
H 12 29 1316 1 . 21
~std_logic_vector{9~downto~0}~1216 13 5 1392 1 . 22
~NATURAL~range~9~downto~0~1215 14 5 1614 1 . 22
Y 15 29 1809 1 . 22
#SPECIFICATION 
#END
V 000028 54 1884 0 m10_b8b1
12
1
12
00000019
1
./src/M10_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147875 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000042 11 383 1222927147859 m10_b8b1_sb
E M10_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P E _in std_logic_vector[9:0]
P F _in std_logic_vector[9:0]
P G _in std_logic_vector[9:0]
P H _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B8B1_SB
V 000042 11 635 1222927147859 m10_b8b1_sb
#VLB_VERSION 58
#INFO
M10_B8B1_SB
E 1222927147859
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{9~downto~0}~1214 3 5 714 1 . 21
~NATURAL~range~9~downto~0~1213 4 5 934 1 . 21
A 5 29 1128 1 . 21
B 6 29 1202 1 . 21
C 7 29 1276 1 . 21
D 8 29 1350 1 . 21
E 9 29 1424 1 . 21
F 10 29 1498 1 . 21
G 11 29 1573 1 . 21
H 12 29 1648 1 . 21
~std_logic_vector{9~downto~0}~1216 13 5 1722 1 . 22
~NATURAL~range~9~downto~0~1215 14 5 1944 1 . 22
Y 15 29 2139 1 . 22
#SPECIFICATION 
#END
V 000031 54 2212 0 m10_b8b1_sb
12
1
12
00000019
1
./src/M10_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147893 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 431 1222927147890 m10_b8b1e
E M10_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P E _in std_logic_vector[9:0]
P F _in std_logic_vector[9:0]
P G _in std_logic_vector[9:0]
P H _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B8B1E
V 000040 11 599 1222927147890 m10_b8b1e
#VLB_VERSION 58
#INFO
M10_B8B1E
E 1222927147890
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
EI 3 29 384 1 . 20
~std_logic_vector{9~downto~0}~1214 4 5 491 1 . 21
~NATURAL~range~9~downto~0~1213 5 5 711 1 . 21
A 6 29 905 1 . 21
B 7 29 979 1 . 21
C 8 29 1053 1 . 21
D 9 29 1127 1 . 21
E 10 29 1201 1 . 21
F 11 29 1276 1 . 21
G 12 29 1351 1 . 21
H 13 29 1428 1 . 21
~std_logic_vector{9~downto~0}~1216 14 5 1504 1 . 22
~NATURAL~range~9~downto~0~1215 15 5 1726 1 . 22
Y 16 29 1921 1 . 22
#SPECIFICATION 
#END
V 000029 54 1996 0 m10_b8b1e
12
1
12
00000019
1
./src/M10_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147924 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000043 11 410 1222927147921 m10_b8b1e_sb
E M10_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P E _in std_logic_vector[9:0]
P F _in std_logic_vector[9:0]
P G _in std_logic_vector[9:0]
P H _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B8B1E_SB
V 000043 11 658 1222927147921 m10_b8b1e_sb
#VLB_VERSION 58
#INFO
M10_B8B1E_SB
E 1222927147921
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~2~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{9~downto~0}~1214 4 5 823 1 . 22
~NATURAL~range~9~downto~0~1213 5 5 1043 1 . 22
A 6 29 1237 1 . 22
B 7 29 1311 1 . 22
C 8 29 1385 1 . 22
D 9 29 1459 1 . 22
E 10 29 1533 1 . 22
F 11 29 1608 1 . 22
G 12 29 1683 1 . 22
H 13 29 1758 1 . 22
~std_logic_vector{9~downto~0}~1216 14 5 1832 1 . 23
~NATURAL~range~9~downto~0~1215 15 5 2054 1 . 23
Y 16 29 2249 1 . 23
#SPECIFICATION 
#END
V 000032 54 2324 0 m10_b8b1e_sb
12
1
12
00000019
1
./src/M10_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927147953 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 671 1222927147937 m10_b16b1
E M10_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P E _in std_logic_vector[9:0]
P F _in std_logic_vector[9:0]
P G _in std_logic_vector[9:0]
P H _in std_logic_vector[9:0]
P I _in std_logic_vector[9:0]
P J _in std_logic_vector[9:0]
P K _in std_logic_vector[9:0]
P L _in std_logic_vector[9:0]
P M _in std_logic_vector[9:0]
P N _in std_logic_vector[9:0]
P O _in std_logic_vector[9:0]
P P _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B16B1
V 000040 11 767 1222927147937 m10_b16b1
#VLB_VERSION 58
#INFO
M10_B16B1
E 1222927147937
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
~std_logic_vector{9~downto~0}~1230 4 5 491 1 . 22
~NATURAL~range~9~downto~0~1229 5 5 711 1 . 22
A 6 29 905 1 . 21
B 7 29 979 1 . 21
C 8 29 1053 1 . 21
D 9 29 1127 1 . 21
E 10 29 1201 1 . 21
F 11 29 1276 1 . 21
G 12 29 1351 1 . 21
H 13 29 1428 1 . 21
I 14 29 1505 1 . 21
J 15 29 1582 1 . 22
K 16 29 1659 1 . 22
L 17 29 1736 1 . 22
M 18 29 1813 1 . 22
N 19 29 1890 1 . 22
O 20 29 1967 1 . 22
P 21 29 2044 1 . 22
~std_logic_vector{9~downto~0}~1232 22 5 2120 1 . 23
~NATURAL~range~9~downto~0~1231 23 5 2342 1 . 23
Y 24 29 2537 1 . 23
#SPECIFICATION 
#END
V 000029 54 2612 0 m10_b16b1
12
1
12
00000019
1
./src/M10_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927147971 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000043 11 607 1222927147968 m10_b16b1_sb
E M10_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P E _in std_logic_vector[9:0]
P F _in std_logic_vector[9:0]
P G _in std_logic_vector[9:0]
P H _in std_logic_vector[9:0]
P I _in std_logic_vector[9:0]
P J _in std_logic_vector[9:0]
P K _in std_logic_vector[9:0]
P L _in std_logic_vector[9:0]
P M _in std_logic_vector[9:0]
P N _in std_logic_vector[9:0]
P O _in std_logic_vector[9:0]
P P _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B16B1_SB
V 000043 11 803 1222927147968 m10_b16b1_sb
#VLB_VERSION 58
#INFO
M10_B16B1_SB
E 1222927147968
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
~std_logic_vector{9~downto~0}~1230 3 5 549 1 . 22
~NATURAL~range~9~downto~0~1229 4 5 769 1 . 22
A 5 29 963 1 . 21
B 6 29 1037 1 . 21
C 7 29 1111 1 . 21
D 8 29 1185 1 . 21
E 9 29 1259 1 . 21
F 10 29 1333 1 . 21
G 11 29 1408 1 . 21
H 12 29 1483 1 . 21
I 13 29 1558 1 . 21
J 14 29 1633 1 . 22
K 15 29 1710 1 . 22
L 16 29 1787 1 . 22
M 17 29 1864 1 . 22
N 18 29 1941 1 . 22
O 19 29 2018 1 . 22
P 20 29 2095 1 . 22
~std_logic_vector{9~downto~0}~1232 21 5 2171 1 . 23
~NATURAL~range~9~downto~0~1231 22 5 2393 1 . 23
Y 23 29 2588 1 . 23
#SPECIFICATION 
#END
V 000032 54 2663 0 m10_b16b1_sb
12
1
12
00000019
1
./src/M10_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148002 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 698 1222927147999 m10_b16b1e
E M10_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P E _in std_logic_vector[9:0]
P F _in std_logic_vector[9:0]
P G _in std_logic_vector[9:0]
P H _in std_logic_vector[9:0]
P I _in std_logic_vector[9:0]
P J _in std_logic_vector[9:0]
P K _in std_logic_vector[9:0]
P L _in std_logic_vector[9:0]
P M _in std_logic_vector[9:0]
P N _in std_logic_vector[9:0]
P O _in std_logic_vector[9:0]
P P _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B16B1E
V 000041 11 791 1222927147999 m10_b16b1e
#VLB_VERSION 58
#INFO
M10_B16B1E
E 1222927147999
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 61 1 . 20
S1 1 29 169 1 . 20
S2 2 29 277 1 . 20
S3 3 29 385 1 . 20
EI 4 29 493 1 . 20
~std_logic_vector{9~downto~0}~1230 5 5 600 1 . 22
~NATURAL~range~9~downto~0~1229 6 5 820 1 . 22
A 7 29 1014 1 . 21
B 8 29 1088 1 . 21
C 9 29 1162 1 . 21
D 10 29 1236 1 . 21
E 11 29 1311 1 . 21
F 12 29 1386 1 . 21
G 13 29 1463 1 . 21
H 14 29 1540 1 . 21
I 15 29 1617 1 . 21
J 16 29 1694 1 . 22
K 17 29 1771 1 . 22
L 18 29 1848 1 . 22
M 19 29 1925 1 . 22
N 20 29 2002 1 . 22
O 21 29 2079 1 . 22
P 22 29 2156 1 . 22
~std_logic_vector{9~downto~0}~1232 23 5 2232 1 . 23
~NATURAL~range~9~downto~0~1231 24 5 2454 1 . 23
Y 25 29 2649 1 . 23
#SPECIFICATION 
#END
V 000030 54 2724 0 m10_b16b1e
12
1
12
00000019
1
./src/M10_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927148033 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000044 11 634 1222927148030 m10_b16b1e_sb
E M10_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[9:0]
P B _in std_logic_vector[9:0]
P C _in std_logic_vector[9:0]
P D _in std_logic_vector[9:0]
P E _in std_logic_vector[9:0]
P F _in std_logic_vector[9:0]
P G _in std_logic_vector[9:0]
P H _in std_logic_vector[9:0]
P I _in std_logic_vector[9:0]
P J _in std_logic_vector[9:0]
P K _in std_logic_vector[9:0]
P L _in std_logic_vector[9:0]
P M _in std_logic_vector[9:0]
P N _in std_logic_vector[9:0]
P O _in std_logic_vector[9:0]
P P _in std_logic_vector[9:0]
P Y _out std_logic_vector[9:0]
X M10_B16B1E_SB
V 000044 11 826 1222927148030 m10_b16b1e_sb
#VLB_VERSION 58
#INFO
M10_B16B1E_SB
E 1222927148030
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 63 1 . 20
~NATURAL~range~3~downto~0~12 1 5 283 1 . 20
S 2 29 477 1 . 20
EI 3 29 551 1 . 21
~std_logic_vector{9~downto~0}~1230 4 5 658 1 . 23
~NATURAL~range~9~downto~0~1229 5 5 878 1 . 23
A 6 29 1072 1 . 22
B 7 29 1146 1 . 22
C 8 29 1220 1 . 22
D 9 29 1294 1 . 22
E 10 29 1368 1 . 22
F 11 29 1443 1 . 22
G 12 29 1518 1 . 22
H 13 29 1593 1 . 22
I 14 29 1668 1 . 22
J 15 29 1745 1 . 23
K 16 29 1822 1 . 23
L 17 29 1899 1 . 23
M 18 29 1976 1 . 23
N 19 29 2053 1 . 23
O 20 29 2130 1 . 23
P 21 29 2207 1 . 23
~std_logic_vector{9~downto~0}~1232 22 5 2283 1 . 24
~NATURAL~range~9~downto~0~1231 23 5 2505 1 . 24
Y 24 29 2700 1 . 24
#SPECIFICATION 
#END
V 000033 54 2775 0 m10_b16b1e_sb
12
1
12
00000019
1
./src/M10_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4621256167635550208
0
1
1
0
0
0
1
0
0
1
145
147
1
9
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148049 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 178 1222927148046 m12_b1b2
E M12_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B2
V 000039 11 408 1222927148046 m12_b1b2
#VLB_VERSION 58
#INFO
M12_B1B2
E 1222927148046
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
~std_logic_vector{11~downto~0}~122 1 5 166 1 . 21
~NATURAL~range~11~downto~0~121 2 5 387 1 . 21
A 3 29 582 1 . 21
B 4 29 656 1 . 21
~std_logic_vector{11~downto~0}~124 5 5 729 1 . 22
~NATURAL~range~11~downto~0~123 6 5 950 1 . 22
Y 7 29 1145 1 . 22
#SPECIFICATION 
#END
V 000028 54 1216 0 m12_b1b2
12
1
12
00000019
1
./src/M12_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148080 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000040 11 205 1222927148077 m12_b1b2e
E M12_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B2E
V 000040 11 430 1222927148077 m12_b1b2e
#VLB_VERSION 58
#INFO
M12_B1B2E
E 1222927148077
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
EI 1 29 168 1 . 20
~std_logic_vector{11~downto~0}~122 2 5 275 1 . 21
~NATURAL~range~11~downto~0~121 3 5 496 1 . 21
A 4 29 691 1 . 21
B 5 29 765 1 . 21
~std_logic_vector{11~downto~0}~124 6 5 838 1 . 22
~NATURAL~range~11~downto~0~123 7 5 1059 1 . 22
Y 8 29 1254 1 . 22
#SPECIFICATION 
#END
V 000029 54 1325 0 m12_b1b2e
12
1
12
00000019
1
./src/M12_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927148110 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 267 1222927148093 m12_b1b4
E M12_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B4
V 000039 11 469 1222927148093 m12_b1b4
#VLB_VERSION 58
#INFO
M12_B1B4
E 1222927148093
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
~std_logic_vector{11~downto~0}~126 2 5 274 1 . 21
~NATURAL~range~11~downto~0~125 3 5 495 1 . 21
A 4 29 690 1 . 21
B 5 29 764 1 . 21
C 6 29 838 1 . 21
D 7 29 912 1 . 21
~std_logic_vector{11~downto~0}~128 8 5 985 1 . 22
~NATURAL~range~11~downto~0~127 9 5 1206 1 . 22
Y 10 29 1401 1 . 22
#SPECIFICATION 
#END
V 000028 54 1473 0 m12_b1b4
12
1
12
00000019
1
./src/M12_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148127 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000042 11 271 1222927148124 m12_b1b4_sb
E M12_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B4_SB
V 000042 11 551 1222927148124 m12_b1b4_sb
#VLB_VERSION 58
#INFO
M12_B1B4_SB
E 1222927148124
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{11~downto~0}~126 3 5 714 1 . 21
~NATURAL~range~11~downto~0~125 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
~std_logic_vector{11~downto~0}~128 9 5 1425 1 . 22
~NATURAL~range~11~downto~0~127 10 5 1647 1 . 22
Y 11 29 1843 1 . 22
#SPECIFICATION 
#END
V 000031 54 1915 0 m12_b1b4_sb
12
1
12
00000019
1
./src/M12_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927148159 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 294 1222927148156 m12_b1b4e
E M12_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B4E
V 000040 11 493 1222927148156 m12_b1b4e
#VLB_VERSION 58
#INFO
M12_B1B4E
E 1222927148156
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
EI 2 29 276 1 . 20
~std_logic_vector{11~downto~0}~126 3 5 383 1 . 21
~NATURAL~range~11~downto~0~125 4 5 604 1 . 21
A 5 29 799 1 . 21
B 6 29 873 1 . 21
C 7 29 947 1 . 21
D 8 29 1021 1 . 21
~std_logic_vector{11~downto~0}~128 9 5 1094 1 . 22
~NATURAL~range~11~downto~0~127 10 5 1316 1 . 22
Y 11 29 1512 1 . 22
#SPECIFICATION 
#END
V 000029 54 1584 0 m12_b1b4e
12
1
12
00000019
1
./src/M12_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148188 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000043 11 298 1222927148171 m12_b1b4e_sb
E M12_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B4E_SB
V 000043 11 574 1222927148171 m12_b1b4e_sb
#VLB_VERSION 58
#INFO
M12_B1B4E_SB
E 1222927148171
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~1~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{11~downto~0}~126 4 5 823 1 . 22
~NATURAL~range~11~downto~0~125 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
~std_logic_vector{11~downto~0}~128 10 5 1534 1 . 23
~NATURAL~range~11~downto~0~127 11 5 1757 1 . 23
Y 12 29 1953 1 . 23
#SPECIFICATION 
#END
V 000032 54 2026 0 m12_b1b4e_sb
12
1
12
00000019
1
./src/M12_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148205 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 420 1222927148202 m12_b1b8
E M12_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P E _out std_logic_vector[11:0]
P F _out std_logic_vector[11:0]
P G _out std_logic_vector[11:0]
P H _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B8
V 000039 11 580 1222927148202 m12_b1b8
#VLB_VERSION 58
#INFO
M12_B1B8
E 1222927148202
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
~std_logic_vector{11~downto~0}~1214 3 5 382 1 . 21
~NATURAL~range~11~downto~0~1213 4 5 603 1 . 21
A 5 29 798 1 . 21
B 6 29 872 1 . 21
C 7 29 946 1 . 21
D 8 29 1020 1 . 21
E 9 29 1094 1 . 21
F 10 29 1168 1 . 21
G 11 29 1243 1 . 21
H 12 29 1318 1 . 21
~std_logic_vector{11~downto~0}~1216 13 5 1394 1 . 22
~NATURAL~range~11~downto~0~1215 14 5 1617 1 . 22
Y 15 29 1813 1 . 22
#SPECIFICATION 
#END
V 000028 54 1888 0 m12_b1b8
12
1
12
00000019
1
./src/M12_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927148237 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000042 11 399 1222927148234 m12_b1b8_sb
E M12_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P E _out std_logic_vector[11:0]
P F _out std_logic_vector[11:0]
P G _out std_logic_vector[11:0]
P H _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B8_SB
V 000042 11 639 1222927148234 m12_b1b8_sb
#VLB_VERSION 58
#INFO
M12_B1B8_SB
E 1222927148234
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{11~downto~0}~1214 3 5 714 1 . 21
~NATURAL~range~11~downto~0~1213 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
E 9 29 1426 1 . 21
F 10 29 1500 1 . 21
G 11 29 1575 1 . 21
H 12 29 1650 1 . 21
~std_logic_vector{11~downto~0}~1216 13 5 1724 1 . 22
~NATURAL~range~11~downto~0~1215 14 5 1947 1 . 22
Y 15 29 2143 1 . 22
#SPECIFICATION 
#END
V 000031 54 2216 0 m12_b1b8_sb
12
1
12
00000019
1
./src/M12_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148267 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 447 1222927148264 m12_b1b8e
E M12_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P E _out std_logic_vector[11:0]
P F _out std_logic_vector[11:0]
P G _out std_logic_vector[11:0]
P H _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B8E
V 000040 11 603 1222927148264 m12_b1b8e
#VLB_VERSION 58
#INFO
M12_B1B8E
E 1222927148264
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
EI 3 29 384 1 . 20
~std_logic_vector{11~downto~0}~1214 4 5 491 1 . 21
~NATURAL~range~11~downto~0~1213 5 5 712 1 . 21
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
~std_logic_vector{11~downto~0}~1216 14 5 1506 1 . 22
~NATURAL~range~11~downto~0~1215 15 5 1729 1 . 22
Y 16 29 1925 1 . 22
#SPECIFICATION 
#END
V 000029 54 2000 0 m12_b1b8e
12
1
12
00000019
1
./src/M12_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927148298 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000043 11 426 1222927148295 m12_b1b8e_sb
E M12_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P E _out std_logic_vector[11:0]
P F _out std_logic_vector[11:0]
P G _out std_logic_vector[11:0]
P H _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B8E_SB
V 000043 11 662 1222927148295 m12_b1b8e_sb
#VLB_VERSION 58
#INFO
M12_B1B8E_SB
E 1222927148295
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~2~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{11~downto~0}~1214 4 5 823 1 . 22
~NATURAL~range~11~downto~0~1213 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
E 10 29 1535 1 . 22
F 11 29 1610 1 . 22
G 12 29 1685 1 . 22
H 13 29 1760 1 . 22
~std_logic_vector{11~downto~0}~1216 14 5 1834 1 . 23
~NATURAL~range~11~downto~0~1215 15 5 2057 1 . 23
Y 16 29 2253 1 . 23
#SPECIFICATION 
#END
V 000032 54 2328 0 m12_b1b8e_sb
12
1
12
00000019
1
./src/M12_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148328 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 703 1222927148312 m12_b1b16
E M12_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P E _out std_logic_vector[11:0]
P F _out std_logic_vector[11:0]
P G _out std_logic_vector[11:0]
P H _out std_logic_vector[11:0]
P I _out std_logic_vector[11:0]
P J _out std_logic_vector[11:0]
P K _out std_logic_vector[11:0]
P L _out std_logic_vector[11:0]
P M _out std_logic_vector[11:0]
P N _out std_logic_vector[11:0]
P O _out std_logic_vector[11:0]
P P _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B16
V 000040 11 771 1222927148312 m12_b1b16
#VLB_VERSION 58
#INFO
M12_B1B16
E 1222927148312
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
~std_logic_vector{11~downto~0}~1230 4 5 491 1 . 22
~NATURAL~range~11~downto~0~1229 5 5 712 1 . 22
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
I 14 29 1507 1 . 21
J 15 29 1584 1 . 22
K 16 29 1661 1 . 22
L 17 29 1738 1 . 22
M 18 29 1815 1 . 22
N 19 29 1892 1 . 22
O 20 29 1969 1 . 22
P 21 29 2046 1 . 22
~std_logic_vector{11~downto~0}~1232 22 5 2122 1 . 23
~NATURAL~range~11~downto~0~1231 23 5 2345 1 . 23
Y 24 29 2541 1 . 23
#SPECIFICATION 
#END
V 000029 54 2616 0 m12_b1b16
12
1
12
00000019
1
./src/M12_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927148361 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000043 11 639 1222927148358 m12_b1b16_sb
E M12_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P E _out std_logic_vector[11:0]
P F _out std_logic_vector[11:0]
P G _out std_logic_vector[11:0]
P H _out std_logic_vector[11:0]
P I _out std_logic_vector[11:0]
P J _out std_logic_vector[11:0]
P K _out std_logic_vector[11:0]
P L _out std_logic_vector[11:0]
P M _out std_logic_vector[11:0]
P N _out std_logic_vector[11:0]
P O _out std_logic_vector[11:0]
P P _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B16_SB
V 000043 11 807 1222927148358 m12_b1b16_sb
#VLB_VERSION 58
#INFO
M12_B1B16_SB
E 1222927148358
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
~std_logic_vector{11~downto~0}~1230 3 5 549 1 . 22
~NATURAL~range~11~downto~0~1229 4 5 770 1 . 22
A 5 29 965 1 . 21
B 6 29 1039 1 . 21
C 7 29 1113 1 . 21
D 8 29 1187 1 . 21
E 9 29 1261 1 . 21
F 10 29 1335 1 . 21
G 11 29 1410 1 . 21
H 12 29 1485 1 . 21
I 13 29 1560 1 . 21
J 14 29 1635 1 . 22
K 15 29 1712 1 . 22
L 16 29 1789 1 . 22
M 17 29 1866 1 . 22
N 18 29 1943 1 . 22
O 19 29 2020 1 . 22
P 20 29 2097 1 . 22
~std_logic_vector{11~downto~0}~1232 21 5 2173 1 . 23
~NATURAL~range~11~downto~0~1231 22 5 2396 1 . 23
Y 23 29 2592 1 . 23
#SPECIFICATION 
#END
V 000032 54 2667 0 m12_b1b16_sb
12
1
12
00000019
1
./src/M12_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148393 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 730 1222927148390 m12_b1b16e
E M12_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P E _out std_logic_vector[11:0]
P F _out std_logic_vector[11:0]
P G _out std_logic_vector[11:0]
P H _out std_logic_vector[11:0]
P I _out std_logic_vector[11:0]
P J _out std_logic_vector[11:0]
P K _out std_logic_vector[11:0]
P L _out std_logic_vector[11:0]
P M _out std_logic_vector[11:0]
P N _out std_logic_vector[11:0]
P O _out std_logic_vector[11:0]
P P _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B16E
V 000041 11 795 1222927148390 m12_b1b16e
#VLB_VERSION 58
#INFO
M12_B1B16E
E 1222927148390
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 61 1 . 20
S1 1 29 169 1 . 20
S2 2 29 277 1 . 20
S3 3 29 385 1 . 20
EI 4 29 493 1 . 20
~std_logic_vector{11~downto~0}~1230 5 5 600 1 . 22
~NATURAL~range~11~downto~0~1229 6 5 821 1 . 22
A 7 29 1016 1 . 21
B 8 29 1090 1 . 21
C 9 29 1164 1 . 21
D 10 29 1238 1 . 21
E 11 29 1313 1 . 21
F 12 29 1388 1 . 21
G 13 29 1465 1 . 21
H 14 29 1542 1 . 21
I 15 29 1619 1 . 21
J 16 29 1696 1 . 22
K 17 29 1773 1 . 22
L 18 29 1850 1 . 22
M 19 29 1927 1 . 22
N 20 29 2004 1 . 22
O 21 29 2081 1 . 22
P 22 29 2158 1 . 22
~std_logic_vector{11~downto~0}~1232 23 5 2234 1 . 23
~NATURAL~range~11~downto~0~1231 24 5 2457 1 . 23
Y 25 29 2653 1 . 23
#SPECIFICATION 
#END
V 000030 54 2728 0 m12_b1b16e
12
1
12
00000019
1
./src/M12_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927148438 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000044 11 666 1222927148421 m12_b1b16e_sb
E M12_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[11:0]
P B _out std_logic_vector[11:0]
P C _out std_logic_vector[11:0]
P D _out std_logic_vector[11:0]
P E _out std_logic_vector[11:0]
P F _out std_logic_vector[11:0]
P G _out std_logic_vector[11:0]
P H _out std_logic_vector[11:0]
P I _out std_logic_vector[11:0]
P J _out std_logic_vector[11:0]
P K _out std_logic_vector[11:0]
P L _out std_logic_vector[11:0]
P M _out std_logic_vector[11:0]
P N _out std_logic_vector[11:0]
P O _out std_logic_vector[11:0]
P P _out std_logic_vector[11:0]
P Y _in std_logic_vector[11:0]
X M12_B1B16E_SB
V 000044 11 830 1222927148421 m12_b1b16e_sb
#VLB_VERSION 58
#INFO
M12_B1B16E_SB
E 1222927148421
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 63 1 . 20
~NATURAL~range~3~downto~0~12 1 5 283 1 . 20
S 2 29 477 1 . 20
EI 3 29 551 1 . 21
~std_logic_vector{11~downto~0}~1230 4 5 658 1 . 23
~NATURAL~range~11~downto~0~1229 5 5 879 1 . 23
A 6 29 1074 1 . 22
B 7 29 1148 1 . 22
C 8 29 1222 1 . 22
D 9 29 1296 1 . 22
E 10 29 1370 1 . 22
F 11 29 1445 1 . 22
G 12 29 1520 1 . 22
H 13 29 1595 1 . 22
I 14 29 1670 1 . 22
J 15 29 1747 1 . 23
K 16 29 1824 1 . 23
L 17 29 1901 1 . 23
M 18 29 1978 1 . 23
N 19 29 2055 1 . 23
O 20 29 2132 1 . 23
P 21 29 2209 1 . 23
~std_logic_vector{11~downto~0}~1232 22 5 2285 1 . 24
~NATURAL~range~11~downto~0~1231 23 5 2508 1 . 24
Y 24 29 2704 1 . 24
#SPECIFICATION 
#END
V 000033 54 2779 0 m12_b1b16e_sb
12
1
12
00000019
1
./src/M12_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148470 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 177 1222927148467 m12_b2b1
E M12_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B2B1
V 000039 11 408 1222927148467 m12_b2b1
#VLB_VERSION 58
#INFO
M12_B2B1
E 1222927148467
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
~std_logic_vector{11~downto~0}~122 1 5 166 1 . 21
~NATURAL~range~11~downto~0~121 2 5 387 1 . 21
A 3 29 582 1 . 21
B 4 29 656 1 . 21
~std_logic_vector{11~downto~0}~124 5 5 729 1 . 22
~NATURAL~range~11~downto~0~123 6 5 950 1 . 22
Y 7 29 1145 1 . 22
#SPECIFICATION 
#END
V 000028 54 1216 0 m12_b2b1
12
1
12
00000019
1
./src/M12_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148487 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000040 11 204 1222927148484 m12_b2b1e
E M12_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B2B1E
V 000040 11 430 1222927148484 m12_b2b1e
#VLB_VERSION 58
#INFO
M12_B2B1E
E 1222927148484
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
EI 1 29 168 1 . 20
~std_logic_vector{11~downto~0}~122 2 5 275 1 . 21
~NATURAL~range~11~downto~0~121 3 5 496 1 . 21
A 4 29 691 1 . 21
B 5 29 765 1 . 21
~std_logic_vector{11~downto~0}~124 6 5 838 1 . 22
~NATURAL~range~11~downto~0~123 7 5 1059 1 . 22
Y 8 29 1254 1 . 22
#SPECIFICATION 
#END
V 000029 54 1325 0 m12_b2b1e
12
1
12
00000019
1
./src/M12_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927148518 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 264 1222927148515 m12_b4b1
E M12_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B4B1
V 000039 11 469 1222927148515 m12_b4b1
#VLB_VERSION 58
#INFO
M12_B4B1
E 1222927148515
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
~std_logic_vector{11~downto~0}~126 2 5 274 1 . 21
~NATURAL~range~11~downto~0~125 3 5 495 1 . 21
A 4 29 690 1 . 21
B 5 29 764 1 . 21
C 6 29 838 1 . 21
D 7 29 912 1 . 21
~std_logic_vector{11~downto~0}~128 8 5 985 1 . 22
~NATURAL~range~11~downto~0~127 9 5 1206 1 . 22
Y 10 29 1401 1 . 22
#SPECIFICATION 
#END
V 000028 54 1473 0 m12_b4b1
12
1
12
00000019
1
./src/M12_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148547 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000042 11 268 1222927148531 m12_b4b1_sb
E M12_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B4B1_SB
V 000042 11 551 1222927148531 m12_b4b1_sb
#VLB_VERSION 58
#INFO
M12_B4B1_SB
E 1222927148531
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{11~downto~0}~126 3 5 714 1 . 21
~NATURAL~range~11~downto~0~125 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
~std_logic_vector{11~downto~0}~128 9 5 1425 1 . 22
~NATURAL~range~11~downto~0~127 10 5 1647 1 . 22
Y 11 29 1843 1 . 22
#SPECIFICATION 
#END
V 000031 54 1915 0 m12_b4b1_sb
12
1
12
00000019
1
./src/M12_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927148565 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 291 1222927148562 m12_b4b1e
E M12_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B4B1E
V 000040 11 493 1222927148562 m12_b4b1e
#VLB_VERSION 58
#INFO
M12_B4B1E
E 1222927148562
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
EI 2 29 276 1 . 20
~std_logic_vector{11~downto~0}~126 3 5 383 1 . 21
~NATURAL~range~11~downto~0~125 4 5 604 1 . 21
A 5 29 799 1 . 21
B 6 29 873 1 . 21
C 7 29 947 1 . 21
D 8 29 1021 1 . 21
~std_logic_vector{11~downto~0}~128 9 5 1094 1 . 22
~NATURAL~range~11~downto~0~127 10 5 1316 1 . 22
Y 11 29 1512 1 . 22
#SPECIFICATION 
#END
V 000029 54 1584 0 m12_b4b1e
12
1
12
00000019
1
./src/M12_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148595 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000043 11 295 1222927148592 m12_b4b1e_sb
E M12_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B4B1E_SB
V 000043 11 574 1222927148592 m12_b4b1e_sb
#VLB_VERSION 58
#INFO
M12_B4B1E_SB
E 1222927148592
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~1~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{11~downto~0}~126 4 5 823 1 . 22
~NATURAL~range~11~downto~0~125 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
~std_logic_vector{11~downto~0}~128 10 5 1534 1 . 23
~NATURAL~range~11~downto~0~127 11 5 1757 1 . 23
Y 12 29 1953 1 . 23
#SPECIFICATION 
#END
V 000032 54 2026 0 m12_b4b1e_sb
12
1
12
00000019
1
./src/M12_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148612 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 413 1222927148609 m12_b8b1
E M12_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P E _in std_logic_vector[11:0]
P F _in std_logic_vector[11:0]
P G _in std_logic_vector[11:0]
P H _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B8B1
V 000039 11 580 1222927148609 m12_b8b1
#VLB_VERSION 58
#INFO
M12_B8B1
E 1222927148609
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
~std_logic_vector{11~downto~0}~1214 3 5 382 1 . 21
~NATURAL~range~11~downto~0~1213 4 5 603 1 . 21
A 5 29 798 1 . 21
B 6 29 872 1 . 21
C 7 29 946 1 . 21
D 8 29 1020 1 . 21
E 9 29 1094 1 . 21
F 10 29 1168 1 . 21
G 11 29 1243 1 . 21
H 12 29 1318 1 . 21
~std_logic_vector{11~downto~0}~1216 13 5 1394 1 . 22
~NATURAL~range~11~downto~0~1215 14 5 1617 1 . 22
Y 15 29 1813 1 . 22
#SPECIFICATION 
#END
V 000028 54 1888 0 m12_b8b1
12
1
12
00000019
1
./src/M12_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927148643 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000042 11 392 1222927148640 m12_b8b1_sb
E M12_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P E _in std_logic_vector[11:0]
P F _in std_logic_vector[11:0]
P G _in std_logic_vector[11:0]
P H _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B8B1_SB
V 000042 11 639 1222927148640 m12_b8b1_sb
#VLB_VERSION 58
#INFO
M12_B8B1_SB
E 1222927148640
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{11~downto~0}~1214 3 5 714 1 . 21
~NATURAL~range~11~downto~0~1213 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
E 9 29 1426 1 . 21
F 10 29 1500 1 . 21
G 11 29 1575 1 . 21
H 12 29 1650 1 . 21
~std_logic_vector{11~downto~0}~1216 13 5 1724 1 . 22
~NATURAL~range~11~downto~0~1215 14 5 1947 1 . 22
Y 15 29 2143 1 . 22
#SPECIFICATION 
#END
V 000031 54 2216 0 m12_b8b1_sb
12
1
12
00000019
1
./src/M12_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148673 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 440 1222927148670 m12_b8b1e
E M12_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P E _in std_logic_vector[11:0]
P F _in std_logic_vector[11:0]
P G _in std_logic_vector[11:0]
P H _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B8B1E
V 000040 11 603 1222927148670 m12_b8b1e
#VLB_VERSION 58
#INFO
M12_B8B1E
E 1222927148670
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
EI 3 29 384 1 . 20
~std_logic_vector{11~downto~0}~1214 4 5 491 1 . 21
~NATURAL~range~11~downto~0~1213 5 5 712 1 . 21
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
~std_logic_vector{11~downto~0}~1216 14 5 1506 1 . 22
~NATURAL~range~11~downto~0~1215 15 5 1729 1 . 22
Y 16 29 1925 1 . 22
#SPECIFICATION 
#END
V 000029 54 2000 0 m12_b8b1e
12
1
12
00000019
1
./src/M12_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927148690 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000043 11 419 1222927148687 m12_b8b1e_sb
E M12_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P E _in std_logic_vector[11:0]
P F _in std_logic_vector[11:0]
P G _in std_logic_vector[11:0]
P H _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B8B1E_SB
V 000043 11 662 1222927148687 m12_b8b1e_sb
#VLB_VERSION 58
#INFO
M12_B8B1E_SB
E 1222927148687
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~2~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{11~downto~0}~1214 4 5 823 1 . 22
~NATURAL~range~11~downto~0~1213 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
E 10 29 1535 1 . 22
F 11 29 1610 1 . 22
G 12 29 1685 1 . 22
H 13 29 1760 1 . 22
~std_logic_vector{11~downto~0}~1216 14 5 1834 1 . 23
~NATURAL~range~11~downto~0~1215 15 5 2057 1 . 23
Y 16 29 2253 1 . 23
#SPECIFICATION 
#END
V 000032 54 2328 0 m12_b8b1e_sb
12
1
12
00000019
1
./src/M12_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148721 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 688 1222927148718 m12_b16b1
E M12_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P E _in std_logic_vector[11:0]
P F _in std_logic_vector[11:0]
P G _in std_logic_vector[11:0]
P H _in std_logic_vector[11:0]
P I _in std_logic_vector[11:0]
P J _in std_logic_vector[11:0]
P K _in std_logic_vector[11:0]
P L _in std_logic_vector[11:0]
P M _in std_logic_vector[11:0]
P N _in std_logic_vector[11:0]
P O _in std_logic_vector[11:0]
P P _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B16B1
V 000040 11 771 1222927148718 m12_b16b1
#VLB_VERSION 58
#INFO
M12_B16B1
E 1222927148718
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
~std_logic_vector{11~downto~0}~1230 4 5 491 1 . 22
~NATURAL~range~11~downto~0~1229 5 5 712 1 . 22
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
I 14 29 1507 1 . 21
J 15 29 1584 1 . 22
K 16 29 1661 1 . 22
L 17 29 1738 1 . 22
M 18 29 1815 1 . 22
N 19 29 1892 1 . 22
O 20 29 1969 1 . 22
P 21 29 2046 1 . 22
~std_logic_vector{11~downto~0}~1232 22 5 2122 1 . 23
~NATURAL~range~11~downto~0~1231 23 5 2345 1 . 23
Y 24 29 2541 1 . 23
#SPECIFICATION 
#END
V 000029 54 2616 0 m12_b16b1
12
1
12
00000019
1
./src/M12_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927148751 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000043 11 624 1222927148748 m12_b16b1_sb
E M12_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P E _in std_logic_vector[11:0]
P F _in std_logic_vector[11:0]
P G _in std_logic_vector[11:0]
P H _in std_logic_vector[11:0]
P I _in std_logic_vector[11:0]
P J _in std_logic_vector[11:0]
P K _in std_logic_vector[11:0]
P L _in std_logic_vector[11:0]
P M _in std_logic_vector[11:0]
P N _in std_logic_vector[11:0]
P O _in std_logic_vector[11:0]
P P _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B16B1_SB
V 000043 11 807 1222927148748 m12_b16b1_sb
#VLB_VERSION 58
#INFO
M12_B16B1_SB
E 1222927148748
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
~std_logic_vector{11~downto~0}~1230 3 5 549 1 . 22
~NATURAL~range~11~downto~0~1229 4 5 770 1 . 22
A 5 29 965 1 . 21
B 6 29 1039 1 . 21
C 7 29 1113 1 . 21
D 8 29 1187 1 . 21
E 9 29 1261 1 . 21
F 10 29 1335 1 . 21
G 11 29 1410 1 . 21
H 12 29 1485 1 . 21
I 13 29 1560 1 . 21
J 14 29 1635 1 . 22
K 15 29 1712 1 . 22
L 16 29 1789 1 . 22
M 17 29 1866 1 . 22
N 18 29 1943 1 . 22
O 19 29 2020 1 . 22
P 20 29 2097 1 . 22
~std_logic_vector{11~downto~0}~1232 21 5 2173 1 . 23
~NATURAL~range~11~downto~0~1231 22 5 2396 1 . 23
Y 23 29 2592 1 . 23
#SPECIFICATION 
#END
V 000032 54 2667 0 m12_b16b1_sb
12
1
12
00000019
1
./src/M12_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148782 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 715 1222927148765 m12_b16b1e
E M12_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P E _in std_logic_vector[11:0]
P F _in std_logic_vector[11:0]
P G _in std_logic_vector[11:0]
P H _in std_logic_vector[11:0]
P I _in std_logic_vector[11:0]
P J _in std_logic_vector[11:0]
P K _in std_logic_vector[11:0]
P L _in std_logic_vector[11:0]
P M _in std_logic_vector[11:0]
P N _in std_logic_vector[11:0]
P O _in std_logic_vector[11:0]
P P _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B16B1E
V 000041 11 795 1222927148765 m12_b16b1e
#VLB_VERSION 58
#INFO
M12_B16B1E
E 1222927148765
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 61 1 . 20
S1 1 29 169 1 . 20
S2 2 29 277 1 . 20
S3 3 29 385 1 . 20
EI 4 29 493 1 . 20
~std_logic_vector{11~downto~0}~1230 5 5 600 1 . 22
~NATURAL~range~11~downto~0~1229 6 5 821 1 . 22
A 7 29 1016 1 . 21
B 8 29 1090 1 . 21
C 9 29 1164 1 . 21
D 10 29 1238 1 . 21
E 11 29 1313 1 . 21
F 12 29 1388 1 . 21
G 13 29 1465 1 . 21
H 14 29 1542 1 . 21
I 15 29 1619 1 . 21
J 16 29 1696 1 . 22
K 17 29 1773 1 . 22
L 18 29 1850 1 . 22
M 19 29 1927 1 . 22
N 20 29 2004 1 . 22
O 21 29 2081 1 . 22
P 22 29 2158 1 . 22
~std_logic_vector{11~downto~0}~1232 23 5 2234 1 . 23
~NATURAL~range~11~downto~0~1231 24 5 2457 1 . 23
Y 25 29 2653 1 . 23
#SPECIFICATION 
#END
V 000030 54 2728 0 m12_b16b1e
12
1
12
00000019
1
./src/M12_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927148799 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000044 11 651 1222927148796 m12_b16b1e_sb
E M12_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[11:0]
P B _in std_logic_vector[11:0]
P C _in std_logic_vector[11:0]
P D _in std_logic_vector[11:0]
P E _in std_logic_vector[11:0]
P F _in std_logic_vector[11:0]
P G _in std_logic_vector[11:0]
P H _in std_logic_vector[11:0]
P I _in std_logic_vector[11:0]
P J _in std_logic_vector[11:0]
P K _in std_logic_vector[11:0]
P L _in std_logic_vector[11:0]
P M _in std_logic_vector[11:0]
P N _in std_logic_vector[11:0]
P O _in std_logic_vector[11:0]
P P _in std_logic_vector[11:0]
P Y _out std_logic_vector[11:0]
X M12_B16B1E_SB
V 000044 11 830 1222927148796 m12_b16b1e_sb
#VLB_VERSION 58
#INFO
M12_B16B1E_SB
E 1222927148796
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 63 1 . 20
~NATURAL~range~3~downto~0~12 1 5 283 1 . 20
S 2 29 477 1 . 20
EI 3 29 551 1 . 21
~std_logic_vector{11~downto~0}~1230 4 5 658 1 . 23
~NATURAL~range~11~downto~0~1229 5 5 879 1 . 23
A 6 29 1074 1 . 22
B 7 29 1148 1 . 22
C 8 29 1222 1 . 22
D 9 29 1296 1 . 22
E 10 29 1370 1 . 22
F 11 29 1445 1 . 22
G 12 29 1520 1 . 22
H 13 29 1595 1 . 22
I 14 29 1670 1 . 22
J 15 29 1747 1 . 23
K 16 29 1824 1 . 23
L 17 29 1901 1 . 23
M 18 29 1978 1 . 23
N 19 29 2055 1 . 23
O 20 29 2132 1 . 23
P 21 29 2209 1 . 23
~std_logic_vector{11~downto~0}~1232 22 5 2285 1 . 24
~NATURAL~range~11~downto~0~1231 23 5 2508 1 . 24
Y 24 29 2704 1 . 24
#SPECIFICATION 
#END
V 000033 54 2779 0 m12_b16b1e_sb
12
1
12
00000019
1
./src/M12_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148830 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 178 1222927148827 m16_b1b2
E M16_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B2
V 000039 11 408 1222927148827 m16_b1b2
#VLB_VERSION 58
#INFO
M16_B1B2
E 1222927148827
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
~std_logic_vector{15~downto~0}~122 1 5 166 1 . 21
~NATURAL~range~15~downto~0~121 2 5 387 1 . 21
A 3 29 582 1 . 21
B 4 29 656 1 . 21
~std_logic_vector{15~downto~0}~124 5 5 729 1 . 22
~NATURAL~range~15~downto~0~123 6 5 950 1 . 22
Y 7 29 1145 1 . 22
#SPECIFICATION 
#END
V 000028 54 1216 0 m16_b1b2
12
1
12
00000019
1
./src/M16_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148861 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000040 11 205 1222927148858 m16_b1b2e
E M16_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B2E
V 000040 11 430 1222927148858 m16_b1b2e
#VLB_VERSION 58
#INFO
M16_B1B2E
E 1222927148858
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
EI 1 29 168 1 . 20
~std_logic_vector{15~downto~0}~122 2 5 275 1 . 21
~NATURAL~range~15~downto~0~121 3 5 496 1 . 21
A 4 29 691 1 . 21
B 5 29 765 1 . 21
~std_logic_vector{15~downto~0}~124 6 5 838 1 . 22
~NATURAL~range~15~downto~0~123 7 5 1059 1 . 22
Y 8 29 1254 1 . 22
#SPECIFICATION 
#END
V 000029 54 1325 0 m16_b1b2e
12
1
12
00000019
1
./src/M16_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927148877 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 267 1222927148874 m16_b1b4
E M16_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B4
V 000039 11 469 1222927148874 m16_b1b4
#VLB_VERSION 58
#INFO
M16_B1B4
E 1222927148874
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
~std_logic_vector{15~downto~0}~126 2 5 274 1 . 21
~NATURAL~range~15~downto~0~125 3 5 495 1 . 21
A 4 29 690 1 . 21
B 5 29 764 1 . 21
C 6 29 838 1 . 21
D 7 29 912 1 . 21
~std_logic_vector{15~downto~0}~128 8 5 985 1 . 22
~NATURAL~range~15~downto~0~127 9 5 1206 1 . 22
Y 10 29 1401 1 . 22
#SPECIFICATION 
#END
V 000028 54 1473 0 m16_b1b4
12
1
12
00000019
1
./src/M16_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148909 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000042 11 271 1222927148906 m16_b1b4_sb
E M16_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B4_SB
V 000042 11 551 1222927148906 m16_b1b4_sb
#VLB_VERSION 58
#INFO
M16_B1B4_SB
E 1222927148906
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{15~downto~0}~126 3 5 714 1 . 21
~NATURAL~range~15~downto~0~125 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
~std_logic_vector{15~downto~0}~128 9 5 1425 1 . 22
~NATURAL~range~15~downto~0~127 10 5 1647 1 . 22
Y 11 29 1843 1 . 22
#SPECIFICATION 
#END
V 000031 54 1915 0 m16_b1b4_sb
12
1
12
00000019
1
./src/M16_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927148939 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 294 1222927148936 m16_b1b4e
E M16_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B4E
V 000040 11 493 1222927148936 m16_b1b4e
#VLB_VERSION 58
#INFO
M16_B1B4E
E 1222927148936
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
EI 2 29 276 1 . 20
~std_logic_vector{15~downto~0}~126 3 5 383 1 . 21
~NATURAL~range~15~downto~0~125 4 5 604 1 . 21
A 5 29 799 1 . 21
B 6 29 873 1 . 21
C 7 29 947 1 . 21
D 8 29 1021 1 . 21
~std_logic_vector{15~downto~0}~128 9 5 1094 1 . 22
~NATURAL~range~15~downto~0~127 10 5 1316 1 . 22
Y 11 29 1512 1 . 22
#SPECIFICATION 
#END
V 000029 54 1584 0 m16_b1b4e
12
1
12
00000019
1
./src/M16_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927148955 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000043 11 298 1222927148952 m16_b1b4e_sb
E M16_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B4E_SB
V 000043 11 574 1222927148952 m16_b1b4e_sb
#VLB_VERSION 58
#INFO
M16_B1B4E_SB
E 1222927148952
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~1~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{15~downto~0}~126 4 5 823 1 . 22
~NATURAL~range~15~downto~0~125 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
~std_logic_vector{15~downto~0}~128 10 5 1534 1 . 23
~NATURAL~range~15~downto~0~127 11 5 1757 1 . 23
Y 12 29 1953 1 . 23
#SPECIFICATION 
#END
V 000032 54 2026 0 m16_b1b4e_sb
12
1
12
00000019
1
./src/M16_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927148987 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 420 1222927148984 m16_b1b8
E M16_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P E _out std_logic_vector[15:0]
P F _out std_logic_vector[15:0]
P G _out std_logic_vector[15:0]
P H _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B8
V 000039 11 580 1222927148984 m16_b1b8
#VLB_VERSION 58
#INFO
M16_B1B8
E 1222927148984
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
~std_logic_vector{15~downto~0}~1214 3 5 382 1 . 21
~NATURAL~range~15~downto~0~1213 4 5 603 1 . 21
A 5 29 798 1 . 21
B 6 29 872 1 . 21
C 7 29 946 1 . 21
D 8 29 1020 1 . 21
E 9 29 1094 1 . 21
F 10 29 1168 1 . 21
G 11 29 1243 1 . 21
H 12 29 1318 1 . 21
~std_logic_vector{15~downto~0}~1216 13 5 1394 1 . 22
~NATURAL~range~15~downto~0~1215 14 5 1617 1 . 22
Y 15 29 1813 1 . 22
#SPECIFICATION 
#END
V 000028 54 1888 0 m16_b1b8
12
1
12
00000019
1
./src/M16_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149017 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000042 11 399 1222927149014 m16_b1b8_sb
E M16_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P E _out std_logic_vector[15:0]
P F _out std_logic_vector[15:0]
P G _out std_logic_vector[15:0]
P H _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B8_SB
V 000042 11 639 1222927149014 m16_b1b8_sb
#VLB_VERSION 58
#INFO
M16_B1B8_SB
E 1222927149014
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{15~downto~0}~1214 3 5 714 1 . 21
~NATURAL~range~15~downto~0~1213 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
E 9 29 1426 1 . 21
F 10 29 1500 1 . 21
G 11 29 1575 1 . 21
H 12 29 1650 1 . 21
~std_logic_vector{15~downto~0}~1216 13 5 1724 1 . 22
~NATURAL~range~15~downto~0~1215 14 5 1947 1 . 22
Y 15 29 2143 1 . 22
#SPECIFICATION 
#END
V 000031 54 2216 0 m16_b1b8_sb
12
1
12
00000019
1
./src/M16_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149048 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 447 1222927149045 m16_b1b8e
E M16_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P E _out std_logic_vector[15:0]
P F _out std_logic_vector[15:0]
P G _out std_logic_vector[15:0]
P H _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B8E
V 000040 11 603 1222927149045 m16_b1b8e
#VLB_VERSION 58
#INFO
M16_B1B8E
E 1222927149045
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
EI 3 29 384 1 . 20
~std_logic_vector{15~downto~0}~1214 4 5 491 1 . 21
~NATURAL~range~15~downto~0~1213 5 5 712 1 . 21
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
~std_logic_vector{15~downto~0}~1216 14 5 1506 1 . 22
~NATURAL~range~15~downto~0~1215 15 5 1729 1 . 22
Y 16 29 1925 1 . 22
#SPECIFICATION 
#END
V 000029 54 2000 0 m16_b1b8e
12
1
12
00000019
1
./src/M16_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149078 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000043 11 426 1222927149062 m16_b1b8e_sb
E M16_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P E _out std_logic_vector[15:0]
P F _out std_logic_vector[15:0]
P G _out std_logic_vector[15:0]
P H _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B8E_SB
V 000043 11 662 1222927149062 m16_b1b8e_sb
#VLB_VERSION 58
#INFO
M16_B1B8E_SB
E 1222927149062
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~2~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{15~downto~0}~1214 4 5 823 1 . 22
~NATURAL~range~15~downto~0~1213 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
E 10 29 1535 1 . 22
F 11 29 1610 1 . 22
G 12 29 1685 1 . 22
H 13 29 1760 1 . 22
~std_logic_vector{15~downto~0}~1216 14 5 1834 1 . 23
~NATURAL~range~15~downto~0~1215 15 5 2057 1 . 23
Y 16 29 2253 1 . 23
#SPECIFICATION 
#END
V 000032 54 2328 0 m16_b1b8e_sb
12
1
12
00000019
1
./src/M16_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149110 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 703 1222927149093 m16_b1b16
E M16_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P E _out std_logic_vector[15:0]
P F _out std_logic_vector[15:0]
P G _out std_logic_vector[15:0]
P H _out std_logic_vector[15:0]
P I _out std_logic_vector[15:0]
P J _out std_logic_vector[15:0]
P K _out std_logic_vector[15:0]
P L _out std_logic_vector[15:0]
P M _out std_logic_vector[15:0]
P N _out std_logic_vector[15:0]
P O _out std_logic_vector[15:0]
P P _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B16
V 000040 11 771 1222927149093 m16_b1b16
#VLB_VERSION 58
#INFO
M16_B1B16
E 1222927149093
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
~std_logic_vector{15~downto~0}~1230 4 5 491 1 . 22
~NATURAL~range~15~downto~0~1229 5 5 712 1 . 22
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
I 14 29 1507 1 . 21
J 15 29 1584 1 . 22
K 16 29 1661 1 . 22
L 17 29 1738 1 . 22
M 18 29 1815 1 . 22
N 19 29 1892 1 . 22
O 20 29 1969 1 . 22
P 21 29 2046 1 . 22
~std_logic_vector{15~downto~0}~1232 22 5 2122 1 . 23
~NATURAL~range~15~downto~0~1231 23 5 2345 1 . 23
Y 24 29 2541 1 . 23
#SPECIFICATION 
#END
V 000029 54 2616 0 m16_b1b16
12
1
12
00000019
1
./src/M16_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149142 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000043 11 639 1222927149139 m16_b1b16_sb
E M16_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P E _out std_logic_vector[15:0]
P F _out std_logic_vector[15:0]
P G _out std_logic_vector[15:0]
P H _out std_logic_vector[15:0]
P I _out std_logic_vector[15:0]
P J _out std_logic_vector[15:0]
P K _out std_logic_vector[15:0]
P L _out std_logic_vector[15:0]
P M _out std_logic_vector[15:0]
P N _out std_logic_vector[15:0]
P O _out std_logic_vector[15:0]
P P _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B16_SB
V 000043 11 807 1222927149139 m16_b1b16_sb
#VLB_VERSION 58
#INFO
M16_B1B16_SB
E 1222927149139
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
~std_logic_vector{15~downto~0}~1230 3 5 549 1 . 22
~NATURAL~range~15~downto~0~1229 4 5 770 1 . 22
A 5 29 965 1 . 21
B 6 29 1039 1 . 21
C 7 29 1113 1 . 21
D 8 29 1187 1 . 21
E 9 29 1261 1 . 21
F 10 29 1335 1 . 21
G 11 29 1410 1 . 21
H 12 29 1485 1 . 21
I 13 29 1560 1 . 21
J 14 29 1635 1 . 22
K 15 29 1712 1 . 22
L 16 29 1789 1 . 22
M 17 29 1866 1 . 22
N 18 29 1943 1 . 22
O 19 29 2020 1 . 22
P 20 29 2097 1 . 22
~std_logic_vector{15~downto~0}~1232 21 5 2173 1 . 23
~NATURAL~range~15~downto~0~1231 22 5 2396 1 . 23
Y 23 29 2592 1 . 23
#SPECIFICATION 
#END
V 000032 54 2667 0 m16_b1b16_sb
12
1
12
00000019
1
./src/M16_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149174 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 730 1222927149171 m16_b1b16e
E M16_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P E _out std_logic_vector[15:0]
P F _out std_logic_vector[15:0]
P G _out std_logic_vector[15:0]
P H _out std_logic_vector[15:0]
P I _out std_logic_vector[15:0]
P J _out std_logic_vector[15:0]
P K _out std_logic_vector[15:0]
P L _out std_logic_vector[15:0]
P M _out std_logic_vector[15:0]
P N _out std_logic_vector[15:0]
P O _out std_logic_vector[15:0]
P P _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B16E
V 000041 11 795 1222927149171 m16_b1b16e
#VLB_VERSION 58
#INFO
M16_B1B16E
E 1222927149171
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 61 1 . 20
S1 1 29 169 1 . 20
S2 2 29 277 1 . 20
S3 3 29 385 1 . 20
EI 4 29 493 1 . 20
~std_logic_vector{15~downto~0}~1230 5 5 600 1 . 22
~NATURAL~range~15~downto~0~1229 6 5 821 1 . 22
A 7 29 1016 1 . 21
B 8 29 1090 1 . 21
C 9 29 1164 1 . 21
D 10 29 1238 1 . 21
E 11 29 1313 1 . 21
F 12 29 1388 1 . 21
G 13 29 1465 1 . 21
H 14 29 1542 1 . 21
I 15 29 1619 1 . 21
J 16 29 1696 1 . 22
K 17 29 1773 1 . 22
L 18 29 1850 1 . 22
M 19 29 1927 1 . 22
N 20 29 2004 1 . 22
O 21 29 2081 1 . 22
P 22 29 2158 1 . 22
~std_logic_vector{15~downto~0}~1232 23 5 2234 1 . 23
~NATURAL~range~15~downto~0~1231 24 5 2457 1 . 23
Y 25 29 2653 1 . 23
#SPECIFICATION 
#END
V 000030 54 2728 0 m16_b1b16e
12
1
12
00000019
1
./src/M16_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149219 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000044 11 666 1222927149202 m16_b1b16e_sb
E M16_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[15:0]
P B _out std_logic_vector[15:0]
P C _out std_logic_vector[15:0]
P D _out std_logic_vector[15:0]
P E _out std_logic_vector[15:0]
P F _out std_logic_vector[15:0]
P G _out std_logic_vector[15:0]
P H _out std_logic_vector[15:0]
P I _out std_logic_vector[15:0]
P J _out std_logic_vector[15:0]
P K _out std_logic_vector[15:0]
P L _out std_logic_vector[15:0]
P M _out std_logic_vector[15:0]
P N _out std_logic_vector[15:0]
P O _out std_logic_vector[15:0]
P P _out std_logic_vector[15:0]
P Y _in std_logic_vector[15:0]
X M16_B1B16E_SB
V 000044 11 830 1222927149202 m16_b1b16e_sb
#VLB_VERSION 58
#INFO
M16_B1B16E_SB
E 1222927149202
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 63 1 . 20
~NATURAL~range~3~downto~0~12 1 5 283 1 . 20
S 2 29 477 1 . 20
EI 3 29 551 1 . 21
~std_logic_vector{15~downto~0}~1230 4 5 658 1 . 23
~NATURAL~range~15~downto~0~1229 5 5 879 1 . 23
A 6 29 1074 1 . 22
B 7 29 1148 1 . 22
C 8 29 1222 1 . 22
D 9 29 1296 1 . 22
E 10 29 1370 1 . 22
F 11 29 1445 1 . 22
G 12 29 1520 1 . 22
H 13 29 1595 1 . 22
I 14 29 1670 1 . 22
J 15 29 1747 1 . 23
K 16 29 1824 1 . 23
L 17 29 1901 1 . 23
M 18 29 1978 1 . 23
N 19 29 2055 1 . 23
O 20 29 2132 1 . 23
P 21 29 2209 1 . 23
~std_logic_vector{15~downto~0}~1232 22 5 2285 1 . 24
~NATURAL~range~15~downto~0~1231 23 5 2508 1 . 24
Y 24 29 2704 1 . 24
#SPECIFICATION 
#END
V 000033 54 2779 0 m16_b1b16e_sb
12
1
12
00000019
1
./src/M16_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927149251 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 177 1222927149248 m16_b2b1
E M16_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B2B1
V 000039 11 408 1222927149248 m16_b2b1
#VLB_VERSION 58
#INFO
M16_B2B1
E 1222927149248
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
~std_logic_vector{15~downto~0}~122 1 5 166 1 . 21
~NATURAL~range~15~downto~0~121 2 5 387 1 . 21
A 3 29 582 1 . 21
B 4 29 656 1 . 21
~std_logic_vector{15~downto~0}~124 5 5 729 1 . 22
~NATURAL~range~15~downto~0~123 6 5 950 1 . 22
Y 7 29 1145 1 . 22
#SPECIFICATION 
#END
V 000028 54 1216 0 m16_b2b1
12
0
12
00000019
1
./src/M16_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927149268 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000040 11 204 1222927149265 m16_b2b1e
E M16_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B2B1E
V 000040 11 430 1222927149265 m16_b2b1e
#VLB_VERSION 58
#INFO
M16_B2B1E
E 1222927149265
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
EI 1 29 168 1 . 20
~std_logic_vector{15~downto~0}~122 2 5 275 1 . 21
~NATURAL~range~15~downto~0~121 3 5 496 1 . 21
A 4 29 691 1 . 21
B 5 29 765 1 . 21
~std_logic_vector{15~downto~0}~124 6 5 838 1 . 22
~NATURAL~range~15~downto~0~123 7 5 1059 1 . 22
Y 8 29 1254 1 . 22
#SPECIFICATION 
#END
V 000029 54 1325 0 m16_b2b1e
12
1
12
00000019
1
./src/M16_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927149299 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 264 1222927149296 m16_b4b1
E M16_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B4B1
V 000039 11 469 1222927149296 m16_b4b1
#VLB_VERSION 58
#INFO
M16_B4B1
E 1222927149296
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
~std_logic_vector{15~downto~0}~126 2 5 274 1 . 21
~NATURAL~range~15~downto~0~125 3 5 495 1 . 21
A 4 29 690 1 . 21
B 5 29 764 1 . 21
C 6 29 838 1 . 21
D 7 29 912 1 . 21
~std_logic_vector{15~downto~0}~128 8 5 985 1 . 22
~NATURAL~range~15~downto~0~127 9 5 1206 1 . 22
Y 10 29 1401 1 . 22
#SPECIFICATION 
#END
V 000028 54 1473 0 m16_b4b1
12
1
12
00000019
1
./src/M16_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927149329 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000042 11 268 1222927149326 m16_b4b1_sb
E M16_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B4B1_SB
V 000042 11 551 1222927149326 m16_b4b1_sb
#VLB_VERSION 58
#INFO
M16_B4B1_SB
E 1222927149326
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{15~downto~0}~126 3 5 714 1 . 21
~NATURAL~range~15~downto~0~125 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
~std_logic_vector{15~downto~0}~128 9 5 1425 1 . 22
~NATURAL~range~15~downto~0~127 10 5 1647 1 . 22
Y 11 29 1843 1 . 22
#SPECIFICATION 
#END
V 000031 54 1915 0 m16_b4b1_sb
12
1
12
00000019
1
./src/M16_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927149346 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 291 1222927149343 m16_b4b1e
E M16_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B4B1E
V 000040 11 493 1222927149343 m16_b4b1e
#VLB_VERSION 58
#INFO
M16_B4B1E
E 1222927149343
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
EI 2 29 276 1 . 20
~std_logic_vector{15~downto~0}~126 3 5 383 1 . 21
~NATURAL~range~15~downto~0~125 4 5 604 1 . 21
A 5 29 799 1 . 21
B 6 29 873 1 . 21
C 7 29 947 1 . 21
D 8 29 1021 1 . 21
~std_logic_vector{15~downto~0}~128 9 5 1094 1 . 22
~NATURAL~range~15~downto~0~127 10 5 1316 1 . 22
Y 11 29 1512 1 . 22
#SPECIFICATION 
#END
V 000029 54 1584 0 m16_b4b1e
12
1
12
00000019
1
./src/M16_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927149377 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000043 11 295 1222927149374 m16_b4b1e_sb
E M16_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B4B1E_SB
V 000043 11 574 1222927149374 m16_b4b1e_sb
#VLB_VERSION 58
#INFO
M16_B4B1E_SB
E 1222927149374
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~1~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{15~downto~0}~126 4 5 823 1 . 22
~NATURAL~range~15~downto~0~125 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
~std_logic_vector{15~downto~0}~128 10 5 1534 1 . 23
~NATURAL~range~15~downto~0~127 11 5 1757 1 . 23
Y 12 29 1953 1 . 23
#SPECIFICATION 
#END
V 000032 54 2026 0 m16_b4b1e_sb
12
1
12
00000019
1
./src/M16_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149408 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 413 1222927149405 m16_b8b1
E M16_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P E _in std_logic_vector[15:0]
P F _in std_logic_vector[15:0]
P G _in std_logic_vector[15:0]
P H _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B8B1
V 000039 11 580 1222927149405 m16_b8b1
#VLB_VERSION 58
#INFO
M16_B8B1
E 1222927149405
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
~std_logic_vector{15~downto~0}~1214 3 5 382 1 . 21
~NATURAL~range~15~downto~0~1213 4 5 603 1 . 21
A 5 29 798 1 . 21
B 6 29 872 1 . 21
C 7 29 946 1 . 21
D 8 29 1020 1 . 21
E 9 29 1094 1 . 21
F 10 29 1168 1 . 21
G 11 29 1243 1 . 21
H 12 29 1318 1 . 21
~std_logic_vector{15~downto~0}~1216 13 5 1394 1 . 22
~NATURAL~range~15~downto~0~1215 14 5 1617 1 . 22
Y 15 29 1813 1 . 22
#SPECIFICATION 
#END
V 000028 54 1888 0 m16_b8b1
12
1
12
00000019
1
./src/M16_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149424 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000042 11 392 1222927149421 m16_b8b1_sb
E M16_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P E _in std_logic_vector[15:0]
P F _in std_logic_vector[15:0]
P G _in std_logic_vector[15:0]
P H _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B8B1_SB
V 000042 11 639 1222927149421 m16_b8b1_sb
#VLB_VERSION 58
#INFO
M16_B8B1_SB
E 1222927149421
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{15~downto~0}~1214 3 5 714 1 . 21
~NATURAL~range~15~downto~0~1213 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
E 9 29 1426 1 . 21
F 10 29 1500 1 . 21
G 11 29 1575 1 . 21
H 12 29 1650 1 . 21
~std_logic_vector{15~downto~0}~1216 13 5 1724 1 . 22
~NATURAL~range~15~downto~0~1215 14 5 1947 1 . 22
Y 15 29 2143 1 . 22
#SPECIFICATION 
#END
V 000031 54 2216 0 m16_b8b1_sb
12
1
12
00000019
1
./src/M16_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149455 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 440 1222927149452 m16_b8b1e
E M16_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P E _in std_logic_vector[15:0]
P F _in std_logic_vector[15:0]
P G _in std_logic_vector[15:0]
P H _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B8B1E
V 000040 11 603 1222927149452 m16_b8b1e
#VLB_VERSION 58
#INFO
M16_B8B1E
E 1222927149452
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
EI 3 29 384 1 . 20
~std_logic_vector{15~downto~0}~1214 4 5 491 1 . 21
~NATURAL~range~15~downto~0~1213 5 5 712 1 . 21
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
~std_logic_vector{15~downto~0}~1216 14 5 1506 1 . 22
~NATURAL~range~15~downto~0~1215 15 5 1729 1 . 22
Y 16 29 1925 1 . 22
#SPECIFICATION 
#END
V 000029 54 2000 0 m16_b8b1e
12
1
12
00000019
1
./src/M16_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149486 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000043 11 419 1222927149483 m16_b8b1e_sb
E M16_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P E _in std_logic_vector[15:0]
P F _in std_logic_vector[15:0]
P G _in std_logic_vector[15:0]
P H _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B8B1E_SB
V 000043 11 662 1222927149483 m16_b8b1e_sb
#VLB_VERSION 58
#INFO
M16_B8B1E_SB
E 1222927149483
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~2~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{15~downto~0}~1214 4 5 823 1 . 22
~NATURAL~range~15~downto~0~1213 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
E 10 29 1535 1 . 22
F 11 29 1610 1 . 22
G 12 29 1685 1 . 22
H 13 29 1760 1 . 22
~std_logic_vector{15~downto~0}~1216 14 5 1834 1 . 23
~NATURAL~range~15~downto~0~1215 15 5 2057 1 . 23
Y 16 29 2253 1 . 23
#SPECIFICATION 
#END
V 000032 54 2328 0 m16_b8b1e_sb
12
1
12
00000019
1
./src/M16_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149502 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 688 1222927149499 m16_b16b1
E M16_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P E _in std_logic_vector[15:0]
P F _in std_logic_vector[15:0]
P G _in std_logic_vector[15:0]
P H _in std_logic_vector[15:0]
P I _in std_logic_vector[15:0]
P J _in std_logic_vector[15:0]
P K _in std_logic_vector[15:0]
P L _in std_logic_vector[15:0]
P M _in std_logic_vector[15:0]
P N _in std_logic_vector[15:0]
P O _in std_logic_vector[15:0]
P P _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B16B1
V 000040 11 771 1222927149499 m16_b16b1
#VLB_VERSION 58
#INFO
M16_B16B1
E 1222927149499
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
~std_logic_vector{15~downto~0}~1230 4 5 491 1 . 22
~NATURAL~range~15~downto~0~1229 5 5 712 1 . 22
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
I 14 29 1507 1 . 21
J 15 29 1584 1 . 22
K 16 29 1661 1 . 22
L 17 29 1738 1 . 22
M 18 29 1815 1 . 22
N 19 29 1892 1 . 22
O 20 29 1969 1 . 22
P 21 29 2046 1 . 22
~std_logic_vector{15~downto~0}~1232 22 5 2122 1 . 23
~NATURAL~range~15~downto~0~1231 23 5 2345 1 . 23
Y 24 29 2541 1 . 23
#SPECIFICATION 
#END
V 000029 54 2616 0 m16_b16b1
12
1
12
00000019
1
./src/M16_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149534 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000043 11 624 1222927149531 m16_b16b1_sb
E M16_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P E _in std_logic_vector[15:0]
P F _in std_logic_vector[15:0]
P G _in std_logic_vector[15:0]
P H _in std_logic_vector[15:0]
P I _in std_logic_vector[15:0]
P J _in std_logic_vector[15:0]
P K _in std_logic_vector[15:0]
P L _in std_logic_vector[15:0]
P M _in std_logic_vector[15:0]
P N _in std_logic_vector[15:0]
P O _in std_logic_vector[15:0]
P P _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B16B1_SB
V 000043 11 807 1222927149531 m16_b16b1_sb
#VLB_VERSION 58
#INFO
M16_B16B1_SB
E 1222927149531
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
~std_logic_vector{15~downto~0}~1230 3 5 549 1 . 22
~NATURAL~range~15~downto~0~1229 4 5 770 1 . 22
A 5 29 965 1 . 21
B 6 29 1039 1 . 21
C 7 29 1113 1 . 21
D 8 29 1187 1 . 21
E 9 29 1261 1 . 21
F 10 29 1335 1 . 21
G 11 29 1410 1 . 21
H 12 29 1485 1 . 21
I 13 29 1560 1 . 21
J 14 29 1635 1 . 22
K 15 29 1712 1 . 22
L 16 29 1789 1 . 22
M 17 29 1866 1 . 22
N 18 29 1943 1 . 22
O 19 29 2020 1 . 22
P 20 29 2097 1 . 22
~std_logic_vector{15~downto~0}~1232 21 5 2173 1 . 23
~NATURAL~range~15~downto~0~1231 22 5 2396 1 . 23
Y 23 29 2592 1 . 23
#SPECIFICATION 
#END
V 000032 54 2667 0 m16_b16b1_sb
12
1
12
00000019
1
./src/m16_b16b1_sb.vhd
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149564 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 715 1222927149561 m16_b16b1e
E M16_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P E _in std_logic_vector[15:0]
P F _in std_logic_vector[15:0]
P G _in std_logic_vector[15:0]
P H _in std_logic_vector[15:0]
P I _in std_logic_vector[15:0]
P J _in std_logic_vector[15:0]
P K _in std_logic_vector[15:0]
P L _in std_logic_vector[15:0]
P M _in std_logic_vector[15:0]
P N _in std_logic_vector[15:0]
P O _in std_logic_vector[15:0]
P P _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B16B1E
V 000041 11 795 1222927149561 m16_b16b1e
#VLB_VERSION 58
#INFO
M16_B16B1E
E 1222927149561
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 61 1 . 20
S1 1 29 169 1 . 20
S2 2 29 277 1 . 20
S3 3 29 385 1 . 20
EI 4 29 493 1 . 20
~std_logic_vector{15~downto~0}~1230 5 5 600 1 . 22
~NATURAL~range~15~downto~0~1229 6 5 821 1 . 22
A 7 29 1016 1 . 21
B 8 29 1090 1 . 21
C 9 29 1164 1 . 21
D 10 29 1238 1 . 21
E 11 29 1313 1 . 21
F 12 29 1388 1 . 21
G 13 29 1465 1 . 21
H 14 29 1542 1 . 21
I 15 29 1619 1 . 21
J 16 29 1696 1 . 22
K 17 29 1773 1 . 22
L 18 29 1850 1 . 22
M 19 29 1927 1 . 22
N 20 29 2004 1 . 22
O 21 29 2081 1 . 22
P 22 29 2158 1 . 22
~std_logic_vector{15~downto~0}~1232 23 5 2234 1 . 23
~NATURAL~range~15~downto~0~1231 24 5 2457 1 . 23
Y 25 29 2653 1 . 23
#SPECIFICATION 
#END
V 000030 54 2728 0 m16_b16b1e
12
1
12
00000019
1
./src/M16_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149595 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000044 11 651 1222927149592 m16_b16b1e_sb
E M16_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[15:0]
P B _in std_logic_vector[15:0]
P C _in std_logic_vector[15:0]
P D _in std_logic_vector[15:0]
P E _in std_logic_vector[15:0]
P F _in std_logic_vector[15:0]
P G _in std_logic_vector[15:0]
P H _in std_logic_vector[15:0]
P I _in std_logic_vector[15:0]
P J _in std_logic_vector[15:0]
P K _in std_logic_vector[15:0]
P L _in std_logic_vector[15:0]
P M _in std_logic_vector[15:0]
P N _in std_logic_vector[15:0]
P O _in std_logic_vector[15:0]
P P _in std_logic_vector[15:0]
P Y _out std_logic_vector[15:0]
X M16_B16B1E_SB
V 000044 11 830 1222927149592 m16_b16b1e_sb
#VLB_VERSION 58
#INFO
M16_B16B1E_SB
E 1222927149592
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 63 1 . 20
~NATURAL~range~3~downto~0~12 1 5 283 1 . 20
S 2 29 477 1 . 20
EI 3 29 551 1 . 21
~std_logic_vector{15~downto~0}~1230 4 5 658 1 . 23
~NATURAL~range~15~downto~0~1229 5 5 879 1 . 23
A 6 29 1074 1 . 22
B 7 29 1148 1 . 22
C 8 29 1222 1 . 22
D 9 29 1296 1 . 22
E 10 29 1370 1 . 22
F 11 29 1445 1 . 22
G 12 29 1520 1 . 22
H 13 29 1595 1 . 22
I 14 29 1670 1 . 22
J 15 29 1747 1 . 23
K 16 29 1824 1 . 23
L 17 29 1901 1 . 23
M 18 29 1978 1 . 23
N 19 29 2055 1 . 23
O 20 29 2132 1 . 23
P 21 29 2209 1 . 23
~std_logic_vector{15~downto~0}~1232 22 5 2285 1 . 24
~NATURAL~range~15~downto~0~1231 23 5 2508 1 . 24
Y 24 29 2704 1 . 24
#SPECIFICATION 
#END
V 000033 54 2779 0 m16_b16b1e_sb
12
1
12
00000019
1
./src/M16_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927149612 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 178 1222927149609 m32_b1b2
E M32_B1B2 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B2
V 000039 11 408 1222927149609 m32_b1b2
#VLB_VERSION 58
#INFO
M32_B1B2
E 1222927149609
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
~std_logic_vector{31~downto~0}~122 1 5 166 1 . 21
~NATURAL~range~31~downto~0~121 2 5 387 1 . 21
A 3 29 582 1 . 21
B 4 29 656 1 . 21
~std_logic_vector{31~downto~0}~124 5 5 729 1 . 22
~NATURAL~range~31~downto~0~123 6 5 950 1 . 22
Y 7 29 1145 1 . 22
#SPECIFICATION 
#END
V 000028 54 1216 0 m32_b1b2
12
1
12
00000019
1
./src/M32_B1B2.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927149643 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000040 11 205 1222927149640 m32_b1b2e
E M32_B1B2E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B2E
V 000040 11 430 1222927149640 m32_b1b2e
#VLB_VERSION 58
#INFO
M32_B1B2E
E 1222927149640
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
EI 1 29 168 1 . 20
~std_logic_vector{31~downto~0}~122 2 5 275 1 . 21
~NATURAL~range~31~downto~0~121 3 5 496 1 . 21
A 4 29 691 1 . 21
B 5 29 765 1 . 21
~std_logic_vector{31~downto~0}~124 6 5 838 1 . 22
~NATURAL~range~31~downto~0~123 7 5 1059 1 . 22
Y 8 29 1254 1 . 22
#SPECIFICATION 
#END
V 000029 54 1325 0 m32_b1b2e
12
1
12
00000019
1
./src/M32_B1B2E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927149672 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 267 1222927149656 m32_b1b4
E M32_B1B4 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B4
V 000039 11 469 1222927149656 m32_b1b4
#VLB_VERSION 58
#INFO
M32_B1B4
E 1222927149656
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
~std_logic_vector{31~downto~0}~126 2 5 274 1 . 21
~NATURAL~range~31~downto~0~125 3 5 495 1 . 21
A 4 29 690 1 . 21
B 5 29 764 1 . 21
C 6 29 838 1 . 21
D 7 29 912 1 . 21
~std_logic_vector{31~downto~0}~128 8 5 985 1 . 22
~NATURAL~range~31~downto~0~127 9 5 1206 1 . 22
Y 10 29 1401 1 . 22
#SPECIFICATION 
#END
V 000028 54 1473 0 m32_b1b4
12
1
12
00000019
1
./src/M32_B1B4.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927149690 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000042 11 271 1222927149687 m32_b1b4_sb
E M32_B1B4_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B4_SB
V 000042 11 551 1222927149687 m32_b1b4_sb
#VLB_VERSION 58
#INFO
M32_B1B4_SB
E 1222927149687
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{31~downto~0}~126 3 5 714 1 . 21
~NATURAL~range~31~downto~0~125 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
~std_logic_vector{31~downto~0}~128 9 5 1425 1 . 22
~NATURAL~range~31~downto~0~127 10 5 1647 1 . 22
Y 11 29 1843 1 . 22
#SPECIFICATION 
#END
V 000031 54 1915 0 m32_b1b4_sb
12
1
12
00000019
1
./src/M32_B1B4_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
67
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927149721 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 294 1222927149718 m32_b1b4e
E M32_B1B4E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B4E
V 000040 11 493 1222927149718 m32_b1b4e
#VLB_VERSION 58
#INFO
M32_B1B4E
E 1222927149718
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
EI 2 29 276 1 . 20
~std_logic_vector{31~downto~0}~126 3 5 383 1 . 21
~NATURAL~range~31~downto~0~125 4 5 604 1 . 21
A 5 29 799 1 . 21
B 6 29 873 1 . 21
C 7 29 947 1 . 21
D 8 29 1021 1 . 21
~std_logic_vector{31~downto~0}~128 9 5 1094 1 . 22
~NATURAL~range~31~downto~0~127 10 5 1316 1 . 22
Y 11 29 1512 1 . 22
#SPECIFICATION 
#END
V 000029 54 1584 0 m32_b1b4e
12
1
12
00000019
1
./src/M32_B1B4E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927149751 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000043 11 298 1222927149748 m32_b1b4e_sb
E M32_B1B4E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B4E_SB
V 000043 11 574 1222927149748 m32_b1b4e_sb
#VLB_VERSION 58
#INFO
M32_B1B4E_SB
E 1222927149748
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~1~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{31~downto~0}~126 4 5 823 1 . 22
~NATURAL~range~31~downto~0~125 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
~std_logic_vector{31~downto~0}~128 10 5 1534 1 . 23
~NATURAL~range~31~downto~0~127 11 5 1757 1 . 23
Y 12 29 1953 1 . 23
#SPECIFICATION 
#END
V 000032 54 2026 0 m32_b1b4e_sb
12
1
12
00000019
1
./src/M32_B1B4E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
67
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149768 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 420 1222927149765 m32_b1b8
E M32_B1B8 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P E _out std_logic_vector[31:0]
P F _out std_logic_vector[31:0]
P G _out std_logic_vector[31:0]
P H _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B8
V 000039 11 580 1222927149765 m32_b1b8
#VLB_VERSION 58
#INFO
M32_B1B8
E 1222927149765
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
~std_logic_vector{31~downto~0}~1214 3 5 382 1 . 21
~NATURAL~range~31~downto~0~1213 4 5 603 1 . 21
A 5 29 798 1 . 21
B 6 29 872 1 . 21
C 7 29 946 1 . 21
D 8 29 1020 1 . 21
E 9 29 1094 1 . 21
F 10 29 1168 1 . 21
G 11 29 1243 1 . 21
H 12 29 1318 1 . 21
~std_logic_vector{31~downto~0}~1216 13 5 1394 1 . 22
~NATURAL~range~31~downto~0~1215 14 5 1617 1 . 22
Y 15 29 1813 1 . 22
#SPECIFICATION 
#END
V 000028 54 1888 0 m32_b1b8
12
1
12
00000019
1
./src/M32_B1B8.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149799 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000042 11 399 1222927149796 m32_b1b8_sb
E M32_B1B8_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P E _out std_logic_vector[31:0]
P F _out std_logic_vector[31:0]
P G _out std_logic_vector[31:0]
P H _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B8_SB
V 000042 11 639 1222927149796 m32_b1b8_sb
#VLB_VERSION 58
#INFO
M32_B1B8_SB
E 1222927149796
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{31~downto~0}~1214 3 5 714 1 . 21
~NATURAL~range~31~downto~0~1213 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
E 9 29 1426 1 . 21
F 10 29 1500 1 . 21
G 11 29 1575 1 . 21
H 12 29 1650 1 . 21
~std_logic_vector{31~downto~0}~1216 13 5 1724 1 . 22
~NATURAL~range~31~downto~0~1215 14 5 1947 1 . 22
Y 15 29 2143 1 . 22
#SPECIFICATION 
#END
V 000031 54 2216 0 m32_b1b8_sb
12
1
12
00000019
1
./src/M32_B1B8_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
67
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149829 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 447 1222927149826 m32_b1b8e
E M32_B1B8E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P E _out std_logic_vector[31:0]
P F _out std_logic_vector[31:0]
P G _out std_logic_vector[31:0]
P H _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B8E
V 000040 11 603 1222927149826 m32_b1b8e
#VLB_VERSION 58
#INFO
M32_B1B8E
E 1222927149826
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
EI 3 29 384 1 . 20
~std_logic_vector{31~downto~0}~1214 4 5 491 1 . 21
~NATURAL~range~31~downto~0~1213 5 5 712 1 . 21
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
~std_logic_vector{31~downto~0}~1216 14 5 1506 1 . 22
~NATURAL~range~31~downto~0~1215 15 5 1729 1 . 22
Y 16 29 1925 1 . 22
#SPECIFICATION 
#END
V 000029 54 2000 0 m32_b1b8e
12
1
12
00000019
1
./src/M32_B1B8E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149861 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000043 11 426 1222927149858 m32_b1b8e_sb
E M32_B1B8E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P E _out std_logic_vector[31:0]
P F _out std_logic_vector[31:0]
P G _out std_logic_vector[31:0]
P H _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B8E_SB
V 000043 11 662 1222927149858 m32_b1b8e_sb
#VLB_VERSION 58
#INFO
M32_B1B8E_SB
E 1222927149858
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~2~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{31~downto~0}~1214 4 5 823 1 . 22
~NATURAL~range~31~downto~0~1213 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
E 10 29 1535 1 . 22
F 11 29 1610 1 . 22
G 12 29 1685 1 . 22
H 13 29 1760 1 . 22
~std_logic_vector{31~downto~0}~1216 14 5 1834 1 . 23
~NATURAL~range~31~downto~0~1215 15 5 2057 1 . 23
Y 16 29 2253 1 . 23
#SPECIFICATION 
#END
V 000032 54 2328 0 m32_b1b8e_sb
12
1
12
00000019
1
./src/M32_B1B8E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
67
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149891 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 703 1222927149874 m32_b1b16
E M32_B1B16 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P E _out std_logic_vector[31:0]
P F _out std_logic_vector[31:0]
P G _out std_logic_vector[31:0]
P H _out std_logic_vector[31:0]
P I _out std_logic_vector[31:0]
P J _out std_logic_vector[31:0]
P K _out std_logic_vector[31:0]
P L _out std_logic_vector[31:0]
P M _out std_logic_vector[31:0]
P N _out std_logic_vector[31:0]
P O _out std_logic_vector[31:0]
P P _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B16
V 000040 11 771 1222927149874 m32_b1b16
#VLB_VERSION 58
#INFO
M32_B1B16
E 1222927149874
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
~std_logic_vector{31~downto~0}~1230 4 5 491 1 . 22
~NATURAL~range~31~downto~0~1229 5 5 712 1 . 22
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
I 14 29 1507 1 . 21
J 15 29 1584 1 . 22
K 16 29 1661 1 . 22
L 17 29 1738 1 . 22
M 18 29 1815 1 . 22
N 19 29 1892 1 . 22
O 20 29 1969 1 . 22
P 21 29 2046 1 . 22
~std_logic_vector{31~downto~0}~1232 22 5 2122 1 . 23
~NATURAL~range~31~downto~0~1231 23 5 2345 1 . 23
Y 24 29 2541 1 . 23
#SPECIFICATION 
#END
V 000029 54 2616 0 m32_b1b16
12
1
12
00000019
1
./src/M32_B1B16.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
67
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927149923 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000043 11 639 1222927149920 m32_b1b16_sb
E M32_B1B16_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P E _out std_logic_vector[31:0]
P F _out std_logic_vector[31:0]
P G _out std_logic_vector[31:0]
P H _out std_logic_vector[31:0]
P I _out std_logic_vector[31:0]
P J _out std_logic_vector[31:0]
P K _out std_logic_vector[31:0]
P L _out std_logic_vector[31:0]
P M _out std_logic_vector[31:0]
P N _out std_logic_vector[31:0]
P O _out std_logic_vector[31:0]
P P _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B16_SB
V 000043 11 807 1222927149920 m32_b1b16_sb
#VLB_VERSION 58
#INFO
M32_B1B16_SB
E 1222927149920
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
~std_logic_vector{31~downto~0}~1230 3 5 549 1 . 22
~NATURAL~range~31~downto~0~1229 4 5 770 1 . 22
A 5 29 965 1 . 21
B 6 29 1039 1 . 21
C 7 29 1113 1 . 21
D 8 29 1187 1 . 21
E 9 29 1261 1 . 21
F 10 29 1335 1 . 21
G 11 29 1410 1 . 21
H 12 29 1485 1 . 21
I 13 29 1560 1 . 21
J 14 29 1635 1 . 22
K 15 29 1712 1 . 22
L 16 29 1789 1 . 22
M 17 29 1866 1 . 22
N 18 29 1943 1 . 22
O 19 29 2020 1 . 22
P 20 29 2097 1 . 22
~std_logic_vector{31~downto~0}~1232 21 5 2173 1 . 23
~NATURAL~range~31~downto~0~1231 22 5 2396 1 . 23
Y 23 29 2592 1 . 23
#SPECIFICATION 
#END
V 000032 54 2667 0 m32_b1b16_sb
12
1
12
00000019
1
./src/M32_B1B16_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
67
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927149955 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 730 1222927149952 m32_b1b16e
E M32_B1B16E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P E _out std_logic_vector[31:0]
P F _out std_logic_vector[31:0]
P G _out std_logic_vector[31:0]
P H _out std_logic_vector[31:0]
P I _out std_logic_vector[31:0]
P J _out std_logic_vector[31:0]
P K _out std_logic_vector[31:0]
P L _out std_logic_vector[31:0]
P M _out std_logic_vector[31:0]
P N _out std_logic_vector[31:0]
P O _out std_logic_vector[31:0]
P P _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B16E
V 000041 11 795 1222927149952 m32_b1b16e
#VLB_VERSION 58
#INFO
M32_B1B16E
E 1222927149952
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 61 1 . 20
S1 1 29 169 1 . 20
S2 2 29 277 1 . 20
S3 3 29 385 1 . 20
EI 4 29 493 1 . 20
~std_logic_vector{31~downto~0}~1230 5 5 600 1 . 22
~NATURAL~range~31~downto~0~1229 6 5 821 1 . 22
A 7 29 1016 1 . 21
B 8 29 1090 1 . 21
C 9 29 1164 1 . 21
D 10 29 1238 1 . 21
E 11 29 1313 1 . 21
F 12 29 1388 1 . 21
G 13 29 1465 1 . 21
H 14 29 1542 1 . 21
I 15 29 1619 1 . 21
J 16 29 1696 1 . 22
K 17 29 1773 1 . 22
L 18 29 1850 1 . 22
M 19 29 1927 1 . 22
N 20 29 2004 1 . 22
O 21 29 2081 1 . 22
P 22 29 2158 1 . 22
~std_logic_vector{31~downto~0}~1232 23 5 2234 1 . 23
~NATURAL~range~31~downto~0~1231 24 5 2457 1 . 23
Y 25 29 2653 1 . 23
#SPECIFICATION 
#END
V 000030 54 2728 0 m32_b1b16e
12
1
12
00000019
1
./src/M32_B1B16E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
68
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
67
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927150000 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000044 11 666 1222927149984 m32_b1b16e_sb
E M32_B1B16E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _out std_logic_vector[31:0]
P B _out std_logic_vector[31:0]
P C _out std_logic_vector[31:0]
P D _out std_logic_vector[31:0]
P E _out std_logic_vector[31:0]
P F _out std_logic_vector[31:0]
P G _out std_logic_vector[31:0]
P H _out std_logic_vector[31:0]
P I _out std_logic_vector[31:0]
P J _out std_logic_vector[31:0]
P K _out std_logic_vector[31:0]
P L _out std_logic_vector[31:0]
P M _out std_logic_vector[31:0]
P N _out std_logic_vector[31:0]
P O _out std_logic_vector[31:0]
P P _out std_logic_vector[31:0]
P Y _in std_logic_vector[31:0]
X M32_B1B16E_SB
V 000044 11 830 1222927149984 m32_b1b16e_sb
#VLB_VERSION 58
#INFO
M32_B1B16E_SB
E 1222927149984
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 63 1 . 20
~NATURAL~range~3~downto~0~12 1 5 283 1 . 20
S 2 29 477 1 . 20
EI 3 29 551 1 . 21
~std_logic_vector{31~downto~0}~1230 4 5 658 1 . 23
~NATURAL~range~31~downto~0~1229 5 5 879 1 . 23
A 6 29 1074 1 . 22
B 7 29 1148 1 . 22
C 8 29 1222 1 . 22
D 9 29 1296 1 . 22
E 10 29 1370 1 . 22
F 11 29 1445 1 . 22
G 12 29 1520 1 . 22
H 13 29 1595 1 . 22
I 14 29 1670 1 . 22
J 15 29 1747 1 . 23
K 16 29 1824 1 . 23
L 17 29 1901 1 . 23
M 18 29 1978 1 . 23
N 19 29 2055 1 . 23
O 20 29 2132 1 . 23
P 21 29 2209 1 . 23
~std_logic_vector{31~downto~0}~1232 22 5 2285 1 . 24
~NATURAL~range~31~downto~0~1231 23 5 2508 1 . 24
Y 24 29 2704 1 . 24
#SPECIFICATION 
#END
V 000033 54 2779 0 m32_b1b16e_sb
12
1
12
00000019
1
./src/M32_B1B16E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
68
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
67
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927150033 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 177 1222927150030 m32_b2b1
E M32_B2B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B2B1
V 000039 11 408 1222927150030 m32_b2b1
#VLB_VERSION 58
#INFO
M32_B2B1
E 1222927150030
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
~std_logic_vector{31~downto~0}~122 1 5 166 1 . 21
~NATURAL~range~31~downto~0~121 2 5 387 1 . 21
A 3 29 582 1 . 21
B 4 29 656 1 . 21
~std_logic_vector{31~downto~0}~124 5 5 729 1 . 22
~NATURAL~range~31~downto~0~123 6 5 950 1 . 22
Y 7 29 1145 1 . 22
#SPECIFICATION 
#END
V 000028 54 1216 0 m32_b2b1
12
1
12
00000019
1
./src/M32_B2B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 1 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 2 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 2 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 1 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 5 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 3
3
68
0
1
12 ~ ~ 5 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927150049 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000040 11 204 1222927150046 m32_b2b1e
E M32_B2B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B2B1E
V 000040 11 430 1222927150046 m32_b2b1e
#VLB_VERSION 58
#INFO
M32_B2B1E
E 1222927150046
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
EI 1 29 168 1 . 20
~std_logic_vector{31~downto~0}~122 2 5 275 1 . 21
~NATURAL~range~31~downto~0~121 3 5 496 1 . 21
A 4 29 691 1 . 21
B 5 29 765 1 . 21
~std_logic_vector{31~downto~0}~124 6 5 838 1 . 22
~NATURAL~range~31~downto~0~123 7 5 1059 1 . 22
Y 8 29 1254 1 . 22
#SPECIFICATION 
#END
V 000029 54 1325 0 m32_b2b1e
12
1
12
00000019
1
./src/M32_B2B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927150080 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 264 1222927150077 m32_b4b1
E M32_B4B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B4B1
V 000039 11 469 1222927150077 m32_b4b1
#VLB_VERSION 58
#INFO
M32_B4B1
E 1222927150077
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
~std_logic_vector{31~downto~0}~126 2 5 274 1 . 21
~NATURAL~range~31~downto~0~125 3 5 495 1 . 21
A 4 29 690 1 . 21
B 5 29 764 1 . 21
C 6 29 838 1 . 21
D 7 29 912 1 . 21
~std_logic_vector{31~downto~0}~128 8 5 985 1 . 22
~NATURAL~range~31~downto~0~127 9 5 1206 1 . 22
Y 10 29 1401 1 . 22
#SPECIFICATION 
#END
V 000028 54 1473 0 m32_b4b1
12
1
12
00000019
1
./src/M32_B4B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 2 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 3 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 3 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 2 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927150111 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000042 11 268 1222927150108 m32_b4b1_sb
E M32_B4B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B4B1_SB
V 000042 11 551 1222927150108 m32_b4b1_sb
#VLB_VERSION 58
#INFO
M32_B4B1_SB
E 1222927150108
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~1~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{31~downto~0}~126 3 5 714 1 . 21
~NATURAL~range~31~downto~0~125 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
~std_logic_vector{31~downto~0}~128 9 5 1425 1 . 22
~NATURAL~range~31~downto~0~127 10 5 1647 1 . 22
Y 11 29 1843 1 . 22
#SPECIFICATION 
#END
V 000031 54 1915 0 m32_b4b1_sb
12
1
12
00000019
1
./src/M32_B4B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 591           1222927150127 behav
3_______
58
behav
0
9
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 291 1222927150124 m32_b4b1e
E M32_B4B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B4B1E
V 000040 11 493 1222927150124 m32_b4b1e
#VLB_VERSION 58
#INFO
M32_B4B1E
E 1222927150124
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
EI 2 29 276 1 . 20
~std_logic_vector{31~downto~0}~126 3 5 383 1 . 21
~NATURAL~range~31~downto~0~125 4 5 604 1 . 21
A 5 29 799 1 . 21
B 6 29 873 1 . 21
C 7 29 947 1 . 21
D 8 29 1021 1 . 21
~std_logic_vector{31~downto~0}~128 9 5 1094 1 . 22
~NATURAL~range~31~downto~0~127 10 5 1316 1 . 22
Y 11 29 1512 1 . 22
#SPECIFICATION 
#END
V 000029 54 1584 0 m32_b4b1e
12
1
12
00000019
1
./src/M32_B4B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 7
7
68
0
1
12 ~ ~ 9 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927150158 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000043 11 295 1222927150155 m32_b4b1e_sb
E M32_B4B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[1:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B4B1E_SB
V 000043 11 574 1222927150155 m32_b4b1e_sb
#VLB_VERSION 58
#INFO
M32_B4B1E_SB
E 1222927150155
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~1~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{31~downto~0}~126 4 5 823 1 . 22
~NATURAL~range~31~downto~0~125 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
~std_logic_vector{31~downto~0}~128 10 5 1534 1 . 23
~NATURAL~range~31~downto~0~127 11 5 1757 1 . 23
Y 12 29 1953 1 . 23
#SPECIFICATION 
#END
V 000032 54 2026 0 m32_b4b1e_sb
12
1
12
00000019
1
./src/M32_B4B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927150188 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 413 1222927150171 m32_b8b1
E M32_B8B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P E _in std_logic_vector[31:0]
P F _in std_logic_vector[31:0]
P G _in std_logic_vector[31:0]
P H _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B8B1
V 000039 11 580 1222927150171 m32_b8b1
#VLB_VERSION 58
#INFO
M32_B8B1
E 1222927150171
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 59 1 . 20
S1 1 29 167 1 . 20
S2 2 29 275 1 . 20
~std_logic_vector{31~downto~0}~1214 3 5 382 1 . 21
~NATURAL~range~31~downto~0~1213 4 5 603 1 . 21
A 5 29 798 1 . 21
B 6 29 872 1 . 21
C 7 29 946 1 . 21
D 8 29 1020 1 . 21
E 9 29 1094 1 . 21
F 10 29 1168 1 . 21
G 11 29 1243 1 . 21
H 12 29 1318 1 . 21
~std_logic_vector{31~downto~0}~1216 13 5 1394 1 . 22
~NATURAL~range~31~downto~0~1215 14 5 1617 1 . 22
Y 15 29 1813 1 . 22
#SPECIFICATION 
#END
V 000028 54 1888 0 m32_b8b1
12
1
12
00000019
1
./src/M32_B8B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 11
11
68
0
1
12 ~ ~ 13 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927150205 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000042 11 392 1222927150202 m32_b8b1_sb
E M32_B8B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P E _in std_logic_vector[31:0]
P F _in std_logic_vector[31:0]
P G _in std_logic_vector[31:0]
P H _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B8B1_SB
V 000042 11 639 1222927150202 m32_b8b1_sb
#VLB_VERSION 58
#INFO
M32_B8B1_SB
E 1222927150202
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 61 1 . 20
~NATURAL~range~2~downto~0~12 1 5 281 1 . 20
S 2 29 475 1 . 20
~std_logic_vector{31~downto~0}~1214 3 5 714 1 . 21
~NATURAL~range~31~downto~0~1213 4 5 935 1 . 21
A 5 29 1130 1 . 21
B 6 29 1204 1 . 21
C 7 29 1278 1 . 21
D 8 29 1352 1 . 21
E 9 29 1426 1 . 21
F 10 29 1500 1 . 21
G 11 29 1575 1 . 21
H 12 29 1650 1 . 21
~std_logic_vector{31~downto~0}~1216 13 5 1724 1 . 22
~NATURAL~range~31~downto~0~1215 14 5 1947 1 . 22
Y 15 29 2143 1 . 22
#SPECIFICATION 
#END
V 000031 54 2216 0 m32_b8b1_sb
12
1
12
00000019
1
./src/M32_B8B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 9
9
68
0
1
12 ~ ~ 13 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927150236 behav
3_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{2~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~2~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
31
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 440 1222927150233 m32_b8b1e
E M32_B8B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P E _in std_logic_vector[31:0]
P F _in std_logic_vector[31:0]
P G _in std_logic_vector[31:0]
P H _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B8B1E
V 000040 11 603 1222927150233 m32_b8b1e
#VLB_VERSION 58
#INFO
M32_B8B1E
E 1222927150233
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
EI 3 29 384 1 . 20
~std_logic_vector{31~downto~0}~1214 4 5 491 1 . 21
~NATURAL~range~31~downto~0~1213 5 5 712 1 . 21
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
~std_logic_vector{31~downto~0}~1216 14 5 1506 1 . 22
~NATURAL~range~31~downto~0~1215 15 5 1729 1 . 22
Y 16 29 1925 1 . 22
#SPECIFICATION 
#END
V 000029 54 2000 0 m32_b8b1e
12
1
12
00000019
1
./src/M32_B8B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 12
12
68
0
1
12 ~ ~ 14 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927150266 behav
0_______
58
behav
0
11
std
.
.
0
0
0
V 000043 11 419 1222927150249 m32_b8b1e_sb
E M32_B8B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[2:0] = (others => 'U')
P EI _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P E _in std_logic_vector[31:0]
P F _in std_logic_vector[31:0]
P G _in std_logic_vector[31:0]
P H _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B8B1E_SB
V 000043 11 662 1222927150249 m32_b8b1e_sb
#VLB_VERSION 58
#INFO
M32_B8B1E_SB
E 1222927150249
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~2~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
EI 3 29 716 1 . 21
~std_logic_vector{31~downto~0}~1214 4 5 823 1 . 22
~NATURAL~range~31~downto~0~1213 5 5 1044 1 . 22
A 6 29 1239 1 . 22
B 7 29 1313 1 . 22
C 8 29 1387 1 . 22
D 9 29 1461 1 . 22
E 10 29 1535 1 . 22
F 11 29 1610 1 . 22
G 12 29 1685 1 . 22
H 13 29 1760 1 . 22
~std_logic_vector{31~downto~0}~1216 14 5 1834 1 . 23
~NATURAL~range~31~downto~0~1215 15 5 2057 1 . 23
Y 16 29 2253 1 . 23
#SPECIFICATION 
#END
V 000032 54 2328 0 m32_b8b1e_sb
12
1
12
00000019
1
./src/M32_B8B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 14 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 15 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 15 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 16 10
10
68
0
1
12 ~ ~ 14 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927150284 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 688 1222927150281 m32_b16b1
E M32_B16B1 VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P E _in std_logic_vector[31:0]
P F _in std_logic_vector[31:0]
P G _in std_logic_vector[31:0]
P H _in std_logic_vector[31:0]
P I _in std_logic_vector[31:0]
P J _in std_logic_vector[31:0]
P K _in std_logic_vector[31:0]
P L _in std_logic_vector[31:0]
P M _in std_logic_vector[31:0]
P N _in std_logic_vector[31:0]
P O _in std_logic_vector[31:0]
P P _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B16B1
V 000040 11 771 1222927150281 m32_b16b1
#VLB_VERSION 58
#INFO
M32_B16B1
E 1222927150281
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 60 1 . 20
S1 1 29 168 1 . 20
S2 2 29 276 1 . 20
S3 3 29 384 1 . 20
~std_logic_vector{31~downto~0}~1230 4 5 491 1 . 22
~NATURAL~range~31~downto~0~1229 5 5 712 1 . 22
A 6 29 907 1 . 21
B 7 29 981 1 . 21
C 8 29 1055 1 . 21
D 9 29 1129 1 . 21
E 10 29 1203 1 . 21
F 11 29 1278 1 . 21
G 12 29 1353 1 . 21
H 13 29 1430 1 . 21
I 14 29 1507 1 . 21
J 15 29 1584 1 . 22
K 16 29 1661 1 . 22
L 17 29 1738 1 . 22
M 18 29 1815 1 . 22
N 19 29 1892 1 . 22
O 20 29 1969 1 . 22
P 21 29 2046 1 . 22
~std_logic_vector{31~downto~0}~1232 22 5 2122 1 . 23
~NATURAL~range~31~downto~0~1231 23 5 2345 1 . 23
Y 24 29 2541 1 . 23
#SPECIFICATION 
#END
V 000029 54 2616 0 m32_b16b1
12
1
12
00000019
1
./src/M32_B16B1.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 20
20
68
0
1
12 ~ ~ 22 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927150315 behav
0_______
58
behav
0
18
std
.
.
0
0
0
V 000043 11 624 1222927150312 m32_b16b1_sb
E M32_B16B1_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P E _in std_logic_vector[31:0]
P F _in std_logic_vector[31:0]
P G _in std_logic_vector[31:0]
P H _in std_logic_vector[31:0]
P I _in std_logic_vector[31:0]
P J _in std_logic_vector[31:0]
P K _in std_logic_vector[31:0]
P L _in std_logic_vector[31:0]
P M _in std_logic_vector[31:0]
P N _in std_logic_vector[31:0]
P O _in std_logic_vector[31:0]
P P _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B16B1_SB
V 000043 11 807 1222927150312 m32_b16b1_sb
#VLB_VERSION 58
#INFO
M32_B16B1_SB
E 1222927150312
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 62 1 . 20
~NATURAL~range~3~downto~0~12 1 5 282 1 . 20
S 2 29 476 1 . 20
~std_logic_vector{31~downto~0}~1230 3 5 549 1 . 22
~NATURAL~range~31~downto~0~1229 4 5 770 1 . 22
A 5 29 965 1 . 21
B 6 29 1039 1 . 21
C 7 29 1113 1 . 21
D 8 29 1187 1 . 21
E 9 29 1261 1 . 21
F 10 29 1335 1 . 21
G 11 29 1410 1 . 21
H 12 29 1485 1 . 21
I 13 29 1560 1 . 21
J 14 29 1635 1 . 22
K 15 29 1712 1 . 22
L 16 29 1789 1 . 22
M 17 29 1866 1 . 22
N 18 29 1943 1 . 22
O 19 29 2020 1 . 22
P 20 29 2097 1 . 22
~std_logic_vector{31~downto~0}~1232 21 5 2173 1 . 23
~NATURAL~range~31~downto~0~1231 22 5 2396 1 . 23
Y 23 29 2592 1 . 23
#SPECIFICATION 
#END
V 000032 54 2667 0 m32_b16b1_sb
12
1
12
00000019
1
./src/M32_B16B1_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 17
17
68
0
1
12 ~ ~ 21 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 593           1222927150345 behav
3_______
58
behav
0
23
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
32
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
S
1
3
13 ~ ~ 2 0
32
22
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000041 11 715 1222927150342 m32_b16b1e
E M32_B16B1E VHDL
L IEEE;
U ieee.std_logic_1164;
P S0 _in std_logic = 'U'
P S1 _in std_logic = 'U'
P S2 _in std_logic = 'U'
P S3 _in std_logic = 'U'
P EI _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P E _in std_logic_vector[31:0]
P F _in std_logic_vector[31:0]
P G _in std_logic_vector[31:0]
P H _in std_logic_vector[31:0]
P I _in std_logic_vector[31:0]
P J _in std_logic_vector[31:0]
P K _in std_logic_vector[31:0]
P L _in std_logic_vector[31:0]
P M _in std_logic_vector[31:0]
P N _in std_logic_vector[31:0]
P O _in std_logic_vector[31:0]
P P _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B16B1E
V 000041 11 795 1222927150342 m32_b16b1e
#VLB_VERSION 58
#INFO
M32_B16B1E
E 1222927150342
26
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
S0 0 29 61 1 . 20
S1 1 29 169 1 . 20
S2 2 29 277 1 . 20
S3 3 29 385 1 . 20
EI 4 29 493 1 . 20
~std_logic_vector{31~downto~0}~1230 5 5 600 1 . 22
~NATURAL~range~31~downto~0~1229 6 5 821 1 . 22
A 7 29 1016 1 . 21
B 8 29 1090 1 . 21
C 9 29 1164 1 . 21
D 10 29 1238 1 . 21
E 11 29 1313 1 . 21
F 12 29 1388 1 . 21
G 13 29 1465 1 . 21
H 14 29 1542 1 . 21
I 15 29 1619 1 . 21
J 16 29 1696 1 . 22
K 17 29 1773 1 . 22
L 18 29 1850 1 . 22
M 19 29 1927 1 . 22
N 20 29 2004 1 . 22
O 21 29 2081 1 . 22
P 22 29 2158 1 . 22
~std_logic_vector{31~downto~0}~1232 23 5 2234 1 . 23
~NATURAL~range~31~downto~0~1231 24 5 2457 1 . 23
Y 25 29 2653 1 . 23
#SPECIFICATION 
#END
V 000030 54 2728 0 m32_b16b1e
12
1
12
00000019
1
./src/M32_B16B1E.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 6
6
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 8
8
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 9
9
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 10
10
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 11
11
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 12
12
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 13
13
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 14
14
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 15
15
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 16
16
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 17
17
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 18
18
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 19
19
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 22 20
20
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 23 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 24 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 24 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 25 21
21
68
0
1
12 ~ ~ 23 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 40            1222927150362 behav
0_______
58
behav
0
19
std
.
.
0
0
0
V 000044 11 651 1222927150359 m32_b16b1e_sb
E M32_B16B1E_SB VHDL
L IEEE;
U ieee.std_logic_1164;
P S _in std_logic_vector[3:0]
P EI _in std_logic = 'U'
P A _in std_logic_vector[31:0]
P B _in std_logic_vector[31:0]
P C _in std_logic_vector[31:0]
P D _in std_logic_vector[31:0]
P E _in std_logic_vector[31:0]
P F _in std_logic_vector[31:0]
P G _in std_logic_vector[31:0]
P H _in std_logic_vector[31:0]
P I _in std_logic_vector[31:0]
P J _in std_logic_vector[31:0]
P K _in std_logic_vector[31:0]
P L _in std_logic_vector[31:0]
P M _in std_logic_vector[31:0]
P N _in std_logic_vector[31:0]
P O _in std_logic_vector[31:0]
P P _in std_logic_vector[31:0]
P Y _out std_logic_vector[31:0]
X M32_B16B1E_SB
V 000044 11 830 1222927150359 m32_b16b1e_sb
#VLB_VERSION 58
#INFO
M32_B16B1E_SB
E 1222927150359
25
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 63 1 . 20
~NATURAL~range~3~downto~0~12 1 5 283 1 . 20
S 2 29 477 1 . 20
EI 3 29 551 1 . 21
~std_logic_vector{31~downto~0}~1230 4 5 658 1 . 23
~NATURAL~range~31~downto~0~1229 5 5 879 1 . 23
A 6 29 1074 1 . 22
B 7 29 1148 1 . 22
C 8 29 1222 1 . 22
D 9 29 1296 1 . 22
E 10 29 1370 1 . 22
F 11 29 1445 1 . 22
G 12 29 1520 1 . 22
H 13 29 1595 1 . 22
I 14 29 1670 1 . 22
J 15 29 1747 1 . 23
K 16 29 1824 1 . 23
L 17 29 1901 1 . 23
M 18 29 1978 1 . 23
N 19 29 2055 1 . 23
O 20 29 2132 1 . 23
P 21 29 2209 1 . 23
~std_logic_vector{31~downto~0}~1232 22 5 2285 1 . 24
~NATURAL~range~31~downto~0~1231 23 5 2508 1 . 24
Y 24 29 2704 1 . 24
#SPECIFICATION 
#END
V 000033 54 2779 0 m32_b16b1e_sb
12
1
12
00000019
1
./src/M32_B16B1E_SB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 7 3
3
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 9 5
5
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 10 6
6
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 11 7
7
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 12 8
8
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 13 9
9
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 14 10
10
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 15 11
11
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 16 12
12
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 17 13
13
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 18 14
14
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 19 15
15
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 20 16
16
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
29
1
29
12 ~ ~ 21 17
17
67
0
1
12 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 22 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 23 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 23 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 24 18
18
68
0
1
12 ~ ~ 22 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150393 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000037 11 181 1222927150390 mult2b
E MULT2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = (others => 'U')
P B _in std_logic_vector[1:0] = (others => 'U')
P P _out std_logic_vector[3:0]
X MULT2B
V 000037 11 500 1222927150390 mult2b
#VLB_VERSION 58
#INFO
MULT2B
E 1222927150390
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 56 1 . 19
~NATURAL~range~1~downto~0~12 1 5 276 1 . 19
A 2 29 470 1 . 19
~std_logic_vector{1~downto~0}~122 3 5 709 1 . 20
~NATURAL~range~1~downto~0~121 4 5 929 1 . 20
B 5 29 1123 1 . 20
~std_logic_vector{3~downto~0}~12 6 5 1362 1 . 21
~NATURAL~range~3~downto~0~12 7 5 1582 1 . 21
P 8 29 1776 1 . 21
#SPECIFICATION 
#END
V 000026 54 1847 0 mult2b
12
1
12
00000017
1
./src/MULT2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 1717          1222927150423 STRUCTURE
7_______
58
STRUCTURE
0
11
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
26
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
26
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
26
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B
1
3
13 ~ ~ 3 1
26
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 4 1
27
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 5 0
27
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
P
1
3
13 ~ ~ 6 2
27
10
1
13 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
0
0
0
0
0
V 000037 11 234 1222927150420 mult2s
E MULT2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P P0 _out std_logic
P P1 _out std_logic
P P2 _out std_logic
P P3 _out std_logic
X MULT2S
V 000037 11 315 1222927150420 mult2s
#VLB_VERSION 58
#INFO
MULT2S
E 1222927150420
8
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 19
A1 1 29 165 1 . 19
B0 2 29 273 1 . 20
B1 3 29 381 1 . 20
P0 4 29 489 1 . 21
P1 5 29 579 1 . 21
P2 6 29 669 1 . 21
P3 7 29 759 1 . 21
#SPECIFICATION 
#END
V 000025 54 846 0 mult2s
12
1
12
00000017
1
./src/MULT2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927150440 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000037 11 181 1222927150437 mult4b
E MULT4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = (others => 'U')
P B _in std_logic_vector[3:0] = (others => 'U')
P P _out std_logic_vector[7:0]
X MULT4B
V 000037 11 500 1222927150437 mult4b
#VLB_VERSION 58
#INFO
MULT4B
E 1222927150437
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 19
~NATURAL~range~3~downto~0~12 1 5 276 1 . 19
A 2 29 470 1 . 19
~std_logic_vector{3~downto~0}~122 3 5 709 1 . 20
~NATURAL~range~3~downto~0~121 4 5 929 1 . 20
B 5 29 1123 1 . 20
~std_logic_vector{7~downto~0}~12 6 5 1362 1 . 21
~NATURAL~range~7~downto~0~12 7 5 1582 1 . 21
P 8 29 1776 1 . 21
#SPECIFICATION 
#END
V 000026 54 1847 0 mult4b
12
1
12
00000017
1
./src/MULT4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 1719          1222927150471 STRUCTURE
7_______
58
STRUCTURE
0
19
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
26
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
26
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
26
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B
1
3
13 ~ ~ 3 1
26
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 4 1
27
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 5 0
27
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
P
1
3
13 ~ ~ 6 2
27
18
1
13 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
0
0
0
0
0
V 000037 11 414 1222927150468 mult4s
E MULT4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P P0 _out std_logic
P P1 _out std_logic
P P2 _out std_logic
P P3 _out std_logic
P P4 _out std_logic
P P5 _out std_logic
P P6 _out std_logic
P P7 _out std_logic
X MULT4S
V 000037 11 489 1222927150468 mult4s
#VLB_VERSION 58
#INFO
MULT4S
E 1222927150468
16
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 57 1 . 19
A1 1 29 165 1 . 19
A2 2 29 273 1 . 19
A3 3 29 381 1 . 19
B0 4 29 489 1 . 20
B1 5 29 597 1 . 20
B2 6 29 705 1 . 20
B3 7 29 813 1 . 20
P0 8 29 921 1 . 21
P1 9 29 1011 1 . 21
P2 10 29 1101 1 . 21
P3 11 29 1194 1 . 21
P4 12 29 1287 1 . 21
P5 13 29 1380 1 . 21
P6 14 29 1473 1 . 21
P7 15 29 1566 1 . 21
#SPECIFICATION 
#END
V 000026 54 1656 0 mult4s
12
1
12
00000017
1
./src/MULT4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927150501 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000037 11 182 1222927150498 mult8b
E MULT8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P P _out std_logic_vector[15:0]
X MULT8B
V 000037 11 502 1222927150498 mult8b
#VLB_VERSION 58
#INFO
MULT8B
E 1222927150498
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 56 1 . 19
~NATURAL~range~7~downto~0~12 1 5 276 1 . 19
A 2 29 470 1 . 19
~std_logic_vector{7~downto~0}~122 3 5 709 1 . 20
~NATURAL~range~7~downto~0~121 4 5 929 1 . 20
B 5 29 1123 1 . 20
~std_logic_vector{15~downto~0}~12 6 5 1362 1 . 21
~NATURAL~range~15~downto~0~12 7 5 1583 1 . 21
P 8 29 1778 1 . 21
#SPECIFICATION 
#END
V 000026 54 1849 0 mult8b
12
1
12
00000017
1
./src/MULT8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150518 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 186 1222927150515 mult16b
E MULT16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P P _out std_logic_vector[31:0]
X MULT16B
V 000038 11 507 1222927150515 mult16b
#VLB_VERSION 58
#INFO
MULT16B
E 1222927150515
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 57 1 . 19
~NATURAL~range~15~downto~0~12 1 5 278 1 . 19
A 2 29 473 1 . 19
~std_logic_vector{15~downto~0}~122 3 5 713 1 . 20
~NATURAL~range~15~downto~0~121 4 5 934 1 . 20
B 5 29 1129 1 . 20
~std_logic_vector{31~downto~0}~12 6 5 1369 1 . 21
~NATURAL~range~31~downto~0~12 7 5 1590 1 . 21
P 8 29 1785 1 . 21
#SPECIFICATION 
#END
V 000027 54 1856 0 mult16b
12
1
12
00000017
1
./src/MULT16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150548 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 186 1222927150545 mult18b
E MULT18B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[17:0] = (others => 'U')
P B _in std_logic_vector[17:0] = (others => 'U')
P P _out std_logic_vector[35:0]
X MULT18B
V 000038 11 507 1222927150545 mult18b
#VLB_VERSION 58
#INFO
MULT18B
E 1222927150545
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{17~downto~0}~12 0 5 57 1 . 19
~NATURAL~range~17~downto~0~12 1 5 278 1 . 19
A 2 29 473 1 . 19
~std_logic_vector{17~downto~0}~122 3 5 713 1 . 20
~NATURAL~range~17~downto~0~121 4 5 934 1 . 20
B 5 29 1129 1 . 20
~std_logic_vector{35~downto~0}~12 6 5 1369 1 . 21
~NATURAL~range~35~downto~0~12 7 5 1590 1 . 21
P 8 29 1785 1 . 21
#SPECIFICATION 
#END
V 000027 54 1856 0 mult18b
12
1
12
00000017
1
./src/MULT18B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150565 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 186 1222927150562 mult32b
E MULT32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P P _out std_logic_vector[63:0]
X MULT32B
V 000038 11 507 1222927150562 mult32b
#VLB_VERSION 58
#INFO
MULT32B
E 1222927150562
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 57 1 . 19
~NATURAL~range~31~downto~0~12 1 5 278 1 . 19
A 2 29 473 1 . 19
~std_logic_vector{31~downto~0}~122 3 5 713 1 . 20
~NATURAL~range~31~downto~0~121 4 5 934 1 . 20
B 5 29 1129 1 . 20
~std_logic_vector{63~downto~0}~12 6 5 1369 1 . 21
~NATURAL~range~63~downto~0~12 7 5 1590 1 . 21
P 8 29 1785 1 . 21
#SPECIFICATION 
#END
V 000027 54 1856 0 mult32b
12
1
12
00000017
1
./src/MULT32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4634063279075885056
0
1
1
0
0
0
1
0
0
1
145
147
1
63
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4634063279075885056
0
1
1
0
0
0
1
0
0
1
145
147
1
63
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150596 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 207 1222927150593 multr2b
E MULTR2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = (others => 'U')
P B _in std_logic_vector[1:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[3:0]
X MULTR2B
V 000038 11 522 1222927150593 multr2b
#VLB_VERSION 58
#INFO
MULTR2B
E 1222927150593
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 19
~NATURAL~range~1~downto~0~12 1 5 277 1 . 19
A 2 29 471 1 . 19
~std_logic_vector{1~downto~0}~122 3 5 710 1 . 20
~NATURAL~range~1~downto~0~121 4 5 930 1 . 20
B 5 29 1124 1 . 20
C 6 29 1364 1 . 21
~std_logic_vector{3~downto~0}~12 7 5 1471 1 . 22
~NATURAL~range~3~downto~0~12 8 5 1691 1 . 22
P 9 29 1885 1 . 22
#SPECIFICATION 
#END
V 000027 54 1956 0 multr2b
12
1
12
00000017
1
./src/MULTR2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150626 STRUCTURE
0_______
58
STRUCTURE
3
9
std
.
.
0
0
0
V 000038 11 260 1222927150623 multr2s
E MULTR2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P C _in std_logic = 'U'
P P0 _out std_logic
P P1 _out std_logic
P P2 _out std_logic
P P3 _out std_logic
X MULTR2S
V 000038 11 335 1222927150623 multr2s
#VLB_VERSION 58
#INFO
MULTR2S
E 1222927150623
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 19
A1 1 29 166 1 . 19
B0 2 29 274 1 . 20
B1 3 29 382 1 . 20
C 4 29 490 1 . 21
P0 5 29 598 1 . 22
P1 6 29 688 1 . 22
P2 7 29 778 1 . 22
P3 8 29 868 1 . 22
#SPECIFICATION 
#END
V 000026 54 955 0 multr2s
12
1
12
00000017
1
./src/MULTR2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927150643 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 207 1222927150640 multr4b
E MULTR4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = (others => 'U')
P B _in std_logic_vector[3:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[7:0]
X MULTR4B
V 000038 11 522 1222927150640 multr4b
#VLB_VERSION 58
#INFO
MULTR4B
E 1222927150640
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 19
~NATURAL~range~3~downto~0~12 1 5 277 1 . 19
A 2 29 471 1 . 19
~std_logic_vector{3~downto~0}~122 3 5 710 1 . 20
~NATURAL~range~3~downto~0~121 4 5 930 1 . 20
B 5 29 1124 1 . 20
C 6 29 1364 1 . 21
~std_logic_vector{7~downto~0}~12 7 5 1471 1 . 22
~NATURAL~range~7~downto~0~12 8 5 1691 1 . 22
P 9 29 1885 1 . 22
#SPECIFICATION 
#END
V 000027 54 1956 0 multr4b
12
1
12
00000017
1
./src/MULTR4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927150674 STRUCTURE
0_______
58
STRUCTURE
3
17
std
.
.
0
0
0
V 000038 11 440 1222927150671 multr4s
E MULTR4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P C _in std_logic = 'U'
P P0 _out std_logic
P P1 _out std_logic
P P2 _out std_logic
P P3 _out std_logic
P P4 _out std_logic
P P5 _out std_logic
P P6 _out std_logic
P P7 _out std_logic
X MULTR4S
V 000038 11 511 1222927150671 multr4s
#VLB_VERSION 58
#INFO
MULTR4S
E 1222927150671
17
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 19
A1 1 29 166 1 . 19
A2 2 29 274 1 . 19
A3 3 29 382 1 . 19
B0 4 29 490 1 . 20
B1 5 29 598 1 . 20
B2 6 29 706 1 . 20
B3 7 29 814 1 . 20
C 8 29 922 1 . 21
P0 9 29 1030 1 . 22
P1 10 29 1120 1 . 22
P2 11 29 1213 1 . 22
P3 12 29 1306 1 . 22
P4 13 29 1399 1 . 22
P5 14 29 1492 1 . 22
P6 15 29 1585 1 . 22
P7 16 29 1678 1 . 22
#SPECIFICATION 
#END
V 000027 54 1768 0 multr4s
12
1
12
00000017
1
./src/MULTR4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927150704 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000038 11 208 1222927150701 multr8b
E MULTR8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[15:0]
X MULTR8B
V 000038 11 524 1222927150701 multr8b
#VLB_VERSION 58
#INFO
MULTR8B
E 1222927150701
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 57 1 . 19
~NATURAL~range~7~downto~0~12 1 5 277 1 . 19
A 2 29 471 1 . 19
~std_logic_vector{7~downto~0}~122 3 5 710 1 . 20
~NATURAL~range~7~downto~0~121 4 5 930 1 . 20
B 5 29 1124 1 . 20
C 6 29 1364 1 . 21
~std_logic_vector{15~downto~0}~12 7 5 1471 1 . 22
~NATURAL~range~15~downto~0~12 8 5 1692 1 . 22
P 9 29 1887 1 . 22
#SPECIFICATION 
#END
V 000027 54 1958 0 multr8b
12
1
12
00000017
1
./src/MULTR8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150721 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 212 1222927150718 multr16b
E MULTR16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[31:0]
X MULTR16B
V 000039 11 529 1222927150718 multr16b
#VLB_VERSION 58
#INFO
MULTR16B
E 1222927150718
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 58 1 . 19
~NATURAL~range~15~downto~0~12 1 5 279 1 . 19
A 2 29 474 1 . 19
~std_logic_vector{15~downto~0}~122 3 5 714 1 . 20
~NATURAL~range~15~downto~0~121 4 5 935 1 . 20
B 5 29 1130 1 . 20
C 6 29 1371 1 . 21
~std_logic_vector{31~downto~0}~12 7 5 1478 1 . 22
~NATURAL~range~31~downto~0~12 8 5 1699 1 . 22
P 9 29 1894 1 . 22
#SPECIFICATION 
#END
V 000028 54 1965 0 multr16b
12
1
12
00000017
1
./src/MULTR16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150752 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 212 1222927150749 multr18b
E MULTR18B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[17:0] = (others => 'U')
P B _in std_logic_vector[17:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[35:0]
X MULTR18B
V 000039 11 529 1222927150749 multr18b
#VLB_VERSION 58
#INFO
MULTR18B
E 1222927150749
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{17~downto~0}~12 0 5 58 1 . 19
~NATURAL~range~17~downto~0~12 1 5 279 1 . 19
A 2 29 474 1 . 19
~std_logic_vector{17~downto~0}~122 3 5 714 1 . 20
~NATURAL~range~17~downto~0~121 4 5 935 1 . 20
B 5 29 1130 1 . 20
C 6 29 1371 1 . 21
~std_logic_vector{35~downto~0}~12 7 5 1478 1 . 22
~NATURAL~range~35~downto~0~12 8 5 1699 1 . 22
P 9 29 1894 1 . 22
#SPECIFICATION 
#END
V 000028 54 1965 0 multr18b
12
1
12
00000017
1
./src/MULTR18B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150782 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 212 1222927150765 multr32b
E MULTR32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[63:0]
X MULTR32B
V 000039 11 529 1222927150765 multr32b
#VLB_VERSION 58
#INFO
MULTR32B
E 1222927150765
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 58 1 . 19
~NATURAL~range~31~downto~0~12 1 5 279 1 . 19
A 2 29 474 1 . 19
~std_logic_vector{31~downto~0}~122 3 5 714 1 . 20
~NATURAL~range~31~downto~0~121 4 5 935 1 . 20
B 5 29 1130 1 . 20
C 6 29 1371 1 . 21
~std_logic_vector{63~downto~0}~12 7 5 1478 1 . 22
~NATURAL~range~63~downto~0~12 8 5 1699 1 . 22
P 9 29 1894 1 . 22
#SPECIFICATION 
#END
V 000028 54 1965 0 multr32b
12
1
12
00000017
1
./src/MULTR32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4634063279075885056
0
1
1
0
0
0
1
0
0
1
145
147
1
63
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4634063279075885056
0
1
1
0
0
0
1
0
0
1
145
147
1
63
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150799 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 183 1222927150796 multu2b
E MULTU2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = (others => 'U')
P B _in std_logic_vector[1:0] = (others => 'U')
P P _out std_logic_vector[3:0]
X MULTU2B
V 000038 11 501 1222927150796 multu2b
#VLB_VERSION 58
#INFO
MULTU2B
E 1222927150796
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 19
~NATURAL~range~1~downto~0~12 1 5 277 1 . 19
A 2 29 471 1 . 19
~std_logic_vector{1~downto~0}~122 3 5 710 1 . 20
~NATURAL~range~1~downto~0~121 4 5 930 1 . 20
B 5 29 1124 1 . 20
~std_logic_vector{3~downto~0}~12 6 5 1363 1 . 21
~NATURAL~range~3~downto~0~12 7 5 1583 1 . 21
P 8 29 1777 1 . 21
#SPECIFICATION 
#END
V 000027 54 1848 0 multu2b
12
1
12
00000017
1
./src/MULTU2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 1717          1222927150830 STRUCTURE
7_______
58
STRUCTURE
0
11
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
26
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
26
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
26
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B
1
3
13 ~ ~ 3 1
26
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 4 1
27
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 5 0
27
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
P
1
3
13 ~ ~ 6 2
27
10
1
13 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
0
0
0
0
0
V 000038 11 236 1222927150827 multu2s
E MULTU2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P P0 _out std_logic
P P1 _out std_logic
P P2 _out std_logic
P P3 _out std_logic
X MULTU2S
V 000038 11 316 1222927150827 multu2s
#VLB_VERSION 58
#INFO
MULTU2S
E 1222927150827
8
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 19
A1 1 29 166 1 . 19
B0 2 29 274 1 . 20
B1 3 29 382 1 . 20
P0 4 29 490 1 . 21
P1 5 29 580 1 . 21
P2 6 29 670 1 . 21
P3 7 29 760 1 . 21
#SPECIFICATION 
#END
V 000026 54 847 0 multu2s
12
1
12
00000017
1
./src/MULTU2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927150861 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 183 1222927150858 multu4b
E MULTU4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = (others => 'U')
P B _in std_logic_vector[3:0] = (others => 'U')
P P _out std_logic_vector[7:0]
X MULTU4B
V 000038 11 501 1222927150858 multu4b
#VLB_VERSION 58
#INFO
MULTU4B
E 1222927150858
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 19
~NATURAL~range~3~downto~0~12 1 5 277 1 . 19
A 2 29 471 1 . 19
~std_logic_vector{3~downto~0}~122 3 5 710 1 . 20
~NATURAL~range~3~downto~0~121 4 5 930 1 . 20
B 5 29 1124 1 . 20
~std_logic_vector{7~downto~0}~12 6 5 1363 1 . 21
~NATURAL~range~7~downto~0~12 7 5 1583 1 . 21
P 8 29 1777 1 . 21
#SPECIFICATION 
#END
V 000027 54 1848 0 multu4b
12
1
12
00000017
1
./src/MULTU4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 1719          1222927150877 STRUCTURE
7_______
58
STRUCTURE
0
19
std
.
.
1
1
5
~std_logic_vector{3~downto~0}~13
513
5
13 ~ ~ 0 0
26
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~3~downto~0~13
521
5
13 ~ ~ 1 0
26
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
A
1
3
13 ~ ~ 2 0
26
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
3
B
1
3
13 ~ ~ 3 1
26
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
0
0
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 4 1
27
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 5 0
27
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
P
1
3
13 ~ ~ 6 2
27
18
1
13 ~ ~ 4 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 5 0
0
0
0
0
0
0
V 000038 11 416 1222927150874 multu4s
E MULTU4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P P0 _out std_logic
P P1 _out std_logic
P P2 _out std_logic
P P3 _out std_logic
P P4 _out std_logic
P P5 _out std_logic
P P6 _out std_logic
P P7 _out std_logic
X MULTU4S
V 000038 11 490 1222927150874 multu4s
#VLB_VERSION 58
#INFO
MULTU4S
E 1222927150874
16
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 58 1 . 19
A1 1 29 166 1 . 19
A2 2 29 274 1 . 19
A3 3 29 382 1 . 19
B0 4 29 490 1 . 20
B1 5 29 598 1 . 20
B2 6 29 706 1 . 20
B3 7 29 814 1 . 20
P0 8 29 922 1 . 21
P1 9 29 1012 1 . 21
P2 10 29 1102 1 . 21
P3 11 29 1195 1 . 21
P4 12 29 1288 1 . 21
P5 13 29 1381 1 . 21
P6 14 29 1474 1 . 21
P7 15 29 1567 1 . 21
#SPECIFICATION 
#END
V 000027 54 1657 0 multu4s
12
1
12
00000017
1
./src/MULTU4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927150909 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000038 11 184 1222927150906 multu8b
E MULTU8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P P _out std_logic_vector[15:0]
X MULTU8B
V 000038 11 503 1222927150906 multu8b
#VLB_VERSION 58
#INFO
MULTU8B
E 1222927150906
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 57 1 . 19
~NATURAL~range~7~downto~0~12 1 5 277 1 . 19
A 2 29 471 1 . 19
~std_logic_vector{7~downto~0}~122 3 5 710 1 . 20
~NATURAL~range~7~downto~0~121 4 5 930 1 . 20
B 5 29 1124 1 . 20
~std_logic_vector{15~downto~0}~12 6 5 1363 1 . 21
~NATURAL~range~15~downto~0~12 7 5 1584 1 . 21
P 8 29 1779 1 . 21
#SPECIFICATION 
#END
V 000027 54 1850 0 multu8b
12
1
12
00000017
1
./src/MULTU8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150939 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000039 11 188 1222927150936 multu16b
E MULTU16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P P _out std_logic_vector[31:0]
X MULTU16B
V 000039 11 508 1222927150936 multu16b
#VLB_VERSION 58
#INFO
MULTU16B
E 1222927150936
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 58 1 . 19
~NATURAL~range~15~downto~0~12 1 5 279 1 . 19
A 2 29 474 1 . 19
~std_logic_vector{15~downto~0}~122 3 5 714 1 . 20
~NATURAL~range~15~downto~0~121 4 5 935 1 . 20
B 5 29 1130 1 . 20
~std_logic_vector{31~downto~0}~12 6 5 1370 1 . 21
~NATURAL~range~31~downto~0~12 7 5 1591 1 . 21
P 8 29 1786 1 . 21
#SPECIFICATION 
#END
V 000028 54 1857 0 multu16b
12
1
12
00000017
1
./src/MULTU16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150955 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000039 11 188 1222927150952 multu18b
E MULTU18B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[17:0] = (others => 'U')
P B _in std_logic_vector[17:0] = (others => 'U')
P P _out std_logic_vector[35:0]
X MULTU18B
V 000039 11 508 1222927150952 multu18b
#VLB_VERSION 58
#INFO
MULTU18B
E 1222927150952
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{17~downto~0}~12 0 5 58 1 . 19
~NATURAL~range~17~downto~0~12 1 5 279 1 . 19
A 2 29 474 1 . 19
~std_logic_vector{17~downto~0}~122 3 5 714 1 . 20
~NATURAL~range~17~downto~0~121 4 5 935 1 . 20
B 5 29 1130 1 . 20
~std_logic_vector{35~downto~0}~12 6 5 1370 1 . 21
~NATURAL~range~35~downto~0~12 7 5 1591 1 . 21
P 8 29 1786 1 . 21
#SPECIFICATION 
#END
V 000028 54 1857 0 multu18b
12
1
12
00000017
1
./src/MULTU18B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927150987 STRUCTURE
0_______
58
STRUCTURE
0
3
std
.
.
0
0
0
V 000039 11 188 1222927150984 multu32b
E MULTU32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P P _out std_logic_vector[63:0]
X MULTU32B
V 000039 11 508 1222927150984 multu32b
#VLB_VERSION 58
#INFO
MULTU32B
E 1222927150984
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 58 1 . 19
~NATURAL~range~31~downto~0~12 1 5 279 1 . 19
A 2 29 474 1 . 19
~std_logic_vector{31~downto~0}~122 3 5 714 1 . 20
~NATURAL~range~31~downto~0~121 4 5 935 1 . 20
B 5 29 1130 1 . 20
~std_logic_vector{63~downto~0}~12 6 5 1370 1 . 21
~NATURAL~range~63~downto~0~12 7 5 1591 1 . 21
P 8 29 1786 1 . 21
#SPECIFICATION 
#END
V 000028 54 1857 0 multu32b
12
1
12
00000017
1
./src/MULTU32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
5
513
5
12 ~ ~ 6 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4634063279075885056
0
1
1
0
0
0
1
0
0
1
145
147
1
63
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4634063279075885056
0
1
1
0
0
0
1
0
0
1
145
147
1
63
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 2
2
68
0
1
12 ~ ~ 6 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927151016 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 209 1222927150999 multur2b
E MULTUR2B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[1:0] = (others => 'U')
P B _in std_logic_vector[1:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[3:0]
X MULTUR2B
V 000039 11 523 1222927150999 multur2b
#VLB_VERSION 58
#INFO
MULTUR2B
E 1222927150999
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 58 1 . 19
~NATURAL~range~1~downto~0~12 1 5 278 1 . 19
A 2 29 472 1 . 19
~std_logic_vector{1~downto~0}~122 3 5 711 1 . 20
~NATURAL~range~1~downto~0~121 4 5 931 1 . 20
B 5 29 1125 1 . 20
C 6 29 1365 1 . 21
~std_logic_vector{3~downto~0}~12 7 5 1472 1 . 22
~NATURAL~range~3~downto~0~12 8 5 1692 1 . 22
P 9 29 1886 1 . 22
#SPECIFICATION 
#END
V 000028 54 1957 0 multur2b
12
1
12
00000017
1
./src/MULTUR2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927151034 STRUCTURE
0_______
58
STRUCTURE
3
9
std
.
.
0
0
0
V 000039 11 262 1222927151031 multur2s
E MULTUR2S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P C _in std_logic = 'U'
P P0 _out std_logic
P P1 _out std_logic
P P2 _out std_logic
P P3 _out std_logic
X MULTUR2S
V 000039 11 336 1222927151031 multur2s
#VLB_VERSION 58
#INFO
MULTUR2S
E 1222927151031
9
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 59 1 . 19
A1 1 29 167 1 . 19
B0 2 29 275 1 . 20
B1 3 29 383 1 . 20
C 4 29 491 1 . 21
P0 5 29 599 1 . 22
P1 6 29 689 1 . 22
P2 7 29 779 1 . 22
P3 8 29 869 1 . 22
#SPECIFICATION 
#END
V 000027 54 956 0 multur2s
12
1
12
00000017
1
./src/MULTUR2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927151064 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 209 1222927151061 multur4b
E MULTUR4B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[3:0] = (others => 'U')
P B _in std_logic_vector[3:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[7:0]
X MULTUR4B
V 000039 11 523 1222927151061 multur4b
#VLB_VERSION 58
#INFO
MULTUR4B
E 1222927151061
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 19
~NATURAL~range~3~downto~0~12 1 5 278 1 . 19
A 2 29 472 1 . 19
~std_logic_vector{3~downto~0}~122 3 5 711 1 . 20
~NATURAL~range~3~downto~0~121 4 5 931 1 . 20
B 5 29 1125 1 . 20
C 6 29 1365 1 . 21
~std_logic_vector{7~downto~0}~12 7 5 1472 1 . 22
~NATURAL~range~7~downto~0~12 8 5 1692 1 . 22
P 9 29 1886 1 . 22
#SPECIFICATION 
#END
V 000028 54 1957 0 multur4b
12
1
12
00000017
1
./src/MULTUR4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927151080 STRUCTURE
0_______
58
STRUCTURE
3
17
std
.
.
0
0
0
V 000039 11 442 1222927151077 multur4s
E MULTUR4S VHDL
L IEEE;
U ieee.std_logic_1164;
P A0 _in std_logic = 'U'
P A1 _in std_logic = 'U'
P A2 _in std_logic = 'U'
P A3 _in std_logic = 'U'
P B0 _in std_logic = 'U'
P B1 _in std_logic = 'U'
P B2 _in std_logic = 'U'
P B3 _in std_logic = 'U'
P C _in std_logic = 'U'
P P0 _out std_logic
P P1 _out std_logic
P P2 _out std_logic
P P3 _out std_logic
P P4 _out std_logic
P P5 _out std_logic
P P6 _out std_logic
P P7 _out std_logic
X MULTUR4S
V 000039 11 512 1222927151077 multur4s
#VLB_VERSION 58
#INFO
MULTUR4S
E 1222927151077
17
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
A0 0 29 59 1 . 19
A1 1 29 167 1 . 19
A2 2 29 275 1 . 19
A3 3 29 383 1 . 19
B0 4 29 491 1 . 20
B1 5 29 599 1 . 20
B2 6 29 707 1 . 20
B3 7 29 815 1 . 20
C 8 29 923 1 . 21
P0 9 29 1031 1 . 22
P1 10 29 1121 1 . 22
P2 11 29 1214 1 . 22
P3 12 29 1307 1 . 22
P4 13 29 1400 1 . 22
P5 14 29 1493 1 . 22
P6 15 29 1586 1 . 22
P7 16 29 1679 1 . 22
#SPECIFICATION 
#END
V 000028 54 1769 0 multur4s
12
1
12
00000017
1
./src/MULTUR4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927151112 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 210 1222927151109 multur8b
E MULTUR8B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[7:0] = (others => 'U')
P B _in std_logic_vector[7:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[15:0]
X MULTUR8B
V 000039 11 525 1222927151109 multur8b
#VLB_VERSION 58
#INFO
MULTUR8B
E 1222927151109
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 58 1 . 19
~NATURAL~range~7~downto~0~12 1 5 278 1 . 19
A 2 29 472 1 . 19
~std_logic_vector{7~downto~0}~122 3 5 711 1 . 20
~NATURAL~range~7~downto~0~121 4 5 931 1 . 20
B 5 29 1125 1 . 20
C 6 29 1365 1 . 21
~std_logic_vector{15~downto~0}~12 7 5 1472 1 . 22
~NATURAL~range~15~downto~0~12 8 5 1693 1 . 22
P 9 29 1888 1 . 22
#SPECIFICATION 
#END
V 000028 54 1959 0 multur8b
12
1
12
00000017
1
./src/MULTUR8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927151142 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000040 11 214 1222927151139 multur16b
E MULTUR16B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[15:0] = (others => 'U')
P B _in std_logic_vector[15:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[31:0]
X MULTUR16B
V 000040 11 530 1222927151139 multur16b
#VLB_VERSION 58
#INFO
MULTUR16B
E 1222927151139
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 59 1 . 19
~NATURAL~range~15~downto~0~12 1 5 280 1 . 19
A 2 29 475 1 . 19
~std_logic_vector{15~downto~0}~122 3 5 715 1 . 20
~NATURAL~range~15~downto~0~121 4 5 936 1 . 20
B 5 29 1131 1 . 20
C 6 29 1372 1 . 21
~std_logic_vector{31~downto~0}~12 7 5 1479 1 . 22
~NATURAL~range~31~downto~0~12 8 5 1700 1 . 22
P 9 29 1895 1 . 22
#SPECIFICATION 
#END
V 000029 54 1966 0 multur16b
12
1
12
00000017
1
./src/MULTUR16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927151159 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000040 11 214 1222927151156 multur18b
E MULTUR18B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[17:0] = (others => 'U')
P B _in std_logic_vector[17:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[35:0]
X MULTUR18B
V 000040 11 530 1222927151156 multur18b
#VLB_VERSION 58
#INFO
MULTUR18B
E 1222927151156
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{17~downto~0}~12 0 5 59 1 . 19
~NATURAL~range~17~downto~0~12 1 5 280 1 . 19
A 2 29 475 1 . 19
~std_logic_vector{17~downto~0}~122 3 5 715 1 . 20
~NATURAL~range~17~downto~0~121 4 5 936 1 . 20
B 5 29 1131 1 . 20
C 6 29 1372 1 . 21
~std_logic_vector{35~downto~0}~12 7 5 1479 1 . 22
~NATURAL~range~35~downto~0~12 8 5 1700 1 . 22
P 9 29 1895 1 . 22
#SPECIFICATION 
#END
V 000029 54 1966 0 multur18b
12
1
12
00000017
1
./src/MULTUR18B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4625478292286210048
0
1
1
0
0
0
1
0
0
1
145
147
1
17
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4630122629401935872
0
1
1
0
0
0
1
0
0
1
145
147
1
35
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927151190 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000040 11 214 1222927151187 multur32b
E MULTUR32B VHDL
L IEEE;
U ieee.std_logic_1164;
P A _in std_logic_vector[31:0] = (others => 'U')
P B _in std_logic_vector[31:0] = (others => 'U')
P C _in std_logic = 'U'
P P _out std_logic_vector[63:0]
X MULTUR32B
V 000040 11 530 1222927151187 multur32b
#VLB_VERSION 58
#INFO
MULTUR32B
E 1222927151187
10
#ACCESS
std
.
ieee
std_logic_arith all .
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 59 1 . 19
~NATURAL~range~31~downto~0~12 1 5 280 1 . 19
A 2 29 475 1 . 19
~std_logic_vector{31~downto~0}~122 3 5 715 1 . 20
~NATURAL~range~31~downto~0~121 4 5 936 1 . 20
B 5 29 1131 1 . 20
C 6 29 1372 1 . 21
~std_logic_vector{63~downto~0}~12 7 5 1479 1 . 22
~NATURAL~range~63~downto~0~12 8 5 1700 1 . 22
P 9 29 1895 1 . 22
#SPECIFICATION 
#END
V 000029 54 1966 0 multur32b
12
1
12
00000017
1
./src/MULTUR32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
5
513
5
12 ~ ~ 3 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 1
1
67
0
1
12 ~ ~ 3 1
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
0
0
1
29
1
29
12 ~ ~ 6 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4634063279075885056
0
1
1
0
0
0
1
0
0
1
145
147
1
63
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4634063279075885056
0
1
1
0
0
0
1
0
0
1
145
147
1
63
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 3
3
68
0
1
12 ~ ~ 7 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927151220 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 110 1222927151217 nand2b
E NAND2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X NAND2B
V 000037 11 264 1222927151217 nand2b
#VLB_VERSION 58
#INFO
NAND2B
E 1222927151217
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~1~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 561 1 . 21
#SPECIFICATION 
#END
V 000025 54 648 0 nand2b
12
1
12
00000019
1
./src/NAND2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151237 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 114 1222927151234 nand2n1b
E NAND2N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X NAND2N1B
V 000039 11 266 1222927151234 nand2n1b
#VLB_VERSION 58
#INFO
NAND2N1B
E 1222927151234
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~1~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000027 54 650 0 nand2n1b
12
1
12
00000019
1
./src/NAND2N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151267 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000039 11 127 1222927151264 nand2n1s
E NAND2N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X NAND2N1S
V 000039 11 193 1222927151264 nand2n1s
#VLB_VERSION 58
#INFO
NAND2N1S
E 1222927151264
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
O 2 29 275 1 . 21
#SPECIFICATION 
#END
V 000027 54 362 0 nand2n1s
12
1
12
00000019
1
./src/NAND2N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151284 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 114 1222927151281 nand2n2b
E NAND2N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X NAND2N2B
V 000039 11 266 1222927151281 nand2n2b
#VLB_VERSION 58
#INFO
NAND2N2B
E 1222927151281
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~1~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000027 54 650 0 nand2n2b
12
1
12
00000019
1
./src/NAND2N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151315 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000039 11 127 1222927151312 nand2n2s
E NAND2N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X NAND2N2S
V 000039 11 193 1222927151312 nand2n2s
#VLB_VERSION 58
#INFO
NAND2N2S
E 1222927151312
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
O 2 29 275 1 . 21
#SPECIFICATION 
#END
V 000027 54 362 0 nand2n2s
12
1
12
00000019
1
./src/NAND2N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151330 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 123 1222927151327 nand2s
E NAND2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X NAND2S
V 000037 11 191 1222927151327 nand2s
#VLB_VERSION 58
#INFO
NAND2S
E 1222927151327
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
O 2 29 273 1 . 21
#SPECIFICATION 
#END
V 000025 54 360 0 nand2s
12
1
12
00000019
1
./src/NAND2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151362 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 111 1222927151359 nand3b
E NAND3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X NAND3B
V 000037 11 264 1222927151359 nand3b
#VLB_VERSION 58
#INFO
NAND3B
E 1222927151359
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~2~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000025 54 649 0 nand3b
12
1
12
00000019
1
./src/NAND3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151392 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 115 1222927151389 nand3n1b
E NAND3N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X NAND3N1B
V 000039 11 266 1222927151389 nand3n1b
#VLB_VERSION 58
#INFO
NAND3N1B
E 1222927151389
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~2~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000027 54 651 0 nand3n1b
12
1
12
00000019
1
./src/NAND3N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151409 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 152 1222927151406 nand3n1s
E NAND3N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X NAND3N1S
V 000039 11 213 1222927151406 nand3n1s
#VLB_VERSION 58
#INFO
NAND3N1S
E 1222927151406
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
O 3 29 383 1 . 21
#SPECIFICATION 
#END
V 000027 54 470 0 nand3n1s
12
1
12
00000019
1
./src/NAND3N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151439 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 115 1222927151436 nand3n2b
E NAND3N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X NAND3N2B
V 000039 11 266 1222927151436 nand3n2b
#VLB_VERSION 58
#INFO
NAND3N2B
E 1222927151436
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~2~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000027 54 651 0 nand3n2b
12
1
12
00000019
1
./src/NAND3N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151455 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 152 1222927151452 nand3n2s
E NAND3N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X NAND3N2S
V 000039 11 213 1222927151452 nand3n2s
#VLB_VERSION 58
#INFO
NAND3N2S
E 1222927151452
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
O 3 29 383 1 . 21
#SPECIFICATION 
#END
V 000027 54 470 0 nand3n2s
12
1
12
00000019
1
./src/NAND3N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151487 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 115 1222927151484 nand3n3b
E NAND3N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X NAND3N3B
V 000039 11 266 1222927151484 nand3n3b
#VLB_VERSION 58
#INFO
NAND3N3B
E 1222927151484
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~2~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000027 54 651 0 nand3n3b
12
1
12
00000019
1
./src/NAND3N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151516 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 152 1222927151499 nand3n3s
E NAND3N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X NAND3N3S
V 000039 11 213 1222927151499 nand3n3s
#VLB_VERSION 58
#INFO
NAND3N3S
E 1222927151499
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
O 3 29 383 1 . 21
#SPECIFICATION 
#END
V 000027 54 470 0 nand3n3s
12
1
12
00000019
1
./src/NAND3N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151534 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 148 1222927151531 nand3s
E NAND3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X NAND3S
V 000037 11 211 1222927151531 nand3s
#VLB_VERSION 58
#INFO
NAND3S
E 1222927151531
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
O 3 29 381 1 . 21
#SPECIFICATION 
#END
V 000025 54 468 0 nand3s
12
1
12
00000019
1
./src/NAND3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151564 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 112 1222927151561 nand4b
E NAND4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NAND4B
V 000037 11 264 1222927151561 nand4b
#VLB_VERSION 58
#INFO
NAND4B
E 1222927151561
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000025 54 650 0 nand4b
12
1
12
00000019
1
./src/NAND4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151580 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 116 1222927151577 nand4n1b
E NAND4N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NAND4N1B
V 000039 11 266 1222927151577 nand4n1b
#VLB_VERSION 58
#INFO
NAND4N1B
E 1222927151577
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~3~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 565 1 . 21
#SPECIFICATION 
#END
V 000027 54 652 0 nand4n1b
12
1
12
00000019
1
./src/NAND4N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151611 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 177 1222927151608 nand4n1s
E NAND4N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NAND4N1S
V 000039 11 233 1222927151608 nand4n1s
#VLB_VERSION 58
#INFO
NAND4N1S
E 1222927151608
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
O 4 29 491 1 . 21
#SPECIFICATION 
#END
V 000027 54 578 0 nand4n1s
12
1
12
00000019
1
./src/NAND4N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151627 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 116 1222927151624 nand4n2b
E NAND4N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NAND4N2B
V 000039 11 266 1222927151624 nand4n2b
#VLB_VERSION 58
#INFO
NAND4N2B
E 1222927151624
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~3~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 565 1 . 21
#SPECIFICATION 
#END
V 000027 54 652 0 nand4n2b
12
1
12
00000019
1
./src/NAND4N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151659 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 177 1222927151656 nand4n2s
E NAND4N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NAND4N2S
V 000039 11 233 1222927151656 nand4n2s
#VLB_VERSION 58
#INFO
NAND4N2S
E 1222927151656
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
O 4 29 491 1 . 21
#SPECIFICATION 
#END
V 000027 54 578 0 nand4n2s
12
1
12
00000019
1
./src/NAND4N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151689 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 116 1222927151686 nand4n3b
E NAND4N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NAND4N3B
V 000039 11 266 1222927151686 nand4n3b
#VLB_VERSION 58
#INFO
NAND4N3B
E 1222927151686
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~3~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 565 1 . 21
#SPECIFICATION 
#END
V 000027 54 652 0 nand4n3b
12
1
12
00000019
1
./src/NAND4N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151705 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 177 1222927151702 nand4n3s
E NAND4N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NAND4N3S
V 000039 11 233 1222927151702 nand4n3s
#VLB_VERSION 58
#INFO
NAND4N3S
E 1222927151702
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
O 4 29 491 1 . 21
#SPECIFICATION 
#END
V 000027 54 578 0 nand4n3s
12
1
12
00000019
1
./src/NAND4N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151736 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 116 1222927151733 nand4n4b
E NAND4N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NAND4N4B
V 000039 11 266 1222927151733 nand4n4b
#VLB_VERSION 58
#INFO
NAND4N4B
E 1222927151733
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~3~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 565 1 . 21
#SPECIFICATION 
#END
V 000027 54 652 0 nand4n4b
12
1
12
00000019
1
./src/NAND4N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151752 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 177 1222927151749 nand4n4s
E NAND4N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NAND4N4S
V 000039 11 233 1222927151749 nand4n4s
#VLB_VERSION 58
#INFO
NAND4N4S
E 1222927151749
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
O 4 29 491 1 . 21
#SPECIFICATION 
#END
V 000027 54 578 0 nand4n4s
12
1
12
00000019
1
./src/NAND4N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151784 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 173 1222927151781 nand4s
E NAND4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NAND4S
V 000037 11 231 1222927151781 nand4s
#VLB_VERSION 58
#INFO
NAND4S
E 1222927151781
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
O 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 nand4s
12
1
12
00000019
1
./src/NAND4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151799 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927151796 nand5b
E NAND5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NAND5B
V 000037 11 264 1222927151796 nand5b
#VLB_VERSION 58
#INFO
NAND5B
E 1222927151796
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~4~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 nand5b
12
1
12
00000019
1
./src/NAND5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151830 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927151827 nand5n1b
E NAND5N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NAND5N1B
V 000039 11 266 1222927151827 nand5n1b
#VLB_VERSION 58
#INFO
NAND5N1B
E 1222927151827
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 nand5n1b
12
0
12
00000019
1
./src/NAND5N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151861 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927151858 nand5n1s
E NAND5N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NAND5N1S
V 000039 11 253 1222927151858 nand5n1s
#VLB_VERSION 58
#INFO
NAND5N1S
E 1222927151858
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 nand5n1s
12
1
12
00000019
1
./src/NAND5N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151877 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927151874 nand5n2b
E NAND5N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NAND5N2B
V 000039 11 266 1222927151874 nand5n2b
#VLB_VERSION 58
#INFO
NAND5N2B
E 1222927151874
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 nand5n2b
12
1
12
00000019
1
./src/NAND5N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151909 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927151906 nand5n2s
E NAND5N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NAND5N2S
V 000039 11 253 1222927151906 nand5n2s
#VLB_VERSION 58
#INFO
NAND5N2S
E 1222927151906
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 nand5n2s
12
1
12
00000019
1
./src/NAND5N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151924 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927151921 nand5n3b
E NAND5N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NAND5N3B
V 000039 11 266 1222927151921 nand5n3b
#VLB_VERSION 58
#INFO
NAND5N3B
E 1222927151921
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 nand5n3b
12
1
12
00000019
1
./src/NAND5N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151955 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927151952 nand5n3s
E NAND5N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NAND5N3S
V 000039 11 253 1222927151952 nand5n3s
#VLB_VERSION 58
#INFO
NAND5N3S
E 1222927151952
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 nand5n3s
12
0
12
00000019
1
./src/NAND5N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927151986 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927151983 nand5n4b
E NAND5N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NAND5N4B
V 000039 11 266 1222927151983 nand5n4b
#VLB_VERSION 58
#INFO
NAND5N4B
E 1222927151983
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 nand5n4b
12
0
12
00000019
1
./src/NAND5N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152002 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927151999 nand5n4s
E NAND5N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NAND5N4S
V 000039 11 253 1222927151999 nand5n4s
#VLB_VERSION 58
#INFO
NAND5N4S
E 1222927151999
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 nand5n4s
12
1
12
00000019
1
./src/NAND5N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152034 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927152031 nand5n5b
E NAND5N5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NAND5N5B
V 000039 11 266 1222927152031 nand5n5b
#VLB_VERSION 58
#INFO
NAND5N5B
E 1222927152031
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 nand5n5b
12
1
12
00000019
1
./src/NAND5N5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152062 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927152046 nand5n5s
E NAND5N5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NAND5N5S
V 000039 11 253 1222927152046 nand5n5s
#VLB_VERSION 58
#INFO
NAND5N5S
E 1222927152046
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 nand5n5s
12
1
12
00000019
1
./src/NAND5N5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152080 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000037 11 198 1222927152077 nand5s
E NAND5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NAND5S
V 000037 11 251 1222927152077 nand5s
#VLB_VERSION 58
#INFO
NAND5S
E 1222927152077
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
O 5 29 597 1 . 21
#SPECIFICATION 
#END
V 000025 54 684 0 nand5s
12
1
12
00000019
1
./src/NAND5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152111 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927152108 nand6b
E NAND6B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[5:0] = (others => 'U')
P O _out std_logic
X NAND6B
V 000037 11 264 1222927152108 nand6b
#VLB_VERSION 58
#INFO
NAND6B
E 1222927152108
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~5~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 nand6b
12
0
12
00000019
1
./src/NAND6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152127 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 223 1222927152124 nand6s
E NAND6S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P O _out std_logic
X NAND6S
V 000037 11 271 1222927152124 nand6s
#VLB_VERSION 58
#INFO
NAND6S
E 1222927152124
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
O 6 29 705 1 . 21
#SPECIFICATION 
#END
V 000025 54 792 0 nand6s
12
1
12
00000019
1
./src/NAND6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152159 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927152156 nand7b
E NAND7B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[6:0] = (others => 'U')
P O _out std_logic
X NAND7B
V 000037 11 264 1222927152156 nand7b
#VLB_VERSION 58
#INFO
NAND7B
E 1222927152156
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~6~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 nand7b
12
1
12
00000019
1
./src/NAND7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152174 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000037 11 248 1222927152171 nand7s
E NAND7S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P O _out std_logic
X NAND7S
V 000037 11 291 1222927152171 nand7s
#VLB_VERSION 58
#INFO
NAND7S
E 1222927152171
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
O 7 29 813 1 . 21
#SPECIFICATION 
#END
V 000025 54 900 0 nand7s
12
0
12
00000019
1
./src/NAND7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152205 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927152202 nand8b
E NAND8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => '0')
P O _out std_logic
X NAND8B
V 000037 11 264 1222927152202 nand8b
#VLB_VERSION 58
#INFO
NAND8B
E 1222927152202
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~7~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 nand8b
12
1
12
00000019
1
./src/NAND8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
48
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152236 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000037 11 273 1222927152233 nand8s
E NAND8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P O _out std_logic
X NAND8S
V 000037 11 311 1222927152233 nand8s
#VLB_VERSION 58
#INFO
NAND8S
E 1222927152233
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 21
O 8 29 921 1 . 22
#SPECIFICATION 
#END
V 000026 54 1008 0 nand8s
12
1
12
00000019
1
./src/NAND8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152252 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927152249 nand9b
E NAND9B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[8:0] = (others => 'U')
P O _out std_logic
X NAND9B
V 000037 11 264 1222927152249 nand9b
#VLB_VERSION 58
#INFO
NAND9B
E 1222927152249
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~8~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 nand9b
12
1
12
00000019
1
./src/NAND9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927152284 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000037 11 298 1222927152281 nand9s
E NAND9S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P O _out std_logic
X NAND9S
V 000037 11 333 1222927152281 nand9s
#VLB_VERSION 58
#INFO
NAND9S
E 1222927152281
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
I8 8 29 921 1 . 20
O 9 29 1029 1 . 21
#SPECIFICATION 
#END
V 000026 54 1116 0 nand9s
12
1
12
00000019
1
./src/NAND9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152313 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 124 1222927152296 nand12b
E NAND12B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[11:0] = (others => 'U')
P O _out std_logic
X NAND12B
V 000038 11 267 1222927152296 nand12b
#VLB_VERSION 58
#INFO
NAND12B
E 1222927152296
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~11~downto~0~12 1 5 278 1 . 20
I 2 29 473 1 . 20
O 3 29 714 1 . 21
#SPECIFICATION 
#END
V 000026 54 801 0 nand12b
12
1
12
00000019
1
./src/NAND12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927152330 behav
0_______
58
behav
0
13
std
.
.
0
0
0
V 000038 11 377 1222927152327 nand12s
E NAND12S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P O _out std_logic
X NAND12S
V 000038 11 402 1222927152327 nand12s
#VLB_VERSION 58
#INFO
NAND12S
E 1222927152327
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
I5 5 29 598 1 . 20
I6 6 29 706 1 . 20
I7 7 29 814 1 . 20
I8 8 29 922 1 . 20
I9 9 29 1030 1 . 20
I10 10 29 1138 1 . 20
I11 11 29 1249 1 . 20
O 12 29 1360 1 . 21
#SPECIFICATION 
#END
V 000027 54 1450 0 nand12s
12
1
12
00000019
1
./src/NAND12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152361 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 124 1222927152358 nand16b
E NAND16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0] = (others => 'U')
P O _out std_logic
X NAND16B
V 000038 11 267 1222927152358 nand16b
#VLB_VERSION 58
#INFO
NAND16B
E 1222927152358
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~15~downto~0~12 1 5 278 1 . 20
I 2 29 473 1 . 20
O 3 29 714 1 . 21
#SPECIFICATION 
#END
V 000026 54 801 0 nand16b
12
0
12
00000019
1
./src/NAND16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927152377 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000038 11 481 1222927152374 nand16s
E NAND16S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P O _out std_logic
X NAND16S
V 000038 11 494 1222927152374 nand16s
#VLB_VERSION 58
#INFO
NAND16S
E 1222927152374
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
I5 5 29 598 1 . 20
I6 6 29 706 1 . 20
I7 7 29 814 1 . 20
I8 8 29 922 1 . 20
I9 9 29 1030 1 . 20
I10 10 29 1138 1 . 20
I11 11 29 1249 1 . 20
I12 12 29 1360 1 . 20
I13 13 29 1471 1 . 20
I14 14 29 1582 1 . 20
I15 15 29 1693 1 . 20
O 16 29 1804 1 . 21
#SPECIFICATION 
#END
V 000027 54 1894 0 nand16s
12
1
12
00000019
1
./src/NAND16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152409 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 124 1222927152406 nand32b
E NAND32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0] = (others => 'U')
P O _out std_logic
X NAND32B
V 000038 11 267 1222927152406 nand32b
#VLB_VERSION 58
#INFO
NAND32B
E 1222927152406
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~31~downto~0~12 1 5 278 1 . 20
I 2 29 473 1 . 20
O 3 29 714 1 . 21
#SPECIFICATION 
#END
V 000026 54 801 0 nand32b
12
1
12
00000019
1
./src/NAND32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152439 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 108 1222927152436 nor2b
E NOR2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X NOR2B
V 000036 11 263 1222927152436 nor2b
#VLB_VERSION 58
#INFO
NOR2B
E 1222927152436
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~1~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 560 1 . 21
#SPECIFICATION 
#END
V 000024 54 647 0 nor2b
12
1
12
00000019
1
./src/NOR2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152455 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 112 1222927152452 nor2n1b
E NOR2N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X NOR2N1B
V 000038 11 265 1222927152452 nor2n1b
#VLB_VERSION 58
#INFO
NOR2N1B
E 1222927152452
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~1~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000026 54 649 0 nor2n1b
12
1
12
00000019
1
./src/NOR2N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152487 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 125 1222927152484 nor2n1s
E NOR2N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X NOR2N1S
V 000038 11 192 1222927152484 nor2n1s
#VLB_VERSION 58
#INFO
NOR2N1S
E 1222927152484
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
O 2 29 274 1 . 21
#SPECIFICATION 
#END
V 000026 54 361 0 nor2n1s
12
1
12
00000019
1
./src/NOR2N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152516 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 112 1222927152499 nor2n2b
E NOR2N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X NOR2N2B
V 000038 11 265 1222927152499 nor2n2b
#VLB_VERSION 58
#INFO
NOR2N2B
E 1222927152499
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~1~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000026 54 649 0 nor2n2b
12
0
12
00000019
1
./src/NOR2N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152534 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 125 1222927152531 nor2n2s
E NOR2N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X NOR2N2S
V 000038 11 192 1222927152531 nor2n2s
#VLB_VERSION 58
#INFO
NOR2N2S
E 1222927152531
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
O 2 29 274 1 . 21
#SPECIFICATION 
#END
V 000026 54 361 0 nor2n2s
12
1
12
00000019
1
./src/NOR2N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152564 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000036 11 121 1222927152561 nor2s
E NOR2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X NOR2S
V 000036 11 190 1222927152561 nor2s
#VLB_VERSION 58
#INFO
NOR2S
E 1222927152561
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
O 2 29 272 1 . 21
#SPECIFICATION 
#END
V 000024 54 359 0 nor2s
12
1
12
00000019
1
./src/NOR2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152580 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 109 1222927152577 nor3b
E NOR3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X NOR3B
V 000036 11 263 1222927152577 nor3b
#VLB_VERSION 58
#INFO
NOR3B
E 1222927152577
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~2~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 561 1 . 21
#SPECIFICATION 
#END
V 000024 54 648 0 nor3b
12
1
12
00000019
1
./src/NOR3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152612 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 113 1222927152609 nor3n1b
E NOR3N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X NOR3N1B
V 000038 11 265 1222927152609 nor3n1b
#VLB_VERSION 58
#INFO
NOR3N1B
E 1222927152609
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~2~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000026 54 650 0 nor3n1b
12
1
12
00000019
1
./src/NOR3N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152641 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 150 1222927152624 nor3n1s
E NOR3N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X NOR3N1S
V 000038 11 212 1222927152624 nor3n1s
#VLB_VERSION 58
#INFO
NOR3N1S
E 1222927152624
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
O 3 29 382 1 . 21
#SPECIFICATION 
#END
V 000026 54 469 0 nor3n1s
12
1
12
00000019
1
./src/NOR3N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152659 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 113 1222927152656 nor3n2b
E NOR3N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X NOR3N2B
V 000038 11 265 1222927152656 nor3n2b
#VLB_VERSION 58
#INFO
NOR3N2B
E 1222927152656
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~2~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000026 54 650 0 nor3n2b
12
1
12
00000019
1
./src/NOR3N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152689 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 150 1222927152686 nor3n2s
E NOR3N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X NOR3N2S
V 000038 11 212 1222927152686 nor3n2s
#VLB_VERSION 58
#INFO
NOR3N2S
E 1222927152686
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
O 3 29 382 1 . 21
#SPECIFICATION 
#END
V 000026 54 469 0 nor3n2s
12
1
12
00000019
1
./src/NOR3N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152705 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 113 1222927152702 nor3n3b
E NOR3N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X NOR3N3B
V 000038 11 265 1222927152702 nor3n3b
#VLB_VERSION 58
#INFO
NOR3N3B
E 1222927152702
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~2~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000026 54 650 0 nor3n3b
12
1
12
00000019
1
./src/NOR3N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152737 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 150 1222927152734 nor3n3s
E NOR3N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X NOR3N3S
V 000038 11 212 1222927152734 nor3n3s
#VLB_VERSION 58
#INFO
NOR3N3S
E 1222927152734
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
O 3 29 382 1 . 21
#SPECIFICATION 
#END
V 000026 54 469 0 nor3n3s
12
1
12
00000019
1
./src/NOR3N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152767 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000036 11 146 1222927152764 nor3s
E NOR3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X NOR3S
V 000036 11 210 1222927152764 nor3s
#VLB_VERSION 58
#INFO
NOR3S
E 1222927152764
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
O 3 29 380 1 . 21
#SPECIFICATION 
#END
V 000024 54 467 0 nor3s
12
1
12
00000019
1
./src/NOR3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152784 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 110 1222927152781 nor4b
E NOR4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NOR4B
V 000036 11 263 1222927152781 nor4b
#VLB_VERSION 58
#INFO
NOR4B
E 1222927152781
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~3~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000024 54 649 0 nor4b
12
1
12
00000019
1
./src/NOR4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152814 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 114 1222927152811 nor4n1b
E NOR4N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NOR4N1B
V 000038 11 265 1222927152811 nor4n1b
#VLB_VERSION 58
#INFO
NOR4N1B
E 1222927152811
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000026 54 651 0 nor4n1b
12
1
12
00000019
1
./src/NOR4N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152843 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 175 1222927152827 nor4n1s
E NOR4N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NOR4N1S
V 000038 11 232 1222927152827 nor4n1s
#VLB_VERSION 58
#INFO
NOR4N1S
E 1222927152827
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
O 4 29 490 1 . 21
#SPECIFICATION 
#END
V 000026 54 577 0 nor4n1s
12
1
12
00000019
1
./src/NOR4N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152862 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 114 1222927152859 nor4n2b
E NOR4N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NOR4N2B
V 000038 11 265 1222927152859 nor4n2b
#VLB_VERSION 58
#INFO
NOR4N2B
E 1222927152859
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000026 54 651 0 nor4n2b
12
1
12
00000019
1
./src/NOR4N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152892 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 175 1222927152889 nor4n2s
E NOR4N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NOR4N2S
V 000038 11 232 1222927152889 nor4n2s
#VLB_VERSION 58
#INFO
NOR4N2S
E 1222927152889
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
O 4 29 490 1 . 21
#SPECIFICATION 
#END
V 000026 54 577 0 nor4n2s
12
1
12
00000019
1
./src/NOR4N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152909 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 114 1222927152906 nor4n3b
E NOR4N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NOR4N3B
V 000038 11 265 1222927152906 nor4n3b
#VLB_VERSION 58
#INFO
NOR4N3B
E 1222927152906
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000026 54 651 0 nor4n3b
12
1
12
00000019
1
./src/NOR4N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152939 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 175 1222927152936 nor4n3s
E NOR4N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NOR4N3S
V 000038 11 232 1222927152936 nor4n3s
#VLB_VERSION 58
#INFO
NOR4N3S
E 1222927152936
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
O 4 29 490 1 . 21
#SPECIFICATION 
#END
V 000026 54 577 0 nor4n3s
12
1
12
00000019
1
./src/NOR4N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152955 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 114 1222927152952 nor4n4b
E NOR4N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X NOR4N4B
V 000038 11 265 1222927152952 nor4n4b
#VLB_VERSION 58
#INFO
NOR4N4B
E 1222927152952
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000026 54 651 0 nor4n4b
12
1
12
00000019
1
./src/NOR4N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927152987 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 175 1222927152984 nor4n4s
E NOR4N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NOR4N4S
V 000038 11 232 1222927152984 nor4n4s
#VLB_VERSION 58
#INFO
NOR4N4S
E 1222927152984
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
O 4 29 490 1 . 21
#SPECIFICATION 
#END
V 000026 54 577 0 nor4n4s
12
1
12
00000019
1
./src/NOR4N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153017 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000036 11 171 1222927153014 nor4s
E NOR4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X NOR4S
V 000036 11 230 1222927153014 nor4s
#VLB_VERSION 58
#INFO
NOR4S
E 1222927153014
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
O 4 29 488 1 . 21
#SPECIFICATION 
#END
V 000024 54 575 0 nor4s
12
1
12
00000019
1
./src/NOR4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153034 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 111 1222927153031 nor5b
E NOR5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = "UUUUU"
P O _out std_logic
X NOR5B
V 000036 11 263 1222927153031 nor5b
#VLB_VERSION 58
#INFO
NOR5B
E 1222927153031
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~4~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000024 54 650 0 nor5b
12
1
12
00000019
1
./src/NOR5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153065 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927153062 nor5n1b
E NOR5N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NOR5N1B
V 000038 11 265 1222927153062 nor5n1b
#VLB_VERSION 58
#INFO
NOR5N1B
E 1222927153062
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 nor5n1b
12
1
12
00000019
1
./src/NOR5N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153094 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927153077 nor5n1s
E NOR5N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NOR5N1S
V 000038 11 252 1222927153077 nor5n1s
#VLB_VERSION 58
#INFO
NOR5N1S
E 1222927153077
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 nor5n1s
12
0
12
00000019
1
./src/NOR5N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153112 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927153109 nor5n2b
E NOR5N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NOR5N2B
V 000038 11 265 1222927153109 nor5n2b
#VLB_VERSION 58
#INFO
NOR5N2B
E 1222927153109
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 nor5n2b
12
1
12
00000019
1
./src/NOR5N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153142 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927153139 nor5n2s
E NOR5N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NOR5N2S
V 000038 11 252 1222927153139 nor5n2s
#VLB_VERSION 58
#INFO
NOR5N2S
E 1222927153139
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 nor5n2s
12
1
12
00000019
1
./src/NOR5N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153159 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927153156 nor5n3b
E NOR5N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NOR5N3B
V 000038 11 265 1222927153156 nor5n3b
#VLB_VERSION 58
#INFO
NOR5N3B
E 1222927153156
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 nor5n3b
12
1
12
00000019
1
./src/NOR5N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153190 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927153187 nor5n3s
E NOR5N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NOR5N3S
V 000038 11 252 1222927153187 nor5n3s
#VLB_VERSION 58
#INFO
NOR5N3S
E 1222927153187
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 nor5n3s
12
1
12
00000019
1
./src/NOR5N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153220 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927153217 nor5n4b
E NOR5N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NOR5N4B
V 000038 11 265 1222927153217 nor5n4b
#VLB_VERSION 58
#INFO
NOR5N4B
E 1222927153217
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 nor5n4b
12
1
12
00000019
1
./src/NOR5N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153237 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927153234 nor5n4s
E NOR5N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NOR5N4S
V 000038 11 252 1222927153234 nor5n4s
#VLB_VERSION 58
#INFO
NOR5N4S
E 1222927153234
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 nor5n4s
12
1
12
00000019
1
./src/NOR5N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153267 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927153264 nor5n5b
E NOR5N5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X NOR5N5B
V 000038 11 265 1222927153264 nor5n5b
#VLB_VERSION 58
#INFO
NOR5N5B
E 1222927153264
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~4~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 nor5n5b
12
1
12
00000019
1
./src/NOR5N5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153284 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000038 11 200 1222927153281 nor5n5s
E NOR5N5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NOR5N5S
V 000038 11 252 1222927153281 nor5n5s
#VLB_VERSION 58
#INFO
NOR5N5S
E 1222927153281
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
O 5 29 598 1 . 21
#SPECIFICATION 
#END
V 000026 54 685 0 nor5n5s
12
1
12
00000019
1
./src/NOR5N5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153315 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000036 11 196 1222927153312 nor5s
E NOR5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X NOR5S
V 000036 11 250 1222927153312 nor5s
#VLB_VERSION 58
#INFO
NOR5S
E 1222927153312
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
O 5 29 596 1 . 21
#SPECIFICATION 
#END
V 000024 54 683 0 nor5s
12
1
12
00000019
1
./src/NOR5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153345 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 119 1222927153342 nor6b
E NOR6B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[5:0] = (others => 'U')
P O _out std_logic
X NOR6B
V 000036 11 263 1222927153342 nor6b
#VLB_VERSION 58
#INFO
NOR6B
E 1222927153342
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~5~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 709 1 . 21
#SPECIFICATION 
#END
V 000024 54 796 0 nor6b
12
1
12
00000019
1
./src/NOR6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153362 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000036 11 221 1222927153359 nor6s
E NOR6S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P O _out std_logic
X NOR6S
V 000036 11 270 1222927153359 nor6s
#VLB_VERSION 58
#INFO
NOR6S
E 1222927153359
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
O 6 29 704 1 . 21
#SPECIFICATION 
#END
V 000024 54 791 0 nor6s
12
1
12
00000019
1
./src/NOR6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153393 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 119 1222927153390 nor7b
E NOR7B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[6:0] = (others => 'U')
P O _out std_logic
X NOR7B
V 000036 11 263 1222927153390 nor7b
#VLB_VERSION 58
#INFO
NOR7B
E 1222927153390
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~6~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 709 1 . 21
#SPECIFICATION 
#END
V 000024 54 796 0 nor7b
12
1
12
00000019
1
./src/NOR7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153423 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000036 11 246 1222927153420 nor7s
E NOR7S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P O _out std_logic
X NOR7S
V 000036 11 290 1222927153420 nor7s
#VLB_VERSION 58
#INFO
NOR7S
E 1222927153420
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
O 7 29 812 1 . 21
#SPECIFICATION 
#END
V 000024 54 899 0 nor7s
12
1
12
00000019
1
./src/NOR7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153440 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 119 1222927153437 nor8b
E NOR8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => 'U')
P O _out std_logic
X NOR8B
V 000036 11 263 1222927153437 nor8b
#VLB_VERSION 58
#INFO
NOR8B
E 1222927153437
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~7~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 709 1 . 21
#SPECIFICATION 
#END
V 000024 54 796 0 nor8b
12
1
12
00000019
1
./src/NOR8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153470 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000036 11 271 1222927153467 nor8s
E NOR8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P O _out std_logic
X NOR8S
V 000036 11 310 1222927153467 nor8s
#VLB_VERSION 58
#INFO
NOR8S
E 1222927153467
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
I7 7 29 812 1 . 20
O 8 29 920 1 . 21
#SPECIFICATION 
#END
V 000025 54 1007 0 nor8s
12
1
12
00000019
1
./src/NOR8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153487 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 119 1222927153484 nor9b
E NOR9B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[8:0] = (others => 'U')
P O _out std_logic
X NOR9B
V 000036 11 263 1222927153484 nor9b
#VLB_VERSION 58
#INFO
NOR9B
E 1222927153484
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~8~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 709 1 . 21
#SPECIFICATION 
#END
V 000024 54 796 0 nor9b
12
1
12
00000019
1
./src/NOR9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927153518 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000036 11 296 1222927153515 nor9s
E NOR9S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P O _out std_logic
X NOR9S
V 000036 11 332 1222927153515 nor9s
#VLB_VERSION 58
#INFO
NOR9S
E 1222927153515
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
I7 7 29 812 1 . 20
I8 8 29 920 1 . 20
O 9 29 1028 1 . 21
#SPECIFICATION 
#END
V 000025 54 1115 0 nor9s
12
1
12
00000019
1
./src/NOR9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153548 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 122 1222927153545 nor12b
E NOR12B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[11:0] = (others => 'U')
P O _out std_logic
X NOR12B
V 000037 11 266 1222927153545 nor12b
#VLB_VERSION 58
#INFO
NOR12B
E 1222927153545
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~11~downto~0~12 1 5 277 1 . 20
I 2 29 472 1 . 20
O 3 29 713 1 . 21
#SPECIFICATION 
#END
V 000025 54 800 0 nor12b
12
1
12
00000019
1
./src/NOR12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927153565 behav
0_______
58
behav
0
13
std
.
.
0
0
0
V 000037 11 375 1222927153562 nor12s
E NOR12S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P O _out std_logic
X NOR12S
V 000037 11 401 1222927153562 nor12s
#VLB_VERSION 58
#INFO
NOR12S
E 1222927153562
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
I8 8 29 921 1 . 20
I9 9 29 1029 1 . 20
I10 10 29 1137 1 . 20
I11 11 29 1248 1 . 20
O 12 29 1359 1 . 21
#SPECIFICATION 
#END
V 000026 54 1449 0 nor12s
12
1
12
00000019
1
./src/NOR12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153596 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 122 1222927153593 nor16b
E NOR16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0] = (others => 'U')
P O _out std_logic
X NOR16B
V 000037 11 266 1222927153593 nor16b
#VLB_VERSION 58
#INFO
NOR16B
E 1222927153593
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~15~downto~0~12 1 5 277 1 . 20
I 2 29 472 1 . 20
O 3 29 713 1 . 21
#SPECIFICATION 
#END
V 000025 54 800 0 nor16b
12
1
12
00000019
1
./src/NOR16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927153626 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000037 11 479 1222927153623 nor16s
E NOR16S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P O _out std_logic
X NOR16S
V 000037 11 493 1222927153623 nor16s
#VLB_VERSION 58
#INFO
NOR16S
E 1222927153623
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
I8 8 29 921 1 . 20
I9 9 29 1029 1 . 20
I10 10 29 1137 1 . 20
I11 11 29 1248 1 . 20
I12 12 29 1359 1 . 20
I13 13 29 1470 1 . 20
I14 14 29 1581 1 . 20
I15 15 29 1692 1 . 20
O 16 29 1803 1 . 21
#SPECIFICATION 
#END
V 000026 54 1893 0 nor16s
12
0
12
00000019
1
./src/NOR16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927153643 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 122 1222927153640 nor32b
E NOR32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0] = (others => 'U')
P O _out std_logic
X NOR32B
V 000037 11 266 1222927153640 nor32b
#VLB_VERSION 58
#INFO
NOR32B
E 1222927153640
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~31~downto~0~12 1 5 277 1 . 20
I 2 29 472 1 . 20
O 3 29 713 1 . 21
#SPECIFICATION 
#END
V 000025 54 800 0 nor32b
12
1
12
00000019
1
./src/NOR32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927153674 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153671 num0
E NUM0 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM0
V 000035 11 243 1222927153671 num0
#VLB_VERSION 58
#INFO
NUM0
E 1222927153671
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num0
12
1
12
00000016
1
./src/NUM0.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153703 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153687 num1
E NUM1 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM1
V 000035 11 243 1222927153687 num1
#VLB_VERSION 58
#INFO
NUM1
E 1222927153687
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num1
12
1
12
00000016
1
./src/NUM1.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153721 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153718 num2
E NUM2 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM2
V 000035 11 243 1222927153718 num2
#VLB_VERSION 58
#INFO
NUM2
E 1222927153718
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num2
12
1
12
00000016
1
./src/NUM2.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153751 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153748 num3
E NUM3 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM3
V 000035 11 243 1222927153748 num3
#VLB_VERSION 58
#INFO
NUM3
E 1222927153748
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num3
12
1
12
00000016
1
./src/NUM3.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153768 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153765 num4
E NUM4 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM4
V 000035 11 243 1222927153765 num4
#VLB_VERSION 58
#INFO
NUM4
E 1222927153765
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num4
12
0
12
00000016
1
./src/NUM4.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153799 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153796 num5
E NUM5 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM5
V 000035 11 243 1222927153796 num5
#VLB_VERSION 58
#INFO
NUM5
E 1222927153796
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num5
12
1
12
00000016
1
./src/NUM5.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153829 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153826 num6
E NUM6 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM6
V 000035 11 243 1222927153826 num6
#VLB_VERSION 58
#INFO
NUM6
E 1222927153826
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num6
12
1
12
00000016
1
./src/NUM6.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153846 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153843 num7
E NUM7 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM7
V 000035 11 243 1222927153843 num7
#VLB_VERSION 58
#INFO
NUM7
E 1222927153843
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num7
12
1
12
00000016
1
./src/NUM7.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153876 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153873 num8
E NUM8 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM8
V 000035 11 243 1222927153873 num8
#VLB_VERSION 58
#INFO
NUM8
E 1222927153873
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num8
12
1
12
00000016
1
./src/NUM8.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153893 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153890 num9
E NUM9 VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUM9
V 000035 11 243 1222927153890 num9
#VLB_VERSION 58
#INFO
NUM9
E 1222927153890
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 num9
12
1
12
00000016
1
./src/NUM9.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153924 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153921 numa
E NUMA VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUMA
V 000035 11 243 1222927153921 numa
#VLB_VERSION 58
#INFO
NUMA
E 1222927153921
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 numa
12
1
12
00000016
1
./src/NUMA.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153954 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153951 numb
E NUMB VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUMB
V 000035 11 243 1222927153951 numb
#VLB_VERSION 58
#INFO
NUMB
E 1222927153951
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 numb
12
1
12
00000016
1
./src/NUMB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927153971 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153968 numc
E NUMC VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUMC
V 000035 11 243 1222927153968 numc
#VLB_VERSION 58
#INFO
NUMC
E 1222927153968
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 numc
12
1
12
00000016
1
./src/NUMC.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927154001 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927153998 numd
E NUMD VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUMD
V 000035 11 243 1222927153998 numd
#VLB_VERSION 58
#INFO
NUMD
E 1222927153998
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 numd
12
1
12
00000016
1
./src/NUMD.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927154018 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927154015 nume
E NUME VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUME
V 000035 11 243 1222927154015 nume
#VLB_VERSION 58
#INFO
NUME
E 1222927154015
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 nume
12
1
12
00000016
1
./src/NUME.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927154049 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000034 11 81 1222927154046 numf
E NUMF VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X NUMF
V 000035 11 243 1222927154046 numf
#VLB_VERSION 58
#INFO
NUMF
E 1222927154046
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 18
~NATURAL~range~3~downto~0~12 1 5 274 1 . 18
O 2 29 468 1 . 18
#SPECIFICATION 
#END
V 000023 54 539 0 numf
12
1
12
00000016
1
./src/NUMF.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927154079 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000035 11 106 1222927154076 or2b
E OR2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X OR2B
V 000035 11 262 1222927154076 or2b
#VLB_VERSION 58
#INFO
OR2B
E 1222927154076
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~1~downto~0~12 1 5 274 1 . 20
I 2 29 468 1 . 20
O 3 29 559 1 . 21
#SPECIFICATION 
#END
V 000023 54 646 0 or2b
12
1
12
00000019
1
./src/OR2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927154096 behav
1_______
58
behav
0
4
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 128 1222927154093 or2db
E OR2DB VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P Y _out std_logic
P YN _out std_logic
X OR2DB
V 000036 11 283 1222927154093 or2db
#VLB_VERSION 58
#INFO
OR2DB
E 1222927154093
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~1~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
Y 3 29 560 1 . 21
YN 4 29 650 1 . 21
#SPECIFICATION 
#END
V 000024 54 737 0 or2db
12
1
12
00000019
1
./src/OR2DB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927154126 behav
1_______
58
behav
0
5
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
4
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 141 1222927154123 or2ds
E OR2DS VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P Y _out std_logic
P YN _out std_logic
X OR2DS
V 000036 11 210 1222927154123 or2ds
#VLB_VERSION 58
#INFO
OR2DS
E 1222927154123
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
Y 2 29 272 1 . 21
YN 3 29 362 1 . 21
#SPECIFICATION 
#END
V 000024 54 449 0 or2ds
12
1
12
00000019
1
./src/OR2DS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154143 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 110 1222927154140 or2n1b
E OR2N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X OR2N1B
V 000037 11 264 1222927154140 or2n1b
#VLB_VERSION 58
#INFO
OR2N1B
E 1222927154140
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~1~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 561 1 . 21
#SPECIFICATION 
#END
V 000025 54 648 0 or2n1b
12
1
12
00000019
1
./src/OR2N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154174 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 123 1222927154171 or2n1s
E OR2N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X OR2N1S
V 000037 11 191 1222927154171 or2n1s
#VLB_VERSION 58
#INFO
OR2N1S
E 1222927154171
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
O 2 29 273 1 . 21
#SPECIFICATION 
#END
V 000025 54 360 0 or2n1s
12
1
12
00000019
1
./src/OR2N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154204 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 110 1222927154201 or2n2b
E OR2N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X OR2N2B
V 000037 11 264 1222927154201 or2n2b
#VLB_VERSION 58
#INFO
OR2N2B
E 1222927154201
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~1~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 561 1 . 21
#SPECIFICATION 
#END
V 000025 54 648 0 or2n2b
12
1
12
00000019
1
./src/OR2N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154221 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 123 1222927154218 or2n2s
E OR2N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X OR2N2S
V 000037 11 191 1222927154218 or2n2s
#VLB_VERSION 58
#INFO
OR2N2S
E 1222927154218
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
O 2 29 273 1 . 21
#SPECIFICATION 
#END
V 000025 54 360 0 or2n2s
12
1
12
00000019
1
./src/OR2N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154252 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000035 11 119 1222927154249 or2s
E OR2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X OR2S
V 000035 11 189 1222927154249 or2s
#VLB_VERSION 58
#INFO
OR2S
E 1222927154249
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 55 1 . 20
I1 1 29 163 1 . 20
O 2 29 271 1 . 21
#SPECIFICATION 
#END
V 000023 54 358 0 or2s
12
1
12
00000019
1
./src/OR2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154282 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000035 11 107 1222927154265 or3b
E OR3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X OR3B
V 000035 11 262 1222927154265 or3b
#VLB_VERSION 58
#INFO
OR3B
E 1222927154265
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~2~downto~0~12 1 5 274 1 . 20
I 2 29 468 1 . 20
O 3 29 560 1 . 21
#SPECIFICATION 
#END
V 000023 54 647 0 or3b
12
1
12
00000019
1
./src/OR3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927154299 behav
1_______
58
behav
0
4
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 129 1222927154296 or3db
E OR3DB VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P Y _out std_logic
P YN _out std_logic
X OR3DB
V 000036 11 283 1222927154296 or3db
#VLB_VERSION 58
#INFO
OR3DB
E 1222927154296
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~2~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
Y 3 29 561 1 . 21
YN 4 29 651 1 . 21
#SPECIFICATION 
#END
V 000024 54 738 0 or3db
12
1
12
00000019
1
./src/OR3DB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927154329 behav
1_______
58
behav
0
6
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 166 1222927154326 or3ds
E OR3DS VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P Y _out std_logic
P YN _out std_logic
X OR3DS
V 000036 11 230 1222927154326 or3ds
#VLB_VERSION 58
#INFO
OR3DS
E 1222927154326
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
Y 3 29 380 1 . 21
YN 4 29 470 1 . 21
#SPECIFICATION 
#END
V 000024 54 557 0 or3ds
12
1
12
00000019
1
./src/OR3DS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154346 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 111 1222927154343 or3n1b
E OR3N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X OR3N1B
V 000037 11 264 1222927154343 or3n1b
#VLB_VERSION 58
#INFO
OR3N1B
E 1222927154343
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~2~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000025 54 649 0 or3n1b
12
1
12
00000019
1
./src/OR3N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154377 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 148 1222927154374 or3n1s
E OR3N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X OR3N1S
V 000037 11 211 1222927154374 or3n1s
#VLB_VERSION 58
#INFO
OR3N1S
E 1222927154374
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
O 3 29 381 1 . 21
#SPECIFICATION 
#END
V 000025 54 468 0 or3n1s
12
1
12
00000019
1
./src/OR3N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154408 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 111 1222927154405 or3n2b
E OR3N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X OR3N2B
V 000037 11 264 1222927154405 or3n2b
#VLB_VERSION 58
#INFO
OR3N2B
E 1222927154405
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~2~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000025 54 649 0 or3n2b
12
1
12
00000019
1
./src/OR3N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154424 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 148 1222927154421 or3n2s
E OR3N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X OR3N2S
V 000037 11 211 1222927154421 or3n2s
#VLB_VERSION 58
#INFO
OR3N2S
E 1222927154421
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
O 3 29 381 1 . 21
#SPECIFICATION 
#END
V 000025 54 468 0 or3n2s
12
1
12
00000019
1
./src/OR3N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154455 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 111 1222927154452 or3n3b
E OR3N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X OR3N3B
V 000037 11 264 1222927154452 or3n3b
#VLB_VERSION 58
#INFO
OR3N3B
E 1222927154452
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~2~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000025 54 649 0 or3n3b
12
1
12
00000019
1
./src/OR3N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154486 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 148 1222927154483 or3n3s
E OR3N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X OR3N3S
V 000037 11 211 1222927154483 or3n3s
#VLB_VERSION 58
#INFO
OR3N3S
E 1222927154483
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
O 3 29 381 1 . 21
#SPECIFICATION 
#END
V 000025 54 468 0 or3n3s
12
1
12
00000019
1
./src/OR3N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154502 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000035 11 144 1222927154499 or3s
E OR3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X OR3S
V 000035 11 209 1222927154499 or3s
#VLB_VERSION 58
#INFO
OR3S
E 1222927154499
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 55 1 . 20
I1 1 29 163 1 . 20
I2 2 29 271 1 . 20
O 3 29 379 1 . 21
#SPECIFICATION 
#END
V 000023 54 466 0 or3s
12
1
12
00000019
1
./src/OR3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154533 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000035 11 108 1222927154530 or4b
E OR4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X OR4B
V 000035 11 262 1222927154530 or4b
#VLB_VERSION 58
#INFO
OR4B
E 1222927154530
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~3~downto~0~12 1 5 274 1 . 20
I 2 29 468 1 . 20
O 3 29 561 1 . 21
#SPECIFICATION 
#END
V 000023 54 648 0 or4b
12
1
12
00000019
1
./src/OR4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927154549 behav
1_______
58
behav
0
4
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
3
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 130 1222927154546 or4db
E OR4DB VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P Y _out std_logic
P YN _out std_logic
X OR4DB
V 000036 11 283 1222927154546 or4db
#VLB_VERSION 58
#INFO
OR4DB
E 1222927154546
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~3~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
Y 3 29 562 1 . 21
YN 4 29 652 1 . 21
#SPECIFICATION 
#END
V 000024 54 739 0 or4db
12
1
12
00000019
1
./src/OR4DB.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 102           1222927154580 behav
1_______
58
behav
0
7
std
.
.
1
1
3
O
1
3
13 ~ ~ 0 0
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 191 1222927154577 or4ds
E OR4DS VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P Y _out std_logic
P YN _out std_logic
X OR4DS
V 000036 11 250 1222927154577 or4ds
#VLB_VERSION 58
#INFO
OR4DS
E 1222927154577
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
Y 4 29 488 1 . 21
YN 5 29 578 1 . 21
#SPECIFICATION 
#END
V 000024 54 665 0 or4ds
12
1
12
00000019
1
./src/OR4DS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154611 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 112 1222927154608 or4n1b
E OR4N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X OR4N1B
V 000037 11 264 1222927154608 or4n1b
#VLB_VERSION 58
#INFO
OR4N1B
E 1222927154608
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000025 54 650 0 or4n1b
12
1
12
00000019
1
./src/OR4N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154627 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 173 1222927154624 or4n1s
E OR4N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X OR4N1S
V 000037 11 231 1222927154624 or4n1s
#VLB_VERSION 58
#INFO
OR4N1S
E 1222927154624
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
O 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 or4n1s
12
1
12
00000019
1
./src/OR4N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154659 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 112 1222927154656 or4n2b
E OR4N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X OR4N2B
V 000037 11 264 1222927154656 or4n2b
#VLB_VERSION 58
#INFO
OR4N2B
E 1222927154656
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000025 54 650 0 or4n2b
12
1
12
00000019
1
./src/OR4N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154688 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 173 1222927154671 or4n2s
E OR4N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X OR4N2S
V 000037 11 231 1222927154671 or4n2s
#VLB_VERSION 58
#INFO
OR4N2S
E 1222927154671
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
O 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 or4n2s
12
1
12
00000019
1
./src/OR4N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154705 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 112 1222927154702 or4n3b
E OR4N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X OR4N3B
V 000037 11 264 1222927154702 or4n3b
#VLB_VERSION 58
#INFO
OR4N3B
E 1222927154702
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000025 54 650 0 or4n3b
12
1
12
00000019
1
./src/OR4N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154736 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 173 1222927154733 or4n3s
E OR4N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X OR4N3S
V 000037 11 231 1222927154733 or4n3s
#VLB_VERSION 58
#INFO
OR4N3S
E 1222927154733
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
O 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 or4n3s
12
1
12
00000019
1
./src/OR4N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154752 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 112 1222927154749 or4n4b
E OR4N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X OR4N4B
V 000037 11 264 1222927154749 or4n4b
#VLB_VERSION 58
#INFO
OR4N4B
E 1222927154749
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000025 54 650 0 or4n4b
12
1
12
00000019
1
./src/OR4N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154784 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 173 1222927154781 or4n4s
E OR4N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X OR4N4S
V 000037 11 231 1222927154781 or4n4s
#VLB_VERSION 58
#INFO
OR4N4S
E 1222927154781
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
O 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 or4n4s
12
0
12
00000019
1
./src/OR4N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154814 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000035 11 169 1222927154811 or4s
E OR4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X OR4S
V 000035 11 229 1222927154811 or4s
#VLB_VERSION 58
#INFO
OR4S
E 1222927154811
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 55 1 . 20
I1 1 29 163 1 . 20
I2 2 29 271 1 . 20
I3 3 29 379 1 . 20
O 4 29 487 1 . 21
#SPECIFICATION 
#END
V 000023 54 574 0 or4s
12
1
12
00000019
1
./src/OR4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154845 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000035 11 117 1222927154842 or5b
E OR5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X OR5B
V 000035 11 262 1222927154842 or5b
#VLB_VERSION 58
#INFO
OR5B
E 1222927154842
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~4~downto~0~12 1 5 274 1 . 20
I 2 29 468 1 . 20
O 3 29 708 1 . 21
#SPECIFICATION 
#END
V 000023 54 795 0 or5b
12
1
12
00000019
1
./src/OR5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154862 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927154859 or5n1b
E OR5N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X OR5N1B
V 000037 11 264 1222927154859 or5n1b
#VLB_VERSION 58
#INFO
OR5N1B
E 1222927154859
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~4~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 or5n1b
12
1
12
00000019
1
./src/OR5N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154893 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000037 11 198 1222927154890 or5n1s
E OR5N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X OR5N1S
V 000037 11 251 1222927154890 or5n1s
#VLB_VERSION 58
#INFO
OR5N1S
E 1222927154890
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
O 5 29 597 1 . 21
#SPECIFICATION 
#END
V 000025 54 684 0 or5n1s
12
0
12
00000019
1
./src/OR5N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154923 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927154920 or5n2b
E OR5N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X OR5N2B
V 000037 11 264 1222927154920 or5n2b
#VLB_VERSION 58
#INFO
OR5N2B
E 1222927154920
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~4~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 or5n2b
12
1
12
00000019
1
./src/OR5N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154940 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000037 11 198 1222927154937 or5n2s
E OR5N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X OR5N2S
V 000037 11 251 1222927154937 or5n2s
#VLB_VERSION 58
#INFO
OR5N2S
E 1222927154937
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
O 5 29 597 1 . 21
#SPECIFICATION 
#END
V 000025 54 684 0 or5n2s
12
1
12
00000019
1
./src/OR5N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927154970 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927154967 or5n3b
E OR5N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X OR5N3B
V 000037 11 264 1222927154967 or5n3b
#VLB_VERSION 58
#INFO
OR5N3B
E 1222927154967
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~4~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 or5n3b
12
1
12
00000019
1
./src/OR5N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155000 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000037 11 198 1222927154984 or5n3s
E OR5N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X OR5N3S
V 000037 11 251 1222927154984 or5n3s
#VLB_VERSION 58
#INFO
OR5N3S
E 1222927154984
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
O 5 29 597 1 . 21
#SPECIFICATION 
#END
V 000025 54 684 0 or5n3s
12
1
12
00000019
1
./src/OR5N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155018 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927155015 or5n4b
E OR5N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X OR5N4B
V 000037 11 264 1222927155015 or5n4b
#VLB_VERSION 58
#INFO
OR5N4B
E 1222927155015
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~4~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 or5n4b
12
1
12
00000019
1
./src/OR5N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155048 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000037 11 198 1222927155045 or5n4s
E OR5N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X OR5N4S
V 000037 11 251 1222927155045 or5n4s
#VLB_VERSION 58
#INFO
OR5N4S
E 1222927155045
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
O 5 29 597 1 . 21
#SPECIFICATION 
#END
V 000025 54 684 0 or5n4s
12
1
12
00000019
1
./src/OR5N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155065 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927155062 or5n5b
E OR5N5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X OR5N5B
V 000037 11 264 1222927155062 or5n5b
#VLB_VERSION 58
#INFO
OR5N5B
E 1222927155062
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~4~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 or5n5b
12
1
12
00000019
1
./src/OR5N5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155096 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000037 11 198 1222927155093 or5n5s
E OR5N5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X OR5N5S
V 000037 11 251 1222927155093 or5n5s
#VLB_VERSION 58
#INFO
OR5N5S
E 1222927155093
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
O 5 29 597 1 . 21
#SPECIFICATION 
#END
V 000025 54 684 0 or5n5s
12
1
12
00000019
1
./src/OR5N5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155126 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000035 11 194 1222927155123 or5s
E OR5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X OR5S
V 000035 11 249 1222927155123 or5s
#VLB_VERSION 58
#INFO
OR5S
E 1222927155123
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 55 1 . 20
I1 1 29 163 1 . 20
I2 2 29 271 1 . 20
I3 3 29 379 1 . 20
I4 4 29 487 1 . 20
O 5 29 595 1 . 21
#SPECIFICATION 
#END
V 000023 54 682 0 or5s
12
1
12
00000019
1
./src/OR5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155143 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000035 11 117 1222927155140 or6b
E OR6B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[5:0] = (others => 'U')
P O _out std_logic
X OR6B
V 000035 11 262 1222927155140 or6b
#VLB_VERSION 58
#INFO
OR6B
E 1222927155140
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~5~downto~0~12 1 5 274 1 . 20
I 2 29 468 1 . 20
O 3 29 708 1 . 21
#SPECIFICATION 
#END
V 000023 54 795 0 or6b
12
0
12
00000019
1
./src/OR6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155174 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000035 11 219 1222927155171 or6s
E OR6S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P O _out std_logic
X OR6S
V 000035 11 269 1222927155171 or6s
#VLB_VERSION 58
#INFO
OR6S
E 1222927155171
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 55 1 . 20
I1 1 29 163 1 . 20
I2 2 29 271 1 . 20
I3 3 29 379 1 . 20
I4 4 29 487 1 . 20
I5 5 29 595 1 . 20
O 6 29 703 1 . 21
#SPECIFICATION 
#END
V 000023 54 790 0 or6s
12
1
12
00000019
1
./src/OR6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155204 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000035 11 117 1222927155201 or7b
E OR7B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[6:0] = (others => 'U')
P O _out std_logic
X OR7B
V 000035 11 262 1222927155201 or7b
#VLB_VERSION 58
#INFO
OR7B
E 1222927155201
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~6~downto~0~12 1 5 274 1 . 20
I 2 29 468 1 . 20
O 3 29 708 1 . 21
#SPECIFICATION 
#END
V 000023 54 795 0 or7b
12
1
12
00000019
1
./src/OR7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155221 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000035 11 244 1222927155218 or7s
E OR7S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P O _out std_logic
X OR7S
V 000035 11 289 1222927155218 or7s
#VLB_VERSION 58
#INFO
OR7S
E 1222927155218
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 55 1 . 20
I1 1 29 163 1 . 20
I2 2 29 271 1 . 20
I3 3 29 379 1 . 20
I4 4 29 487 1 . 20
I5 5 29 595 1 . 20
I6 6 29 703 1 . 20
O 7 29 811 1 . 21
#SPECIFICATION 
#END
V 000023 54 898 0 or7s
12
1
12
00000019
1
./src/OR7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155252 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000035 11 117 1222927155249 or8b
E OR8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => 'U')
P O _out std_logic
X OR8B
V 000035 11 262 1222927155249 or8b
#VLB_VERSION 58
#INFO
OR8B
E 1222927155249
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~7~downto~0~12 1 5 274 1 . 20
I 2 29 468 1 . 20
O 3 29 708 1 . 21
#SPECIFICATION 
#END
V 000023 54 795 0 or8b
12
1
12
00000019
1
./src/OR8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155283 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000035 11 269 1222927155280 or8s
E OR8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P O _out std_logic
X OR8S
V 000035 11 309 1222927155280 or8s
#VLB_VERSION 58
#INFO
OR8S
E 1222927155280
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 55 1 . 20
I1 1 29 163 1 . 20
I2 2 29 271 1 . 20
I3 3 29 379 1 . 20
I4 4 29 487 1 . 20
I5 5 29 595 1 . 20
I6 6 29 703 1 . 21
I7 7 29 811 1 . 21
O 8 29 919 1 . 22
#SPECIFICATION 
#END
V 000024 54 1006 0 or8s
12
1
12
00000019
1
./src/OR8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155299 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000035 11 117 1222927155296 or9b
E OR9B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[8:0] = (others => 'U')
P O _out std_logic
X OR9B
V 000035 11 262 1222927155296 or9b
#VLB_VERSION 58
#INFO
OR9B
E 1222927155296
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~12 0 5 54 1 . 20
~NATURAL~range~8~downto~0~12 1 5 274 1 . 20
I 2 29 468 1 . 20
O 3 29 708 1 . 21
#SPECIFICATION 
#END
V 000023 54 795 0 or9b
12
1
12
00000019
1
./src/OR9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927155329 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000035 11 294 1222927155326 or9s
E OR9S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P O _out std_logic
X OR9S
V 000035 11 331 1222927155326 or9s
#VLB_VERSION 58
#INFO
OR9S
E 1222927155326
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 55 1 . 20
I1 1 29 163 1 . 20
I2 2 29 271 1 . 20
I3 3 29 379 1 . 20
I4 4 29 487 1 . 20
I5 5 29 595 1 . 20
I6 6 29 703 1 . 20
I7 7 29 811 1 . 20
I8 8 29 919 1 . 20
O 9 29 1027 1 . 21
#SPECIFICATION 
#END
V 000024 54 1114 0 or9s
12
1
12
00000019
1
./src/OR9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155360 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 120 1222927155343 or12b
E OR12B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[11:0] = (others => 'U')
P O _out std_logic
X OR12B
V 000036 11 265 1222927155343 or12b
#VLB_VERSION 58
#INFO
OR12B
E 1222927155343
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~11~downto~0~12 1 5 276 1 . 20
I 2 29 471 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000024 54 799 0 or12b
12
1
12
00000019
1
./src/OR12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927155377 behav
0_______
58
behav
0
13
std
.
.
0
0
0
V 000036 11 373 1222927155374 or12s
E OR12S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P O _out std_logic
X OR12S
V 000036 11 400 1222927155374 or12s
#VLB_VERSION 58
#INFO
OR12S
E 1222927155374
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
I7 7 29 812 1 . 20
I8 8 29 920 1 . 20
I9 9 29 1028 1 . 20
I10 10 29 1136 1 . 20
I11 11 29 1247 1 . 20
O 12 29 1358 1 . 21
#SPECIFICATION 
#END
V 000025 54 1448 0 or12s
12
1
12
00000019
1
./src/OR12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155408 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 120 1222927155405 or16b
E OR16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0] = (others => 'U')
P O _out std_logic
X OR16B
V 000036 11 265 1222927155405 or16b
#VLB_VERSION 58
#INFO
OR16B
E 1222927155405
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~15~downto~0~12 1 5 276 1 . 20
I 2 29 471 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000024 54 799 0 or16b
12
1
12
00000019
1
./src/OR16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927155424 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000036 11 477 1222927155421 or16s
E OR16S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P O _out std_logic
X OR16S
V 000036 11 492 1222927155421 or16s
#VLB_VERSION 58
#INFO
OR16S
E 1222927155421
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 20
I7 7 29 812 1 . 20
I8 8 29 920 1 . 20
I9 9 29 1028 1 . 20
I10 10 29 1136 1 . 20
I11 11 29 1247 1 . 20
I12 12 29 1358 1 . 20
I13 13 29 1469 1 . 20
I14 14 29 1580 1 . 20
I15 15 29 1691 1 . 20
O 16 29 1802 1 . 21
#SPECIFICATION 
#END
V 000025 54 1892 0 or16s
12
1
12
00000019
1
./src/OR16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927155455 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 120 1222927155452 or32b
E OR32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0] = (others => 'U')
P O _out std_logic
X OR32B
V 000036 11 265 1222927155452 or32b
#VLB_VERSION 58
#INFO
OR32B
E 1222927155452
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~31~downto~0~12 1 5 276 1 . 20
I 2 29 471 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000024 54 799 0 or32b
12
1
12
00000019
1
./src/OR32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 661           1222927155486 behav
4_______
58
behav
0
7
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
SEL
1
3
13 ~ ~ 2 0
31
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
odd_data
1
3
13 ~ ~ 3 1
32
6
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 198 1222927155483 par9b
E PAR9B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => 'U')
P EVEN _in std_logic = 'U'
P ODD _in std_logic = 'U'
P EVENO _out std_logic
P ODDO _out std_logic
X PAR9B
V 000036 11 333 1222927155483 par9b
#VLB_VERSION 58
#INFO
PAR9B
E 1222927155483
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~7~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
EVEN 3 29 709 1 . 21
ODD 4 29 817 1 . 21
EVENO 5 29 925 1 . 22
ODDO 6 29 1015 1 . 22
#SPECIFICATION 
#END
V 000025 54 1102 0 par9b
12
1
12
00000019
1
./src/PAR9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 664           1222927155516 behav
4_______
58
behav
0
14
std
.
.
1
1
5
~std_logic_vector{1~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~1~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
SEL
1
3
13 ~ ~ 2 0
31
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
odd_data
1
3
13 ~ ~ 3 1
32
13
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000036 11 350 1222927155499 par9s
E PAR9S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P EVEN _in std_logic = 'U'
P ODD _in std_logic = 'U'
P EVENO _out std_logic
P ODDO _out std_logic
X PAR9S
V 000036 11 385 1222927155499 par9s
#VLB_VERSION 58
#INFO
PAR9S
E 1222927155499
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
I2 2 29 272 1 . 20
I3 3 29 380 1 . 20
I4 4 29 488 1 . 20
I5 5 29 596 1 . 20
I6 6 29 704 1 . 21
I7 7 29 812 1 . 21
EVEN 8 29 920 1 . 21
ODD 9 29 1028 1 . 21
EVENO 10 29 1136 1 . 22
ODDO 11 29 1229 1 . 22
#SPECIFICATION 
#END
V 000025 54 1319 0 par9s
12
1
12
00000019
1
./src/PAR9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927155534 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000040 11 93 1222927155531 pulldown4b
E PULLDOWN4B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X PULLDOWN4B
V 000041 11 249 1222927155531 pulldown4b
#VLB_VERSION 58
#INFO
PULLDOWN4B
E 1222927155531
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 60 1 . 18
~NATURAL~range~3~downto~0~12 1 5 280 1 . 18
O 2 29 474 1 . 18
#SPECIFICATION 
#END
V 000029 54 545 0 pulldown4b
12
1
12
00000016
1
./src/PULLDOWN4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927155564 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000041 11 142 1222927155561 pulldown4s
E PULLDOWN4S VHDL
L IEEE;
U ieee.std_logic_1164;
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X PULLDOWN4S
V 000041 11 216 1222927155561 pulldown4s
#VLB_VERSION 58
#INFO
PULLDOWN4S
E 1222927155561
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O0 0 29 61 1 . 18
O1 1 29 151 1 . 19
O2 2 29 241 1 . 20
O3 3 29 331 1 . 21
#SPECIFICATION 
#END
V 000029 54 418 0 pulldown4s
12
1
12
00000016
1
./src/PULLDOWN4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927155580 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000040 11 93 1222927155577 pulldown8b
E PULLDOWN8B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[7:0]
X PULLDOWN8B
V 000041 11 249 1222927155577 pulldown8b
#VLB_VERSION 58
#INFO
PULLDOWN8B
E 1222927155577
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 60 1 . 18
~NATURAL~range~7~downto~0~12 1 5 280 1 . 18
O 2 29 474 1 . 18
#SPECIFICATION 
#END
V 000029 54 545 0 pulldown8b
12
1
12
00000016
1
./src/PULLDOWN8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927155612 STRUCTURE
0_______
58
STRUCTURE
0
8
std
.
.
0
0
0
V 000041 11 222 1222927155609 pulldown8s
E PULLDOWN8S VHDL
L IEEE;
U ieee.std_logic_1164;
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
X PULLDOWN8S
V 000041 11 296 1222927155609 pulldown8s
#VLB_VERSION 58
#INFO
PULLDOWN8S
E 1222927155609
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O0 0 29 61 1 . 18
O1 1 29 151 1 . 19
O2 2 29 241 1 . 20
O3 3 29 331 1 . 21
O4 4 29 421 1 . 22
O5 5 29 511 1 . 23
O6 6 29 601 1 . 24
O7 7 29 691 1 . 25
#SPECIFICATION 
#END
V 000029 54 778 0 pulldown8s
12
1
12
00000016
1
./src/PULLDOWN8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927155642 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000041 11 96 1222927155639 pulldown12b
E PULLDOWN12B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[11:0]
X PULLDOWN12B
V 000042 11 252 1222927155639 pulldown12b
#VLB_VERSION 58
#INFO
PULLDOWN12B
E 1222927155639
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 61 1 . 18
~NATURAL~range~11~downto~0~12 1 5 282 1 . 18
O 2 29 477 1 . 18
#SPECIFICATION 
#END
V 000030 54 548 0 pulldown12b
12
1
12
00000016
1
./src/PULLDOWN12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927155659 STRUCTURE
0_______
58
STRUCTURE
0
12
std
.
.
0
0
0
V 000042 11 306 1222927155656 pulldown12s
E PULLDOWN12S VHDL
L IEEE;
U ieee.std_logic_1164;
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
X PULLDOWN12S
V 000042 11 383 1222927155656 pulldown12s
#VLB_VERSION 58
#INFO
PULLDOWN12S
E 1222927155656
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O0 0 29 62 1 . 18
O1 1 29 152 1 . 19
O2 2 29 242 1 . 20
O3 3 29 332 1 . 21
O4 4 29 422 1 . 22
O5 5 29 512 1 . 23
O6 6 29 602 1 . 24
O7 7 29 692 1 . 25
O8 8 29 782 1 . 26
O9 9 29 872 1 . 27
O10 10 29 962 1 . 28
O11 11 29 1055 1 . 29
#SPECIFICATION 
#END
V 000031 54 1145 0 pulldown12s
12
1
12
00000016
1
./src/PULLDOWN12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927155689 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000041 11 96 1222927155686 pulldown16b
E PULLDOWN16B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[15:0]
X PULLDOWN16B
V 000042 11 252 1222927155686 pulldown16b
#VLB_VERSION 58
#INFO
PULLDOWN16B
E 1222927155686
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 61 1 . 18
~NATURAL~range~15~downto~0~12 1 5 282 1 . 18
O 2 29 477 1 . 18
#SPECIFICATION 
#END
V 000030 54 548 0 pulldown16b
12
1
12
00000016
1
./src/PULLDOWN16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927155719 STRUCTURE
0_______
58
STRUCTURE
0
16
std
.
.
0
0
0
V 000042 11 390 1222927155702 pulldown16s
E PULLDOWN16S VHDL
L IEEE;
U ieee.std_logic_1164;
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
X PULLDOWN16S
V 000042 11 475 1222927155702 pulldown16s
#VLB_VERSION 58
#INFO
PULLDOWN16S
E 1222927155702
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O0 0 29 62 1 . 18
O1 1 29 152 1 . 19
O2 2 29 242 1 . 20
O3 3 29 332 1 . 21
O4 4 29 422 1 . 22
O5 5 29 512 1 . 23
O6 6 29 602 1 . 24
O7 7 29 692 1 . 25
O8 8 29 782 1 . 26
O9 9 29 872 1 . 27
O10 10 29 962 1 . 28
O11 11 29 1055 1 . 29
O12 12 29 1148 1 . 30
O13 13 29 1241 1 . 31
O14 14 29 1334 1 . 32
O15 15 29 1427 1 . 33
#SPECIFICATION 
#END
V 000031 54 1517 0 pulldown16s
12
1
12
00000016
1
./src/PULLDOWN16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927155737 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000041 11 96 1222927155734 pulldown32b
E PULLDOWN32B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[31:0]
X PULLDOWN32B
V 000042 11 252 1222927155734 pulldown32b
#VLB_VERSION 58
#INFO
PULLDOWN32B
E 1222927155734
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 61 1 . 18
~NATURAL~range~31~downto~0~12 1 5 282 1 . 18
O 2 29 477 1 . 18
#SPECIFICATION 
#END
V 000030 54 548 0 pulldown32b
12
1
12
00000016
1
./src/PULLDOWN32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927155767 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000038 11 77 1222927155764 pulldown
E PULLDOWN VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic
X PULLDOWN
V 000039 11 153 1222927155764 pulldown
#VLB_VERSION 58
#INFO
PULLDOWN
E 1222927155764
1
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O 0 29 59 1 . 18
#SPECIFICATION 
#END
V 000027 54 146 0 pulldown
12
1
12
00000016
1
./src/PULLDOWN.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927155784 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000038 11 89 1222927155781 pullup4b
E PULLUP4B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[3:0]
X PULLUP4B
V 000039 11 247 1222927155781 pullup4b
#VLB_VERSION 58
#INFO
PULLUP4B
E 1222927155781
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~3~downto~0~12 1 5 278 1 . 18
O 2 29 472 1 . 18
#SPECIFICATION 
#END
V 000027 54 543 0 pullup4b
12
1
12
00000016
1
./src/PULLUP4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927155815 STRUCTURE
0_______
58
STRUCTURE
0
4
std
.
.
0
0
0
V 000039 11 138 1222927155812 pullup4s
E PULLUP4S VHDL
L IEEE;
U ieee.std_logic_1164;
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
X PULLUP4S
V 000039 11 214 1222927155812 pullup4s
#VLB_VERSION 58
#INFO
PULLUP4S
E 1222927155812
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O0 0 29 59 1 . 18
O1 1 29 149 1 . 19
O2 2 29 239 1 . 20
O3 3 29 329 1 . 21
#SPECIFICATION 
#END
V 000027 54 416 0 pullup4s
12
1
12
00000016
1
./src/PULLUP4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927155845 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000038 11 89 1222927155842 pullup8b
E PULLUP8B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[7:0]
X PULLUP8B
V 000039 11 247 1222927155842 pullup8b
#VLB_VERSION 58
#INFO
PULLUP8B
E 1222927155842
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 58 1 . 18
~NATURAL~range~7~downto~0~12 1 5 278 1 . 18
O 2 29 472 1 . 18
#SPECIFICATION 
#END
V 000027 54 543 0 pullup8b
12
1
12
00000016
1
./src/PULLUP8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927155862 STRUCTURE
0_______
58
STRUCTURE
0
8
std
.
.
0
0
0
V 000039 11 218 1222927155859 pullup8s
E PULLUP8S VHDL
L IEEE;
U ieee.std_logic_1164;
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
X PULLUP8S
V 000039 11 294 1222927155859 pullup8s
#VLB_VERSION 58
#INFO
PULLUP8S
E 1222927155859
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O0 0 29 59 1 . 18
O1 1 29 149 1 . 19
O2 2 29 239 1 . 20
O3 3 29 329 1 . 21
O4 4 29 419 1 . 22
O5 5 29 509 1 . 23
O6 6 29 599 1 . 24
O7 7 29 689 1 . 25
#SPECIFICATION 
#END
V 000027 54 776 0 pullup8s
12
1
12
00000016
1
./src/PULLUP8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927155893 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000039 11 92 1222927155890 pullup12b
E PULLUP12B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[11:0]
X PULLUP12B
V 000040 11 250 1222927155890 pullup12b
#VLB_VERSION 58
#INFO
PULLUP12B
E 1222927155890
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~11~downto~0~12 1 5 280 1 . 18
O 2 29 475 1 . 18
#SPECIFICATION 
#END
V 000028 54 546 0 pullup12b
12
1
12
00000016
1
./src/PULLUP12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927155923 STRUCTURE
0_______
58
STRUCTURE
0
12
std
.
.
0
0
0
V 000040 11 302 1222927155920 pullup12s
E PULLUP12S VHDL
L IEEE;
U ieee.std_logic_1164;
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
X PULLUP12S
V 000040 11 381 1222927155920 pullup12s
#VLB_VERSION 58
#INFO
PULLUP12S
E 1222927155920
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O0 0 29 60 1 . 18
O1 1 29 150 1 . 19
O2 2 29 240 1 . 20
O3 3 29 330 1 . 21
O4 4 29 420 1 . 22
O5 5 29 510 1 . 23
O6 6 29 600 1 . 24
O7 7 29 690 1 . 25
O8 8 29 780 1 . 26
O9 9 29 870 1 . 27
O10 10 29 960 1 . 28
O11 11 29 1053 1 . 29
#SPECIFICATION 
#END
V 000029 54 1143 0 pullup12s
12
1
12
00000016
1
./src/PULLUP12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927155940 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000039 11 92 1222927155937 pullup16b
E PULLUP16B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[15:0]
X PULLUP16B
V 000040 11 250 1222927155937 pullup16b
#VLB_VERSION 58
#INFO
PULLUP16B
E 1222927155937
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~15~downto~0~12 1 5 280 1 . 18
O 2 29 475 1 . 18
#SPECIFICATION 
#END
V 000028 54 546 0 pullup16b
12
1
12
00000016
1
./src/PULLUP16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 44            1222927155971 STRUCTURE
0_______
58
STRUCTURE
0
16
std
.
.
0
0
0
V 000040 11 386 1222927155968 pullup16s
E PULLUP16S VHDL
L IEEE;
U ieee.std_logic_1164;
P O0 _out std_logic
P O1 _out std_logic
P O2 _out std_logic
P O3 _out std_logic
P O4 _out std_logic
P O5 _out std_logic
P O6 _out std_logic
P O7 _out std_logic
P O8 _out std_logic
P O9 _out std_logic
P O10 _out std_logic
P O11 _out std_logic
P O12 _out std_logic
P O13 _out std_logic
P O14 _out std_logic
P O15 _out std_logic
X PULLUP16S
V 000040 11 473 1222927155968 pullup16s
#VLB_VERSION 58
#INFO
PULLUP16S
E 1222927155968
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O0 0 29 60 1 . 18
O1 1 29 150 1 . 19
O2 2 29 240 1 . 20
O3 3 29 330 1 . 21
O4 4 29 420 1 . 22
O5 5 29 510 1 . 23
O6 6 29 600 1 . 24
O7 7 29 690 1 . 25
O8 8 29 780 1 . 26
O9 9 29 870 1 . 27
O10 10 29 960 1 . 28
O11 11 29 1053 1 . 29
O12 12 29 1146 1 . 30
O13 13 29 1239 1 . 31
O14 14 29 1332 1 . 32
O15 15 29 1425 1 . 33
#SPECIFICATION 
#END
V 000029 54 1515 0 pullup16s
12
1
12
00000016
1
./src/PULLUP16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000050 52 43            1222927156001 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000039 11 92 1222927155998 pullup32b
E PULLUP32B VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic_vector[31:0]
X PULLUP32B
V 000040 11 250 1222927155998 pullup32b
#VLB_VERSION 58
#INFO
PULLUP32B
E 1222927155998
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 59 1 . 18
~NATURAL~range~31~downto~0~12 1 5 280 1 . 18
O 2 29 475 1 . 18
#SPECIFICATION 
#END
V 000028 54 546 0 pullup32b
12
1
12
00000016
1
./src/PULLUP32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
68
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000050 52 43            1222927156018 STRUCTURE
0_______
58
STRUCTURE
0
1
std
.
.
0
0
0
V 000036 11 73 1222927156015 pullup
E PULLUP VHDL
L IEEE;
U ieee.std_logic_1164;
P O _out std_logic
X PULLUP
V 000037 11 151 1222927156015 pullup
#VLB_VERSION 58
#INFO
PULLUP
E 1222927156015
1
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
O 0 29 57 1 . 18
#SPECIFICATION 
#END
V 000025 54 144 0 pullup
12
1
12
00000016
1
./src/PULLUP.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000053 52 602           1222927156048 REGO1x8_ARCH
3_______
58
REGO1x8_ARCH
0
6
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
29
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
29
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
port0
1
3
13 ~ ~ 2 0
29
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 172 1222927156045 rego1x8
E REGO1x8 VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic
P R _in std_logic
P CE _in std_logic
P D _in std_logic_vector[7:0]
P Q _out std_logic_vector[7:0]
X REGO1x8
V 000038 11 421 1222927156045 rego1x8
#VLB_VERSION 58
#INFO
REGO1x8
E 1222927156045
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 18
R 1 29 148 1 . 19
CE 2 29 238 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 327 1 . 21
~NATURAL~range~7~downto~0~12 4 5 547 1 . 21
D 5 29 741 1 . 21
~std_logic_vector{7~downto~0}~122 6 5 814 1 . 22
~NATURAL~range~7~downto~0~121 7 5 1034 1 . 22
Q 8 29 1228 1 . 22
#SPECIFICATION 
#END
V 000027 54 1299 0 rego1x8
12
1
12
00000016
1
./src/REGO1x8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000053 52 678           1222927156078 REGO2x8_ARCH
4_______
58
REGO2x8_ARCH
0
9
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
port0
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port1
1
3
13 ~ ~ 3 1
32
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 226 1222927156062 rego2x8
E REGO2x8 VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic
P R _in std_logic
P CE _in std_logic
P ADDR _in std_logic
P D _in std_logic_vector[7:0]
P QA _out std_logic_vector[7:0]
P QB _out std_logic_vector[7:0]
X REGO2x8
V 000038 11 567 1222927156062 rego2x8
#VLB_VERSION 58
#INFO
REGO2x8
E 1222927156062
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 18
R 1 29 148 1 . 19
CE 2 29 238 1 . 20
ADDR 3 29 328 1 . 21
~std_logic_vector{7~downto~0}~12 4 5 417 1 . 22
~NATURAL~range~7~downto~0~12 5 5 637 1 . 22
D 6 29 831 1 . 22
~std_logic_vector{7~downto~0}~122 7 5 904 1 . 23
~NATURAL~range~7~downto~0~121 8 5 1124 1 . 23
QA 9 29 1318 1 . 23
~std_logic_vector{7~downto~0}~124 10 5 1391 1 . 24
~NATURAL~range~7~downto~0~123 11 5 1613 1 . 24
QB 12 29 1808 1 . 24
#SPECIFICATION 
#END
V 000027 54 1881 0 rego2x8
12
0
12
00000016
1
./src/REGO2x8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
68
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000053 52 834           1222927156096 REGO4x8_ARCH
6_______
58
REGO4x8_ARCH
0
13
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
34
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
port0
1
3
13 ~ ~ 2 0
34
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port1
1
3
13 ~ ~ 3 1
35
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port2
1
3
13 ~ ~ 4 2
36
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port3
1
3
13 ~ ~ 5 3
37
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 302 1222927156093 rego4x8
E REGO4x8 VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic
P R _in std_logic
P CE _in std_logic
P ADDR _in std_logic_vector[1:0]
P D _in std_logic_vector[7:0]
P QA _out std_logic_vector[7:0]
P QB _out std_logic_vector[7:0]
P QC _out std_logic_vector[7:0]
P QD _out std_logic_vector[7:0]
X REGO4x8
V 000038 11 910 1222927156093 rego4x8
#VLB_VERSION 58
#INFO
REGO4x8
E 1222927156093
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 19
R 1 29 148 1 . 20
CE 2 29 238 1 . 21
~std_logic_vector{1~downto~0}~12 3 5 327 1 . 22
~NATURAL~range~1~downto~0~12 4 5 547 1 . 22
ADDR 5 29 741 1 . 22
~std_logic_vector{7~downto~0}~12 6 5 814 1 . 23
~NATURAL~range~7~downto~0~12 7 5 1034 1 . 23
D 8 29 1228 1 . 23
~std_logic_vector{7~downto~0}~122 9 5 1301 1 . 24
~NATURAL~range~7~downto~0~121 10 5 1522 1 . 24
QA 11 29 1717 1 . 24
~std_logic_vector{7~downto~0}~124 12 5 1791 1 . 25
~NATURAL~range~7~downto~0~123 13 5 2013 1 . 25
QB 14 29 2208 1 . 25
~std_logic_vector{7~downto~0}~126 15 5 2283 1 . 26
~NATURAL~range~7~downto~0~125 16 5 2505 1 . 26
QC 17 29 2700 1 . 26
~std_logic_vector{7~downto~0}~128 18 5 2775 1 . 27
~NATURAL~range~7~downto~0~127 19 5 2997 1 . 27
QD 20 29 3192 1 . 27
#SPECIFICATION 
#END
V 000027 54 3265 0 rego4x8
12
1
12
00000016
1
./src/REGO4x8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 12 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 6
6
68
0
1
12 ~ ~ 12 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 15 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 16 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 17 7
7
68
0
1
12 ~ ~ 15 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 18 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 19 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 20 8
8
68
0
1
12 ~ ~ 18 5
0
15 ieee std_logic_1164 5 3
0
0
0
V 000053 52 1144          1222927156127 REGO8x8_ARCH
10______
58
REGO8x8_ARCH
0
21
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
39
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
39
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
port0
1
3
13 ~ ~ 2 0
39
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port1
1
3
13 ~ ~ 3 1
40
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port2
1
3
13 ~ ~ 4 2
41
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port3
1
3
13 ~ ~ 5 3
42
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port4
1
3
13 ~ ~ 6 4
43
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port5
1
3
13 ~ ~ 7 5
44
18
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port6
1
3
13 ~ ~ 8 6
45
19
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port7
1
3
13 ~ ~ 9 7
46
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 430 1222927156124 rego8x8
E REGO8x8 VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic
P R _in std_logic
P CE _in std_logic
P ADDR _in std_logic_vector[2:0]
P D _in std_logic_vector[7:0]
P QA _out std_logic_vector[7:0]
P QB _out std_logic_vector[7:0]
P QC _out std_logic_vector[7:0]
P QD _out std_logic_vector[7:0]
P QE _out std_logic_vector[7:0]
P QF _out std_logic_vector[7:0]
P QG _out std_logic_vector[7:0]
P QH _out std_logic_vector[7:0]
X REGO8x8
V 000039 11 1405 1222927156124 rego8x8
#VLB_VERSION 58
#INFO
REGO8x8
E 1222927156124
33
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 19
R 1 29 148 1 . 20
CE 2 29 238 1 . 21
~std_logic_vector{2~downto~0}~12 3 5 327 1 . 22
~NATURAL~range~2~downto~0~12 4 5 547 1 . 22
ADDR 5 29 741 1 . 22
~std_logic_vector{7~downto~0}~12 6 5 814 1 . 23
~NATURAL~range~7~downto~0~12 7 5 1034 1 . 23
D 8 29 1228 1 . 23
~std_logic_vector{7~downto~0}~122 9 5 1301 1 . 24
~NATURAL~range~7~downto~0~121 10 5 1522 1 . 24
QA 11 29 1717 1 . 24
~std_logic_vector{7~downto~0}~124 12 5 1791 1 . 25
~NATURAL~range~7~downto~0~123 13 5 2013 1 . 25
QB 14 29 2208 1 . 25
~std_logic_vector{7~downto~0}~126 15 5 2283 1 . 26
~NATURAL~range~7~downto~0~125 16 5 2505 1 . 26
QC 17 29 2700 1 . 26
~std_logic_vector{7~downto~0}~128 18 5 2775 1 . 27
~NATURAL~range~7~downto~0~127 19 5 2997 1 . 27
QD 20 29 3192 1 . 27
~std_logic_vector{7~downto~0}~1210 21 5 3267 1 . 28
~NATURAL~range~7~downto~0~129 22 5 3489 1 . 28
QE 23 29 3684 1 . 28
~std_logic_vector{7~downto~0}~1212 24 5 3759 1 . 29
~NATURAL~range~7~downto~0~1211 25 5 3981 1 . 29
QF 26 29 4176 1 . 29
~std_logic_vector{7~downto~0}~1214 27 5 4253 1 . 30
~NATURAL~range~7~downto~0~1213 28 5 4475 1 . 30
QG 29 29 4670 1 . 30
~std_logic_vector{7~downto~0}~1216 30 5 4747 1 . 31
~NATURAL~range~7~downto~0~1215 31 5 4969 1 . 31
QH 32 29 5164 1 . 31
#SPECIFICATION 
#END
V 000027 54 5239 0 rego8x8
12
1
12
00000016
1
./src/REGO8x8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 12 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 6
6
68
0
1
12 ~ ~ 12 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 15 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 16 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 17 7
7
68
0
1
12 ~ ~ 15 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 18 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 19 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 20 8
8
68
0
1
12 ~ ~ 18 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 9
9
68
0
1
12 ~ ~ 21 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 10
10
68
0
1
12 ~ ~ 24 7
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 8
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 11
11
68
0
1
12 ~ ~ 27 8
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 9
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 12
12
68
0
1
12 ~ ~ 30 9
0
15 ieee std_logic_1164 5 3
0
0
0
V 000053 52 602           1222927156158 REGX1x8_ARCH
3_______
58
REGX1x8_ARCH
0
7
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
30
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
port0
1
3
13 ~ ~ 2 0
30
6
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 210 1222927156155 regx1x8
E REGX1x8 VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic
P R _in std_logic
P CE _in std_logic
P DIN _in std_logic_vector[7:0]
P DOUT _out std_logic_vector[7:0]
P X _inout std_logic_vector[7:0]
X REGX1x8
V 000038 11 547 1222927156155 regx1x8
#VLB_VERSION 58
#INFO
REGX1x8
E 1222927156155
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 18
R 1 29 148 1 . 19
CE 2 29 238 1 . 20
~std_logic_vector{7~downto~0}~12 3 5 327 1 . 21
~NATURAL~range~7~downto~0~12 4 5 547 1 . 21
DIN 5 29 741 1 . 21
~std_logic_vector{7~downto~0}~122 6 5 814 1 . 22
~NATURAL~range~7~downto~0~121 7 5 1034 1 . 22
DOUT 8 29 1228 1 . 22
~std_logic_vector{7~downto~0}~124 9 5 1301 1 . 23
~NATURAL~range~7~downto~0~123 10 5 1522 1 . 23
X 11 29 1717 1 . 23
#SPECIFICATION 
#END
V 000027 54 1789 0 regx1x8
12
1
12
00000016
1
./src/REGX1x8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
68
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
69
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
0
V 000053 52 679           1222927156188 REGX2x8_ARCH
4_______
58
REGX2x8_ARCH
0
10
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
32
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
32
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
port0
1
3
13 ~ ~ 2 0
32
8
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port1
1
3
13 ~ ~ 3 1
33
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 266 1222927156171 regx2x8
E REGX2x8 VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic
P R _in std_logic
P CE _in std_logic
P ADDR _in std_logic
P DIN _in std_logic_vector[7:0]
P DOUT _out std_logic_vector[7:0]
P XA _inout std_logic_vector[7:0]
P XB _inout std_logic_vector[7:0]
X REGX2x8
V 000038 11 693 1222927156171 regx2x8
#VLB_VERSION 58
#INFO
REGX2x8
E 1222927156171
16
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 18
R 1 29 148 1 . 19
CE 2 29 238 1 . 20
ADDR 3 29 328 1 . 21
~std_logic_vector{7~downto~0}~12 4 5 417 1 . 22
~NATURAL~range~7~downto~0~12 5 5 637 1 . 22
DIN 6 29 831 1 . 22
~std_logic_vector{7~downto~0}~122 7 5 904 1 . 23
~NATURAL~range~7~downto~0~121 8 5 1124 1 . 23
DOUT 9 29 1318 1 . 23
~std_logic_vector{7~downto~0}~124 10 5 1391 1 . 24
~NATURAL~range~7~downto~0~123 11 5 1613 1 . 24
XA 12 29 1808 1 . 24
~std_logic_vector{7~downto~0}~126 13 5 1883 1 . 25
~NATURAL~range~7~downto~0~125 14 5 2105 1 . 25
XB 15 29 2300 1 . 25
#SPECIFICATION 
#END
V 000027 54 2373 0 regx2x8
12
1
12
00000016
1
./src/REGX2x8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
67
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 7 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 5
5
68
0
1
12 ~ ~ 7 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 10 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 6
6
69
0
1
12 ~ ~ 10 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 13 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 14 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 14 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 15 7
7
69
0
1
12 ~ ~ 13 3
0
15 ieee std_logic_1164 5 3
0
0
0
V 000053 52 835           1222927156205 REGX4x8_ARCH
6_______
58
REGX4x8_ARCH
0
14
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
34
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
34
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
port0
1
3
13 ~ ~ 2 0
34
10
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port1
1
3
13 ~ ~ 3 1
35
11
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port2
1
3
13 ~ ~ 4 2
36
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port3
1
3
13 ~ ~ 5 3
37
13
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 346 1222927156202 regx4x8
E REGX4x8 VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic
P R _in std_logic
P CE _in std_logic
P ADDR _in std_logic_vector[1:0]
P DIN _in std_logic_vector[7:0]
P DOUT _out std_logic_vector[7:0]
P XA _inout std_logic_vector[7:0]
P XB _inout std_logic_vector[7:0]
P XC _inout std_logic_vector[7:0]
P XD _inout std_logic_vector[7:0]
X REGX4x8
V 000039 11 1037 1222927156202 regx4x8
#VLB_VERSION 58
#INFO
REGX4x8
E 1222927156202
24
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 18
R 1 29 148 1 . 19
CE 2 29 238 1 . 20
~std_logic_vector{1~downto~0}~12 3 5 327 1 . 21
~NATURAL~range~1~downto~0~12 4 5 547 1 . 21
ADDR 5 29 741 1 . 21
~std_logic_vector{7~downto~0}~12 6 5 814 1 . 22
~NATURAL~range~7~downto~0~12 7 5 1034 1 . 22
DIN 8 29 1228 1 . 22
~std_logic_vector{7~downto~0}~122 9 5 1301 1 . 23
~NATURAL~range~7~downto~0~121 10 5 1522 1 . 23
DOUT 11 29 1717 1 . 23
~std_logic_vector{7~downto~0}~124 12 5 1791 1 . 24
~NATURAL~range~7~downto~0~123 13 5 2013 1 . 24
XA 14 29 2208 1 . 24
~std_logic_vector{7~downto~0}~126 15 5 2283 1 . 25
~NATURAL~range~7~downto~0~125 16 5 2505 1 . 25
XB 17 29 2700 1 . 25
~std_logic_vector{7~downto~0}~128 18 5 2775 1 . 26
~NATURAL~range~7~downto~0~127 19 5 2997 1 . 26
XC 20 29 3192 1 . 26
~std_logic_vector{7~downto~0}~1210 21 5 3267 1 . 27
~NATURAL~range~7~downto~0~129 22 5 3489 1 . 27
XD 23 29 3684 1 . 27
#SPECIFICATION 
#END
V 000027 54 3757 0 regx4x8
12
0
12
00000016
1
./src/REGX4x8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 12 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 6
6
69
0
1
12 ~ ~ 12 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 15 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 16 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 17 7
7
69
0
1
12 ~ ~ 15 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 18 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 19 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 20 8
8
69
0
1
12 ~ ~ 18 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 9
9
69
0
1
12 ~ ~ 21 6
0
15 ieee std_logic_1164 5 3
0
0
0
V 000053 52 1144          1222927156237 REGX8x8_ARCH
10______
58
REGX8x8_ARCH
0
22
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
38
11
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
38
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
port0
1
3
13 ~ ~ 2 0
38
14
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port1
1
3
13 ~ ~ 3 1
39
15
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port2
1
3
13 ~ ~ 4 2
40
16
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port3
1
3
13 ~ ~ 5 3
41
17
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port4
1
3
13 ~ ~ 6 4
42
18
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port5
1
3
13 ~ ~ 7 5
43
19
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port6
1
3
13 ~ ~ 8 6
44
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
1
3
port7
1
3
13 ~ ~ 9 7
45
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 482 1222927156234 regx8x8
E REGX8x8 VHDL
L IEEE;
U ieee.std_logic_1164;
P C _in std_logic
P R _in std_logic
P CE _in std_logic
P ADDR _in std_logic_vector[2:0]
P DIN _in std_logic_vector[7:0]
P DOUT _out std_logic_vector[7:0]
P XA _inout std_logic_vector[7:0]
P XB _inout std_logic_vector[7:0]
P XC _inout std_logic_vector[7:0]
P XD _inout std_logic_vector[7:0]
P XE _inout std_logic_vector[7:0]
P XF _inout std_logic_vector[7:0]
P XG _inout std_logic_vector[7:0]
P XH _inout std_logic_vector[7:0]
X REGX8x8
V 000039 11 1533 1222927156234 regx8x8
#VLB_VERSION 58
#INFO
REGX8x8
E 1222927156234
36
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
C 0 29 58 1 . 18
R 1 29 148 1 . 19
CE 2 29 238 1 . 20
~std_logic_vector{2~downto~0}~12 3 5 327 1 . 21
~NATURAL~range~2~downto~0~12 4 5 547 1 . 21
ADDR 5 29 741 1 . 21
~std_logic_vector{7~downto~0}~12 6 5 814 1 . 22
~NATURAL~range~7~downto~0~12 7 5 1034 1 . 22
DIN 8 29 1228 1 . 22
~std_logic_vector{7~downto~0}~122 9 5 1301 1 . 23
~NATURAL~range~7~downto~0~121 10 5 1522 1 . 23
DOUT 11 29 1717 1 . 23
~std_logic_vector{7~downto~0}~124 12 5 1791 1 . 24
~NATURAL~range~7~downto~0~123 13 5 2013 1 . 24
XA 14 29 2208 1 . 24
~std_logic_vector{7~downto~0}~126 15 5 2283 1 . 25
~NATURAL~range~7~downto~0~125 16 5 2505 1 . 25
XB 17 29 2700 1 . 25
~std_logic_vector{7~downto~0}~128 18 5 2775 1 . 26
~NATURAL~range~7~downto~0~127 19 5 2997 1 . 26
XC 20 29 3192 1 . 26
~std_logic_vector{7~downto~0}~1210 21 5 3267 1 . 27
~NATURAL~range~7~downto~0~129 22 5 3489 1 . 27
XD 23 29 3684 1 . 27
~std_logic_vector{7~downto~0}~1212 24 5 3759 1 . 28
~NATURAL~range~7~downto~0~1211 25 5 3981 1 . 28
XE 26 29 4176 1 . 28
~std_logic_vector{7~downto~0}~1214 27 5 4253 1 . 29
~NATURAL~range~7~downto~0~1213 28 5 4475 1 . 29
XF 29 29 4670 1 . 29
~std_logic_vector{7~downto~0}~1216 30 5 4747 1 . 30
~NATURAL~range~7~downto~0~1215 31 5 4969 1 . 30
XG 32 29 5164 1 . 30
~std_logic_vector{7~downto~0}~1218 33 5 5241 1 . 31
~NATURAL~range~7~downto~0~1217 34 5 5465 1 . 31
XH 35 29 5660 1 . 31
#SPECIFICATION 
#END
V 000027 54 5736 0 regx8x8
12
1
12
00000016
1
./src/REGX8x8.vhd
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
5
513
5
12 ~ ~ 3 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 4 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 4 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 5 3
3
67
0
1
12 ~ ~ 3 0
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 6 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 7 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 7 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 8 4
4
67
0
1
12 ~ ~ 6 1
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 9 2
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 10 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 10 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 11 5
5
68
0
1
12 ~ ~ 9 2
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 12 3
3
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 13 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 13 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 14 6
6
69
0
1
12 ~ ~ 12 3
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 15 4
4
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 16 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 16 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 17 7
7
69
0
1
12 ~ ~ 15 4
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 18 5
5
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 19 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 19 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 20 8
8
69
0
1
12 ~ ~ 18 5
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 21 6
6
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 22 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 22 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 23 9
9
69
0
1
12 ~ ~ 21 6
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 24 7
7
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 25 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 25 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 26 10
10
69
0
1
12 ~ ~ 24 7
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 27 8
8
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 28 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 28 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 29 11
11
69
0
1
12 ~ ~ 27 8
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 30 9
9
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 31 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 31 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 32 12
12
69
0
1
12 ~ ~ 30 9
0
15 ieee std_logic_1164 5 3
0
0
1
5
513
5
12 ~ ~ 33 10
10
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 34 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 34 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 35 13
13
69
0
1
12 ~ ~ 33 10
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927156268 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 114 1222927156265 sop2_2b
E SOP2_2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P Y _out std_logic
X SOP2_2B
V 000038 11 265 1222927156265 sop2_2b
#VLB_VERSION 58
#INFO
SOP2_2B
E 1222927156265
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~3~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
Y 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000026 54 651 0 sop2_2b
12
1
12
00000019
1
./src/SOP2_2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927156298 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000038 11 175 1222927156295 sop2_2s
E SOP2_2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P Y _out std_logic
X SOP2_2S
V 000038 11 232 1222927156295 sop2_2s
#VLB_VERSION 58
#INFO
SOP2_2S
E 1222927156295
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
Y 4 29 490 1 . 21
#SPECIFICATION 
#END
V 000026 54 577 0 sop2_2s
12
1
12
00000019
1
./src/SOP2_2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927156315 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 116 1222927156312 sop2_3b
E SOP2_3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[5:0] = "UUUUUU"
P Y _out std_logic
X SOP2_3B
V 000038 11 265 1222927156312 sop2_3b
#VLB_VERSION 58
#INFO
SOP2_3B
E 1222927156312
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~5~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
Y 3 29 566 1 . 21
#SPECIFICATION 
#END
V 000026 54 653 0 sop2_3b
12
1
12
00000019
1
./src/SOP2_3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927156345 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000038 11 225 1222927156342 sop2_3s
E SOP2_3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P Y _out std_logic
X SOP2_3S
V 000038 11 272 1222927156342 sop2_3s
#VLB_VERSION 58
#INFO
SOP2_3S
E 1222927156342
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
I5 5 29 598 1 . 20
Y 6 29 706 1 . 21
#SPECIFICATION 
#END
V 000026 54 793 0 sop2_3s
12
1
12
00000019
1
./src/SOP2_3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927156376 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927156373 sop2_4b
E SOP2_4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => 'U')
P Y _out std_logic
X SOP2_4B
V 000038 11 265 1222927156373 sop2_4b
#VLB_VERSION 58
#INFO
SOP2_4B
E 1222927156373
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~7~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
Y 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 sop2_4b
12
1
12
00000019
1
./src/SOP2_4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927156393 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000038 11 275 1222927156390 sop2_4s
E SOP2_4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P Y _out std_logic
X SOP2_4S
V 000038 11 312 1222927156390 sop2_4s
#VLB_VERSION 58
#INFO
SOP2_4S
E 1222927156390
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
I5 5 29 598 1 . 20
I6 6 29 706 1 . 21
I7 7 29 814 1 . 21
Y 8 29 922 1 . 22
#SPECIFICATION 
#END
V 000027 54 1009 0 sop2_4s
12
1
12
00000019
1
./src/SOP2_4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927156423 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 123 1222927156420 sop4_2b
E SOP4_2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => 'U')
P Y _out std_logic
X SOP4_2B
V 000038 11 265 1222927156420 sop4_2b
#VLB_VERSION 58
#INFO
SOP4_2B
E 1222927156420
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~7~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
Y 3 29 711 1 . 21
#SPECIFICATION 
#END
V 000026 54 798 0 sop4_2b
12
1
12
00000019
1
./src/SOP4_2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927156453 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000038 11 275 1222927156437 sop4_2s
E SOP4_2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P Y _out std_logic
X SOP4_2S
V 000038 11 312 1222927156437 sop4_2s
#VLB_VERSION 58
#INFO
SOP4_2S
E 1222927156437
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
I5 5 29 598 1 . 20
I6 6 29 706 1 . 21
I7 7 29 814 1 . 21
Y 8 29 922 1 . 22
#SPECIFICATION 
#END
V 000027 54 1009 0 sop4_2s
12
1
12
00000019
1
./src/SOP4_2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 305           1222927156471 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 186 1222927156468 sr4ceb
E SR4CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
X SR4CEB
V 000037 11 326 1222927156468 sr4ceb
#VLB_VERSION 58
#INFO
SR4CEB
E 1222927156468
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
CLR 3 29 381 1 . 20
~std_logic_vector{3~downto~0}~12 4 5 488 1 . 21
~NATURAL~range~3~downto~0~12 5 5 708 1 . 21
Q 6 29 902 1 . 21
#SPECIFICATION 
#END
V 000025 54 973 0 sr4ceb
12
1
12
00000019
1
./src/SR4CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 308           1222927156501 behav
4_______
58
behav
0
12
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
30
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
30
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
30
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 235 1222927156498 sr4ces
E SR4CES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X SR4CES
V 000037 11 293 1222927156498 sr4ces
#VLB_VERSION 58
#INFO
SR4CES
E 1222927156498
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
CLR 3 29 381 1 . 20
Q0 4 29 489 1 . 21
Q1 5 29 579 1 . 21
Q2 6 29 669 1 . 21
Q3 7 29 759 1 . 21
#SPECIFICATION 
#END
V 000025 54 846 0 sr4ces
12
1
12
00000019
1
./src/SR4CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 307           1222927156533 behav
4_______
58
behav
0
11
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
31
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
31
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
31
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
31
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 260 1222927156530 sr4cleb
E SR4CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[3:0] = (others => 'U')
P Q _out std_logic_vector[3:0]
X SR4CLEB
V 000038 11 467 1222927156530 sr4cleb
#VLB_VERSION 58
#INFO
SR4CLEB
E 1222927156530
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
L 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
CLR 4 29 490 1 . 20
~std_logic_vector{3~downto~0}~12 5 5 597 1 . 21
~NATURAL~range~3~downto~0~12 6 5 817 1 . 21
D 7 29 1011 1 . 21
~std_logic_vector{3~downto~0}~122 8 5 1250 1 . 22
~NATURAL~range~3~downto~0~121 9 5 1470 1 . 22
Q 10 29 1664 1 . 22
#SPECIFICATION 
#END
V 000027 54 1736 0 sr4cleb
12
1
12
00000019
1
./src/SR4CLEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 309           1222927156549 behav
4_______
58
behav
0
13
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
31
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
31
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
31
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
31
12
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 315 1222927156546 sr4cledb
E SR4CLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[3:0] = (others => 'U')
P Q _out std_logic_vector[3:0]
X SR4CLEDB
V 000039 11 514 1222927156546 sr4cledb
#VLB_VERSION 58
#INFO
SR4CLEDB
E 1222927156546
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
SRI 1 29 167 1 . 20
L 2 29 275 1 . 20
Left 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
CLR 6 29 707 1 . 20
~std_logic_vector{3~downto~0}~12 7 5 814 1 . 21
~NATURAL~range~3~downto~0~12 8 5 1034 1 . 21
D 9 29 1228 1 . 21
~std_logic_vector{3~downto~0}~122 10 5 1467 1 . 22
~NATURAL~range~3~downto~0~121 11 5 1689 1 . 22
Q 12 29 1884 1 . 22
#SPECIFICATION 
#END
V 000028 54 1957 0 sr4cledb
12
1
12
00000019
1
./src/SR4CLEDB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
5
513
5
12 ~ ~ 10 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 10 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 310           1222927156580 behav
4_______
58
behav
0
19
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
31
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
31
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
31
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
31
18
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 416 1222927156577 sr4cleds
E SR4CLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X SR4CLEDS
V 000039 11 449 1222927156577 sr4cleds
#VLB_VERSION 58
#INFO
SR4CLEDS
E 1222927156577
15
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
SRI 1 29 167 1 . 20
L 2 29 275 1 . 20
Left 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
CLR 6 29 707 1 . 20
D0 7 29 815 1 . 21
D1 8 29 923 1 . 21
D2 9 29 1031 1 . 21
D3 10 29 1139 1 . 21
Q0 11 29 1250 1 . 22
Q1 12 29 1343 1 . 22
Q2 13 29 1436 1 . 22
Q3 14 29 1529 1 . 22
#SPECIFICATION 
#END
V 000028 54 1619 0 sr4cleds
12
1
12
00000019
1
./src/SR4CLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 310           1222927156611 behav
4_______
58
behav
0
17
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
31
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
31
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
31
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
31
16
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 361 1222927156608 sr4cles
E SR4CLES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X SR4CLES
V 000038 11 401 1222927156608 sr4cles
#VLB_VERSION 58
#INFO
SR4CLES
E 1222927156608
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
L 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
CLR 4 29 490 1 . 20
D0 5 29 598 1 . 21
D1 6 29 706 1 . 21
D2 7 29 814 1 . 21
D3 8 29 922 1 . 21
Q0 9 29 1030 1 . 22
Q1 10 29 1120 1 . 22
Q2 11 29 1213 1 . 22
Q3 12 29 1306 1 . 22
#SPECIFICATION 
#END
V 000027 54 1396 0 sr4cles
12
1
12
00000019
1
./src/SR4CLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 305           1222927156627 behav
4_______
58
behav
0
9
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
30
5
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
30
6
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
30
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 184 1222927156624 sr4reb
E SR4REB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[3:0]
X SR4REB
V 000037 11 324 1222927156624 sr4reb
#VLB_VERSION 58
#INFO
SR4REB
E 1222927156624
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
R 3 29 381 1 . 20
~std_logic_vector{3~downto~0}~12 4 5 488 1 . 21
~NATURAL~range~3~downto~0~12 5 5 708 1 . 21
Q 6 29 902 1 . 21
#SPECIFICATION 
#END
V 000025 54 973 0 sr4reb
12
1
12
00000019
1
./src/SR4REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 308           1222927156659 behav
4_______
58
behav
0
12
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
30
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
30
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
30
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
30
11
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000037 11 233 1222927156656 sr4res
E SR4RES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X SR4RES
V 000037 11 291 1222927156656 sr4res
#VLB_VERSION 58
#INFO
SR4RES
E 1222927156656
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
R 3 29 381 1 . 20
Q0 4 29 489 1 . 21
Q1 5 29 579 1 . 21
Q2 6 29 669 1 . 21
Q3 7 29 759 1 . 21
#SPECIFICATION 
#END
V 000025 54 846 0 sr4res
12
1
12
00000019
1
./src/SR4RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 307           1222927156689 behav
4_______
58
behav
0
11
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
31
7
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
31
8
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
31
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
31
10
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 258 1222927156686 sr4rleb
E SR4RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[3:0] = (others => 'U')
P Q _out std_logic_vector[3:0]
X SR4RLEB
V 000038 11 465 1222927156686 sr4rleb
#VLB_VERSION 58
#INFO
SR4RLEB
E 1222927156686
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
L 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
R 4 29 490 1 . 20
~std_logic_vector{3~downto~0}~12 5 5 597 1 . 21
~NATURAL~range~3~downto~0~12 6 5 817 1 . 21
D 7 29 1011 1 . 21
~std_logic_vector{3~downto~0}~122 8 5 1250 1 . 22
~NATURAL~range~3~downto~0~121 9 5 1470 1 . 22
Q 10 29 1664 1 . 22
#SPECIFICATION 
#END
V 000027 54 1736 0 sr4rleb
12
1
12
00000019
1
./src/SR4RLEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 309           1222927156719 behav
4_______
58
behav
0
13
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
31
9
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
31
10
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
31
11
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
31
12
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 313 1222927156702 sr4rledb
E SR4RLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[3:0] = (others => 'U')
P Q _out std_logic_vector[3:0]
X SR4RLEDB
V 000039 11 512 1222927156702 sr4rledb
#VLB_VERSION 58
#INFO
SR4RLEDB
E 1222927156702
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
SRI 1 29 167 1 . 20
L 2 29 275 1 . 20
Left 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
R 6 29 707 1 . 20
~std_logic_vector{3~downto~0}~12 7 5 814 1 . 21
~NATURAL~range~3~downto~0~12 8 5 1034 1 . 21
D 9 29 1228 1 . 21
~std_logic_vector{3~downto~0}~122 10 5 1467 1 . 22
~NATURAL~range~3~downto~0~121 11 5 1689 1 . 22
Q 12 29 1884 1 . 22
#SPECIFICATION 
#END
V 000028 54 1957 0 sr4rledb
12
1
12
00000019
1
./src/SR4RLEDB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
5
513
5
12 ~ ~ 10 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 10 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 310           1222927156737 behav
4_______
58
behav
0
19
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
31
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
31
16
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
31
17
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
31
18
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000039 11 414 1222927156734 sr4rleds
E SR4RLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X SR4RLEDS
V 000039 11 447 1222927156734 sr4rleds
#VLB_VERSION 58
#INFO
SR4RLEDS
E 1222927156734
15
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
SRI 1 29 167 1 . 20
L 2 29 275 1 . 20
Left 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
R 6 29 707 1 . 20
D0 7 29 815 1 . 21
D1 8 29 923 1 . 21
D2 9 29 1031 1 . 21
D3 10 29 1139 1 . 21
Q0 11 29 1250 1 . 22
Q1 12 29 1343 1 . 22
Q2 13 29 1436 1 . 22
Q3 14 29 1529 1 . 22
#SPECIFICATION 
#END
V 000028 54 1619 0 sr4rleds
12
1
12
00000019
1
./src/SR4RLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 310           1222927156768 behav
4_______
58
behav
0
17
std
.
.
1
1
3
Q0_int
1
3
13 ~ ~ 0 0
31
13
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q1_int
1
3
13 ~ ~ 1 1
31
14
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q2_int
1
3
13 ~ ~ 2 2
31
15
1
15 ieee std_logic_1164 4 2
3
0
0
1
3
Q3_int
1
3
13 ~ ~ 3 3
31
16
1
15 ieee std_logic_1164 4 2
3
0
0
0
0
0
V 000038 11 359 1222927156765 sr4rles
E SR4RLES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
X SR4RLES
V 000038 11 399 1222927156765 sr4rles
#VLB_VERSION 58
#INFO
SR4RLES
E 1222927156765
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
L 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
R 4 29 490 1 . 20
D0 5 29 598 1 . 21
D1 6 29 706 1 . 21
D2 7 29 814 1 . 21
D3 8 29 922 1 . 21
Q0 9 29 1030 1 . 22
Q1 10 29 1120 1 . 22
Q2 11 29 1213 1 . 22
Q3 12 29 1306 1 . 22
#SPECIFICATION 
#END
V 000027 54 1396 0 sr4rles
12
0
12
00000019
1
./src/SR4RLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 595           1222927156798 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
30
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 186 1222927156795 sr8ceb
E SR8CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
X SR8CEB
V 000037 11 326 1222927156795 sr8ceb
#VLB_VERSION 58
#INFO
SR8CEB
E 1222927156795
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
CLR 3 29 381 1 . 20
~std_logic_vector{7~downto~0}~12 4 5 488 1 . 21
~NATURAL~range~7~downto~0~12 5 5 708 1 . 21
Q 6 29 902 1 . 21
#SPECIFICATION 
#END
V 000025 54 973 0 sr8ceb
12
1
12
00000019
1
./src/SR8CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 597           1222927156815 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 315 1222927156812 sr8ces
E SR8CES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X SR8CES
V 000037 11 378 1222927156812 sr8ces
#VLB_VERSION 58
#INFO
SR8CES
E 1222927156812
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
CLR 3 29 381 1 . 20
Q0 4 29 489 1 . 21
Q1 5 29 579 1 . 21
Q2 6 29 669 1 . 21
Q3 7 29 759 1 . 21
Q4 8 29 849 1 . 21
Q5 9 29 939 1 . 21
Q6 10 29 1029 1 . 21
Q7 11 29 1122 1 . 21
#SPECIFICATION 
#END
V 000026 54 1212 0 sr8ces
12
1
12
00000019
1
./src/SR8CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 595           1222927156846 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 260 1222927156843 sr8cleb
E SR8CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[7:0] = (others => 'U')
P Q _out std_logic_vector[7:0]
X SR8CLEB
V 000038 11 467 1222927156843 sr8cleb
#VLB_VERSION 58
#INFO
SR8CLEB
E 1222927156843
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
L 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
CLR 4 29 490 1 . 20
~std_logic_vector{7~downto~0}~12 5 5 597 1 . 21
~NATURAL~range~7~downto~0~12 6 5 817 1 . 21
D 7 29 1011 1 . 21
~std_logic_vector{7~downto~0}~122 8 5 1250 1 . 22
~NATURAL~range~7~downto~0~121 9 5 1470 1 . 22
Q 10 29 1664 1 . 22
#SPECIFICATION 
#END
V 000027 54 1736 0 sr8cleb
12
1
12
00000019
1
./src/SR8CLEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 596           1222927156876 behav
3_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 315 1222927156873 sr8cledb
E SR8CLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[7:0] = (others => 'U')
P Q _out std_logic_vector[7:0]
X SR8CLEDB
V 000039 11 514 1222927156873 sr8cledb
#VLB_VERSION 58
#INFO
SR8CLEDB
E 1222927156873
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
SRI 1 29 167 1 . 20
L 2 29 275 1 . 20
Left 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
CLR 6 29 707 1 . 20
~std_logic_vector{7~downto~0}~12 7 5 814 1 . 21
~NATURAL~range~7~downto~0~12 8 5 1034 1 . 21
D 9 29 1228 1 . 21
~std_logic_vector{7~downto~0}~122 10 5 1467 1 . 22
~NATURAL~range~7~downto~0~121 11 5 1689 1 . 22
Q 12 29 1884 1 . 22
#SPECIFICATION 
#END
V 000028 54 1957 0 sr8cledb
12
1
12
00000019
1
./src/SR8CLEDB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
5
513
5
12 ~ ~ 10 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 10 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 597           1222927156908 behav
3_______
58
behav
0
24
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
23
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 596 1222927156905 sr8cleds
E SR8CLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X SR8CLEDS
V 000039 11 625 1222927156905 sr8cleds
#VLB_VERSION 58
#INFO
SR8CLEDS
E 1222927156905
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
SRI 1 29 167 1 . 20
L 2 29 275 1 . 20
Left 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
CLR 6 29 707 1 . 20
D0 7 29 815 1 . 21
D1 8 29 923 1 . 21
D2 9 29 1031 1 . 21
D3 10 29 1139 1 . 21
D4 11 29 1250 1 . 21
D5 12 29 1361 1 . 21
D6 13 29 1472 1 . 21
D7 14 29 1583 1 . 21
Q0 15 29 1694 1 . 22
Q1 16 29 1787 1 . 22
Q2 17 29 1880 1 . 22
Q3 18 29 1973 1 . 22
Q4 19 29 2066 1 . 22
Q5 20 29 2159 1 . 22
Q6 21 29 2252 1 . 22
Q7 22 29 2345 1 . 22
#SPECIFICATION 
#END
V 000028 54 2435 0 sr8cleds
12
1
12
00000019
1
./src/SR8CLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 597           1222927156938 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 541 1222927156921 sr8cles
E SR8CLES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X SR8CLES
V 000038 11 577 1222927156921 sr8cles
#VLB_VERSION 58
#INFO
SR8CLES
E 1222927156921
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
L 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
CLR 4 29 490 1 . 20
D0 5 29 598 1 . 21
D1 6 29 706 1 . 21
D2 7 29 814 1 . 21
D3 8 29 922 1 . 21
D4 9 29 1030 1 . 21
D5 10 29 1138 1 . 21
D6 11 29 1249 1 . 21
D7 12 29 1360 1 . 21
Q0 13 29 1471 1 . 22
Q1 14 29 1564 1 . 22
Q2 15 29 1657 1 . 22
Q3 16 29 1750 1 . 22
Q4 17 29 1843 1 . 22
Q5 18 29 1936 1 . 22
Q6 19 29 2029 1 . 22
Q7 20 29 2122 1 . 22
#SPECIFICATION 
#END
V 000027 54 2212 0 sr8cles
12
1
12
00000019
1
./src/SR8CLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 595           1222927156955 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
30
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 184 1222927156952 sr8reb
E SR8REB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[7:0]
X SR8REB
V 000037 11 324 1222927156952 sr8reb
#VLB_VERSION 58
#INFO
SR8REB
E 1222927156952
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
R 3 29 381 1 . 20
~std_logic_vector{7~downto~0}~12 4 5 488 1 . 21
~NATURAL~range~7~downto~0~12 5 5 708 1 . 21
Q 6 29 902 1 . 21
#SPECIFICATION 
#END
V 000025 54 973 0 sr8reb
12
1
12
00000019
1
./src/SR8REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 597           1222927156987 behav
3_______
58
behav
0
13
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
12
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000037 11 313 1222927156984 sr8res
E SR8RES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X SR8RES
V 000037 11 376 1222927156984 sr8res
#VLB_VERSION 58
#INFO
SR8RES
E 1222927156984
12
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 57 1 . 20
CE 1 29 165 1 . 20
C 2 29 273 1 . 20
R 3 29 381 1 . 20
Q0 4 29 489 1 . 21
Q1 5 29 579 1 . 21
Q2 6 29 669 1 . 21
Q3 7 29 759 1 . 21
Q4 8 29 849 1 . 21
Q5 9 29 939 1 . 21
Q6 10 29 1029 1 . 21
Q7 11 29 1122 1 . 21
#SPECIFICATION 
#END
V 000026 54 1212 0 sr8res
12
1
12
00000019
1
./src/SR8RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 595           1222927157017 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 258 1222927157014 sr8rleb
E SR8RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[7:0] = (others => 'U')
P Q _out std_logic_vector[7:0]
X SR8RLEB
V 000038 11 465 1222927157014 sr8rleb
#VLB_VERSION 58
#INFO
SR8RLEB
E 1222927157014
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
L 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
R 4 29 490 1 . 20
~std_logic_vector{7~downto~0}~12 5 5 597 1 . 21
~NATURAL~range~7~downto~0~12 6 5 817 1 . 21
D 7 29 1011 1 . 21
~std_logic_vector{7~downto~0}~122 8 5 1250 1 . 22
~NATURAL~range~7~downto~0~121 9 5 1470 1 . 22
Q 10 29 1664 1 . 22
#SPECIFICATION 
#END
V 000027 54 1736 0 sr8rleb
12
1
12
00000019
1
./src/SR8RLEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 596           1222927157034 behav
3_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 313 1222927157031 sr8rledb
E SR8RLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[7:0] = (others => 'U')
P Q _out std_logic_vector[7:0]
X SR8RLEDB
V 000039 11 512 1222927157031 sr8rledb
#VLB_VERSION 58
#INFO
SR8RLEDB
E 1222927157031
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
SRI 1 29 167 1 . 20
L 2 29 275 1 . 20
Left 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
R 6 29 707 1 . 20
~std_logic_vector{7~downto~0}~12 7 5 814 1 . 21
~NATURAL~range~7~downto~0~12 8 5 1034 1 . 21
D 9 29 1228 1 . 21
~std_logic_vector{7~downto~0}~122 10 5 1467 1 . 22
~NATURAL~range~7~downto~0~121 11 5 1689 1 . 22
Q 12 29 1884 1 . 22
#SPECIFICATION 
#END
V 000028 54 1957 0 sr8rledb
12
1
12
00000019
1
./src/SR8RLEDB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
5
513
5
12 ~ ~ 10 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 10 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 597           1222927157065 behav
3_______
58
behav
0
24
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
23
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 594 1222927157062 sr8rleds
E SR8RLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X SR8RLEDS
V 000039 11 623 1222927157062 sr8rleds
#VLB_VERSION 58
#INFO
SR8RLEDS
E 1222927157062
23
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
SRI 1 29 167 1 . 20
L 2 29 275 1 . 20
Left 3 29 383 1 . 20
CE 4 29 491 1 . 20
C 5 29 599 1 . 20
R 6 29 707 1 . 20
D0 7 29 815 1 . 21
D1 8 29 923 1 . 21
D2 9 29 1031 1 . 21
D3 10 29 1139 1 . 21
D4 11 29 1250 1 . 21
D5 12 29 1361 1 . 21
D6 13 29 1472 1 . 21
D7 14 29 1583 1 . 21
Q0 15 29 1694 1 . 22
Q1 16 29 1787 1 . 22
Q2 17 29 1880 1 . 22
Q3 18 29 1973 1 . 22
Q4 19 29 2066 1 . 22
Q5 20 29 2159 1 . 22
Q6 21 29 2252 1 . 22
Q7 22 29 2345 1 . 22
#SPECIFICATION 
#END
V 000028 54 2435 0 sr8rleds
12
1
12
00000019
1
./src/SR8RLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 597           1222927157096 behav
3_______
58
behav
0
22
std
.
.
1
1
5
~std_logic_vector{7~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~7~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
21
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 539 1222927157093 sr8rles
E SR8RLES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D0 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P Q0 _out std_logic
P Q1 _out std_logic
P Q2 _out std_logic
P Q3 _out std_logic
P Q4 _out std_logic
P Q5 _out std_logic
P Q6 _out std_logic
P Q7 _out std_logic
X SR8RLES
V 000038 11 575 1222927157093 sr8rles
#VLB_VERSION 58
#INFO
SR8RLES
E 1222927157093
21
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
L 1 29 166 1 . 20
CE 2 29 274 1 . 20
C 3 29 382 1 . 20
R 4 29 490 1 . 20
D0 5 29 598 1 . 21
D1 6 29 706 1 . 21
D2 7 29 814 1 . 21
D3 8 29 922 1 . 21
D4 9 29 1030 1 . 21
D5 10 29 1138 1 . 21
D6 11 29 1249 1 . 21
D7 12 29 1360 1 . 21
Q0 13 29 1471 1 . 22
Q1 14 29 1564 1 . 22
Q2 15 29 1657 1 . 22
Q3 16 29 1750 1 . 22
Q4 17 29 1843 1 . 22
Q5 18 29 1936 1 . 22
Q6 19 29 2029 1 . 22
Q7 20 29 2122 1 . 22
#SPECIFICATION 
#END
V 000027 54 2212 0 sr8rles
12
1
12
00000019
1
./src/SR8RLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 20 20
20
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 599           1222927157126 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
30
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 189 1222927157123 sr16ceb
E SR16CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
X SR16CEB
V 000038 11 329 1222927157123 sr16ceb
#VLB_VERSION 58
#INFO
SR16CEB
E 1222927157123
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
CLR 3 29 382 1 . 20
~std_logic_vector{15~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~15~downto~0~12 5 5 710 1 . 21
Q 6 29 905 1 . 21
#SPECIFICATION 
#END
V 000026 54 976 0 sr16ceb
12
1
12
00000019
1
./src/SR16CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 601           1222927157158 behav
3_______
58
behav
0
21
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 483 1222927157155 sr16ces
E SR16CES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X SR16CES
V 000038 11 561 1222927157155 sr16ces
#VLB_VERSION 58
#INFO
SR16CES
E 1222927157155
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
CLR 3 29 382 1 . 20
Q15 4 29 490 1 . 21
Q14 5 29 580 1 . 21
Q13 6 29 670 1 . 21
Q12 7 29 760 1 . 21
Q11 8 29 850 1 . 21
Q10 9 29 940 1 . 21
Q9 10 29 1030 1 . 21
Q8 11 29 1123 1 . 21
Q7 12 29 1216 1 . 21
Q6 13 29 1309 1 . 21
Q5 14 29 1402 1 . 21
Q4 15 29 1495 1 . 21
Q3 16 29 1588 1 . 21
Q2 17 29 1681 1 . 21
Q1 18 29 1774 1 . 21
Q0 19 29 1867 1 . 21
#SPECIFICATION 
#END
V 000027 54 1957 0 sr16ces
12
1
12
00000019
1
./src/SR16CES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 599           1222927157174 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 264 1222927157171 sr16cleb
E SR16CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[15:0] = (others => 'U')
P Q _out std_logic_vector[15:0]
X SR16CLEB
V 000039 11 472 1222927157171 sr16cleb
#VLB_VERSION 58
#INFO
SR16CLEB
E 1222927157171
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
L 1 29 167 1 . 20
CE 2 29 275 1 . 20
C 3 29 383 1 . 20
CLR 4 29 491 1 . 20
~std_logic_vector{15~downto~0}~12 5 5 598 1 . 21
~NATURAL~range~15~downto~0~12 6 5 819 1 . 21
D 7 29 1014 1 . 21
~std_logic_vector{15~downto~0}~122 8 5 1254 1 . 22
~NATURAL~range~15~downto~0~121 9 5 1475 1 . 22
Q 10 29 1670 1 . 22
#SPECIFICATION 
#END
V 000028 54 1742 0 sr16cleb
12
1
12
00000019
1
./src/SR16CLEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 600           1222927157205 behav
3_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 319 1222927157202 sr16cledb
E SR16CLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[15:0] = (others => 'U')
P Q _out std_logic_vector[15:0]
X SR16CLEDB
V 000040 11 519 1222927157202 sr16cledb
#VLB_VERSION 58
#INFO
SR16CLEDB
E 1222927157202
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 60 1 . 20
SRI 1 29 168 1 . 20
L 2 29 276 1 . 20
Left 3 29 384 1 . 20
CE 4 29 492 1 . 20
C 5 29 600 1 . 20
CLR 6 29 708 1 . 20
~std_logic_vector{15~downto~0}~12 7 5 815 1 . 21
~NATURAL~range~15~downto~0~12 8 5 1036 1 . 21
D 9 29 1231 1 . 21
~std_logic_vector{15~downto~0}~122 10 5 1471 1 . 22
~NATURAL~range~15~downto~0~121 11 5 1694 1 . 22
Q 12 29 1890 1 . 22
#SPECIFICATION 
#END
V 000029 54 1963 0 sr16cledb
12
1
12
00000019
1
./src/SR16CLEDB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
5
513
5
12 ~ ~ 10 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 10 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 601           1222927157236 behav
3_______
58
behav
0
40
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
39
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 970 1222927157233 sr16cleds
E SR16CLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D15 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X SR16CLEDS
V 000040 11 990 1222927157233 sr16cleds
#VLB_VERSION 58
#INFO
SR16CLEDS
E 1222927157233
39
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 60 1 . 20
SRI 1 29 168 1 . 20
L 2 29 276 1 . 20
Left 3 29 384 1 . 20
CE 4 29 492 1 . 20
C 5 29 600 1 . 20
CLR 6 29 708 1 . 20
D15 7 29 816 1 . 21
D14 8 29 924 1 . 21
D13 9 29 1032 1 . 21
D12 10 29 1140 1 . 21
D11 11 29 1251 1 . 21
D10 12 29 1362 1 . 21
D9 13 29 1473 1 . 21
D8 14 29 1584 1 . 21
D7 15 29 1695 1 . 21
D6 16 29 1806 1 . 21
D5 17 29 1917 1 . 21
D4 18 29 2028 1 . 21
D3 19 29 2139 1 . 21
D2 20 29 2250 1 . 21
D1 21 29 2361 1 . 21
D0 22 29 2472 1 . 21
Q15 23 29 2583 1 . 22
Q14 24 29 2676 1 . 22
Q13 25 29 2769 1 . 22
Q12 26 29 2862 1 . 22
Q11 27 29 2955 1 . 22
Q10 28 29 3048 1 . 22
Q9 29 29 3141 1 . 22
Q8 30 29 3234 1 . 22
Q7 31 29 3327 1 . 22
Q6 32 29 3420 1 . 22
Q5 33 29 3513 1 . 22
Q4 34 29 3606 1 . 22
Q3 35 29 3699 1 . 22
Q2 36 29 3792 1 . 22
Q1 37 29 3885 1 . 22
Q0 38 29 3978 1 . 22
#SPECIFICATION 
#END
V 000029 54 4068 0 sr16cleds
12
1
12
00000019
1
./src/SR16CLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 37 37
37
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 38 38
38
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 601           1222927157268 behav
3_______
58
behav
0
38
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
37
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 915 1222927157265 sr16cles
E SR16CLES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D15 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X SR16CLES
V 000039 11 942 1222927157265 sr16cles
#VLB_VERSION 58
#INFO
SR16CLES
E 1222927157265
37
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
L 1 29 167 1 . 20
CE 2 29 275 1 . 20
C 3 29 383 1 . 20
CLR 4 29 491 1 . 20
D15 5 29 599 1 . 21
D14 6 29 707 1 . 21
D13 7 29 815 1 . 21
D12 8 29 923 1 . 21
D11 9 29 1031 1 . 21
D10 10 29 1139 1 . 21
D9 11 29 1250 1 . 21
D8 12 29 1361 1 . 21
D7 13 29 1472 1 . 21
D6 14 29 1583 1 . 21
D5 15 29 1694 1 . 21
D4 16 29 1805 1 . 21
D3 17 29 1916 1 . 21
D2 18 29 2027 1 . 21
D1 19 29 2138 1 . 21
D0 20 29 2249 1 . 21
Q15 21 29 2360 1 . 22
Q14 22 29 2453 1 . 22
Q13 23 29 2546 1 . 22
Q12 24 29 2639 1 . 22
Q11 25 29 2732 1 . 22
Q10 26 29 2825 1 . 22
Q9 27 29 2918 1 . 22
Q8 28 29 3011 1 . 22
Q7 29 29 3104 1 . 22
Q6 30 29 3197 1 . 22
Q5 31 29 3290 1 . 22
Q4 32 29 3383 1 . 22
Q3 33 29 3476 1 . 22
Q2 34 29 3569 1 . 22
Q1 35 29 3662 1 . 22
Q0 36 29 3755 1 . 22
#SPECIFICATION 
#END
V 000028 54 3845 0 sr16cles
12
1
12
00000019
1
./src/SR16CLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 599           1222927157298 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
30
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 187 1222927157295 sr16reb
E SR16REB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[15:0]
X SR16REB
V 000038 11 327 1222927157295 sr16reb
#VLB_VERSION 58
#INFO
SR16REB
E 1222927157295
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
R 3 29 382 1 . 20
~std_logic_vector{15~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~15~downto~0~12 5 5 710 1 . 21
Q 6 29 905 1 . 21
#SPECIFICATION 
#END
V 000026 54 976 0 sr16reb
12
1
12
00000019
1
./src/SR16REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 601           1222927157329 behav
3_______
58
behav
0
21
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
30
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
20
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 481 1222927157326 sr16res
E SR16RES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X SR16RES
V 000038 11 559 1222927157326 sr16res
#VLB_VERSION 58
#INFO
SR16RES
E 1222927157326
20
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
R 3 29 382 1 . 20
Q15 4 29 490 1 . 21
Q14 5 29 580 1 . 21
Q13 6 29 670 1 . 21
Q12 7 29 760 1 . 21
Q11 8 29 850 1 . 21
Q10 9 29 940 1 . 21
Q9 10 29 1030 1 . 21
Q8 11 29 1123 1 . 21
Q7 12 29 1216 1 . 21
Q6 13 29 1309 1 . 21
Q5 14 29 1402 1 . 21
Q4 15 29 1495 1 . 21
Q3 16 29 1588 1 . 21
Q2 17 29 1681 1 . 21
Q1 18 29 1774 1 . 21
Q0 19 29 1867 1 . 21
#SPECIFICATION 
#END
V 000027 54 1957 0 sr16res
12
1
12
00000019
1
./src/SR16RES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 10 10
10
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 11 11
11
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 13 13
13
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 14 14
14
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 15 15
15
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 17 17
17
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 18 18
18
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 19 19
19
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 599           1222927157346 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 262 1222927157343 sr16rleb
E SR16RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[15:0] = (others => 'U')
P Q _out std_logic_vector[15:0]
X SR16RLEB
V 000039 11 470 1222927157343 sr16rleb
#VLB_VERSION 58
#INFO
SR16RLEB
E 1222927157343
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
L 1 29 167 1 . 20
CE 2 29 275 1 . 20
C 3 29 383 1 . 20
R 4 29 491 1 . 20
~std_logic_vector{15~downto~0}~12 5 5 598 1 . 21
~NATURAL~range~15~downto~0~12 6 5 819 1 . 21
D 7 29 1014 1 . 21
~std_logic_vector{15~downto~0}~122 8 5 1254 1 . 22
~NATURAL~range~15~downto~0~121 9 5 1475 1 . 22
Q 10 29 1670 1 . 22
#SPECIFICATION 
#END
V 000028 54 1742 0 sr16rleb
12
1
12
00000019
1
./src/SR16RLEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 600           1222927157377 behav
3_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 317 1222927157374 sr16rledb
E SR16RLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[15:0] = (others => 'U')
P Q _out std_logic_vector[15:0]
X SR16RLEDB
V 000040 11 517 1222927157374 sr16rledb
#VLB_VERSION 58
#INFO
SR16RLEDB
E 1222927157374
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 60 1 . 20
SRI 1 29 168 1 . 20
L 2 29 276 1 . 20
Left 3 29 384 1 . 20
CE 4 29 492 1 . 20
C 5 29 600 1 . 20
R 6 29 708 1 . 20
~std_logic_vector{15~downto~0}~12 7 5 815 1 . 21
~NATURAL~range~15~downto~0~12 8 5 1036 1 . 21
D 9 29 1231 1 . 21
~std_logic_vector{15~downto~0}~122 10 5 1471 1 . 22
~NATURAL~range~15~downto~0~121 11 5 1694 1 . 22
Q 12 29 1890 1 . 22
#SPECIFICATION 
#END
V 000029 54 1963 0 sr16rledb
12
1
12
00000019
1
./src/SR16RLEDB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
5
513
5
12 ~ ~ 10 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 10 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 601           1222927157408 behav
3_______
58
behav
0
40
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
39
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 968 1222927157405 sr16rleds
E SR16RLEDS VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D15 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X SR16RLEDS
V 000040 11 988 1222927157405 sr16rleds
#VLB_VERSION 58
#INFO
SR16RLEDS
E 1222927157405
39
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 60 1 . 20
SRI 1 29 168 1 . 20
L 2 29 276 1 . 20
Left 3 29 384 1 . 20
CE 4 29 492 1 . 20
C 5 29 600 1 . 20
R 6 29 708 1 . 20
D15 7 29 816 1 . 21
D14 8 29 924 1 . 21
D13 9 29 1032 1 . 21
D12 10 29 1140 1 . 21
D11 11 29 1251 1 . 21
D10 12 29 1362 1 . 21
D9 13 29 1473 1 . 21
D8 14 29 1584 1 . 21
D7 15 29 1695 1 . 21
D6 16 29 1806 1 . 21
D5 17 29 1917 1 . 21
D4 18 29 2028 1 . 21
D3 19 29 2139 1 . 21
D2 20 29 2250 1 . 21
D1 21 29 2361 1 . 21
D0 22 29 2472 1 . 21
Q15 23 29 2583 1 . 22
Q14 24 29 2676 1 . 22
Q13 25 29 2769 1 . 22
Q12 26 29 2862 1 . 22
Q11 27 29 2955 1 . 22
Q10 28 29 3048 1 . 22
Q9 29 29 3141 1 . 22
Q8 30 29 3234 1 . 22
Q7 31 29 3327 1 . 22
Q6 32 29 3420 1 . 22
Q5 33 29 3513 1 . 22
Q4 34 29 3606 1 . 22
Q3 35 29 3699 1 . 22
Q2 36 29 3792 1 . 22
Q1 37 29 3885 1 . 22
Q0 38 29 3978 1 . 22
#SPECIFICATION 
#END
V 000029 54 4068 0 sr16rleds
12
1
12
00000019
1
./src/SR16RLEDS.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 22 22
22
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 37 37
37
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 38 38
38
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 601           1222927157440 behav
3_______
58
behav
0
38
std
.
.
1
1
5
~std_logic_vector{15~downto~0}~13
513
5
13 ~ ~ 0 0
31
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~15~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
37
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 913 1222927157437 sr16rles
E SR16RLES VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D15 _in std_logic = 'U'
P D14 _in std_logic = 'U'
P D13 _in std_logic = 'U'
P D12 _in std_logic = 'U'
P D11 _in std_logic = 'U'
P D10 _in std_logic = 'U'
P D9 _in std_logic = 'U'
P D8 _in std_logic = 'U'
P D7 _in std_logic = 'U'
P D6 _in std_logic = 'U'
P D5 _in std_logic = 'U'
P D4 _in std_logic = 'U'
P D3 _in std_logic = 'U'
P D2 _in std_logic = 'U'
P D1 _in std_logic = 'U'
P D0 _in std_logic = 'U'
P Q15 _out std_logic
P Q14 _out std_logic
P Q13 _out std_logic
P Q12 _out std_logic
P Q11 _out std_logic
P Q10 _out std_logic
P Q9 _out std_logic
P Q8 _out std_logic
P Q7 _out std_logic
P Q6 _out std_logic
P Q5 _out std_logic
P Q4 _out std_logic
P Q3 _out std_logic
P Q2 _out std_logic
P Q1 _out std_logic
P Q0 _out std_logic
X SR16RLES
V 000039 11 940 1222927157437 sr16rles
#VLB_VERSION 58
#INFO
SR16RLES
E 1222927157437
37
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
L 1 29 167 1 . 20
CE 2 29 275 1 . 20
C 3 29 383 1 . 20
R 4 29 491 1 . 20
D15 5 29 599 1 . 21
D14 6 29 707 1 . 21
D13 7 29 815 1 . 21
D12 8 29 923 1 . 21
D11 9 29 1031 1 . 21
D10 10 29 1139 1 . 21
D9 11 29 1250 1 . 21
D8 12 29 1361 1 . 21
D7 13 29 1472 1 . 21
D6 14 29 1583 1 . 21
D5 15 29 1694 1 . 21
D4 16 29 1805 1 . 21
D3 17 29 1916 1 . 21
D2 18 29 2027 1 . 21
D1 19 29 2138 1 . 21
D0 20 29 2249 1 . 21
Q15 21 29 2360 1 . 22
Q14 22 29 2453 1 . 22
Q13 23 29 2546 1 . 22
Q12 24 29 2639 1 . 22
Q11 25 29 2732 1 . 22
Q10 26 29 2825 1 . 22
Q9 27 29 2918 1 . 22
Q8 28 29 3011 1 . 22
Q7 29 29 3104 1 . 22
Q6 30 29 3197 1 . 22
Q5 31 29 3290 1 . 22
Q4 32 29 3383 1 . 22
Q3 33 29 3476 1 . 22
Q2 34 29 3569 1 . 22
Q1 35 29 3662 1 . 22
Q0 36 29 3755 1 . 22
#SPECIFICATION 
#END
V 000028 54 3845 0 sr16rles
12
1
12
00000019
1
./src/SR16RLES.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 17 17
17
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 18 18
18
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 19 19
19
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 20 20
20
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 21 21
21
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 22 22
22
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 23 23
23
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 24 24
24
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 25 25
25
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 26 26
26
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 27 27
27
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 28 28
28
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 29 29
29
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 30 30
30
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 31 31
31
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 32 32
32
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 33 33
33
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 34 34
34
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 35 35
35
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
1
29
1
29
12 ~ ~ 36 36
36
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 599           1222927157470 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
30
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 189 1222927157467 sr32ceb
E SR32CEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
X SR32CEB
V 000038 11 329 1222927157467 sr32ceb
#VLB_VERSION 58
#INFO
SR32CEB
E 1222927157467
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
CLR 3 29 382 1 . 20
~std_logic_vector{31~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~31~downto~0~12 5 5 710 1 . 21
Q 6 29 905 1 . 21
#SPECIFICATION 
#END
V 000026 54 976 0 sr32ceb
12
1
12
00000019
1
./src/SR32CEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 599           1222927157501 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 264 1222927157498 sr32cleb
E SR32CLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[31:0] = (others => 'U')
P Q _out std_logic_vector[31:0]
X SR32CLEB
V 000039 11 472 1222927157498 sr32cleb
#VLB_VERSION 58
#INFO
SR32CLEB
E 1222927157498
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
L 1 29 167 1 . 20
CE 2 29 275 1 . 20
C 3 29 383 1 . 20
CLR 4 29 491 1 . 20
~std_logic_vector{31~downto~0}~12 5 5 598 1 . 21
~NATURAL~range~31~downto~0~12 6 5 819 1 . 21
D 7 29 1014 1 . 21
~std_logic_vector{31~downto~0}~122 8 5 1254 1 . 22
~NATURAL~range~31~downto~0~121 9 5 1475 1 . 22
Q 10 29 1670 1 . 22
#SPECIFICATION 
#END
V 000028 54 1742 0 sr32cleb
12
1
12
00000019
1
./src/SR32CLEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 600           1222927157518 behav
3_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 319 1222927157515 sr32cledb
E SR32CLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P CLR _in std_logic = 'U'
P D _in std_logic_vector[31:0] = (others => 'U')
P Q _out std_logic_vector[31:0]
X SR32CLEDB
V 000040 11 519 1222927157515 sr32cledb
#VLB_VERSION 58
#INFO
SR32CLEDB
E 1222927157515
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 60 1 . 20
SRI 1 29 168 1 . 20
L 2 29 276 1 . 20
Left 3 29 384 1 . 20
CE 4 29 492 1 . 20
C 5 29 600 1 . 20
CLR 6 29 708 1 . 20
~std_logic_vector{31~downto~0}~12 7 5 815 1 . 21
~NATURAL~range~31~downto~0~12 8 5 1036 1 . 21
D 9 29 1231 1 . 21
~std_logic_vector{31~downto~0}~122 10 5 1471 1 . 22
~NATURAL~range~31~downto~0~121 11 5 1694 1 . 22
Q 12 29 1890 1 . 22
#SPECIFICATION 
#END
V 000029 54 1963 0 sr32cledb
12
1
12
00000019
1
./src/SR32CLEDB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
5
513
5
12 ~ ~ 10 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 10 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 599           1222927157549 behav
3_______
58
behav
0
6
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
30
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
30
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
30
5
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000038 11 187 1222927157546 sr32reb
E SR32REB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P Q _out std_logic_vector[31:0]
X SR32REB
V 000038 11 327 1222927157546 sr32reb
#VLB_VERSION 58
#INFO
SR32REB
E 1222927157546
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 58 1 . 20
CE 1 29 166 1 . 20
C 2 29 274 1 . 20
R 3 29 382 1 . 20
~std_logic_vector{31~downto~0}~12 4 5 489 1 . 21
~NATURAL~range~31~downto~0~12 5 5 710 1 . 21
Q 6 29 905 1 . 21
#SPECIFICATION 
#END
V 000026 54 976 0 sr32reb
12
1
12
00000019
1
./src/SR32REB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 4 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 5 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 5 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 6 4
4
68
0
1
12 ~ ~ 4 0
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 599           1222927157579 behav
3_______
58
behav
0
8
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
7
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000039 11 262 1222927157576 sr32rleb
E SR32RLEB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P L _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[31:0] = (others => 'U')
P Q _out std_logic_vector[31:0]
X SR32RLEB
V 000039 11 470 1222927157576 sr32rleb
#VLB_VERSION 58
#INFO
SR32RLEB
E 1222927157576
11
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 59 1 . 20
L 1 29 167 1 . 20
CE 2 29 275 1 . 20
C 3 29 383 1 . 20
R 4 29 491 1 . 20
~std_logic_vector{31~downto~0}~12 5 5 598 1 . 21
~NATURAL~range~31~downto~0~12 6 5 819 1 . 21
D 7 29 1014 1 . 21
~std_logic_vector{31~downto~0}~122 8 5 1254 1 . 22
~NATURAL~range~31~downto~0~121 9 5 1475 1 . 22
Q 10 29 1670 1 . 22
#SPECIFICATION 
#END
V 000028 54 1742 0 sr32rleb
12
1
12
00000019
1
./src/SR32RLEB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 5 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 6 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 7 5
5
67
0
1
12 ~ ~ 5 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 6 0
0
0
0
1
5
513
5
12 ~ ~ 8 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 9 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 9 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 10 6
6
68
0
1
12 ~ ~ 8 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 600           1222927157596 behav
3_______
58
behav
0
10
std
.
.
1
1
5
~std_logic_vector{31~downto~0}~13
513
5
13 ~ ~ 0 0
31
2
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
13 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
1
5
~NATURAL~range~31~downto~0~13
521
5
13 ~ ~ 1 0
31
-1
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
1
3
Q_int
1
3
13 ~ ~ 2 0
31
9
1
13 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
0
0
0
0
0
V 000040 11 317 1222927157593 sr32rledb
E SR32RLEDB VHDL
L IEEE;
U ieee.std_logic_1164;
P SLI _in std_logic = 'U'
P SRI _in std_logic = 'U'
P L _in std_logic = 'U'
P Left _in std_logic = 'U'
P CE _in std_logic = 'U'
P C _in std_logic = 'U'
P R _in std_logic = 'U'
P D _in std_logic_vector[31:0] = (others => 'U')
P Q _out std_logic_vector[31:0]
X SR32RLEDB
V 000040 11 517 1222927157593 sr32rledb
#VLB_VERSION 58
#INFO
SR32RLEDB
E 1222927157593
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
SLI 0 29 60 1 . 20
SRI 1 29 168 1 . 20
L 2 29 276 1 . 20
Left 3 29 384 1 . 20
CE 4 29 492 1 . 20
C 5 29 600 1 . 20
R 6 29 708 1 . 20
~std_logic_vector{31~downto~0}~12 7 5 815 1 . 21
~NATURAL~range~31~downto~0~12 8 5 1036 1 . 21
D 9 29 1231 1 . 21
~std_logic_vector{31~downto~0}~122 10 5 1471 1 . 22
~NATURAL~range~31~downto~0~121 11 5 1694 1 . 22
Q 12 29 1890 1 . 22
#SPECIFICATION 
#END
V 000029 54 1963 0 sr32rledb
12
1
12
00000019
1
./src/SR32RLEDB.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
5
513
5
12 ~ ~ 7 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 8 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 9 7
7
67
0
1
12 ~ ~ 7 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 8 0
0
0
0
1
5
513
5
12 ~ ~ 10 1
1
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 11 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 11 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 12 8
8
68
0
1
12 ~ ~ 10 1
0
15 ieee std_logic_1164 5 3
0
0
0
V 000046 52 39            1222927157627 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000035 11 141 1222927157624 tczo
E TCZO VHDL
L IEEE;
U ieee.std_logic_1164;
P B _in std_logic = 'U'
P C _in std_logic = 'U'
P A _in std_logic = 'U'
P Y _out std_logic
X TCZO
V 000035 11 206 1222927157624 tczo
#VLB_VERSION 58
#INFO
TCZO
E 1222927157624
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
B 0 29 55 1 . 20
C 1 29 163 1 . 20
A 2 29 271 1 . 20
Y 3 29 379 1 . 21
#SPECIFICATION 
#END
V 000023 54 466 0 tczo
12
1
12
00000019
1
./src/TCZO.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157658 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 110 1222927157655 xnor2b
E XNOR2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X XNOR2B
V 000037 11 264 1222927157655 xnor2b
#VLB_VERSION 58
#INFO
XNOR2B
E 1222927157655
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~1~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 561 1 . 21
#SPECIFICATION 
#END
V 000025 54 648 0 xnor2b
12
1
12
00000019
1
./src/XNOR2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157674 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 114 1222927157671 xnor2n1b
E XNOR2N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X XNOR2N1B
V 000039 11 266 1222927157671 xnor2n1b
#VLB_VERSION 58
#INFO
XNOR2N1B
E 1222927157671
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~1~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000027 54 650 0 xnor2n1b
12
1
12
00000019
1
./src/XNOR2N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157704 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000039 11 127 1222927157701 xnor2n1s
E XNOR2N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X XNOR2N1S
V 000039 11 193 1222927157701 xnor2n1s
#VLB_VERSION 58
#INFO
XNOR2N1S
E 1222927157701
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
O 2 29 275 1 . 21
#SPECIFICATION 
#END
V 000027 54 362 0 xnor2n1s
12
1
12
00000019
1
./src/XNOR2N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157721 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 114 1222927157718 xnor2n2b
E XNOR2N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X XNOR2N2B
V 000039 11 266 1222927157718 xnor2n2b
#VLB_VERSION 58
#INFO
XNOR2N2B
E 1222927157718
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~1~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000027 54 650 0 xnor2n2b
12
1
12
00000019
1
./src/XNOR2N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157752 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000039 11 127 1222927157749 xnor2n2s
E XNOR2N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X XNOR2N2S
V 000039 11 193 1222927157749 xnor2n2s
#VLB_VERSION 58
#INFO
XNOR2N2S
E 1222927157749
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
O 2 29 275 1 . 21
#SPECIFICATION 
#END
V 000027 54 362 0 xnor2n2s
12
1
12
00000019
1
./src/XNOR2N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157783 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000037 11 123 1222927157780 xnor2s
E XNOR2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X XNOR2S
V 000037 11 191 1222927157780 xnor2s
#VLB_VERSION 58
#INFO
XNOR2S
E 1222927157780
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
O 2 29 273 1 . 21
#SPECIFICATION 
#END
V 000025 54 360 0 xnor2s
12
1
12
00000019
1
./src/XNOR2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157799 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 111 1222927157796 xnor3b
E XNOR3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X XNOR3B
V 000037 11 264 1222927157796 xnor3b
#VLB_VERSION 58
#INFO
XNOR3B
E 1222927157796
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~2~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000025 54 649 0 xnor3b
12
1
12
00000019
1
./src/XNOR3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157830 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 115 1222927157827 xnor3n1b
E XNOR3N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X XNOR3N1B
V 000039 11 266 1222927157827 xnor3n1b
#VLB_VERSION 58
#INFO
XNOR3N1B
E 1222927157827
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~2~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000027 54 651 0 xnor3n1b
12
1
12
00000019
1
./src/XNOR3N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157861 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 152 1222927157858 xnor3n1s
E XNOR3N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X XNOR3N1S
V 000039 11 213 1222927157858 xnor3n1s
#VLB_VERSION 58
#INFO
XNOR3N1S
E 1222927157858
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
O 3 29 383 1 . 21
#SPECIFICATION 
#END
V 000027 54 470 0 xnor3n1s
12
1
12
00000019
1
./src/XNOR3N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157877 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 115 1222927157874 xnor3n2b
E XNOR3N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X XNOR3N2B
V 000039 11 266 1222927157874 xnor3n2b
#VLB_VERSION 58
#INFO
XNOR3N2B
E 1222927157874
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~2~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000027 54 651 0 xnor3n2b
12
1
12
00000019
1
./src/XNOR3N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157909 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 152 1222927157906 xnor3n2s
E XNOR3N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X XNOR3N2S
V 000039 11 213 1222927157906 xnor3n2s
#VLB_VERSION 58
#INFO
XNOR3N2S
E 1222927157906
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
O 3 29 383 1 . 21
#SPECIFICATION 
#END
V 000027 54 470 0 xnor3n2s
12
1
12
00000019
1
./src/XNOR3N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157939 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 115 1222927157936 xnor3n3b
E XNOR3N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X XNOR3N3B
V 000039 11 266 1222927157936 xnor3n3b
#VLB_VERSION 58
#INFO
XNOR3N3B
E 1222927157936
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~2~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000027 54 651 0 xnor3n3b
12
1
12
00000019
1
./src/XNOR3N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157955 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000039 11 152 1222927157952 xnor3n3s
E XNOR3N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X XNOR3N3S
V 000039 11 213 1222927157952 xnor3n3s
#VLB_VERSION 58
#INFO
XNOR3N3S
E 1222927157952
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
O 3 29 383 1 . 21
#SPECIFICATION 
#END
V 000027 54 470 0 xnor3n3s
12
1
12
00000019
1
./src/XNOR3N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927157986 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000037 11 148 1222927157983 xnor3s
E XNOR3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X XNOR3S
V 000037 11 211 1222927157983 xnor3s
#VLB_VERSION 58
#INFO
XNOR3S
E 1222927157983
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
O 3 29 381 1 . 21
#SPECIFICATION 
#END
V 000025 54 468 0 xnor3s
12
1
12
00000019
1
./src/XNOR3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158002 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 112 1222927157999 xnor4b
E XNOR4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X XNOR4B
V 000037 11 264 1222927157999 xnor4b
#VLB_VERSION 58
#INFO
XNOR4B
E 1222927157999
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~3~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000025 54 650 0 xnor4b
12
1
12
00000019
1
./src/XNOR4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158034 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 116 1222927158031 xnor4n1b
E XNOR4N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X XNOR4N1B
V 000039 11 266 1222927158031 xnor4n1b
#VLB_VERSION 58
#INFO
XNOR4N1B
E 1222927158031
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~3~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 565 1 . 21
#SPECIFICATION 
#END
V 000027 54 652 0 xnor4n1b
12
1
12
00000019
1
./src/XNOR4N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158064 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 177 1222927158061 xnor4n1s
E XNOR4N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X XNOR4N1S
V 000039 11 233 1222927158061 xnor4n1s
#VLB_VERSION 58
#INFO
XNOR4N1S
E 1222927158061
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
O 4 29 491 1 . 21
#SPECIFICATION 
#END
V 000027 54 578 0 xnor4n1s
12
1
12
00000019
1
./src/XNOR4N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158080 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 116 1222927158077 xnor4n2b
E XNOR4N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X XNOR4N2B
V 000039 11 266 1222927158077 xnor4n2b
#VLB_VERSION 58
#INFO
XNOR4N2B
E 1222927158077
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~3~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 565 1 . 21
#SPECIFICATION 
#END
V 000027 54 652 0 xnor4n2b
12
1
12
00000019
1
./src/XNOR4N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158112 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 177 1222927158109 xnor4n2s
E XNOR4N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X XNOR4N2S
V 000039 11 233 1222927158109 xnor4n2s
#VLB_VERSION 58
#INFO
XNOR4N2S
E 1222927158109
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
O 4 29 491 1 . 21
#SPECIFICATION 
#END
V 000027 54 578 0 xnor4n2s
12
1
12
00000019
1
./src/XNOR4N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158142 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 116 1222927158139 xnor4n3b
E XNOR4N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X XNOR4N3B
V 000039 11 266 1222927158139 xnor4n3b
#VLB_VERSION 58
#INFO
XNOR4N3B
E 1222927158139
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~3~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 565 1 . 21
#SPECIFICATION 
#END
V 000027 54 652 0 xnor4n3b
12
1
12
00000019
1
./src/XNOR4N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158159 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 177 1222927158156 xnor4n3s
E XNOR4N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X XNOR4N3S
V 000039 11 233 1222927158156 xnor4n3s
#VLB_VERSION 58
#INFO
XNOR4N3S
E 1222927158156
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
O 4 29 491 1 . 21
#SPECIFICATION 
#END
V 000027 54 578 0 xnor4n3s
12
1
12
00000019
1
./src/XNOR4N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158190 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 116 1222927158187 xnor4n4b
E XNOR4N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[3:0] = "UUUU"
P O _out std_logic
X XNOR4N4B
V 000039 11 266 1222927158187 xnor4n4b
#VLB_VERSION 58
#INFO
XNOR4N4B
E 1222927158187
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{3~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~3~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 565 1 . 21
#SPECIFICATION 
#END
V 000027 54 652 0 xnor4n4b
12
1
12
00000019
1
./src/XNOR4N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4613937818241073152
0
1
1
0
0
0
1
0
0
1
145
147
1
3
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158220 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000039 11 177 1222927158217 xnor4n4s
E XNOR4N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X XNOR4N4S
V 000039 11 233 1222927158217 xnor4n4s
#VLB_VERSION 58
#INFO
XNOR4N4S
E 1222927158217
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
O 4 29 491 1 . 21
#SPECIFICATION 
#END
V 000027 54 578 0 xnor4n4s
12
1
12
00000019
1
./src/XNOR4N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158237 behav
0_______
58
behav
0
5
std
.
.
0
0
0
V 000037 11 173 1222927158234 xnor4s
E XNOR4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P O _out std_logic
X XNOR4S
V 000037 11 231 1222927158234 xnor4s
#VLB_VERSION 58
#INFO
XNOR4S
E 1222927158234
5
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
O 4 29 489 1 . 21
#SPECIFICATION 
#END
V 000025 54 576 0 xnor4s
12
1
12
00000019
1
./src/XNOR4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158268 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 113 1222927158265 xnor5b
E XNOR5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = "UUUUU"
P O _out std_logic
X XNOR5B
V 000037 11 264 1222927158265 xnor5b
#VLB_VERSION 58
#INFO
XNOR5B
E 1222927158265
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~4~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 564 1 . 21
#SPECIFICATION 
#END
V 000025 54 651 0 xnor5b
12
1
12
00000019
1
./src/XNOR5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUUUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158298 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927158295 xnor5n1b
E XNOR5N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X XNOR5N1B
V 000039 11 266 1222927158295 xnor5n1b
#VLB_VERSION 58
#INFO
XNOR5N1B
E 1222927158295
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 xnor5n1b
12
1
12
00000019
1
./src/XNOR5N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158315 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927158312 xnor5n1s
E XNOR5N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X XNOR5N1S
V 000039 11 253 1222927158312 xnor5n1s
#VLB_VERSION 58
#INFO
XNOR5N1S
E 1222927158312
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 xnor5n1s
12
1
12
00000019
1
./src/XNOR5N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158346 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927158343 xnor5n2b
E XNOR5N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X XNOR5N2B
V 000039 11 266 1222927158343 xnor5n2b
#VLB_VERSION 58
#INFO
XNOR5N2B
E 1222927158343
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 xnor5n2b
12
1
12
00000019
1
./src/XNOR5N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158376 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927158373 xnor5n2s
E XNOR5N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X XNOR5N2S
V 000039 11 253 1222927158373 xnor5n2s
#VLB_VERSION 58
#INFO
XNOR5N2S
E 1222927158373
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 xnor5n2s
12
1
12
00000019
1
./src/XNOR5N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158393 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927158390 xnor5n3b
E XNOR5N3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X XNOR5N3B
V 000039 11 266 1222927158390 xnor5n3b
#VLB_VERSION 58
#INFO
XNOR5N3B
E 1222927158390
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 xnor5n3b
12
1
12
00000019
1
./src/XNOR5N3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158424 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927158421 xnor5n3s
E XNOR5N3S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X XNOR5N3S
V 000039 11 253 1222927158421 xnor5n3s
#VLB_VERSION 58
#INFO
XNOR5N3S
E 1222927158421
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 xnor5n3s
12
1
12
00000019
1
./src/XNOR5N3S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158454 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927158451 xnor5n4b
E XNOR5N4B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X XNOR5N4B
V 000039 11 266 1222927158451 xnor5n4b
#VLB_VERSION 58
#INFO
XNOR5N4B
E 1222927158451
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 xnor5n4b
12
1
12
00000019
1
./src/XNOR5N4B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158471 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927158468 xnor5n4s
E XNOR5N4S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X XNOR5N4S
V 000039 11 253 1222927158468 xnor5n4s
#VLB_VERSION 58
#INFO
XNOR5N4S
E 1222927158468
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 xnor5n4s
12
1
12
00000019
1
./src/XNOR5N4S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158502 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000039 11 125 1222927158499 xnor5n5b
E XNOR5N5B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[4:0] = (others => 'U')
P O _out std_logic
X XNOR5N5B
V 000039 11 266 1222927158499 xnor5n5b
#VLB_VERSION 58
#INFO
XNOR5N5B
E 1222927158499
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{4~downto~0}~12 0 5 58 1 . 20
~NATURAL~range~4~downto~0~12 1 5 278 1 . 20
I 2 29 472 1 . 20
O 3 29 712 1 . 21
#SPECIFICATION 
#END
V 000027 54 799 0 xnor5n5b
12
1
12
00000019
1
./src/XNOR5N5B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4616189618054758400
0
1
1
0
0
0
1
0
0
1
145
147
1
4
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158533 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000039 11 202 1222927158530 xnor5n5s
E XNOR5N5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X XNOR5N5S
V 000039 11 253 1222927158530 xnor5n5s
#VLB_VERSION 58
#INFO
XNOR5N5S
E 1222927158530
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 59 1 . 20
I1 1 29 167 1 . 20
I2 2 29 275 1 . 20
I3 3 29 383 1 . 20
I4 4 29 491 1 . 20
O 5 29 599 1 . 21
#SPECIFICATION 
#END
V 000027 54 686 0 xnor5n5s
12
1
12
00000019
1
./src/XNOR5N5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158549 behav
0_______
58
behav
0
6
std
.
.
0
0
0
V 000037 11 198 1222927158546 xnor5s
E XNOR5S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P O _out std_logic
X XNOR5S
V 000037 11 251 1222927158546 xnor5s
#VLB_VERSION 58
#INFO
XNOR5S
E 1222927158546
6
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
O 5 29 597 1 . 21
#SPECIFICATION 
#END
V 000025 54 684 0 xnor5s
12
1
12
00000019
1
./src/XNOR5S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158580 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927158577 xnor6b
E XNOR6B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[5:0] = (others => 'U')
P O _out std_logic
X XNOR6B
V 000037 11 264 1222927158577 xnor6b
#VLB_VERSION 58
#INFO
XNOR6B
E 1222927158577
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{5~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~5~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 xnor6b
12
1
12
00000019
1
./src/XNOR6B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4617315517961601024
0
1
1
0
0
0
1
0
0
1
145
147
1
5
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158611 behav
0_______
58
behav
0
7
std
.
.
0
0
0
V 000037 11 223 1222927158608 xnor6s
E XNOR6S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P O _out std_logic
X XNOR6S
V 000037 11 271 1222927158608 xnor6s
#VLB_VERSION 58
#INFO
XNOR6S
E 1222927158608
7
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
O 6 29 705 1 . 21
#SPECIFICATION 
#END
V 000025 54 792 0 xnor6s
12
1
12
00000019
1
./src/XNOR6S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158627 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927158624 xnor7b
E XNOR7B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[6:0] = (others => 'U')
P O _out std_logic
X XNOR7B
V 000037 11 264 1222927158624 xnor7b
#VLB_VERSION 58
#INFO
XNOR7B
E 1222927158624
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{6~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~6~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 xnor7b
12
1
12
00000019
1
./src/XNOR7B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4618441417868443648
0
1
1
0
0
0
1
0
0
1
145
147
1
6
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158659 behav
0_______
58
behav
0
8
std
.
.
0
0
0
V 000037 11 248 1222927158656 xnor7s
E XNOR7S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P O _out std_logic
X XNOR7S
V 000037 11 291 1222927158656 xnor7s
#VLB_VERSION 58
#INFO
XNOR7S
E 1222927158656
8
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
O 7 29 813 1 . 21
#SPECIFICATION 
#END
V 000025 54 900 0 xnor7s
12
1
12
00000019
1
./src/XNOR7S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158689 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927158686 xnor8b
E XNOR8B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[7:0] = (others => 'U')
P O _out std_logic
X XNOR8B
V 000037 11 264 1222927158686 xnor8b
#VLB_VERSION 58
#INFO
XNOR8B
E 1222927158686
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{7~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~7~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 xnor8b
12
0
12
00000019
1
./src/XNOR8B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4619567317775286272
0
1
1
0
0
0
1
0
0
1
145
147
1
7
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158705 behav
0_______
58
behav
0
9
std
.
.
0
0
0
V 000037 11 273 1222927158702 xnor8s
E XNOR8S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P O _out std_logic
X XNOR8S
V 000037 11 311 1222927158702 xnor8s
#VLB_VERSION 58
#INFO
XNOR8S
E 1222927158702
9
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
O 8 29 921 1 . 21
#SPECIFICATION 
#END
V 000026 54 1008 0 xnor8s
12
1
12
00000019
1
./src/XNOR8S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158737 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000037 11 121 1222927158734 xnor9b
E XNOR9B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[8:0] = (others => 'U')
P O _out std_logic
X XNOR9B
V 000037 11 264 1222927158734 xnor9b
#VLB_VERSION 58
#INFO
XNOR9B
E 1222927158734
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{8~downto~0}~12 0 5 56 1 . 20
~NATURAL~range~8~downto~0~12 1 5 276 1 . 20
I 2 29 470 1 . 20
O 3 29 710 1 . 21
#SPECIFICATION 
#END
V 000025 54 797 0 xnor9b
12
1
12
00000019
1
./src/XNOR9B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4620693217682128896
0
1
1
0
0
0
1
0
0
1
145
147
1
8
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927158767 behav
0_______
58
behav
0
10
std
.
.
0
0
0
V 000037 11 298 1222927158764 xnor9s
E XNOR9S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P O _out std_logic
X XNOR9S
V 000037 11 333 1222927158764 xnor9s
#VLB_VERSION 58
#INFO
XNOR9S
E 1222927158764
10
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 57 1 . 20
I1 1 29 165 1 . 20
I2 2 29 273 1 . 20
I3 3 29 381 1 . 20
I4 4 29 489 1 . 20
I5 5 29 597 1 . 20
I6 6 29 705 1 . 20
I7 7 29 813 1 . 20
I8 8 29 921 1 . 20
O 9 29 1029 1 . 21
#SPECIFICATION 
#END
V 000026 54 1116 0 xnor9s
12
1
12
00000019
1
./src/XNOR9S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158784 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 124 1222927158781 xnor12b
E XNOR12B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[11:0] = (others => 'U')
P O _out std_logic
X XNOR12B
V 000038 11 267 1222927158781 xnor12b
#VLB_VERSION 58
#INFO
XNOR12B
E 1222927158781
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{11~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~11~downto~0~12 1 5 278 1 . 20
I 2 29 473 1 . 20
O 3 29 714 1 . 21
#SPECIFICATION 
#END
V 000026 54 801 0 xnor12b
12
1
12
00000019
1
./src/XNOR12B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4622382067542392832
0
1
1
0
0
0
1
0
0
1
145
147
1
11
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927158815 behav
0_______
58
behav
0
13
std
.
.
0
0
0
V 000038 11 377 1222927158812 xnor12s
E XNOR12S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P O _out std_logic
X XNOR12S
V 000038 11 402 1222927158812 xnor12s
#VLB_VERSION 58
#INFO
XNOR12S
E 1222927158812
13
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
I5 5 29 598 1 . 20
I6 6 29 706 1 . 20
I7 7 29 814 1 . 20
I8 8 29 922 1 . 20
I9 9 29 1030 1 . 20
I10 10 29 1138 1 . 20
I11 11 29 1249 1 . 20
O 12 29 1360 1 . 21
#SPECIFICATION 
#END
V 000027 54 1450 0 xnor12s
12
1
12
00000019
1
./src/XNOR12S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158845 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 124 1222927158842 xnor16b
E XNOR16B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[15:0] = (others => 'U')
P O _out std_logic
X XNOR16B
V 000038 11 267 1222927158842 xnor16b
#VLB_VERSION 58
#INFO
XNOR16B
E 1222927158842
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{15~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~15~downto~0~12 1 5 278 1 . 20
I 2 29 473 1 . 20
O 3 29 714 1 . 21
#SPECIFICATION 
#END
V 000026 54 801 0 xnor16b
12
1
12
00000019
1
./src/XNOR16B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4624633867356078080
0
1
1
0
0
0
1
0
0
1
145
147
1
15
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 40            1222927158862 behav
0_______
58
behav
0
17
std
.
.
0
0
0
V 000038 11 481 1222927158859 xnor16s
E XNOR16S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P I3 _in std_logic = 'U'
P I4 _in std_logic = 'U'
P I5 _in std_logic = 'U'
P I6 _in std_logic = 'U'
P I7 _in std_logic = 'U'
P I8 _in std_logic = 'U'
P I9 _in std_logic = 'U'
P I10 _in std_logic = 'U'
P I11 _in std_logic = 'U'
P I12 _in std_logic = 'U'
P I13 _in std_logic = 'U'
P I14 _in std_logic = 'U'
P I15 _in std_logic = 'U'
P O _out std_logic
X XNOR16S
V 000038 11 494 1222927158859 xnor16s
#VLB_VERSION 58
#INFO
XNOR16S
E 1222927158859
17
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
I3 3 29 382 1 . 20
I4 4 29 490 1 . 20
I5 5 29 598 1 . 20
I6 6 29 706 1 . 20
I7 7 29 814 1 . 20
I8 8 29 922 1 . 20
I9 9 29 1030 1 . 20
I10 10 29 1138 1 . 20
I11 11 29 1249 1 . 20
I12 12 29 1360 1 . 20
I13 13 29 1471 1 . 20
I14 14 29 1582 1 . 20
I15 15 29 1693 1 . 20
O 16 29 1804 1 . 21
#SPECIFICATION 
#END
V 000027 54 1894 0 xnor16s
12
1
12
00000019
1
./src/XNOR16S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 4 4
4
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 5 5
5
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 6 6
6
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 7 7
7
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 8 8
8
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 9 9
9
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 10 10
10
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 11 11
11
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 12 12
12
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 13 13
13
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 14 14
14
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 15 15
15
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 16 16
16
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158893 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 124 1222927158890 xnor32b
E XNOR32B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[31:0] = (others => 'U')
P O _out std_logic
X XNOR32B
V 000038 11 267 1222927158890 xnor32b
#VLB_VERSION 58
#INFO
XNOR32B
E 1222927158890
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{31~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~31~downto~0~12 1 5 278 1 . 20
I 2 29 473 1 . 20
O 3 29 714 1 . 21
#SPECIFICATION 
#END
V 000026 54 801 0 xnor32b
12
1
12
00000019
1
./src/XNOR32B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
87
1
1
88
1
1
145
69
0
85
0
0
1
1
1
90
0
0
0
1
1
0
1
1
0
4629418941960159232
0
1
1
0
0
0
1
0
0
1
145
147
1
31
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158923 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 108 1222927158920 xor2b
E XOR2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X XOR2B
V 000036 11 263 1222927158920 xor2b
#VLB_VERSION 58
#INFO
XOR2B
E 1222927158920
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~1~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 560 1 . 21
#SPECIFICATION 
#END
V 000024 54 647 0 xor2b
12
1
12
00000019
1
./src/XOR2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158940 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 112 1222927158937 xor2n1b
E XOR2N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X XOR2N1B
V 000038 11 265 1222927158937 xor2n1b
#VLB_VERSION 58
#INFO
XOR2N1B
E 1222927158937
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~1~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000026 54 649 0 xor2n1b
12
1
12
00000019
1
./src/XOR2N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927158971 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 125 1222927158968 xor2n1s
E XOR2N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X XOR2N1S
V 000038 11 192 1222927158968 xor2n1s
#VLB_VERSION 58
#INFO
XOR2N1S
E 1222927158968
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
O 2 29 274 1 . 21
#SPECIFICATION 
#END
V 000026 54 361 0 xor2n1s
12
1
12
00000019
1
./src/XOR2N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927159001 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 112 1222927158998 xor2n2b
E XOR2N2B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[1:0] = "UU"
P O _out std_logic
X XOR2N2B
V 000038 11 265 1222927158998 xor2n2b
#VLB_VERSION 58
#INFO
XOR2N2B
E 1222927158998
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{1~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~1~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 562 1 . 21
#SPECIFICATION 
#END
V 000026 54 649 0 xor2n2b
12
1
12
00000019
1
./src/XOR2N2B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4607182418800017408
0
1
1
0
0
0
1
0
0
1
145
147
1
1
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927159018 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000038 11 125 1222927159015 xor2n2s
E XOR2N2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X XOR2N2S
V 000038 11 192 1222927159015 xor2n2s
#VLB_VERSION 58
#INFO
XOR2N2S
E 1222927159015
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
O 2 29 274 1 . 21
#SPECIFICATION 
#END
V 000026 54 361 0 xor2n2s
12
1
12
00000019
1
./src/XOR2N2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927159049 behav
0_______
58
behav
0
3
std
.
.
0
0
0
V 000036 11 121 1222927159046 xor2s
E XOR2S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P O _out std_logic
X XOR2S
V 000036 11 190 1222927159046 xor2s
#VLB_VERSION 58
#INFO
XOR2S
E 1222927159046
3
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 56 1 . 20
I1 1 29 164 1 . 20
O 2 29 272 1 . 21
#SPECIFICATION 
#END
V 000024 54 359 0 xor2s
12
1
12
00000019
1
./src/XOR2S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927159079 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000036 11 109 1222927159076 xor3b
E XOR3B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X XOR3B
V 000036 11 263 1222927159076 xor3b
#VLB_VERSION 58
#INFO
XOR3B
E 1222927159076
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 55 1 . 20
~NATURAL~range~2~downto~0~12 1 5 275 1 . 20
I 2 29 469 1 . 20
O 3 29 561 1 . 21
#SPECIFICATION 
#END
V 000024 54 648 0 xor3b
12
1
12
00000019
1
./src/XOR3B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927159096 behav
0_______
58
behav
0
2
std
.
.
0
0
0
V 000038 11 113 1222927159093 xor3n1b
E XOR3N1B VHDL
L IEEE;
U ieee.std_logic_1164;
P I _in std_logic_vector[2:0] = "UUU"
P O _out std_logic
X XOR3N1B
V 000038 11 265 1222927159093 xor3n1b
#VLB_VERSION 58
#INFO
XOR3N1B
E 1222927159093
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
~std_logic_vector{2~downto~0}~12 0 5 57 1 . 20
~NATURAL~range~2~downto~0~12 1 5 277 1 . 20
I 2 29 471 1 . 20
O 3 29 563 1 . 21
#SPECIFICATION 
#END
V 000026 54 650 0 xor3n1b
12
1
12
00000019
1
./src/XOR3N1B.VHD
0
0 0 0 0 0 0
1
1
5
513
5
12 ~ ~ 0 0
0
5
1
5
1
15 ieee std_logic_1164 5 3
1
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
12 ~ ~ 1 0
0
1
15 ieee std_logic_1164 4 2
11
3072 0
0
0
1
5
521
5
12 ~ ~ 1 0
0
2
1
2
1
15 STD STANDARD 75 4
1
1
0
1
1
0
4611686018427387904
0
1
1
0
0
0
1
0
0
1
145
147
1
2
0
0
0
0
1
0
0
1
145
147
1
0
0
0
0
0
0
1
15 STD STANDARD 88 8
805371389 0
0
0
1
29
1
29
12 ~ ~ 2 0
0
67
0
1
12 ~ ~ 0 0
0
15 ieee std_logic_1164 5 3
1
1
145
1
"UUU"
0
0
0
1
29
1
29
12 ~ ~ 3 1
1
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
V 000046 52 39            1222927159127 behav
0_______
58
behav
0
4
std
.
.
0
0
0
V 000038 11 150 1222927159124 xor3n1s
E XOR3N1S VHDL
L IEEE;
U ieee.std_logic_1164;
P I0 _in std_logic = 'U'
P I1 _in std_logic = 'U'
P I2 _in std_logic = 'U'
P O _out std_logic
X XOR3N1S
V 000038 11 212 1222927159124 xor3n1s
#VLB_VERSION 58
#INFO
XOR3N1S
E 1222927159124
4
#ACCESS
std
.
ieee
std_logic_1164 all .
.
#OBJECTS
I0 0 29 58 1 . 20
I1 1 29 166 1 . 20
I2 2 29 274 1 . 20
O 3 29 382 1 . 21
#SPECIFICATION 
#END
V 000026 54 469 0 xor3n1s
12
1
12
00000019
1
./src/XOR3N1S.VHD
0
0 0 0 0 0 0
1
1
29
1
29
12 ~ ~ 0 0
0
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 1 1
1
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 2 2
2
67
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
1
1
145
69
0
85
0
0
0
1
29
1
29
12 ~ ~ 3 3
3
68
0
1
15 ieee std_logic_1164 4 2
0
15 ieee std_logic_1164 0 0
0
0
0
