{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647434014907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647434014908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 20:33:34 2022 " "Processing started: Wed Mar 16 20:33:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647434014908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1647434014908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1647434014908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1647434015283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1647434015284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/SEG_HEX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647434024511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647434024511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_tb " "Found entity 1: lab1_tb" {  } { { "lab1_tb.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647434024513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647434024513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647434024515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647434024515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647434024517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647434024517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fail_pos_edge edge_detect.v(17) " "Verilog HDL Implicit Net warning at edge_detect.v(17): created implicit net for \"fail_pos_edge\"" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/edge_detect.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1647434024518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1647434024546 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab1.v(5) " "Output port \"HEX0\" at lab1.v(5) has no driver" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647434024546 "|lab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab1.v(6) " "Output port \"HEX1\" at lab1.v(6) has no driver" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647434024546 "|lab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab1.v(7) " "Output port \"HEX2\" at lab1.v(7) has no driver" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647434024547 "|lab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab1.v(8) " "Output port \"HEX3\" at lab1.v(8) has no driver" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647434024547 "|lab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab1.v(9) " "Output port \"HEX4\" at lab1.v(9) has no driver" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647434024547 "|lab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab1.v(10) " "Output port \"HEX5\" at lab1.v(10) has no driver" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647434024547 "|lab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 lab1.v(11) " "Output port \"HEX6\" at lab1.v(11) has no driver" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647434024547 "|lab1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 lab1.v(13) " "Output port \"HEX7\" at lab1.v(13) has no driver" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/practice/hw1/lab1.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647434024547 "|lab1"}
{ "Warning" "WSGN_EMPTY_SHELL" "lab1 " "Entity \"lab1\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1647434024547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647434024616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 20:33:44 2022 " "Processing ended: Wed Mar 16 20:33:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647434024616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647434024616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647434024616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1647434024616 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 11 s " "Quartus Prime Flow was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1647434025220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647434025644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647434025652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 20:33:45 2022 " "Processing started: Wed Mar 16 20:33:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647434025652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1647434025652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab1 lab1 " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab1 lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1647434025652 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim lab1 lab1 " "Quartus(args): --rtl_sim lab1 lab1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1647434025652 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1647434025892 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1647434025985 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1647434025987 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/Digital_Logic_Design/practice/hw1/simulation/modelsim/lab1_run_msim_rtl_verilog.do" {  } { { "D:/Digital_Logic_Design/practice/hw1/simulation/modelsim/lab1_run_msim_rtl_verilog.do" "0" { Text "D:/Digital_Logic_Design/practice/hw1/simulation/modelsim/lab1_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/Digital_Logic_Design/practice/hw1/simulation/modelsim/lab1_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1647434026063 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1647434026064 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1647434026066 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1647434026067 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Digital_Logic_Design/practice/hw1/lab1_nativelink_simulation.rpt" {  } { { "D:/Digital_Logic_Design/practice/hw1/lab1_nativelink_simulation.rpt" "0" { Text "D:/Digital_Logic_Design/practice/hw1/lab1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Digital_Logic_Design/practice/hw1/lab1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1647434026067 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1647434026067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647434026068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 20:33:46 2022 " "Processing ended: Wed Mar 16 20:33:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647434026068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647434026068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647434026068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1647434026068 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 11 s " "Quartus Prime Flow was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1647434161623 ""}
