
IMU_Interface_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cac8  08100298  08100298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0810cd60  0810cd60  0000dd60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0810ce08  0810ce08  0000de08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0810ce0c  0810ce0c  0000de0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000090  10000000  0810ce10  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000578  10000090  0810cea0  0000e090  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  10000608  0810cea0  0000e608  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0000e090  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001a719  00000000  00000000  0000e0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003747  00000000  00000000  000287d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001640  00000000  00000000  0002bf20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001129  00000000  00000000  0002d560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003ce0f  00000000  00000000  0002e689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001ed44  00000000  00000000  0006b498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0018b979  00000000  00000000  0008a1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00215b55  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006354  00000000  00000000  00215b98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000005b  00000000  00000000  0021beec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000090 	.word	0x10000090
 81002b4:	00000000 	.word	0x00000000
 81002b8:	0810cd48 	.word	0x0810cd48

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000094 	.word	0x10000094
 81002d4:	0810cd48 	.word	0x0810cd48

081002d8 <__aeabi_drsub>:
 81002d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 81002dc:	e002      	b.n	81002e4 <__adddf3>
 81002de:	bf00      	nop

081002e0 <__aeabi_dsub>:
 81002e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

081002e4 <__adddf3>:
 81002e4:	b530      	push	{r4, r5, lr}
 81002e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81002ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81002ee:	ea94 0f05 	teq	r4, r5
 81002f2:	bf08      	it	eq
 81002f4:	ea90 0f02 	teqeq	r0, r2
 81002f8:	bf1f      	itttt	ne
 81002fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 81002fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8100302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8100306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 810030a:	f000 80e2 	beq.w	81004d2 <__adddf3+0x1ee>
 810030e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8100312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8100316:	bfb8      	it	lt
 8100318:	426d      	neglt	r5, r5
 810031a:	dd0c      	ble.n	8100336 <__adddf3+0x52>
 810031c:	442c      	add	r4, r5
 810031e:	ea80 0202 	eor.w	r2, r0, r2
 8100322:	ea81 0303 	eor.w	r3, r1, r3
 8100326:	ea82 0000 	eor.w	r0, r2, r0
 810032a:	ea83 0101 	eor.w	r1, r3, r1
 810032e:	ea80 0202 	eor.w	r2, r0, r2
 8100332:	ea81 0303 	eor.w	r3, r1, r3
 8100336:	2d36      	cmp	r5, #54	@ 0x36
 8100338:	bf88      	it	hi
 810033a:	bd30      	pophi	{r4, r5, pc}
 810033c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100340:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8100344:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8100348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 810034c:	d002      	beq.n	8100354 <__adddf3+0x70>
 810034e:	4240      	negs	r0, r0
 8100350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100354:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8100358:	ea4f 3303 	mov.w	r3, r3, lsl #12
 810035c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100360:	d002      	beq.n	8100368 <__adddf3+0x84>
 8100362:	4252      	negs	r2, r2
 8100364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100368:	ea94 0f05 	teq	r4, r5
 810036c:	f000 80a7 	beq.w	81004be <__adddf3+0x1da>
 8100370:	f1a4 0401 	sub.w	r4, r4, #1
 8100374:	f1d5 0e20 	rsbs	lr, r5, #32
 8100378:	db0d      	blt.n	8100396 <__adddf3+0xb2>
 810037a:	fa02 fc0e 	lsl.w	ip, r2, lr
 810037e:	fa22 f205 	lsr.w	r2, r2, r5
 8100382:	1880      	adds	r0, r0, r2
 8100384:	f141 0100 	adc.w	r1, r1, #0
 8100388:	fa03 f20e 	lsl.w	r2, r3, lr
 810038c:	1880      	adds	r0, r0, r2
 810038e:	fa43 f305 	asr.w	r3, r3, r5
 8100392:	4159      	adcs	r1, r3
 8100394:	e00e      	b.n	81003b4 <__adddf3+0xd0>
 8100396:	f1a5 0520 	sub.w	r5, r5, #32
 810039a:	f10e 0e20 	add.w	lr, lr, #32
 810039e:	2a01      	cmp	r2, #1
 81003a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 81003a4:	bf28      	it	cs
 81003a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 81003aa:	fa43 f305 	asr.w	r3, r3, r5
 81003ae:	18c0      	adds	r0, r0, r3
 81003b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 81003b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81003b8:	d507      	bpl.n	81003ca <__adddf3+0xe6>
 81003ba:	f04f 0e00 	mov.w	lr, #0
 81003be:	f1dc 0c00 	rsbs	ip, ip, #0
 81003c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 81003c6:	eb6e 0101 	sbc.w	r1, lr, r1
 81003ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 81003ce:	d31b      	bcc.n	8100408 <__adddf3+0x124>
 81003d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 81003d4:	d30c      	bcc.n	81003f0 <__adddf3+0x10c>
 81003d6:	0849      	lsrs	r1, r1, #1
 81003d8:	ea5f 0030 	movs.w	r0, r0, rrx
 81003dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 81003e0:	f104 0401 	add.w	r4, r4, #1
 81003e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81003e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 81003ec:	f080 809a 	bcs.w	8100524 <__adddf3+0x240>
 81003f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 81003f4:	bf08      	it	eq
 81003f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81003fa:	f150 0000 	adcs.w	r0, r0, #0
 81003fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100402:	ea41 0105 	orr.w	r1, r1, r5
 8100406:	bd30      	pop	{r4, r5, pc}
 8100408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 810040c:	4140      	adcs	r0, r0
 810040e:	eb41 0101 	adc.w	r1, r1, r1
 8100412:	3c01      	subs	r4, #1
 8100414:	bf28      	it	cs
 8100416:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 810041a:	d2e9      	bcs.n	81003f0 <__adddf3+0x10c>
 810041c:	f091 0f00 	teq	r1, #0
 8100420:	bf04      	itt	eq
 8100422:	4601      	moveq	r1, r0
 8100424:	2000      	moveq	r0, #0
 8100426:	fab1 f381 	clz	r3, r1
 810042a:	bf08      	it	eq
 810042c:	3320      	addeq	r3, #32
 810042e:	f1a3 030b 	sub.w	r3, r3, #11
 8100432:	f1b3 0220 	subs.w	r2, r3, #32
 8100436:	da0c      	bge.n	8100452 <__adddf3+0x16e>
 8100438:	320c      	adds	r2, #12
 810043a:	dd08      	ble.n	810044e <__adddf3+0x16a>
 810043c:	f102 0c14 	add.w	ip, r2, #20
 8100440:	f1c2 020c 	rsb	r2, r2, #12
 8100444:	fa01 f00c 	lsl.w	r0, r1, ip
 8100448:	fa21 f102 	lsr.w	r1, r1, r2
 810044c:	e00c      	b.n	8100468 <__adddf3+0x184>
 810044e:	f102 0214 	add.w	r2, r2, #20
 8100452:	bfd8      	it	le
 8100454:	f1c2 0c20 	rsble	ip, r2, #32
 8100458:	fa01 f102 	lsl.w	r1, r1, r2
 810045c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100460:	bfdc      	itt	le
 8100462:	ea41 010c 	orrle.w	r1, r1, ip
 8100466:	4090      	lslle	r0, r2
 8100468:	1ae4      	subs	r4, r4, r3
 810046a:	bfa2      	ittt	ge
 810046c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100470:	4329      	orrge	r1, r5
 8100472:	bd30      	popge	{r4, r5, pc}
 8100474:	ea6f 0404 	mvn.w	r4, r4
 8100478:	3c1f      	subs	r4, #31
 810047a:	da1c      	bge.n	81004b6 <__adddf3+0x1d2>
 810047c:	340c      	adds	r4, #12
 810047e:	dc0e      	bgt.n	810049e <__adddf3+0x1ba>
 8100480:	f104 0414 	add.w	r4, r4, #20
 8100484:	f1c4 0220 	rsb	r2, r4, #32
 8100488:	fa20 f004 	lsr.w	r0, r0, r4
 810048c:	fa01 f302 	lsl.w	r3, r1, r2
 8100490:	ea40 0003 	orr.w	r0, r0, r3
 8100494:	fa21 f304 	lsr.w	r3, r1, r4
 8100498:	ea45 0103 	orr.w	r1, r5, r3
 810049c:	bd30      	pop	{r4, r5, pc}
 810049e:	f1c4 040c 	rsb	r4, r4, #12
 81004a2:	f1c4 0220 	rsb	r2, r4, #32
 81004a6:	fa20 f002 	lsr.w	r0, r0, r2
 81004aa:	fa01 f304 	lsl.w	r3, r1, r4
 81004ae:	ea40 0003 	orr.w	r0, r0, r3
 81004b2:	4629      	mov	r1, r5
 81004b4:	bd30      	pop	{r4, r5, pc}
 81004b6:	fa21 f004 	lsr.w	r0, r1, r4
 81004ba:	4629      	mov	r1, r5
 81004bc:	bd30      	pop	{r4, r5, pc}
 81004be:	f094 0f00 	teq	r4, #0
 81004c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 81004c6:	bf06      	itte	eq
 81004c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 81004cc:	3401      	addeq	r4, #1
 81004ce:	3d01      	subne	r5, #1
 81004d0:	e74e      	b.n	8100370 <__adddf3+0x8c>
 81004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81004d6:	bf18      	it	ne
 81004d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81004dc:	d029      	beq.n	8100532 <__adddf3+0x24e>
 81004de:	ea94 0f05 	teq	r4, r5
 81004e2:	bf08      	it	eq
 81004e4:	ea90 0f02 	teqeq	r0, r2
 81004e8:	d005      	beq.n	81004f6 <__adddf3+0x212>
 81004ea:	ea54 0c00 	orrs.w	ip, r4, r0
 81004ee:	bf04      	itt	eq
 81004f0:	4619      	moveq	r1, r3
 81004f2:	4610      	moveq	r0, r2
 81004f4:	bd30      	pop	{r4, r5, pc}
 81004f6:	ea91 0f03 	teq	r1, r3
 81004fa:	bf1e      	ittt	ne
 81004fc:	2100      	movne	r1, #0
 81004fe:	2000      	movne	r0, #0
 8100500:	bd30      	popne	{r4, r5, pc}
 8100502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8100506:	d105      	bne.n	8100514 <__adddf3+0x230>
 8100508:	0040      	lsls	r0, r0, #1
 810050a:	4149      	adcs	r1, r1
 810050c:	bf28      	it	cs
 810050e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8100512:	bd30      	pop	{r4, r5, pc}
 8100514:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8100518:	bf3c      	itt	cc
 810051a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 810051e:	bd30      	popcc	{r4, r5, pc}
 8100520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100524:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8100528:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810052c:	f04f 0000 	mov.w	r0, #0
 8100530:	bd30      	pop	{r4, r5, pc}
 8100532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8100536:	bf1a      	itte	ne
 8100538:	4619      	movne	r1, r3
 810053a:	4610      	movne	r0, r2
 810053c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8100540:	bf1c      	itt	ne
 8100542:	460b      	movne	r3, r1
 8100544:	4602      	movne	r2, r0
 8100546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 810054a:	bf06      	itte	eq
 810054c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100550:	ea91 0f03 	teqeq	r1, r3
 8100554:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8100558:	bd30      	pop	{r4, r5, pc}
 810055a:	bf00      	nop

0810055c <__aeabi_ui2d>:
 810055c:	f090 0f00 	teq	r0, #0
 8100560:	bf04      	itt	eq
 8100562:	2100      	moveq	r1, #0
 8100564:	4770      	bxeq	lr
 8100566:	b530      	push	{r4, r5, lr}
 8100568:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 810056c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100570:	f04f 0500 	mov.w	r5, #0
 8100574:	f04f 0100 	mov.w	r1, #0
 8100578:	e750      	b.n	810041c <__adddf3+0x138>
 810057a:	bf00      	nop

0810057c <__aeabi_i2d>:
 810057c:	f090 0f00 	teq	r0, #0
 8100580:	bf04      	itt	eq
 8100582:	2100      	moveq	r1, #0
 8100584:	4770      	bxeq	lr
 8100586:	b530      	push	{r4, r5, lr}
 8100588:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 810058c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100590:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8100594:	bf48      	it	mi
 8100596:	4240      	negmi	r0, r0
 8100598:	f04f 0100 	mov.w	r1, #0
 810059c:	e73e      	b.n	810041c <__adddf3+0x138>
 810059e:	bf00      	nop

081005a0 <__aeabi_f2d>:
 81005a0:	0042      	lsls	r2, r0, #1
 81005a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 81005a6:	ea4f 0131 	mov.w	r1, r1, rrx
 81005aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 81005ae:	bf1f      	itttt	ne
 81005b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 81005b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 81005b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 81005bc:	4770      	bxne	lr
 81005be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 81005c2:	bf08      	it	eq
 81005c4:	4770      	bxeq	lr
 81005c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 81005ca:	bf04      	itt	eq
 81005cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 81005d0:	4770      	bxeq	lr
 81005d2:	b530      	push	{r4, r5, lr}
 81005d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81005dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 81005e0:	e71c      	b.n	810041c <__adddf3+0x138>
 81005e2:	bf00      	nop

081005e4 <__aeabi_ul2d>:
 81005e4:	ea50 0201 	orrs.w	r2, r0, r1
 81005e8:	bf08      	it	eq
 81005ea:	4770      	bxeq	lr
 81005ec:	b530      	push	{r4, r5, lr}
 81005ee:	f04f 0500 	mov.w	r5, #0
 81005f2:	e00a      	b.n	810060a <__aeabi_l2d+0x16>

081005f4 <__aeabi_l2d>:
 81005f4:	ea50 0201 	orrs.w	r2, r0, r1
 81005f8:	bf08      	it	eq
 81005fa:	4770      	bxeq	lr
 81005fc:	b530      	push	{r4, r5, lr}
 81005fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8100602:	d502      	bpl.n	810060a <__aeabi_l2d+0x16>
 8100604:	4240      	negs	r0, r0
 8100606:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810060a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 810060e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100612:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8100616:	f43f aed8 	beq.w	81003ca <__adddf3+0xe6>
 810061a:	f04f 0203 	mov.w	r2, #3
 810061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8100622:	bf18      	it	ne
 8100624:	3203      	addne	r2, #3
 8100626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 810062a:	bf18      	it	ne
 810062c:	3203      	addne	r2, #3
 810062e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8100632:	f1c2 0320 	rsb	r3, r2, #32
 8100636:	fa00 fc03 	lsl.w	ip, r0, r3
 810063a:	fa20 f002 	lsr.w	r0, r0, r2
 810063e:	fa01 fe03 	lsl.w	lr, r1, r3
 8100642:	ea40 000e 	orr.w	r0, r0, lr
 8100646:	fa21 f102 	lsr.w	r1, r1, r2
 810064a:	4414      	add	r4, r2
 810064c:	e6bd      	b.n	81003ca <__adddf3+0xe6>
 810064e:	bf00      	nop

08100650 <__aeabi_dmul>:
 8100650:	b570      	push	{r4, r5, r6, lr}
 8100652:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8100656:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 810065a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810065e:	bf1d      	ittte	ne
 8100660:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100664:	ea94 0f0c 	teqne	r4, ip
 8100668:	ea95 0f0c 	teqne	r5, ip
 810066c:	f000 f8de 	bleq	810082c <__aeabi_dmul+0x1dc>
 8100670:	442c      	add	r4, r5
 8100672:	ea81 0603 	eor.w	r6, r1, r3
 8100676:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 810067a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 810067e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8100682:	bf18      	it	ne
 8100684:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100688:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 810068c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8100690:	d038      	beq.n	8100704 <__aeabi_dmul+0xb4>
 8100692:	fba0 ce02 	umull	ip, lr, r0, r2
 8100696:	f04f 0500 	mov.w	r5, #0
 810069a:	fbe1 e502 	umlal	lr, r5, r1, r2
 810069e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 81006a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 81006a6:	f04f 0600 	mov.w	r6, #0
 81006aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 81006ae:	f09c 0f00 	teq	ip, #0
 81006b2:	bf18      	it	ne
 81006b4:	f04e 0e01 	orrne.w	lr, lr, #1
 81006b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 81006bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 81006c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 81006c4:	d204      	bcs.n	81006d0 <__aeabi_dmul+0x80>
 81006c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 81006ca:	416d      	adcs	r5, r5
 81006cc:	eb46 0606 	adc.w	r6, r6, r6
 81006d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 81006d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 81006d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 81006dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 81006e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 81006e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81006e8:	bf88      	it	hi
 81006ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81006ee:	d81e      	bhi.n	810072e <__aeabi_dmul+0xde>
 81006f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 81006f4:	bf08      	it	eq
 81006f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81006fa:	f150 0000 	adcs.w	r0, r0, #0
 81006fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100702:	bd70      	pop	{r4, r5, r6, pc}
 8100704:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8100708:	ea46 0101 	orr.w	r1, r6, r1
 810070c:	ea40 0002 	orr.w	r0, r0, r2
 8100710:	ea81 0103 	eor.w	r1, r1, r3
 8100714:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8100718:	bfc2      	ittt	gt
 810071a:	ebd4 050c 	rsbsgt	r5, r4, ip
 810071e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100722:	bd70      	popgt	{r4, r5, r6, pc}
 8100724:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100728:	f04f 0e00 	mov.w	lr, #0
 810072c:	3c01      	subs	r4, #1
 810072e:	f300 80ab 	bgt.w	8100888 <__aeabi_dmul+0x238>
 8100732:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8100736:	bfde      	ittt	le
 8100738:	2000      	movle	r0, #0
 810073a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 810073e:	bd70      	pople	{r4, r5, r6, pc}
 8100740:	f1c4 0400 	rsb	r4, r4, #0
 8100744:	3c20      	subs	r4, #32
 8100746:	da35      	bge.n	81007b4 <__aeabi_dmul+0x164>
 8100748:	340c      	adds	r4, #12
 810074a:	dc1b      	bgt.n	8100784 <__aeabi_dmul+0x134>
 810074c:	f104 0414 	add.w	r4, r4, #20
 8100750:	f1c4 0520 	rsb	r5, r4, #32
 8100754:	fa00 f305 	lsl.w	r3, r0, r5
 8100758:	fa20 f004 	lsr.w	r0, r0, r4
 810075c:	fa01 f205 	lsl.w	r2, r1, r5
 8100760:	ea40 0002 	orr.w	r0, r0, r2
 8100764:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8100768:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 810076c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100770:	fa21 f604 	lsr.w	r6, r1, r4
 8100774:	eb42 0106 	adc.w	r1, r2, r6
 8100778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810077c:	bf08      	it	eq
 810077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8100782:	bd70      	pop	{r4, r5, r6, pc}
 8100784:	f1c4 040c 	rsb	r4, r4, #12
 8100788:	f1c4 0520 	rsb	r5, r4, #32
 810078c:	fa00 f304 	lsl.w	r3, r0, r4
 8100790:	fa20 f005 	lsr.w	r0, r0, r5
 8100794:	fa01 f204 	lsl.w	r2, r1, r4
 8100798:	ea40 0002 	orr.w	r0, r0, r2
 810079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 81007a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 81007a4:	f141 0100 	adc.w	r1, r1, #0
 81007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81007ac:	bf08      	it	eq
 81007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81007b2:	bd70      	pop	{r4, r5, r6, pc}
 81007b4:	f1c4 0520 	rsb	r5, r4, #32
 81007b8:	fa00 f205 	lsl.w	r2, r0, r5
 81007bc:	ea4e 0e02 	orr.w	lr, lr, r2
 81007c0:	fa20 f304 	lsr.w	r3, r0, r4
 81007c4:	fa01 f205 	lsl.w	r2, r1, r5
 81007c8:	ea43 0302 	orr.w	r3, r3, r2
 81007cc:	fa21 f004 	lsr.w	r0, r1, r4
 81007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 81007d4:	fa21 f204 	lsr.w	r2, r1, r4
 81007d8:	ea20 0002 	bic.w	r0, r0, r2
 81007dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 81007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 81007e4:	bf08      	it	eq
 81007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81007ea:	bd70      	pop	{r4, r5, r6, pc}
 81007ec:	f094 0f00 	teq	r4, #0
 81007f0:	d10f      	bne.n	8100812 <__aeabi_dmul+0x1c2>
 81007f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 81007f6:	0040      	lsls	r0, r0, #1
 81007f8:	eb41 0101 	adc.w	r1, r1, r1
 81007fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100800:	bf08      	it	eq
 8100802:	3c01      	subeq	r4, #1
 8100804:	d0f7      	beq.n	81007f6 <__aeabi_dmul+0x1a6>
 8100806:	ea41 0106 	orr.w	r1, r1, r6
 810080a:	f095 0f00 	teq	r5, #0
 810080e:	bf18      	it	ne
 8100810:	4770      	bxne	lr
 8100812:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8100816:	0052      	lsls	r2, r2, #1
 8100818:	eb43 0303 	adc.w	r3, r3, r3
 810081c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8100820:	bf08      	it	eq
 8100822:	3d01      	subeq	r5, #1
 8100824:	d0f7      	beq.n	8100816 <__aeabi_dmul+0x1c6>
 8100826:	ea43 0306 	orr.w	r3, r3, r6
 810082a:	4770      	bx	lr
 810082c:	ea94 0f0c 	teq	r4, ip
 8100830:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100834:	bf18      	it	ne
 8100836:	ea95 0f0c 	teqne	r5, ip
 810083a:	d00c      	beq.n	8100856 <__aeabi_dmul+0x206>
 810083c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100840:	bf18      	it	ne
 8100842:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100846:	d1d1      	bne.n	81007ec <__aeabi_dmul+0x19c>
 8100848:	ea81 0103 	eor.w	r1, r1, r3
 810084c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100850:	f04f 0000 	mov.w	r0, #0
 8100854:	bd70      	pop	{r4, r5, r6, pc}
 8100856:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 810085a:	bf06      	itte	eq
 810085c:	4610      	moveq	r0, r2
 810085e:	4619      	moveq	r1, r3
 8100860:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100864:	d019      	beq.n	810089a <__aeabi_dmul+0x24a>
 8100866:	ea94 0f0c 	teq	r4, ip
 810086a:	d102      	bne.n	8100872 <__aeabi_dmul+0x222>
 810086c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100870:	d113      	bne.n	810089a <__aeabi_dmul+0x24a>
 8100872:	ea95 0f0c 	teq	r5, ip
 8100876:	d105      	bne.n	8100884 <__aeabi_dmul+0x234>
 8100878:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 810087c:	bf1c      	itt	ne
 810087e:	4610      	movne	r0, r2
 8100880:	4619      	movne	r1, r3
 8100882:	d10a      	bne.n	810089a <__aeabi_dmul+0x24a>
 8100884:	ea81 0103 	eor.w	r1, r1, r3
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 810088c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100890:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8100894:	f04f 0000 	mov.w	r0, #0
 8100898:	bd70      	pop	{r4, r5, r6, pc}
 810089a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 810089e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 81008a2:	bd70      	pop	{r4, r5, r6, pc}

081008a4 <__aeabi_ddiv>:
 81008a4:	b570      	push	{r4, r5, r6, lr}
 81008a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 81008aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 81008ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 81008b2:	bf1d      	ittte	ne
 81008b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 81008b8:	ea94 0f0c 	teqne	r4, ip
 81008bc:	ea95 0f0c 	teqne	r5, ip
 81008c0:	f000 f8a7 	bleq	8100a12 <__aeabi_ddiv+0x16e>
 81008c4:	eba4 0405 	sub.w	r4, r4, r5
 81008c8:	ea81 0e03 	eor.w	lr, r1, r3
 81008cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 81008d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81008d4:	f000 8088 	beq.w	81009e8 <__aeabi_ddiv+0x144>
 81008d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 81008dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 81008e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 81008e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81008e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81008ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81008f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81008f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81008f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 81008fc:	429d      	cmp	r5, r3
 81008fe:	bf08      	it	eq
 8100900:	4296      	cmpeq	r6, r2
 8100902:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8100906:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 810090a:	d202      	bcs.n	8100912 <__aeabi_ddiv+0x6e>
 810090c:	085b      	lsrs	r3, r3, #1
 810090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8100912:	1ab6      	subs	r6, r6, r2
 8100914:	eb65 0503 	sbc.w	r5, r5, r3
 8100918:	085b      	lsrs	r3, r3, #1
 810091a:	ea4f 0232 	mov.w	r2, r2, rrx
 810091e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8100922:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8100926:	ebb6 0e02 	subs.w	lr, r6, r2
 810092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 810092e:	bf22      	ittt	cs
 8100930:	1ab6      	subcs	r6, r6, r2
 8100932:	4675      	movcs	r5, lr
 8100934:	ea40 000c 	orrcs.w	r0, r0, ip
 8100938:	085b      	lsrs	r3, r3, #1
 810093a:	ea4f 0232 	mov.w	r2, r2, rrx
 810093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100946:	bf22      	ittt	cs
 8100948:	1ab6      	subcs	r6, r6, r2
 810094a:	4675      	movcs	r5, lr
 810094c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100950:	085b      	lsrs	r3, r3, #1
 8100952:	ea4f 0232 	mov.w	r2, r2, rrx
 8100956:	ebb6 0e02 	subs.w	lr, r6, r2
 810095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 810095e:	bf22      	ittt	cs
 8100960:	1ab6      	subcs	r6, r6, r2
 8100962:	4675      	movcs	r5, lr
 8100964:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100968:	085b      	lsrs	r3, r3, #1
 810096a:	ea4f 0232 	mov.w	r2, r2, rrx
 810096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100976:	bf22      	ittt	cs
 8100978:	1ab6      	subcs	r6, r6, r2
 810097a:	4675      	movcs	r5, lr
 810097c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100980:	ea55 0e06 	orrs.w	lr, r5, r6
 8100984:	d018      	beq.n	81009b8 <__aeabi_ddiv+0x114>
 8100986:	ea4f 1505 	mov.w	r5, r5, lsl #4
 810098a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 810098e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100992:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100996:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 810099a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 810099e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 81009a2:	d1c0      	bne.n	8100926 <__aeabi_ddiv+0x82>
 81009a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81009a8:	d10b      	bne.n	81009c2 <__aeabi_ddiv+0x11e>
 81009aa:	ea41 0100 	orr.w	r1, r1, r0
 81009ae:	f04f 0000 	mov.w	r0, #0
 81009b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 81009b6:	e7b6      	b.n	8100926 <__aeabi_ddiv+0x82>
 81009b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81009bc:	bf04      	itt	eq
 81009be:	4301      	orreq	r1, r0
 81009c0:	2000      	moveq	r0, #0
 81009c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81009c6:	bf88      	it	hi
 81009c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81009cc:	f63f aeaf 	bhi.w	810072e <__aeabi_dmul+0xde>
 81009d0:	ebb5 0c03 	subs.w	ip, r5, r3
 81009d4:	bf04      	itt	eq
 81009d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 81009da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81009de:	f150 0000 	adcs.w	r0, r0, #0
 81009e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81009e6:	bd70      	pop	{r4, r5, r6, pc}
 81009e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 81009ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 81009f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 81009f4:	bfc2      	ittt	gt
 81009f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 81009fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81009fe:	bd70      	popgt	{r4, r5, r6, pc}
 8100a00:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100a04:	f04f 0e00 	mov.w	lr, #0
 8100a08:	3c01      	subs	r4, #1
 8100a0a:	e690      	b.n	810072e <__aeabi_dmul+0xde>
 8100a0c:	ea45 0e06 	orr.w	lr, r5, r6
 8100a10:	e68d      	b.n	810072e <__aeabi_dmul+0xde>
 8100a12:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100a16:	ea94 0f0c 	teq	r4, ip
 8100a1a:	bf08      	it	eq
 8100a1c:	ea95 0f0c 	teqeq	r5, ip
 8100a20:	f43f af3b 	beq.w	810089a <__aeabi_dmul+0x24a>
 8100a24:	ea94 0f0c 	teq	r4, ip
 8100a28:	d10a      	bne.n	8100a40 <__aeabi_ddiv+0x19c>
 8100a2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100a2e:	f47f af34 	bne.w	810089a <__aeabi_dmul+0x24a>
 8100a32:	ea95 0f0c 	teq	r5, ip
 8100a36:	f47f af25 	bne.w	8100884 <__aeabi_dmul+0x234>
 8100a3a:	4610      	mov	r0, r2
 8100a3c:	4619      	mov	r1, r3
 8100a3e:	e72c      	b.n	810089a <__aeabi_dmul+0x24a>
 8100a40:	ea95 0f0c 	teq	r5, ip
 8100a44:	d106      	bne.n	8100a54 <__aeabi_ddiv+0x1b0>
 8100a46:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100a4a:	f43f aefd 	beq.w	8100848 <__aeabi_dmul+0x1f8>
 8100a4e:	4610      	mov	r0, r2
 8100a50:	4619      	mov	r1, r3
 8100a52:	e722      	b.n	810089a <__aeabi_dmul+0x24a>
 8100a54:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100a58:	bf18      	it	ne
 8100a5a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100a5e:	f47f aec5 	bne.w	81007ec <__aeabi_dmul+0x19c>
 8100a62:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100a66:	f47f af0d 	bne.w	8100884 <__aeabi_dmul+0x234>
 8100a6a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100a6e:	f47f aeeb 	bne.w	8100848 <__aeabi_dmul+0x1f8>
 8100a72:	e712      	b.n	810089a <__aeabi_dmul+0x24a>

08100a74 <__gedf2>:
 8100a74:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8100a78:	e006      	b.n	8100a88 <__cmpdf2+0x4>
 8100a7a:	bf00      	nop

08100a7c <__ledf2>:
 8100a7c:	f04f 0c01 	mov.w	ip, #1
 8100a80:	e002      	b.n	8100a88 <__cmpdf2+0x4>
 8100a82:	bf00      	nop

08100a84 <__cmpdf2>:
 8100a84:	f04f 0c01 	mov.w	ip, #1
 8100a88:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100a98:	bf18      	it	ne
 8100a9a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100a9e:	d01b      	beq.n	8100ad8 <__cmpdf2+0x54>
 8100aa0:	b001      	add	sp, #4
 8100aa2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100aa6:	bf0c      	ite	eq
 8100aa8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100aac:	ea91 0f03 	teqne	r1, r3
 8100ab0:	bf02      	ittt	eq
 8100ab2:	ea90 0f02 	teqeq	r0, r2
 8100ab6:	2000      	moveq	r0, #0
 8100ab8:	4770      	bxeq	lr
 8100aba:	f110 0f00 	cmn.w	r0, #0
 8100abe:	ea91 0f03 	teq	r1, r3
 8100ac2:	bf58      	it	pl
 8100ac4:	4299      	cmppl	r1, r3
 8100ac6:	bf08      	it	eq
 8100ac8:	4290      	cmpeq	r0, r2
 8100aca:	bf2c      	ite	cs
 8100acc:	17d8      	asrcs	r0, r3, #31
 8100ace:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100ad2:	f040 0001 	orr.w	r0, r0, #1
 8100ad6:	4770      	bx	lr
 8100ad8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ae0:	d102      	bne.n	8100ae8 <__cmpdf2+0x64>
 8100ae2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100ae6:	d107      	bne.n	8100af8 <__cmpdf2+0x74>
 8100ae8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100af0:	d1d6      	bne.n	8100aa0 <__cmpdf2+0x1c>
 8100af2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100af6:	d0d3      	beq.n	8100aa0 <__cmpdf2+0x1c>
 8100af8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100afc:	4770      	bx	lr
 8100afe:	bf00      	nop

08100b00 <__aeabi_cdrcmple>:
 8100b00:	4684      	mov	ip, r0
 8100b02:	4610      	mov	r0, r2
 8100b04:	4662      	mov	r2, ip
 8100b06:	468c      	mov	ip, r1
 8100b08:	4619      	mov	r1, r3
 8100b0a:	4663      	mov	r3, ip
 8100b0c:	e000      	b.n	8100b10 <__aeabi_cdcmpeq>
 8100b0e:	bf00      	nop

08100b10 <__aeabi_cdcmpeq>:
 8100b10:	b501      	push	{r0, lr}
 8100b12:	f7ff ffb7 	bl	8100a84 <__cmpdf2>
 8100b16:	2800      	cmp	r0, #0
 8100b18:	bf48      	it	mi
 8100b1a:	f110 0f00 	cmnmi.w	r0, #0
 8100b1e:	bd01      	pop	{r0, pc}

08100b20 <__aeabi_dcmpeq>:
 8100b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b24:	f7ff fff4 	bl	8100b10 <__aeabi_cdcmpeq>
 8100b28:	bf0c      	ite	eq
 8100b2a:	2001      	moveq	r0, #1
 8100b2c:	2000      	movne	r0, #0
 8100b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b32:	bf00      	nop

08100b34 <__aeabi_dcmplt>:
 8100b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b38:	f7ff ffea 	bl	8100b10 <__aeabi_cdcmpeq>
 8100b3c:	bf34      	ite	cc
 8100b3e:	2001      	movcc	r0, #1
 8100b40:	2000      	movcs	r0, #0
 8100b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b46:	bf00      	nop

08100b48 <__aeabi_dcmple>:
 8100b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b4c:	f7ff ffe0 	bl	8100b10 <__aeabi_cdcmpeq>
 8100b50:	bf94      	ite	ls
 8100b52:	2001      	movls	r0, #1
 8100b54:	2000      	movhi	r0, #0
 8100b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b5a:	bf00      	nop

08100b5c <__aeabi_dcmpge>:
 8100b5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b60:	f7ff ffce 	bl	8100b00 <__aeabi_cdrcmple>
 8100b64:	bf94      	ite	ls
 8100b66:	2001      	movls	r0, #1
 8100b68:	2000      	movhi	r0, #0
 8100b6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b6e:	bf00      	nop

08100b70 <__aeabi_dcmpgt>:
 8100b70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100b74:	f7ff ffc4 	bl	8100b00 <__aeabi_cdrcmple>
 8100b78:	bf34      	ite	cc
 8100b7a:	2001      	movcc	r0, #1
 8100b7c:	2000      	movcs	r0, #0
 8100b7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100b82:	bf00      	nop

08100b84 <__aeabi_dcmpun>:
 8100b84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b8c:	d102      	bne.n	8100b94 <__aeabi_dcmpun+0x10>
 8100b8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b92:	d10a      	bne.n	8100baa <__aeabi_dcmpun+0x26>
 8100b94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b9c:	d102      	bne.n	8100ba4 <__aeabi_dcmpun+0x20>
 8100b9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100ba2:	d102      	bne.n	8100baa <__aeabi_dcmpun+0x26>
 8100ba4:	f04f 0000 	mov.w	r0, #0
 8100ba8:	4770      	bx	lr
 8100baa:	f04f 0001 	mov.w	r0, #1
 8100bae:	4770      	bx	lr

08100bb0 <__aeabi_d2f>:
 8100bb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100bb4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8100bb8:	bf24      	itt	cs
 8100bba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8100bbe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8100bc2:	d90d      	bls.n	8100be0 <__aeabi_d2f+0x30>
 8100bc4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8100bc8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100bcc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100bd0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8100bd4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100bd8:	bf08      	it	eq
 8100bda:	f020 0001 	biceq.w	r0, r0, #1
 8100bde:	4770      	bx	lr
 8100be0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8100be4:	d121      	bne.n	8100c2a <__aeabi_d2f+0x7a>
 8100be6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8100bea:	bfbc      	itt	lt
 8100bec:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8100bf0:	4770      	bxlt	lr
 8100bf2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100bf6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100bfa:	f1c2 0218 	rsb	r2, r2, #24
 8100bfe:	f1c2 0c20 	rsb	ip, r2, #32
 8100c02:	fa10 f30c 	lsls.w	r3, r0, ip
 8100c06:	fa20 f002 	lsr.w	r0, r0, r2
 8100c0a:	bf18      	it	ne
 8100c0c:	f040 0001 	orrne.w	r0, r0, #1
 8100c10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100c18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100c1c:	ea40 000c 	orr.w	r0, r0, ip
 8100c20:	fa23 f302 	lsr.w	r3, r3, r2
 8100c24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100c28:	e7cc      	b.n	8100bc4 <__aeabi_d2f+0x14>
 8100c2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100c2e:	d107      	bne.n	8100c40 <__aeabi_d2f+0x90>
 8100c30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100c34:	bf1e      	ittt	ne
 8100c36:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8100c3a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8100c3e:	4770      	bxne	lr
 8100c40:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8100c44:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8100c48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8100c4c:	4770      	bx	lr
 8100c4e:	bf00      	nop

08100c50 <BNO055_Init>:
volatile SharedMemory *const SRAM4_BNO055 = (SharedMemory*)(SHARED_MEMORY_ADDRESS_BNO055); // Definition in SRAM4.c

#if __CORTEX_M == 4  // Only for CM7 core

HAL_StatusTypeDef BNO055_Init(BNO055_t *bno, I2C_HandleTypeDef *hi2cx, uint8_t addr, OPRMode mode)
{
 8100c50:	b580      	push	{r7, lr}
 8100c52:	b08a      	sub	sp, #40	@ 0x28
 8100c54:	af04      	add	r7, sp, #16
 8100c56:	60f8      	str	r0, [r7, #12]
 8100c58:	60b9      	str	r1, [r7, #8]
 8100c5a:	4611      	mov	r1, r2
 8100c5c:	461a      	mov	r2, r3
 8100c5e:	460b      	mov	r3, r1
 8100c60:	71fb      	strb	r3, [r7, #7]
 8100c62:	4613      	mov	r3, r2
 8100c64:	71bb      	strb	r3, [r7, #6]
	uint8_t txbuffer;
	uint8_t rxbuffer;

	bno->hi2cx = hi2cx;
 8100c66:	68fb      	ldr	r3, [r7, #12]
 8100c68:	68ba      	ldr	r2, [r7, #8]
 8100c6a:	601a      	str	r2, [r3, #0]
	bno->address = BNO055_ADD_H;
 8100c6c:	68fb      	ldr	r3, [r7, #12]
 8100c6e:	2252      	movs	r2, #82	@ 0x52
 8100c70:	711a      	strb	r2, [r3, #4]
	if (addr == 0) bno->address = BNO055_ADD_L;
 8100c72:	79fb      	ldrb	r3, [r7, #7]
 8100c74:	2b00      	cmp	r3, #0
 8100c76:	d102      	bne.n	8100c7e <BNO055_Init+0x2e>
 8100c78:	68fb      	ldr	r3, [r7, #12]
 8100c7a:	2250      	movs	r2, #80	@ 0x50
 8100c7c:	711a      	strb	r2, [r3, #4]

	HAL_I2C_Mem_Read(bno->hi2cx, bno->address, CHIP_ID, 1, &rxbuffer, 1, 10);
 8100c7e:	68fb      	ldr	r3, [r7, #12]
 8100c80:	6818      	ldr	r0, [r3, #0]
 8100c82:	68fb      	ldr	r3, [r7, #12]
 8100c84:	791b      	ldrb	r3, [r3, #4]
 8100c86:	4619      	mov	r1, r3
 8100c88:	230a      	movs	r3, #10
 8100c8a:	9302      	str	r3, [sp, #8]
 8100c8c:	2301      	movs	r3, #1
 8100c8e:	9301      	str	r3, [sp, #4]
 8100c90:	f107 0316 	add.w	r3, r7, #22
 8100c94:	9300      	str	r3, [sp, #0]
 8100c96:	2301      	movs	r3, #1
 8100c98:	2200      	movs	r2, #0
 8100c9a:	f005 fbc5 	bl	8106428 <HAL_I2C_Mem_Read>
	if (rxbuffer != 0xA0) {
 8100c9e:	7dbb      	ldrb	r3, [r7, #22]
 8100ca0:	2ba0      	cmp	r3, #160	@ 0xa0
 8100ca2:	d018      	beq.n	8100cd6 <BNO055_Init+0x86>
		HAL_Delay(1000);
 8100ca4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8100ca8:	f002 fb40 	bl	810332c <HAL_Delay>
		HAL_I2C_Mem_Read(bno->hi2cx, bno->address, CHIP_ID, 1, &rxbuffer, 1, 10);
 8100cac:	68fb      	ldr	r3, [r7, #12]
 8100cae:	6818      	ldr	r0, [r3, #0]
 8100cb0:	68fb      	ldr	r3, [r7, #12]
 8100cb2:	791b      	ldrb	r3, [r3, #4]
 8100cb4:	4619      	mov	r1, r3
 8100cb6:	230a      	movs	r3, #10
 8100cb8:	9302      	str	r3, [sp, #8]
 8100cba:	2301      	movs	r3, #1
 8100cbc:	9301      	str	r3, [sp, #4]
 8100cbe:	f107 0316 	add.w	r3, r7, #22
 8100cc2:	9300      	str	r3, [sp, #0]
 8100cc4:	2301      	movs	r3, #1
 8100cc6:	2200      	movs	r2, #0
 8100cc8:	f005 fbae 	bl	8106428 <HAL_I2C_Mem_Read>
		if (rxbuffer != 0xA0) return HAL_ERROR;
 8100ccc:	7dbb      	ldrb	r3, [r7, #22]
 8100cce:	2ba0      	cmp	r3, #160	@ 0xa0
 8100cd0:	d001      	beq.n	8100cd6 <BNO055_Init+0x86>
 8100cd2:	2301      	movs	r3, #1
 8100cd4:	e099      	b.n	8100e0a <BNO055_Init+0x1ba>
	}

	txbuffer = CONFIGMODE;
 8100cd6:	2300      	movs	r3, #0
 8100cd8:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(bno->hi2cx, bno->address, OPR_MODE, 1, &txbuffer, 1, 10);
 8100cda:	68fb      	ldr	r3, [r7, #12]
 8100cdc:	6818      	ldr	r0, [r3, #0]
 8100cde:	68fb      	ldr	r3, [r7, #12]
 8100ce0:	791b      	ldrb	r3, [r3, #4]
 8100ce2:	4619      	mov	r1, r3
 8100ce4:	230a      	movs	r3, #10
 8100ce6:	9302      	str	r3, [sp, #8]
 8100ce8:	2301      	movs	r3, #1
 8100cea:	9301      	str	r3, [sp, #4]
 8100cec:	f107 0317 	add.w	r3, r7, #23
 8100cf0:	9300      	str	r3, [sp, #0]
 8100cf2:	2301      	movs	r3, #1
 8100cf4:	223d      	movs	r2, #61	@ 0x3d
 8100cf6:	f005 fa83 	bl	8106200 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8100cfa:	200a      	movs	r0, #10
 8100cfc:	f002 fb16 	bl	810332c <HAL_Delay>

	txbuffer = 0x20;
 8100d00:	2320      	movs	r3, #32
 8100d02:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(bno->hi2cx, bno->address, SYS_TRIGGER, 1, &txbuffer, 1, 10);
 8100d04:	68fb      	ldr	r3, [r7, #12]
 8100d06:	6818      	ldr	r0, [r3, #0]
 8100d08:	68fb      	ldr	r3, [r7, #12]
 8100d0a:	791b      	ldrb	r3, [r3, #4]
 8100d0c:	4619      	mov	r1, r3
 8100d0e:	230a      	movs	r3, #10
 8100d10:	9302      	str	r3, [sp, #8]
 8100d12:	2301      	movs	r3, #1
 8100d14:	9301      	str	r3, [sp, #4]
 8100d16:	f107 0317 	add.w	r3, r7, #23
 8100d1a:	9300      	str	r3, [sp, #0]
 8100d1c:	2301      	movs	r3, #1
 8100d1e:	223f      	movs	r2, #63	@ 0x3f
 8100d20:	f005 fa6e 	bl	8106200 <HAL_I2C_Mem_Write>
	HAL_Delay(30);
 8100d24:	201e      	movs	r0, #30
 8100d26:	f002 fb01 	bl	810332c <HAL_Delay>

	do {
		HAL_I2C_Mem_Read(bno->hi2cx, bno->address, CHIP_ID, 1, &rxbuffer, 1, 10);
 8100d2a:	68fb      	ldr	r3, [r7, #12]
 8100d2c:	6818      	ldr	r0, [r3, #0]
 8100d2e:	68fb      	ldr	r3, [r7, #12]
 8100d30:	791b      	ldrb	r3, [r3, #4]
 8100d32:	4619      	mov	r1, r3
 8100d34:	230a      	movs	r3, #10
 8100d36:	9302      	str	r3, [sp, #8]
 8100d38:	2301      	movs	r3, #1
 8100d3a:	9301      	str	r3, [sp, #4]
 8100d3c:	f107 0316 	add.w	r3, r7, #22
 8100d40:	9300      	str	r3, [sp, #0]
 8100d42:	2301      	movs	r3, #1
 8100d44:	2200      	movs	r2, #0
 8100d46:	f005 fb6f 	bl	8106428 <HAL_I2C_Mem_Read>
	} while (rxbuffer != 0xA0);
 8100d4a:	7dbb      	ldrb	r3, [r7, #22]
 8100d4c:	2ba0      	cmp	r3, #160	@ 0xa0
 8100d4e:	d1ec      	bne.n	8100d2a <BNO055_Init+0xda>
	HAL_Delay(50);
 8100d50:	2032      	movs	r0, #50	@ 0x32
 8100d52:	f002 faeb 	bl	810332c <HAL_Delay>

	txbuffer = Normal_Mode;
 8100d56:	2300      	movs	r3, #0
 8100d58:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(bno->hi2cx, bno->address, PWR_MODE, 1, &txbuffer, 1, 10);
 8100d5a:	68fb      	ldr	r3, [r7, #12]
 8100d5c:	6818      	ldr	r0, [r3, #0]
 8100d5e:	68fb      	ldr	r3, [r7, #12]
 8100d60:	791b      	ldrb	r3, [r3, #4]
 8100d62:	4619      	mov	r1, r3
 8100d64:	230a      	movs	r3, #10
 8100d66:	9302      	str	r3, [sp, #8]
 8100d68:	2301      	movs	r3, #1
 8100d6a:	9301      	str	r3, [sp, #4]
 8100d6c:	f107 0317 	add.w	r3, r7, #23
 8100d70:	9300      	str	r3, [sp, #0]
 8100d72:	2301      	movs	r3, #1
 8100d74:	223e      	movs	r2, #62	@ 0x3e
 8100d76:	f005 fa43 	bl	8106200 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8100d7a:	200a      	movs	r0, #10
 8100d7c:	f002 fad6 	bl	810332c <HAL_Delay>

	txbuffer = Page_ID_00;
 8100d80:	2300      	movs	r3, #0
 8100d82:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(bno->hi2cx, bno->address, PAGE_ID, 1, &txbuffer, 1, 10);
 8100d84:	68fb      	ldr	r3, [r7, #12]
 8100d86:	6818      	ldr	r0, [r3, #0]
 8100d88:	68fb      	ldr	r3, [r7, #12]
 8100d8a:	791b      	ldrb	r3, [r3, #4]
 8100d8c:	4619      	mov	r1, r3
 8100d8e:	230a      	movs	r3, #10
 8100d90:	9302      	str	r3, [sp, #8]
 8100d92:	2301      	movs	r3, #1
 8100d94:	9301      	str	r3, [sp, #4]
 8100d96:	f107 0317 	add.w	r3, r7, #23
 8100d9a:	9300      	str	r3, [sp, #0]
 8100d9c:	2301      	movs	r3, #1
 8100d9e:	2207      	movs	r2, #7
 8100da0:	f005 fa2e 	bl	8106200 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8100da4:	200a      	movs	r0, #10
 8100da6:	f002 fac1 	bl	810332c <HAL_Delay>

	txbuffer = 0x00;
 8100daa:	2300      	movs	r3, #0
 8100dac:	75fb      	strb	r3, [r7, #23]
	HAL_I2C_Mem_Write(bno->hi2cx, bno->address, SYS_TRIGGER, 1, &txbuffer, 1, 10);
 8100dae:	68fb      	ldr	r3, [r7, #12]
 8100db0:	6818      	ldr	r0, [r3, #0]
 8100db2:	68fb      	ldr	r3, [r7, #12]
 8100db4:	791b      	ldrb	r3, [r3, #4]
 8100db6:	4619      	mov	r1, r3
 8100db8:	230a      	movs	r3, #10
 8100dba:	9302      	str	r3, [sp, #8]
 8100dbc:	2301      	movs	r3, #1
 8100dbe:	9301      	str	r3, [sp, #4]
 8100dc0:	f107 0317 	add.w	r3, r7, #23
 8100dc4:	9300      	str	r3, [sp, #0]
 8100dc6:	2301      	movs	r3, #1
 8100dc8:	223f      	movs	r2, #63	@ 0x3f
 8100dca:	f005 fa19 	bl	8106200 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8100dce:	200a      	movs	r0, #10
 8100dd0:	f002 faac 	bl	810332c <HAL_Delay>

	bno->mode = mode;
 8100dd4:	68fb      	ldr	r3, [r7, #12]
 8100dd6:	79ba      	ldrb	r2, [r7, #6]
 8100dd8:	715a      	strb	r2, [r3, #5]
	HAL_I2C_Mem_Write(bno->hi2cx, bno->address, OPR_MODE, 1, &bno->mode, 1, 10);
 8100dda:	68fb      	ldr	r3, [r7, #12]
 8100ddc:	6818      	ldr	r0, [r3, #0]
 8100dde:	68fb      	ldr	r3, [r7, #12]
 8100de0:	791b      	ldrb	r3, [r3, #4]
 8100de2:	4619      	mov	r1, r3
 8100de4:	68fb      	ldr	r3, [r7, #12]
 8100de6:	3305      	adds	r3, #5
 8100de8:	220a      	movs	r2, #10
 8100dea:	9202      	str	r2, [sp, #8]
 8100dec:	2201      	movs	r2, #1
 8100dee:	9201      	str	r2, [sp, #4]
 8100df0:	9300      	str	r3, [sp, #0]
 8100df2:	2301      	movs	r3, #1
 8100df4:	223d      	movs	r2, #61	@ 0x3d
 8100df6:	f005 fa03 	bl	8106200 <HAL_I2C_Mem_Write>
	HAL_Delay(1000);
 8100dfa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8100dfe:	f002 fa95 	bl	810332c <HAL_Delay>

	bno->flag = HAL_OK;
 8100e02:	68fb      	ldr	r3, [r7, #12]
 8100e04:	2200      	movs	r2, #0
 8100e06:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8100e08:	2300      	movs	r3, #0
}
 8100e0a:	4618      	mov	r0, r3
 8100e0c:	3718      	adds	r7, #24
 8100e0e:	46bd      	mov	sp, r7
 8100e10:	bd80      	pop	{r7, pc}
 8100e12:	0000      	movs	r0, r0
 8100e14:	0000      	movs	r0, r0
	...

08100e18 <BNO055_Read_DMA>:
	}

}

void BNO055_Read_DMA(BNO055_t *bno, uint8_t fast_mode)
{
 8100e18:	b580      	push	{r7, lr}
 8100e1a:	b08a      	sub	sp, #40	@ 0x28
 8100e1c:	af04      	add	r7, sp, #16
 8100e1e:	6078      	str	r0, [r7, #4]
 8100e20:	460b      	mov	r3, r1
 8100e22:	70fb      	strb	r3, [r7, #3]
	uint8_t read_mode;
	HAL_I2C_Mem_Read(bno->hi2cx, bno->address, OPR_MODE, 1, &read_mode, 1, 10);
 8100e24:	687b      	ldr	r3, [r7, #4]
 8100e26:	6818      	ldr	r0, [r3, #0]
 8100e28:	687b      	ldr	r3, [r7, #4]
 8100e2a:	791b      	ldrb	r3, [r3, #4]
 8100e2c:	4619      	mov	r1, r3
 8100e2e:	230a      	movs	r3, #10
 8100e30:	9302      	str	r3, [sp, #8]
 8100e32:	2301      	movs	r3, #1
 8100e34:	9301      	str	r3, [sp, #4]
 8100e36:	f107 030f 	add.w	r3, r7, #15
 8100e3a:	9300      	str	r3, [sp, #0]
 8100e3c:	2301      	movs	r3, #1
 8100e3e:	223d      	movs	r2, #61	@ 0x3d
 8100e40:	f005 faf2 	bl	8106428 <HAL_I2C_Mem_Read>
	if (read_mode != bno->mode) {
 8100e44:	687b      	ldr	r3, [r7, #4]
 8100e46:	795a      	ldrb	r2, [r3, #5]
 8100e48:	7bfb      	ldrb	r3, [r7, #15]
 8100e4a:	429a      	cmp	r2, r3
 8100e4c:	d00f      	beq.n	8100e6e <BNO055_Read_DMA+0x56>
		HAL_I2C_Mem_Write(bno->hi2cx, bno->address, OPR_MODE, 1, &bno->mode, 1, 10);
 8100e4e:	687b      	ldr	r3, [r7, #4]
 8100e50:	6818      	ldr	r0, [r3, #0]
 8100e52:	687b      	ldr	r3, [r7, #4]
 8100e54:	791b      	ldrb	r3, [r3, #4]
 8100e56:	4619      	mov	r1, r3
 8100e58:	687b      	ldr	r3, [r7, #4]
 8100e5a:	3305      	adds	r3, #5
 8100e5c:	220a      	movs	r2, #10
 8100e5e:	9202      	str	r2, [sp, #8]
 8100e60:	2201      	movs	r2, #1
 8100e62:	9201      	str	r2, [sp, #4]
 8100e64:	9300      	str	r3, [sp, #0]
 8100e66:	2301      	movs	r3, #1
 8100e68:	223d      	movs	r2, #61	@ 0x3d
 8100e6a:	f005 f9c9 	bl	8106200 <HAL_I2C_Mem_Write>
	}

	const double scale = (1.0 / (1 << 14));
 8100e6e:	f04f 0200 	mov.w	r2, #0
 8100e72:	4bc3      	ldr	r3, [pc, #780]	@ (8101180 <BNO055_Read_DMA+0x368>)
 8100e74:	e9c7 2304 	strd	r2, r3, [r7, #16]

	bno->accel.x = ((double) bno->DataBuffer[0].i16) / 100.0;
 8100e78:	687b      	ldr	r3, [r7, #4]
 8100e7a:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 8100e7e:	4618      	mov	r0, r3
 8100e80:	f7ff fb7c 	bl	810057c <__aeabi_i2d>
 8100e84:	f04f 0200 	mov.w	r2, #0
 8100e88:	4bbe      	ldr	r3, [pc, #760]	@ (8101184 <BNO055_Read_DMA+0x36c>)
 8100e8a:	f7ff fd0b 	bl	81008a4 <__aeabi_ddiv>
 8100e8e:	4602      	mov	r2, r0
 8100e90:	460b      	mov	r3, r1
 8100e92:	6879      	ldr	r1, [r7, #4]
 8100e94:	e9c1 2302 	strd	r2, r3, [r1, #8]
	bno->accel.y = ((double) bno->DataBuffer[1].i16) / 100.0;
 8100e98:	687b      	ldr	r3, [r7, #4]
 8100e9a:	f9b3 30ba 	ldrsh.w	r3, [r3, #186]	@ 0xba
 8100e9e:	4618      	mov	r0, r3
 8100ea0:	f7ff fb6c 	bl	810057c <__aeabi_i2d>
 8100ea4:	f04f 0200 	mov.w	r2, #0
 8100ea8:	4bb6      	ldr	r3, [pc, #728]	@ (8101184 <BNO055_Read_DMA+0x36c>)
 8100eaa:	f7ff fcfb 	bl	81008a4 <__aeabi_ddiv>
 8100eae:	4602      	mov	r2, r0
 8100eb0:	460b      	mov	r3, r1
 8100eb2:	6879      	ldr	r1, [r7, #4]
 8100eb4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	bno->accel.z = ((double) bno->DataBuffer[2].i16) / 100.0;
 8100eb8:	687b      	ldr	r3, [r7, #4]
 8100eba:	f9b3 30bc 	ldrsh.w	r3, [r3, #188]	@ 0xbc
 8100ebe:	4618      	mov	r0, r3
 8100ec0:	f7ff fb5c 	bl	810057c <__aeabi_i2d>
 8100ec4:	f04f 0200 	mov.w	r2, #0
 8100ec8:	4bae      	ldr	r3, [pc, #696]	@ (8101184 <BNO055_Read_DMA+0x36c>)
 8100eca:	f7ff fceb 	bl	81008a4 <__aeabi_ddiv>
 8100ece:	4602      	mov	r2, r0
 8100ed0:	460b      	mov	r3, r1
 8100ed2:	6879      	ldr	r1, [r7, #4]
 8100ed4:	e9c1 2306 	strd	r2, r3, [r1, #24]

	bno->mag.x = ((double) bno->DataBuffer[3].i16) / 16.0;
 8100ed8:	687b      	ldr	r3, [r7, #4]
 8100eda:	f9b3 30be 	ldrsh.w	r3, [r3, #190]	@ 0xbe
 8100ede:	4618      	mov	r0, r3
 8100ee0:	f7ff fb4c 	bl	810057c <__aeabi_i2d>
 8100ee4:	f04f 0200 	mov.w	r2, #0
 8100ee8:	4ba7      	ldr	r3, [pc, #668]	@ (8101188 <BNO055_Read_DMA+0x370>)
 8100eea:	f7ff fcdb 	bl	81008a4 <__aeabi_ddiv>
 8100eee:	4602      	mov	r2, r0
 8100ef0:	460b      	mov	r3, r1
 8100ef2:	6879      	ldr	r1, [r7, #4]
 8100ef4:	e9c1 2308 	strd	r2, r3, [r1, #32]
	bno->mag.y = ((double) bno->DataBuffer[4].i16) / 16.0;
 8100ef8:	687b      	ldr	r3, [r7, #4]
 8100efa:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 8100efe:	4618      	mov	r0, r3
 8100f00:	f7ff fb3c 	bl	810057c <__aeabi_i2d>
 8100f04:	f04f 0200 	mov.w	r2, #0
 8100f08:	4b9f      	ldr	r3, [pc, #636]	@ (8101188 <BNO055_Read_DMA+0x370>)
 8100f0a:	f7ff fccb 	bl	81008a4 <__aeabi_ddiv>
 8100f0e:	4602      	mov	r2, r0
 8100f10:	460b      	mov	r3, r1
 8100f12:	6879      	ldr	r1, [r7, #4]
 8100f14:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	bno->mag.z = ((double) bno->DataBuffer[5].i16) / 16.0;
 8100f18:	687b      	ldr	r3, [r7, #4]
 8100f1a:	f9b3 30c2 	ldrsh.w	r3, [r3, #194]	@ 0xc2
 8100f1e:	4618      	mov	r0, r3
 8100f20:	f7ff fb2c 	bl	810057c <__aeabi_i2d>
 8100f24:	f04f 0200 	mov.w	r2, #0
 8100f28:	4b97      	ldr	r3, [pc, #604]	@ (8101188 <BNO055_Read_DMA+0x370>)
 8100f2a:	f7ff fcbb 	bl	81008a4 <__aeabi_ddiv>
 8100f2e:	4602      	mov	r2, r0
 8100f30:	460b      	mov	r3, r1
 8100f32:	6879      	ldr	r1, [r7, #4]
 8100f34:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

	bno->gyro.x = ((double) bno->DataBuffer[6].i16) * M_PI / (16.0 * 180.0);
 8100f38:	687b      	ldr	r3, [r7, #4]
 8100f3a:	f9b3 30c4 	ldrsh.w	r3, [r3, #196]	@ 0xc4
 8100f3e:	4618      	mov	r0, r3
 8100f40:	f7ff fb1c 	bl	810057c <__aeabi_i2d>
 8100f44:	a38c      	add	r3, pc, #560	@ (adr r3, 8101178 <BNO055_Read_DMA+0x360>)
 8100f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100f4a:	f7ff fb81 	bl	8100650 <__aeabi_dmul>
 8100f4e:	4602      	mov	r2, r0
 8100f50:	460b      	mov	r3, r1
 8100f52:	4610      	mov	r0, r2
 8100f54:	4619      	mov	r1, r3
 8100f56:	f04f 0200 	mov.w	r2, #0
 8100f5a:	4b8c      	ldr	r3, [pc, #560]	@ (810118c <BNO055_Read_DMA+0x374>)
 8100f5c:	f7ff fca2 	bl	81008a4 <__aeabi_ddiv>
 8100f60:	4602      	mov	r2, r0
 8100f62:	460b      	mov	r3, r1
 8100f64:	6879      	ldr	r1, [r7, #4]
 8100f66:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	bno->gyro.y = ((double) bno->DataBuffer[7].i16) * M_PI / (16.0 * 180.0);
 8100f6a:	687b      	ldr	r3, [r7, #4]
 8100f6c:	f9b3 30c6 	ldrsh.w	r3, [r3, #198]	@ 0xc6
 8100f70:	4618      	mov	r0, r3
 8100f72:	f7ff fb03 	bl	810057c <__aeabi_i2d>
 8100f76:	a380      	add	r3, pc, #512	@ (adr r3, 8101178 <BNO055_Read_DMA+0x360>)
 8100f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100f7c:	f7ff fb68 	bl	8100650 <__aeabi_dmul>
 8100f80:	4602      	mov	r2, r0
 8100f82:	460b      	mov	r3, r1
 8100f84:	4610      	mov	r0, r2
 8100f86:	4619      	mov	r1, r3
 8100f88:	f04f 0200 	mov.w	r2, #0
 8100f8c:	4b7f      	ldr	r3, [pc, #508]	@ (810118c <BNO055_Read_DMA+0x374>)
 8100f8e:	f7ff fc89 	bl	81008a4 <__aeabi_ddiv>
 8100f92:	4602      	mov	r2, r0
 8100f94:	460b      	mov	r3, r1
 8100f96:	6879      	ldr	r1, [r7, #4]
 8100f98:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	bno->gyro.z = ((double) bno->DataBuffer[8].i16) * M_PI / (16.0 * 180.0);
 8100f9c:	687b      	ldr	r3, [r7, #4]
 8100f9e:	f9b3 30c8 	ldrsh.w	r3, [r3, #200]	@ 0xc8
 8100fa2:	4618      	mov	r0, r3
 8100fa4:	f7ff faea 	bl	810057c <__aeabi_i2d>
 8100fa8:	a373      	add	r3, pc, #460	@ (adr r3, 8101178 <BNO055_Read_DMA+0x360>)
 8100faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100fae:	f7ff fb4f 	bl	8100650 <__aeabi_dmul>
 8100fb2:	4602      	mov	r2, r0
 8100fb4:	460b      	mov	r3, r1
 8100fb6:	4610      	mov	r0, r2
 8100fb8:	4619      	mov	r1, r3
 8100fba:	f04f 0200 	mov.w	r2, #0
 8100fbe:	4b73      	ldr	r3, [pc, #460]	@ (810118c <BNO055_Read_DMA+0x374>)
 8100fc0:	f7ff fc70 	bl	81008a4 <__aeabi_ddiv>
 8100fc4:	4602      	mov	r2, r0
 8100fc6:	460b      	mov	r3, r1
 8100fc8:	6879      	ldr	r1, [r7, #4]
 8100fca:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	bno->euler.yaw = ((double) bno->DataBuffer[9].i16) * M_PI / (16.0 * 180.0);
 8100fce:	687b      	ldr	r3, [r7, #4]
 8100fd0:	f9b3 30ca 	ldrsh.w	r3, [r3, #202]	@ 0xca
 8100fd4:	4618      	mov	r0, r3
 8100fd6:	f7ff fad1 	bl	810057c <__aeabi_i2d>
 8100fda:	a367      	add	r3, pc, #412	@ (adr r3, 8101178 <BNO055_Read_DMA+0x360>)
 8100fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8100fe0:	f7ff fb36 	bl	8100650 <__aeabi_dmul>
 8100fe4:	4602      	mov	r2, r0
 8100fe6:	460b      	mov	r3, r1
 8100fe8:	4610      	mov	r0, r2
 8100fea:	4619      	mov	r1, r3
 8100fec:	f04f 0200 	mov.w	r2, #0
 8100ff0:	4b66      	ldr	r3, [pc, #408]	@ (810118c <BNO055_Read_DMA+0x374>)
 8100ff2:	f7ff fc57 	bl	81008a4 <__aeabi_ddiv>
 8100ff6:	4602      	mov	r2, r0
 8100ff8:	460b      	mov	r3, r1
 8100ffa:	6879      	ldr	r1, [r7, #4]
 8100ffc:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	bno->euler.roll = ((double) bno->DataBuffer[10].i16) * M_PI / (16.0 * 180.0);
 8101000:	687b      	ldr	r3, [r7, #4]
 8101002:	f9b3 30cc 	ldrsh.w	r3, [r3, #204]	@ 0xcc
 8101006:	4618      	mov	r0, r3
 8101008:	f7ff fab8 	bl	810057c <__aeabi_i2d>
 810100c:	a35a      	add	r3, pc, #360	@ (adr r3, 8101178 <BNO055_Read_DMA+0x360>)
 810100e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101012:	f7ff fb1d 	bl	8100650 <__aeabi_dmul>
 8101016:	4602      	mov	r2, r0
 8101018:	460b      	mov	r3, r1
 810101a:	4610      	mov	r0, r2
 810101c:	4619      	mov	r1, r3
 810101e:	f04f 0200 	mov.w	r2, #0
 8101022:	4b5a      	ldr	r3, [pc, #360]	@ (810118c <BNO055_Read_DMA+0x374>)
 8101024:	f7ff fc3e 	bl	81008a4 <__aeabi_ddiv>
 8101028:	4602      	mov	r2, r0
 810102a:	460b      	mov	r3, r1
 810102c:	6879      	ldr	r1, [r7, #4]
 810102e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	bno->euler.pitch = ((double) bno->DataBuffer[11].i16) * M_PI / (16.0 * 180.0);
 8101032:	687b      	ldr	r3, [r7, #4]
 8101034:	f9b3 30ce 	ldrsh.w	r3, [r3, #206]	@ 0xce
 8101038:	4618      	mov	r0, r3
 810103a:	f7ff fa9f 	bl	810057c <__aeabi_i2d>
 810103e:	a34e      	add	r3, pc, #312	@ (adr r3, 8101178 <BNO055_Read_DMA+0x360>)
 8101040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101044:	f7ff fb04 	bl	8100650 <__aeabi_dmul>
 8101048:	4602      	mov	r2, r0
 810104a:	460b      	mov	r3, r1
 810104c:	4610      	mov	r0, r2
 810104e:	4619      	mov	r1, r3
 8101050:	f04f 0200 	mov.w	r2, #0
 8101054:	4b4d      	ldr	r3, [pc, #308]	@ (810118c <BNO055_Read_DMA+0x374>)
 8101056:	f7ff fc25 	bl	81008a4 <__aeabi_ddiv>
 810105a:	4602      	mov	r2, r0
 810105c:	460b      	mov	r3, r1
 810105e:	6879      	ldr	r1, [r7, #4]
 8101060:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	bno->quat.w = bno->DataBuffer[12].i16 * scale;
 8101064:	687b      	ldr	r3, [r7, #4]
 8101066:	f9b3 30d0 	ldrsh.w	r3, [r3, #208]	@ 0xd0
 810106a:	4618      	mov	r0, r3
 810106c:	f7ff fa86 	bl	810057c <__aeabi_i2d>
 8101070:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8101074:	f7ff faec 	bl	8100650 <__aeabi_dmul>
 8101078:	4602      	mov	r2, r0
 810107a:	460b      	mov	r3, r1
 810107c:	6879      	ldr	r1, [r7, #4]
 810107e:	e9c1 2320 	strd	r2, r3, [r1, #128]	@ 0x80
	bno->quat.x = bno->DataBuffer[13].i16 * scale;
 8101082:	687b      	ldr	r3, [r7, #4]
 8101084:	f9b3 30d2 	ldrsh.w	r3, [r3, #210]	@ 0xd2
 8101088:	4618      	mov	r0, r3
 810108a:	f7ff fa77 	bl	810057c <__aeabi_i2d>
 810108e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8101092:	f7ff fadd 	bl	8100650 <__aeabi_dmul>
 8101096:	4602      	mov	r2, r0
 8101098:	460b      	mov	r3, r1
 810109a:	6879      	ldr	r1, [r7, #4]
 810109c:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	bno->quat.y = bno->DataBuffer[14].i16 * scale;
 81010a0:	687b      	ldr	r3, [r7, #4]
 81010a2:	f9b3 30d4 	ldrsh.w	r3, [r3, #212]	@ 0xd4
 81010a6:	4618      	mov	r0, r3
 81010a8:	f7ff fa68 	bl	810057c <__aeabi_i2d>
 81010ac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 81010b0:	f7ff face 	bl	8100650 <__aeabi_dmul>
 81010b4:	4602      	mov	r2, r0
 81010b6:	460b      	mov	r3, r1
 81010b8:	6879      	ldr	r1, [r7, #4]
 81010ba:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70
	bno->quat.z = bno->DataBuffer[15].i16 * scale;
 81010be:	687b      	ldr	r3, [r7, #4]
 81010c0:	f9b3 30d6 	ldrsh.w	r3, [r3, #214]	@ 0xd6
 81010c4:	4618      	mov	r0, r3
 81010c6:	f7ff fa59 	bl	810057c <__aeabi_i2d>
 81010ca:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 81010ce:	f7ff fabf 	bl	8100650 <__aeabi_dmul>
 81010d2:	4602      	mov	r2, r0
 81010d4:	460b      	mov	r3, r1
 81010d6:	6879      	ldr	r1, [r7, #4]
 81010d8:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78

	if (!fast_mode) {
 81010dc:	78fb      	ldrb	r3, [r7, #3]
 81010de:	2b00      	cmp	r3, #0
 81010e0:	d17d      	bne.n	81011de <BNO055_Read_DMA+0x3c6>

		bno->lin_acc.x = ((double) bno->DataBuffer[16].i16) / 100.0;
 81010e2:	687b      	ldr	r3, [r7, #4]
 81010e4:	f9b3 30d8 	ldrsh.w	r3, [r3, #216]	@ 0xd8
 81010e8:	4618      	mov	r0, r3
 81010ea:	f7ff fa47 	bl	810057c <__aeabi_i2d>
 81010ee:	f04f 0200 	mov.w	r2, #0
 81010f2:	4b24      	ldr	r3, [pc, #144]	@ (8101184 <BNO055_Read_DMA+0x36c>)
 81010f4:	f7ff fbd6 	bl	81008a4 <__aeabi_ddiv>
 81010f8:	4602      	mov	r2, r0
 81010fa:	460b      	mov	r3, r1
 81010fc:	6879      	ldr	r1, [r7, #4]
 81010fe:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
		bno->lin_acc.y = ((double) bno->DataBuffer[17].i16) / 100.0;
 8101102:	687b      	ldr	r3, [r7, #4]
 8101104:	f9b3 30da 	ldrsh.w	r3, [r3, #218]	@ 0xda
 8101108:	4618      	mov	r0, r3
 810110a:	f7ff fa37 	bl	810057c <__aeabi_i2d>
 810110e:	f04f 0200 	mov.w	r2, #0
 8101112:	4b1c      	ldr	r3, [pc, #112]	@ (8101184 <BNO055_Read_DMA+0x36c>)
 8101114:	f7ff fbc6 	bl	81008a4 <__aeabi_ddiv>
 8101118:	4602      	mov	r2, r0
 810111a:	460b      	mov	r3, r1
 810111c:	6879      	ldr	r1, [r7, #4]
 810111e:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90
		bno->lin_acc.z = ((double) bno->DataBuffer[18].i16) / 100.0;
 8101122:	687b      	ldr	r3, [r7, #4]
 8101124:	f9b3 30dc 	ldrsh.w	r3, [r3, #220]	@ 0xdc
 8101128:	4618      	mov	r0, r3
 810112a:	f7ff fa27 	bl	810057c <__aeabi_i2d>
 810112e:	f04f 0200 	mov.w	r2, #0
 8101132:	4b14      	ldr	r3, [pc, #80]	@ (8101184 <BNO055_Read_DMA+0x36c>)
 8101134:	f7ff fbb6 	bl	81008a4 <__aeabi_ddiv>
 8101138:	4602      	mov	r2, r0
 810113a:	460b      	mov	r3, r1
 810113c:	6879      	ldr	r1, [r7, #4]
 810113e:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98

		bno->grav.x = ((double) bno->DataBuffer[19].i16) / 100.0;
 8101142:	687b      	ldr	r3, [r7, #4]
 8101144:	f9b3 30de 	ldrsh.w	r3, [r3, #222]	@ 0xde
 8101148:	4618      	mov	r0, r3
 810114a:	f7ff fa17 	bl	810057c <__aeabi_i2d>
 810114e:	f04f 0200 	mov.w	r2, #0
 8101152:	4b0c      	ldr	r3, [pc, #48]	@ (8101184 <BNO055_Read_DMA+0x36c>)
 8101154:	f7ff fba6 	bl	81008a4 <__aeabi_ddiv>
 8101158:	4602      	mov	r2, r0
 810115a:	460b      	mov	r3, r1
 810115c:	6879      	ldr	r1, [r7, #4]
 810115e:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
		bno->grav.y = ((double) bno->DataBuffer[20].i16) / 100.0;
 8101162:	687b      	ldr	r3, [r7, #4]
 8101164:	f9b3 30e0 	ldrsh.w	r3, [r3, #224]	@ 0xe0
 8101168:	4618      	mov	r0, r3
 810116a:	f7ff fa07 	bl	810057c <__aeabi_i2d>
 810116e:	f04f 0200 	mov.w	r2, #0
 8101172:	e00d      	b.n	8101190 <BNO055_Read_DMA+0x378>
 8101174:	f3af 8000 	nop.w
 8101178:	54442d18 	.word	0x54442d18
 810117c:	400921fb 	.word	0x400921fb
 8101180:	3f100000 	.word	0x3f100000
 8101184:	40590000 	.word	0x40590000
 8101188:	40300000 	.word	0x40300000
 810118c:	40a68000 	.word	0x40a68000
 8101190:	4b1c      	ldr	r3, [pc, #112]	@ (8101204 <BNO055_Read_DMA+0x3ec>)
 8101192:	f7ff fb87 	bl	81008a4 <__aeabi_ddiv>
 8101196:	4602      	mov	r2, r0
 8101198:	460b      	mov	r3, r1
 810119a:	6879      	ldr	r1, [r7, #4]
 810119c:	e9c1 232a 	strd	r2, r3, [r1, #168]	@ 0xa8
		bno->grav.z = ((double) bno->DataBuffer[21].i16) / 100.0;
 81011a0:	687b      	ldr	r3, [r7, #4]
 81011a2:	f9b3 30e2 	ldrsh.w	r3, [r3, #226]	@ 0xe2
 81011a6:	4618      	mov	r0, r3
 81011a8:	f7ff f9e8 	bl	810057c <__aeabi_i2d>
 81011ac:	f04f 0200 	mov.w	r2, #0
 81011b0:	4b14      	ldr	r3, [pc, #80]	@ (8101204 <BNO055_Read_DMA+0x3ec>)
 81011b2:	f7ff fb77 	bl	81008a4 <__aeabi_ddiv>
 81011b6:	4602      	mov	r2, r0
 81011b8:	460b      	mov	r3, r1
 81011ba:	6879      	ldr	r1, [r7, #4]
 81011bc:	e9c1 232c 	strd	r2, r3, [r1, #176]	@ 0xb0

		HAL_I2C_Mem_Read_DMA(bno->hi2cx, bno->address, ACC_DATA_X_LSB, 1, bno->DataBuffer->u8, 44);
 81011c0:	687b      	ldr	r3, [r7, #4]
 81011c2:	6818      	ldr	r0, [r3, #0]
 81011c4:	687b      	ldr	r3, [r7, #4]
 81011c6:	791b      	ldrb	r3, [r3, #4]
 81011c8:	4619      	mov	r1, r3
 81011ca:	687b      	ldr	r3, [r7, #4]
 81011cc:	33b8      	adds	r3, #184	@ 0xb8
 81011ce:	222c      	movs	r2, #44	@ 0x2c
 81011d0:	9201      	str	r2, [sp, #4]
 81011d2:	9300      	str	r3, [sp, #0]
 81011d4:	2301      	movs	r3, #1
 81011d6:	2208      	movs	r2, #8
 81011d8:	f005 fa40 	bl	810665c <HAL_I2C_Mem_Read_DMA>
	} else {
		HAL_I2C_Mem_Read_DMA(bno->hi2cx, bno->address, ACC_DATA_X_LSB, 1, bno->DataBuffer->u8, 32);
	}
}
 81011dc:	e00d      	b.n	81011fa <BNO055_Read_DMA+0x3e2>
		HAL_I2C_Mem_Read_DMA(bno->hi2cx, bno->address, ACC_DATA_X_LSB, 1, bno->DataBuffer->u8, 32);
 81011de:	687b      	ldr	r3, [r7, #4]
 81011e0:	6818      	ldr	r0, [r3, #0]
 81011e2:	687b      	ldr	r3, [r7, #4]
 81011e4:	791b      	ldrb	r3, [r3, #4]
 81011e6:	4619      	mov	r1, r3
 81011e8:	687b      	ldr	r3, [r7, #4]
 81011ea:	33b8      	adds	r3, #184	@ 0xb8
 81011ec:	2220      	movs	r2, #32
 81011ee:	9201      	str	r2, [sp, #4]
 81011f0:	9300      	str	r3, [sp, #0]
 81011f2:	2301      	movs	r3, #1
 81011f4:	2208      	movs	r2, #8
 81011f6:	f005 fa31 	bl	810665c <HAL_I2C_Mem_Read_DMA>
}
 81011fa:	bf00      	nop
 81011fc:	3718      	adds	r7, #24
 81011fe:	46bd      	mov	sp, r7
 8101200:	bd80      	pop	{r7, pc}
 8101202:	bf00      	nop
 8101204:	40590000 	.word	0x40590000

08101208 <BNO055_SetOffsets>:
		HAL_Delay(20);
	}
}

void BNO055_SetOffsets(BNO055_t *bno, BNO055_Offsets *bno_offset)
{
 8101208:	b580      	push	{r7, lr}
 810120a:	b08e      	sub	sp, #56	@ 0x38
 810120c:	af04      	add	r7, sp, #16
 810120e:	6078      	str	r0, [r7, #4]
 8101210:	6039      	str	r1, [r7, #0]
	uint8_t read_mode;
	HAL_I2C_Mem_Read(bno->hi2cx, bno->address, OPR_MODE, 1, &read_mode, 1, 10);
 8101212:	687b      	ldr	r3, [r7, #4]
 8101214:	6818      	ldr	r0, [r3, #0]
 8101216:	687b      	ldr	r3, [r7, #4]
 8101218:	791b      	ldrb	r3, [r3, #4]
 810121a:	4619      	mov	r1, r3
 810121c:	230a      	movs	r3, #10
 810121e:	9302      	str	r3, [sp, #8]
 8101220:	2301      	movs	r3, #1
 8101222:	9301      	str	r3, [sp, #4]
 8101224:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 8101228:	9300      	str	r3, [sp, #0]
 810122a:	2301      	movs	r3, #1
 810122c:	223d      	movs	r2, #61	@ 0x3d
 810122e:	f005 f8fb 	bl	8106428 <HAL_I2C_Mem_Read>
	if (read_mode != CONFIGMODE) {
 8101232:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8101236:	2b00      	cmp	r3, #0
 8101238:	d014      	beq.n	8101264 <BNO055_SetOffsets+0x5c>
		uint8_t txbuffer = CONFIGMODE;
 810123a:	2300      	movs	r3, #0
 810123c:	73fb      	strb	r3, [r7, #15]
		HAL_I2C_Mem_Write(bno->hi2cx, bno->address, OPR_MODE, 1, &txbuffer, 1, 10);
 810123e:	687b      	ldr	r3, [r7, #4]
 8101240:	6818      	ldr	r0, [r3, #0]
 8101242:	687b      	ldr	r3, [r7, #4]
 8101244:	791b      	ldrb	r3, [r3, #4]
 8101246:	4619      	mov	r1, r3
 8101248:	230a      	movs	r3, #10
 810124a:	9302      	str	r3, [sp, #8]
 810124c:	2301      	movs	r3, #1
 810124e:	9301      	str	r3, [sp, #4]
 8101250:	f107 030f 	add.w	r3, r7, #15
 8101254:	9300      	str	r3, [sp, #0]
 8101256:	2301      	movs	r3, #1
 8101258:	223d      	movs	r2, #61	@ 0x3d
 810125a:	f004 ffd1 	bl	8106200 <HAL_I2C_Mem_Write>
		HAL_Delay(20);
 810125e:	2014      	movs	r0, #20
 8101260:	f002 f864 	bl	810332c <HAL_Delay>
	}

	uint8_t txbuffer[22];
	txbuffer[0] = bno_offset->accel_offset_x.u8[0];
 8101264:	683b      	ldr	r3, [r7, #0]
 8101266:	781b      	ldrb	r3, [r3, #0]
 8101268:	743b      	strb	r3, [r7, #16]
	txbuffer[1] = bno_offset->accel_offset_x.u8[1];
 810126a:	683b      	ldr	r3, [r7, #0]
 810126c:	785b      	ldrb	r3, [r3, #1]
 810126e:	747b      	strb	r3, [r7, #17]
	txbuffer[2] = bno_offset->accel_offset_y.u8[0];
 8101270:	683b      	ldr	r3, [r7, #0]
 8101272:	789b      	ldrb	r3, [r3, #2]
 8101274:	74bb      	strb	r3, [r7, #18]
	txbuffer[3] = bno_offset->accel_offset_y.u8[1];
 8101276:	683b      	ldr	r3, [r7, #0]
 8101278:	78db      	ldrb	r3, [r3, #3]
 810127a:	74fb      	strb	r3, [r7, #19]
	txbuffer[4] = bno_offset->accel_offset_z.u8[0];
 810127c:	683b      	ldr	r3, [r7, #0]
 810127e:	791b      	ldrb	r3, [r3, #4]
 8101280:	753b      	strb	r3, [r7, #20]
	txbuffer[5] = bno_offset->accel_offset_z.u8[1];
 8101282:	683b      	ldr	r3, [r7, #0]
 8101284:	795b      	ldrb	r3, [r3, #5]
 8101286:	757b      	strb	r3, [r7, #21]
	txbuffer[6] = bno_offset->mag_offset_x.u8[0];
 8101288:	683b      	ldr	r3, [r7, #0]
 810128a:	799b      	ldrb	r3, [r3, #6]
 810128c:	75bb      	strb	r3, [r7, #22]
	txbuffer[7] = bno_offset->mag_offset_x.u8[1];
 810128e:	683b      	ldr	r3, [r7, #0]
 8101290:	79db      	ldrb	r3, [r3, #7]
 8101292:	75fb      	strb	r3, [r7, #23]
	txbuffer[8] = bno_offset->mag_offset_y.u8[0];
 8101294:	683b      	ldr	r3, [r7, #0]
 8101296:	7a1b      	ldrb	r3, [r3, #8]
 8101298:	763b      	strb	r3, [r7, #24]
	txbuffer[9] = bno_offset->mag_offset_y.u8[1];
 810129a:	683b      	ldr	r3, [r7, #0]
 810129c:	7a5b      	ldrb	r3, [r3, #9]
 810129e:	767b      	strb	r3, [r7, #25]
	txbuffer[10] = bno_offset->mag_offset_z.u8[0];
 81012a0:	683b      	ldr	r3, [r7, #0]
 81012a2:	7a9b      	ldrb	r3, [r3, #10]
 81012a4:	76bb      	strb	r3, [r7, #26]
	txbuffer[11] = bno_offset->mag_offset_z.u8[1];
 81012a6:	683b      	ldr	r3, [r7, #0]
 81012a8:	7adb      	ldrb	r3, [r3, #11]
 81012aa:	76fb      	strb	r3, [r7, #27]
	txbuffer[12] = bno_offset->gyro_offset_x.u8[0];
 81012ac:	683b      	ldr	r3, [r7, #0]
 81012ae:	7b1b      	ldrb	r3, [r3, #12]
 81012b0:	773b      	strb	r3, [r7, #28]
	txbuffer[13] = bno_offset->gyro_offset_x.u8[1];
 81012b2:	683b      	ldr	r3, [r7, #0]
 81012b4:	7b5b      	ldrb	r3, [r3, #13]
 81012b6:	777b      	strb	r3, [r7, #29]
	txbuffer[14] = bno_offset->gyro_offset_y.u8[0];
 81012b8:	683b      	ldr	r3, [r7, #0]
 81012ba:	7b9b      	ldrb	r3, [r3, #14]
 81012bc:	77bb      	strb	r3, [r7, #30]
	txbuffer[15] = bno_offset->gyro_offset_y.u8[1];
 81012be:	683b      	ldr	r3, [r7, #0]
 81012c0:	7bdb      	ldrb	r3, [r3, #15]
 81012c2:	77fb      	strb	r3, [r7, #31]
	txbuffer[16] = bno_offset->gyro_offset_z.u8[0];
 81012c4:	683b      	ldr	r3, [r7, #0]
 81012c6:	7c1b      	ldrb	r3, [r3, #16]
 81012c8:	f887 3020 	strb.w	r3, [r7, #32]
	txbuffer[17] = bno_offset->gyro_offset_z.u8[1];
 81012cc:	683b      	ldr	r3, [r7, #0]
 81012ce:	7c5b      	ldrb	r3, [r3, #17]
 81012d0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	txbuffer[18] = bno_offset->accel_radius.u8[0];
 81012d4:	683b      	ldr	r3, [r7, #0]
 81012d6:	7c9b      	ldrb	r3, [r3, #18]
 81012d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	txbuffer[19] = bno_offset->accel_radius.u8[1];
 81012dc:	683b      	ldr	r3, [r7, #0]
 81012de:	7cdb      	ldrb	r3, [r3, #19]
 81012e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	txbuffer[20] = bno_offset->mag_radius.u8[0];
 81012e4:	683b      	ldr	r3, [r7, #0]
 81012e6:	7d1b      	ldrb	r3, [r3, #20]
 81012e8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	txbuffer[21] = bno_offset->mag_radius.u8[1];
 81012ec:	683b      	ldr	r3, [r7, #0]
 81012ee:	7d5b      	ldrb	r3, [r3, #21]
 81012f0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	HAL_I2C_Mem_Write(bno->hi2cx, bno->address, ACC_OFFSET_X_LSB, 1, txbuffer, 22, 10);
 81012f4:	687b      	ldr	r3, [r7, #4]
 81012f6:	6818      	ldr	r0, [r3, #0]
 81012f8:	687b      	ldr	r3, [r7, #4]
 81012fa:	791b      	ldrb	r3, [r3, #4]
 81012fc:	4619      	mov	r1, r3
 81012fe:	230a      	movs	r3, #10
 8101300:	9302      	str	r3, [sp, #8]
 8101302:	2316      	movs	r3, #22
 8101304:	9301      	str	r3, [sp, #4]
 8101306:	f107 0310 	add.w	r3, r7, #16
 810130a:	9300      	str	r3, [sp, #0]
 810130c:	2301      	movs	r3, #1
 810130e:	2255      	movs	r2, #85	@ 0x55
 8101310:	f004 ff76 	bl	8106200 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Read(bno->hi2cx, bno->address, OPR_MODE, 1, &read_mode, 1, 10);
 8101314:	687b      	ldr	r3, [r7, #4]
 8101316:	6818      	ldr	r0, [r3, #0]
 8101318:	687b      	ldr	r3, [r7, #4]
 810131a:	791b      	ldrb	r3, [r3, #4]
 810131c:	4619      	mov	r1, r3
 810131e:	230a      	movs	r3, #10
 8101320:	9302      	str	r3, [sp, #8]
 8101322:	2301      	movs	r3, #1
 8101324:	9301      	str	r3, [sp, #4]
 8101326:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 810132a:	9300      	str	r3, [sp, #0]
 810132c:	2301      	movs	r3, #1
 810132e:	223d      	movs	r2, #61	@ 0x3d
 8101330:	f005 f87a 	bl	8106428 <HAL_I2C_Mem_Read>
	if (read_mode != bno->mode) {
 8101334:	687b      	ldr	r3, [r7, #4]
 8101336:	795a      	ldrb	r2, [r3, #5]
 8101338:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810133c:	429a      	cmp	r2, r3
 810133e:	d012      	beq.n	8101366 <BNO055_SetOffsets+0x15e>
		HAL_I2C_Mem_Write(bno->hi2cx, bno->address, OPR_MODE, 1, &bno->mode, 1, 10);
 8101340:	687b      	ldr	r3, [r7, #4]
 8101342:	6818      	ldr	r0, [r3, #0]
 8101344:	687b      	ldr	r3, [r7, #4]
 8101346:	791b      	ldrb	r3, [r3, #4]
 8101348:	4619      	mov	r1, r3
 810134a:	687b      	ldr	r3, [r7, #4]
 810134c:	3305      	adds	r3, #5
 810134e:	220a      	movs	r2, #10
 8101350:	9202      	str	r2, [sp, #8]
 8101352:	2201      	movs	r2, #1
 8101354:	9201      	str	r2, [sp, #4]
 8101356:	9300      	str	r3, [sp, #0]
 8101358:	2301      	movs	r3, #1
 810135a:	223d      	movs	r2, #61	@ 0x3d
 810135c:	f004 ff50 	bl	8106200 <HAL_I2C_Mem_Write>
		HAL_Delay(20);
 8101360:	2014      	movs	r0, #20
 8101362:	f001 ffe3 	bl	810332c <HAL_Delay>
	}
}
 8101366:	bf00      	nop
 8101368:	3728      	adds	r7, #40	@ 0x28
 810136a:	46bd      	mov	sp, r7
 810136c:	bd80      	pop	{r7, pc}

0810136e <BNO055_SetAxis>:

void BNO055_SetAxis(BNO055_t *bno, Remap_Config config, Remap_Sign sign)
{
 810136e:	b580      	push	{r7, lr}
 8101370:	b088      	sub	sp, #32
 8101372:	af04      	add	r7, sp, #16
 8101374:	6078      	str	r0, [r7, #4]
 8101376:	460b      	mov	r3, r1
 8101378:	70fb      	strb	r3, [r7, #3]
 810137a:	4613      	mov	r3, r2
 810137c:	70bb      	strb	r3, [r7, #2]
	uint8_t read_mode;
	HAL_I2C_Mem_Read(bno->hi2cx, bno->address, OPR_MODE, 1, &read_mode, 1, 10);
 810137e:	687b      	ldr	r3, [r7, #4]
 8101380:	6818      	ldr	r0, [r3, #0]
 8101382:	687b      	ldr	r3, [r7, #4]
 8101384:	791b      	ldrb	r3, [r3, #4]
 8101386:	4619      	mov	r1, r3
 8101388:	230a      	movs	r3, #10
 810138a:	9302      	str	r3, [sp, #8]
 810138c:	2301      	movs	r3, #1
 810138e:	9301      	str	r3, [sp, #4]
 8101390:	f107 030f 	add.w	r3, r7, #15
 8101394:	9300      	str	r3, [sp, #0]
 8101396:	2301      	movs	r3, #1
 8101398:	223d      	movs	r2, #61	@ 0x3d
 810139a:	f005 f845 	bl	8106428 <HAL_I2C_Mem_Read>
	if (read_mode != CONFIGMODE) {
 810139e:	7bfb      	ldrb	r3, [r7, #15]
 81013a0:	2b00      	cmp	r3, #0
 81013a2:	d014      	beq.n	81013ce <BNO055_SetAxis+0x60>
		uint8_t txbuffer = CONFIGMODE;
 81013a4:	2300      	movs	r3, #0
 81013a6:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Mem_Write(bno->hi2cx, bno->address, OPR_MODE, 1, &txbuffer, 1, 10);
 81013a8:	687b      	ldr	r3, [r7, #4]
 81013aa:	6818      	ldr	r0, [r3, #0]
 81013ac:	687b      	ldr	r3, [r7, #4]
 81013ae:	791b      	ldrb	r3, [r3, #4]
 81013b0:	4619      	mov	r1, r3
 81013b2:	230a      	movs	r3, #10
 81013b4:	9302      	str	r3, [sp, #8]
 81013b6:	2301      	movs	r3, #1
 81013b8:	9301      	str	r3, [sp, #4]
 81013ba:	f107 030d 	add.w	r3, r7, #13
 81013be:	9300      	str	r3, [sp, #0]
 81013c0:	2301      	movs	r3, #1
 81013c2:	223d      	movs	r2, #61	@ 0x3d
 81013c4:	f004 ff1c 	bl	8106200 <HAL_I2C_Mem_Write>
		HAL_Delay(20);
 81013c8:	2014      	movs	r0, #20
 81013ca:	f001 ffaf 	bl	810332c <HAL_Delay>
	}

	uint8_t txbuffer;

	txbuffer = config;
 81013ce:	78fb      	ldrb	r3, [r7, #3]
 81013d0:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(bno->hi2cx, bno->address, AXIS_MAP_CONFIG, 1, &txbuffer, 1, 10);
 81013d2:	687b      	ldr	r3, [r7, #4]
 81013d4:	6818      	ldr	r0, [r3, #0]
 81013d6:	687b      	ldr	r3, [r7, #4]
 81013d8:	791b      	ldrb	r3, [r3, #4]
 81013da:	4619      	mov	r1, r3
 81013dc:	230a      	movs	r3, #10
 81013de:	9302      	str	r3, [sp, #8]
 81013e0:	2301      	movs	r3, #1
 81013e2:	9301      	str	r3, [sp, #4]
 81013e4:	f107 030e 	add.w	r3, r7, #14
 81013e8:	9300      	str	r3, [sp, #0]
 81013ea:	2301      	movs	r3, #1
 81013ec:	2241      	movs	r2, #65	@ 0x41
 81013ee:	f004 ff07 	bl	8106200 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 81013f2:	2014      	movs	r0, #20
 81013f4:	f001 ff9a 	bl	810332c <HAL_Delay>

	txbuffer = sign;
 81013f8:	78bb      	ldrb	r3, [r7, #2]
 81013fa:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(bno->hi2cx, bno->address, AXIS_MAP_SIGN, 1, &txbuffer, 1, 10);
 81013fc:	687b      	ldr	r3, [r7, #4]
 81013fe:	6818      	ldr	r0, [r3, #0]
 8101400:	687b      	ldr	r3, [r7, #4]
 8101402:	791b      	ldrb	r3, [r3, #4]
 8101404:	4619      	mov	r1, r3
 8101406:	230a      	movs	r3, #10
 8101408:	9302      	str	r3, [sp, #8]
 810140a:	2301      	movs	r3, #1
 810140c:	9301      	str	r3, [sp, #4]
 810140e:	f107 030e 	add.w	r3, r7, #14
 8101412:	9300      	str	r3, [sp, #0]
 8101414:	2301      	movs	r3, #1
 8101416:	2242      	movs	r2, #66	@ 0x42
 8101418:	f004 fef2 	bl	8106200 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 810141c:	2014      	movs	r0, #20
 810141e:	f001 ff85 	bl	810332c <HAL_Delay>

	HAL_I2C_Mem_Read(bno->hi2cx, bno->address, OPR_MODE, 1, &read_mode, 1, 10);
 8101422:	687b      	ldr	r3, [r7, #4]
 8101424:	6818      	ldr	r0, [r3, #0]
 8101426:	687b      	ldr	r3, [r7, #4]
 8101428:	791b      	ldrb	r3, [r3, #4]
 810142a:	4619      	mov	r1, r3
 810142c:	230a      	movs	r3, #10
 810142e:	9302      	str	r3, [sp, #8]
 8101430:	2301      	movs	r3, #1
 8101432:	9301      	str	r3, [sp, #4]
 8101434:	f107 030f 	add.w	r3, r7, #15
 8101438:	9300      	str	r3, [sp, #0]
 810143a:	2301      	movs	r3, #1
 810143c:	223d      	movs	r2, #61	@ 0x3d
 810143e:	f004 fff3 	bl	8106428 <HAL_I2C_Mem_Read>
	if (read_mode != bno->mode) {
 8101442:	687b      	ldr	r3, [r7, #4]
 8101444:	795a      	ldrb	r2, [r3, #5]
 8101446:	7bfb      	ldrb	r3, [r7, #15]
 8101448:	429a      	cmp	r2, r3
 810144a:	d012      	beq.n	8101472 <BNO055_SetAxis+0x104>
		HAL_I2C_Mem_Write(bno->hi2cx, bno->address, OPR_MODE, 1, &bno->mode, 1, 10);
 810144c:	687b      	ldr	r3, [r7, #4]
 810144e:	6818      	ldr	r0, [r3, #0]
 8101450:	687b      	ldr	r3, [r7, #4]
 8101452:	791b      	ldrb	r3, [r3, #4]
 8101454:	4619      	mov	r1, r3
 8101456:	687b      	ldr	r3, [r7, #4]
 8101458:	3305      	adds	r3, #5
 810145a:	220a      	movs	r2, #10
 810145c:	9202      	str	r2, [sp, #8]
 810145e:	2201      	movs	r2, #1
 8101460:	9201      	str	r2, [sp, #4]
 8101462:	9300      	str	r3, [sp, #0]
 8101464:	2301      	movs	r3, #1
 8101466:	223d      	movs	r2, #61	@ 0x3d
 8101468:	f004 feca 	bl	8106200 <HAL_I2C_Mem_Write>
		HAL_Delay(20);
 810146c:	2014      	movs	r0, #20
 810146e:	f001 ff5d 	bl	810332c <HAL_Delay>
	}
}
 8101472:	bf00      	nop
 8101474:	3710      	adds	r7, #16
 8101476:	46bd      	mov	sp, r7
 8101478:	bd80      	pop	{r7, pc}
	...

0810147c <BNO055_SAVE_HSEM>:

void BNO055_SAVE_HSEM(BNO055_t *bno){
 810147c:	b580      	push	{r7, lr}
 810147e:	b082      	sub	sp, #8
 8101480:	af00      	add	r7, sp, #0
 8101482:	6078      	str	r0, [r7, #4]
	if(HAL_HSEM_FastTake(HSEM_ID_1) == HAL_OK){
 8101484:	2001      	movs	r0, #1
 8101486:	f004 fdcb 	bl	8106020 <HAL_HSEM_FastTake>
 810148a:	4603      	mov	r3, r0
 810148c:	2b00      	cmp	r3, #0
 810148e:	d178      	bne.n	8101582 <BNO055_SAVE_HSEM+0x106>
		SRAM4_BNO055->Data[1] = bno->quat.x;
 8101490:	493e      	ldr	r1, [pc, #248]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 8101492:	687b      	ldr	r3, [r7, #4]
 8101494:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 8101498:	e9c1 2304 	strd	r2, r3, [r1, #16]
		SRAM4_BNO055->Data[2] = bno->quat.y;
 810149c:	493b      	ldr	r1, [pc, #236]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 810149e:	687b      	ldr	r3, [r7, #4]
 81014a0:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	@ 0x70
 81014a4:	e9c1 2306 	strd	r2, r3, [r1, #24]
		SRAM4_BNO055->Data[3] = bno->quat.z;
 81014a8:	4938      	ldr	r1, [pc, #224]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 81014aa:	687b      	ldr	r3, [r7, #4]
 81014ac:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 81014b0:	e9c1 2308 	strd	r2, r3, [r1, #32]
		SRAM4_BNO055->Data[4] = bno->quat.w;
 81014b4:	4935      	ldr	r1, [pc, #212]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 81014b6:	687b      	ldr	r3, [r7, #4]
 81014b8:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	@ 0x80
 81014bc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

		SRAM4_BNO055->Data[5] = bno->lin_acc.x;
 81014c0:	4932      	ldr	r1, [pc, #200]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 81014c2:	687b      	ldr	r3, [r7, #4]
 81014c4:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 81014c8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		SRAM4_BNO055->Data[6] = bno->lin_acc.y;
 81014cc:	492f      	ldr	r1, [pc, #188]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 81014ce:	687b      	ldr	r3, [r7, #4]
 81014d0:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 81014d4:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		SRAM4_BNO055->Data[7] = bno->lin_acc.z;
 81014d8:	492c      	ldr	r1, [pc, #176]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 81014da:	687b      	ldr	r3, [r7, #4]
 81014dc:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 81014e0:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

		SRAM4_BNO055->Data[8] = bno->gyro.x;
 81014e4:	4929      	ldr	r1, [pc, #164]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 81014e6:	687b      	ldr	r3, [r7, #4]
 81014e8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 81014ec:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		SRAM4_BNO055->Data[9] = bno->gyro.y;
 81014f0:	4926      	ldr	r1, [pc, #152]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 81014f2:	687b      	ldr	r3, [r7, #4]
 81014f4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 81014f8:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		SRAM4_BNO055->Data[10] = bno->gyro.z;
 81014fc:	4923      	ldr	r1, [pc, #140]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 81014fe:	687b      	ldr	r3, [r7, #4]
 8101500:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8101504:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

		SRAM4_BNO055->Data[11] = bno->mag.x;
 8101508:	4920      	ldr	r1, [pc, #128]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 810150a:	687b      	ldr	r3, [r7, #4]
 810150c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8101510:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		SRAM4_BNO055->Data[12] = bno->mag.y;
 8101514:	491d      	ldr	r1, [pc, #116]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 8101516:	687b      	ldr	r3, [r7, #4]
 8101518:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 810151c:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
		SRAM4_BNO055->Data[13] = bno->mag.z;
 8101520:	491a      	ldr	r1, [pc, #104]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 8101522:	687b      	ldr	r3, [r7, #4]
 8101524:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8101528:	e9c1 231c 	strd	r2, r3, [r1, #112]	@ 0x70

		SRAM4_BNO055->Data[14] = bno->accel.x;
 810152c:	4917      	ldr	r1, [pc, #92]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 810152e:	687b      	ldr	r3, [r7, #4]
 8101530:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8101534:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
		SRAM4_BNO055->Data[15] = bno->accel.y;
 8101538:	4914      	ldr	r1, [pc, #80]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 810153a:	687b      	ldr	r3, [r7, #4]
 810153c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8101540:	e9c1 2320 	strd	r2, r3, [r1, #128]	@ 0x80
		SRAM4_BNO055->Data[16] = bno->accel.z;
 8101544:	4911      	ldr	r1, [pc, #68]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 8101546:	687b      	ldr	r3, [r7, #4]
 8101548:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 810154c:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88

		SRAM4_BNO055->Data[17] = bno->euler.roll;
 8101550:	490e      	ldr	r1, [pc, #56]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 8101552:	687b      	ldr	r3, [r7, #4]
 8101554:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8101558:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90
		SRAM4_BNO055->Data[18] = bno->euler.pitch;
 810155c:	490b      	ldr	r1, [pc, #44]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 810155e:	687b      	ldr	r3, [r7, #4]
 8101560:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8101564:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98
		SRAM4_BNO055->Data[19] = bno->euler.yaw;
 8101568:	4908      	ldr	r1, [pc, #32]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 810156a:	687b      	ldr	r3, [r7, #4]
 810156c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8101570:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0

		SRAM4_BNO055->State1 = 0;
 8101574:	4b05      	ldr	r3, [pc, #20]	@ (810158c <BNO055_SAVE_HSEM+0x110>)
 8101576:	2200      	movs	r2, #0
 8101578:	701a      	strb	r2, [r3, #0]
		HAL_HSEM_Release(HSEM_ID_1,0);
 810157a:	2100      	movs	r1, #0
 810157c:	2001      	movs	r0, #1
 810157e:	f004 fd69 	bl	8106054 <HAL_HSEM_Release>
	}
}
 8101582:	bf00      	nop
 8101584:	3708      	adds	r7, #8
 8101586:	46bd      	mov	sp, r7
 8101588:	bd80      	pop	{r7, pc}
 810158a:	bf00      	nop
 810158c:	38002000 	.word	0x38002000

08101590 <BNO086_Initialization>:
uint8_t accuracyAccel;
uint8_t accuracyGyro;
uint8_t accuracyMag;

int BNO086_Initialization(BNO086_t *bno)
{
 8101590:	b580      	push	{r7, lr}
 8101592:	b082      	sub	sp, #8
 8101594:	af00      	add	r7, sp, #0
 8101596:	6078      	str	r0, [r7, #4]

//	CHIP_DESELECT(BNO086);
//	WAKE_HIGH();
//	RESET_HIGH();

	CHIP_DESELECT(BNO086);
 8101598:	2201      	movs	r2, #1
 810159a:	2120      	movs	r1, #32
 810159c:	4814      	ldr	r0, [pc, #80]	@ (81015f0 <BNO086_Initialization+0x60>)
 810159e:	f004 fd25 	bl	8105fec <HAL_GPIO_WritePin>
//	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
//	RESET_LOW();	//Reset BNO086
//	HAL_Delay(200);	//Min length not specified in datasheet?
//	RESET_HIGH();	//Bring out of reset

	BNO086_waitForSPI(); //Wait until INT pin goes low.
 81015a2:	f000 fc1f 	bl	8101de4 <BNO086_waitForSPI>

	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO086 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO086_waitForSPI(); //Wait for assertion of INT before reading advert message.
 81015a6:	f000 fc1d 	bl	8101de4 <BNO086_waitForSPI>
	BNO086_receivePacket();
 81015aa:	f000 fc39 	bl	8101e20 <BNO086_receivePacket>

	//The BNO086 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO086_waitForSPI();  //Wait for assertion of INT before reading Init response
 81015ae:	f000 fc19 	bl	8101de4 <BNO086_waitForSPI>
	BNO086_receivePacket();
 81015b2:	f000 fc35 	bl	8101e20 <BNO086_receivePacket>

	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 81015b6:	4b0f      	ldr	r3, [pc, #60]	@ (81015f4 <BNO086_Initialization+0x64>)
 81015b8:	22f9      	movs	r2, #249	@ 0xf9
 81015ba:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 81015bc:	4b0d      	ldr	r3, [pc, #52]	@ (81015f4 <BNO086_Initialization+0x64>)
 81015be:	2200      	movs	r2, #0
 81015c0:	705a      	strb	r2, [r3, #1]

	//Transmit packet on channel 2, 2 bytes
	BNO086_sendPacket(CHANNEL_CONTROL, 2);
 81015c2:	2102      	movs	r1, #2
 81015c4:	2002      	movs	r0, #2
 81015c6:	f000 fc9b 	bl	8101f00 <BNO086_sendPacket>

	//Now we wait for response
	BNO086_waitForSPI();
 81015ca:	f000 fc0b 	bl	8101de4 <BNO086_waitForSPI>
	if (BNO086_receivePacket() == 1)
 81015ce:	f000 fc27 	bl	8101e20 <BNO086_receivePacket>
 81015d2:	4603      	mov	r3, r0
 81015d4:	2b01      	cmp	r3, #1
 81015d6:	d105      	bne.n	81015e4 <BNO086_Initialization+0x54>
	{
//		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 81015d8:	4b06      	ldr	r3, [pc, #24]	@ (81015f4 <BNO086_Initialization+0x64>)
 81015da:	781b      	ldrb	r3, [r3, #0]
 81015dc:	2bf8      	cmp	r3, #248	@ 0xf8
 81015de:	d101      	bne.n	81015e4 <BNO086_Initialization+0x54>
		{
//			printf("BNO086 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
			return (0);
 81015e0:	2300      	movs	r3, #0
 81015e2:	e000      	b.n	81015e6 <BNO086_Initialization+0x56>
		}// Sensor OK
	}

//	printf("BNO086 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
	return (1); //Something went wrong
 81015e4:	2301      	movs	r3, #1
}
 81015e6:	4618      	mov	r0, r3
 81015e8:	3708      	adds	r7, #8
 81015ea:	46bd      	mov	sp, r7
 81015ec:	bd80      	pop	{r7, pc}
 81015ee:	bf00      	nop
 81015f0:	58020400 	.word	0x58020400
 81015f4:	100000b0 	.word	0x100000b0

081015f8 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data) // Todo
{
 81015f8:	b580      	push	{r7, lr}
 81015fa:	b084      	sub	sp, #16
 81015fc:	af02      	add	r7, sp, #8
 81015fe:	4603      	mov	r3, r0
 8101600:	71fb      	strb	r3, [r7, #7]
//	CHIP_SELECT(BNO086);

    HAL_SPI_TransmitReceive(&hspi1, &data, &receivedData, 1, HAL_MAX_DELAY);
 8101602:	1df9      	adds	r1, r7, #7
 8101604:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8101608:	9300      	str	r3, [sp, #0]
 810160a:	2301      	movs	r3, #1
 810160c:	4a04      	ldr	r2, [pc, #16]	@ (8101620 <SPI2_SendByte+0x28>)
 810160e:	4805      	ldr	r0, [pc, #20]	@ (8101624 <SPI2_SendByte+0x2c>)
 8101610:	f009 f8da 	bl	810a7c8 <HAL_SPI_TransmitReceive>

    return receivedData;
 8101614:	4b02      	ldr	r3, [pc, #8]	@ (8101620 <SPI2_SendByte+0x28>)
 8101616:	781b      	ldrb	r3, [r3, #0]
}
 8101618:	4618      	mov	r0, r3
 810161a:	3708      	adds	r7, #8
 810161c:	46bd      	mov	sp, r7
 810161e:	bd80      	pop	{r7, pc}
 8101620:	10000171 	.word	0x10000171
 8101624:	100003f8 	.word	0x100003f8

08101628 <BNO086_dataAvailable>:


//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO086_dataAvailable(void)
{
 8101628:	b580      	push	{r7, lr}
 810162a:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO086_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO086_Arduino_Library/issues/13

	if (HAL_GPIO_ReadPin(INT_GPIO_Port, INT_Pin) == 1)
 810162c:	2120      	movs	r1, #32
 810162e:	4812      	ldr	r0, [pc, #72]	@ (8101678 <BNO086_dataAvailable+0x50>)
 8101630:	f004 fcc4 	bl	8105fbc <HAL_GPIO_ReadPin>
 8101634:	4603      	mov	r3, r0
 8101636:	2b01      	cmp	r3, #1
 8101638:	d101      	bne.n	810163e <BNO086_dataAvailable+0x16>
		return (0);
 810163a:	2300      	movs	r3, #0
 810163c:	e019      	b.n	8101672 <BNO086_dataAvailable+0x4a>

	if (BNO086_receivePacket() == 1)
 810163e:	f000 fbef 	bl	8101e20 <BNO086_receivePacket>
 8101642:	4603      	mov	r3, r0
 8101644:	2b01      	cmp	r3, #1
 8101646:	d113      	bne.n	8101670 <BNO086_dataAvailable+0x48>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 8101648:	4b0c      	ldr	r3, [pc, #48]	@ (810167c <BNO086_dataAvailable+0x54>)
 810164a:	789b      	ldrb	r3, [r3, #2]
 810164c:	2b03      	cmp	r3, #3
 810164e:	d107      	bne.n	8101660 <BNO086_dataAvailable+0x38>
 8101650:	4b0b      	ldr	r3, [pc, #44]	@ (8101680 <BNO086_dataAvailable+0x58>)
 8101652:	781b      	ldrb	r3, [r3, #0]
 8101654:	2bfb      	cmp	r3, #251	@ 0xfb
 8101656:	d103      	bne.n	8101660 <BNO086_dataAvailable+0x38>
		{
			BNO086_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8101658:	f000 f830 	bl	81016bc <BNO086_parseInputReport>
			return (1);
 810165c:	2301      	movs	r3, #1
 810165e:	e008      	b.n	8101672 <BNO086_dataAvailable+0x4a>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 8101660:	4b06      	ldr	r3, [pc, #24]	@ (810167c <BNO086_dataAvailable+0x54>)
 8101662:	789b      	ldrb	r3, [r3, #2]
 8101664:	2b02      	cmp	r3, #2
 8101666:	d103      	bne.n	8101670 <BNO086_dataAvailable+0x48>
		{
			BNO086_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8101668:	f000 f80c 	bl	8101684 <BNO086_parseCommandReport>
			return (1);
 810166c:	2301      	movs	r3, #1
 810166e:	e000      	b.n	8101672 <BNO086_dataAvailable+0x4a>
		}
	}
	return (0);
 8101670:	2300      	movs	r3, #0
}
 8101672:	4618      	mov	r0, r3
 8101674:	bd80      	pop	{r7, pc}
 8101676:	bf00      	nop
 8101678:	58020c00 	.word	0x58020c00
 810167c:	100000ac 	.word	0x100000ac
 8101680:	100000b0 	.word	0x100000b0

08101684 <BNO086_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO086_parseCommandReport(void)
{
 8101684:	b480      	push	{r7}
 8101686:	b083      	sub	sp, #12
 8101688:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 810168a:	4b0a      	ldr	r3, [pc, #40]	@ (81016b4 <BNO086_parseCommandReport+0x30>)
 810168c:	781b      	ldrb	r3, [r3, #0]
 810168e:	2bf1      	cmp	r3, #241	@ 0xf1
 8101690:	d109      	bne.n	81016a6 <BNO086_parseCommandReport+0x22>
	{
		//The BNO086 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 8101692:	4b08      	ldr	r3, [pc, #32]	@ (81016b4 <BNO086_parseCommandReport+0x30>)
 8101694:	789b      	ldrb	r3, [r3, #2]
 8101696:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8101698:	79fb      	ldrb	r3, [r7, #7]
 810169a:	2b07      	cmp	r3, #7
 810169c:	d103      	bne.n	81016a6 <BNO086_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 810169e:	4b05      	ldr	r3, [pc, #20]	@ (81016b4 <BNO086_parseCommandReport+0x30>)
 81016a0:	795a      	ldrb	r2, [r3, #5]
 81016a2:	4b05      	ldr	r3, [pc, #20]	@ (81016b8 <BNO086_parseCommandReport+0x34>)
 81016a4:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	// additional feature reports may be strung together. Parse them all.
}
 81016a6:	bf00      	nop
 81016a8:	370c      	adds	r7, #12
 81016aa:	46bd      	mov	sp, r7
 81016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016b0:	4770      	bx	lr
 81016b2:	bf00      	nop
 81016b4:	100000b0 	.word	0x100000b0
 81016b8:	10000170 	.word	0x10000170

081016bc <BNO086_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO086_parseInputReport(void)
{
 81016bc:	b480      	push	{r7}
 81016be:	b087      	sub	sp, #28
 81016c0:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 81016c2:	4b98      	ldr	r3, [pc, #608]	@ (8101924 <BNO086_parseInputReport+0x268>)
 81016c4:	785b      	ldrb	r3, [r3, #1]
 81016c6:	021b      	lsls	r3, r3, #8
 81016c8:	b21a      	sxth	r2, r3
 81016ca:	4b96      	ldr	r3, [pc, #600]	@ (8101924 <BNO086_parseInputReport+0x268>)
 81016cc:	781b      	ldrb	r3, [r3, #0]
 81016ce:	b21b      	sxth	r3, r3
 81016d0:	4313      	orrs	r3, r2
 81016d2:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 81016d4:	8a3b      	ldrh	r3, [r7, #16]
 81016d6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 81016da:	823b      	strh	r3, [r7, #16]
	//Ignore it for now.  catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 81016dc:	8a3b      	ldrh	r3, [r7, #16]
 81016de:	3b04      	subs	r3, #4
 81016e0:	b29b      	uxth	r3, r3
 81016e2:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 81016e4:	4b90      	ldr	r3, [pc, #576]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 81016e6:	791b      	ldrb	r3, [r3, #4]
 81016e8:	061a      	lsls	r2, r3, #24
 81016ea:	4b8f      	ldr	r3, [pc, #572]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 81016ec:	78db      	ldrb	r3, [r3, #3]
 81016ee:	041b      	lsls	r3, r3, #16
 81016f0:	431a      	orrs	r2, r3
 81016f2:	4b8d      	ldr	r3, [pc, #564]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 81016f4:	789b      	ldrb	r3, [r3, #2]
 81016f6:	021b      	lsls	r3, r3, #8
 81016f8:	4313      	orrs	r3, r2
 81016fa:	4a8b      	ldr	r2, [pc, #556]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 81016fc:	7852      	ldrb	r2, [r2, #1]
 81016fe:	4313      	orrs	r3, r2
 8101700:	4a8a      	ldr	r2, [pc, #552]	@ (810192c <BNO086_parseInputReport+0x270>)
 8101702:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 8101704:	4b88      	ldr	r3, [pc, #544]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101706:	79db      	ldrb	r3, [r3, #7]
 8101708:	f003 0303 	and.w	r3, r3, #3
 810170c:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 810170e:	4b86      	ldr	r3, [pc, #536]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101710:	7a9b      	ldrb	r3, [r3, #10]
 8101712:	021b      	lsls	r3, r3, #8
 8101714:	b21a      	sxth	r2, r3
 8101716:	4b84      	ldr	r3, [pc, #528]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101718:	7a5b      	ldrb	r3, [r3, #9]
 810171a:	b21b      	sxth	r3, r3
 810171c:	4313      	orrs	r3, r2
 810171e:	b21b      	sxth	r3, r3
 8101720:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 8101722:	4b81      	ldr	r3, [pc, #516]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101724:	7b1b      	ldrb	r3, [r3, #12]
 8101726:	021b      	lsls	r3, r3, #8
 8101728:	b21a      	sxth	r2, r3
 810172a:	4b7f      	ldr	r3, [pc, #508]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 810172c:	7adb      	ldrb	r3, [r3, #11]
 810172e:	b21b      	sxth	r3, r3
 8101730:	4313      	orrs	r3, r2
 8101732:	b21b      	sxth	r3, r3
 8101734:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 8101736:	4b7c      	ldr	r3, [pc, #496]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101738:	7b9b      	ldrb	r3, [r3, #14]
 810173a:	021b      	lsls	r3, r3, #8
 810173c:	b21a      	sxth	r2, r3
 810173e:	4b7a      	ldr	r3, [pc, #488]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101740:	7b5b      	ldrb	r3, [r3, #13]
 8101742:	b21b      	sxth	r3, r3
 8101744:	4313      	orrs	r3, r2
 8101746:	b21b      	sxth	r3, r3
 8101748:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 810174a:	2300      	movs	r3, #0
 810174c:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 810174e:	2300      	movs	r3, #0
 8101750:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 8101752:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8101756:	2b0e      	cmp	r3, #14
 8101758:	dd09      	ble.n	810176e <BNO086_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 810175a:	4b73      	ldr	r3, [pc, #460]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 810175c:	7c1b      	ldrb	r3, [r3, #16]
 810175e:	021b      	lsls	r3, r3, #8
 8101760:	b21a      	sxth	r2, r3
 8101762:	4b71      	ldr	r3, [pc, #452]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101764:	7bdb      	ldrb	r3, [r3, #15]
 8101766:	b21b      	sxth	r3, r3
 8101768:	4313      	orrs	r3, r2
 810176a:	b21b      	sxth	r3, r3
 810176c:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 810176e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8101772:	2b10      	cmp	r3, #16
 8101774:	dd09      	ble.n	810178a <BNO086_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8101776:	4b6c      	ldr	r3, [pc, #432]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101778:	7c9b      	ldrb	r3, [r3, #18]
 810177a:	021b      	lsls	r3, r3, #8
 810177c:	b21a      	sxth	r2, r3
 810177e:	4b6a      	ldr	r3, [pc, #424]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101780:	7c5b      	ldrb	r3, [r3, #17]
 8101782:	b21b      	sxth	r3, r3
 8101784:	4313      	orrs	r3, r2
 8101786:	b21b      	sxth	r3, r3
 8101788:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 810178a:	4b67      	ldr	r3, [pc, #412]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 810178c:	795b      	ldrb	r3, [r3, #5]
 810178e:	2b1e      	cmp	r3, #30
 8101790:	dc46      	bgt.n	8101820 <BNO086_parseInputReport+0x164>
 8101792:	2b00      	cmp	r3, #0
 8101794:	f340 80bf 	ble.w	8101916 <BNO086_parseInputReport+0x25a>
 8101798:	3b01      	subs	r3, #1
 810179a:	2b1d      	cmp	r3, #29
 810179c:	f200 80bb 	bhi.w	8101916 <BNO086_parseInputReport+0x25a>
 81017a0:	a201      	add	r2, pc, #4	@ (adr r2, 81017a8 <BNO086_parseInputReport+0xec>)
 81017a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81017a6:	bf00      	nop
 81017a8:	08101827 	.word	0x08101827
 81017ac:	0810185f 	.word	0x0810185f
 81017b0:	0810187b 	.word	0x0810187b
 81017b4:	08101843 	.word	0x08101843
 81017b8:	08101897 	.word	0x08101897
 81017bc:	08101917 	.word	0x08101917
 81017c0:	08101917 	.word	0x08101917
 81017c4:	08101897 	.word	0x08101897
 81017c8:	08101917 	.word	0x08101917
 81017cc:	08101917 	.word	0x08101917
 81017d0:	08101917 	.word	0x08101917
 81017d4:	08101917 	.word	0x08101917
 81017d8:	08101917 	.word	0x08101917
 81017dc:	08101917 	.word	0x08101917
 81017e0:	08101917 	.word	0x08101917
 81017e4:	08101917 	.word	0x08101917
 81017e8:	081018bf 	.word	0x081018bf
 81017ec:	08101917 	.word	0x08101917
 81017f0:	081018c7 	.word	0x081018c7
 81017f4:	08101917 	.word	0x08101917
 81017f8:	08101917 	.word	0x08101917
 81017fc:	08101917 	.word	0x08101917
 8101800:	08101917 	.word	0x08101917
 8101804:	08101917 	.word	0x08101917
 8101808:	08101917 	.word	0x08101917
 810180c:	08101917 	.word	0x08101917
 8101810:	08101917 	.word	0x08101917
 8101814:	08101917 	.word	0x08101917
 8101818:	08101917 	.word	0x08101917
 810181c:	081018d1 	.word	0x081018d1
 8101820:	2bf1      	cmp	r3, #241	@ 0xf1
 8101822:	d06d      	beq.n	8101900 <BNO086_parseInputReport+0x244>
			//See reference manual to add additional feature reports as needed
		}
	}

	// additional feature reports may be strung together. Parse them all.
}
 8101824:	e077      	b.n	8101916 <BNO086_parseInputReport+0x25a>
			accelAccuracy = status;
 8101826:	7bfb      	ldrb	r3, [r7, #15]
 8101828:	b29a      	uxth	r2, r3
 810182a:	4b41      	ldr	r3, [pc, #260]	@ (8101930 <BNO086_parseInputReport+0x274>)
 810182c:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 810182e:	4a41      	ldr	r2, [pc, #260]	@ (8101934 <BNO086_parseInputReport+0x278>)
 8101830:	89bb      	ldrh	r3, [r7, #12]
 8101832:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8101834:	4a40      	ldr	r2, [pc, #256]	@ (8101938 <BNO086_parseInputReport+0x27c>)
 8101836:	897b      	ldrh	r3, [r7, #10]
 8101838:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 810183a:	4a40      	ldr	r2, [pc, #256]	@ (810193c <BNO086_parseInputReport+0x280>)
 810183c:	893b      	ldrh	r3, [r7, #8]
 810183e:	8013      	strh	r3, [r2, #0]
			break;
 8101840:	e069      	b.n	8101916 <BNO086_parseInputReport+0x25a>
			accelLinAccuracy = status;
 8101842:	7bfb      	ldrb	r3, [r7, #15]
 8101844:	b29a      	uxth	r2, r3
 8101846:	4b3e      	ldr	r3, [pc, #248]	@ (8101940 <BNO086_parseInputReport+0x284>)
 8101848:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 810184a:	4a3e      	ldr	r2, [pc, #248]	@ (8101944 <BNO086_parseInputReport+0x288>)
 810184c:	89bb      	ldrh	r3, [r7, #12]
 810184e:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8101850:	4a3d      	ldr	r2, [pc, #244]	@ (8101948 <BNO086_parseInputReport+0x28c>)
 8101852:	897b      	ldrh	r3, [r7, #10]
 8101854:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8101856:	4a3d      	ldr	r2, [pc, #244]	@ (810194c <BNO086_parseInputReport+0x290>)
 8101858:	893b      	ldrh	r3, [r7, #8]
 810185a:	8013      	strh	r3, [r2, #0]
			break;
 810185c:	e05b      	b.n	8101916 <BNO086_parseInputReport+0x25a>
			gyroAccuracy = status;
 810185e:	7bfb      	ldrb	r3, [r7, #15]
 8101860:	b29a      	uxth	r2, r3
 8101862:	4b3b      	ldr	r3, [pc, #236]	@ (8101950 <BNO086_parseInputReport+0x294>)
 8101864:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 8101866:	4a3b      	ldr	r2, [pc, #236]	@ (8101954 <BNO086_parseInputReport+0x298>)
 8101868:	89bb      	ldrh	r3, [r7, #12]
 810186a:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 810186c:	4a3a      	ldr	r2, [pc, #232]	@ (8101958 <BNO086_parseInputReport+0x29c>)
 810186e:	897b      	ldrh	r3, [r7, #10]
 8101870:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 8101872:	4a3a      	ldr	r2, [pc, #232]	@ (810195c <BNO086_parseInputReport+0x2a0>)
 8101874:	893b      	ldrh	r3, [r7, #8]
 8101876:	8013      	strh	r3, [r2, #0]
			break;
 8101878:	e04d      	b.n	8101916 <BNO086_parseInputReport+0x25a>
			magAccuracy = status;
 810187a:	7bfb      	ldrb	r3, [r7, #15]
 810187c:	b29a      	uxth	r2, r3
 810187e:	4b38      	ldr	r3, [pc, #224]	@ (8101960 <BNO086_parseInputReport+0x2a4>)
 8101880:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 8101882:	4a38      	ldr	r2, [pc, #224]	@ (8101964 <BNO086_parseInputReport+0x2a8>)
 8101884:	89bb      	ldrh	r3, [r7, #12]
 8101886:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8101888:	4a37      	ldr	r2, [pc, #220]	@ (8101968 <BNO086_parseInputReport+0x2ac>)
 810188a:	897b      	ldrh	r3, [r7, #10]
 810188c:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 810188e:	4a37      	ldr	r2, [pc, #220]	@ (810196c <BNO086_parseInputReport+0x2b0>)
 8101890:	893b      	ldrh	r3, [r7, #8]
 8101892:	8013      	strh	r3, [r2, #0]
			break;
 8101894:	e03f      	b.n	8101916 <BNO086_parseInputReport+0x25a>
			quatAccuracy = status;
 8101896:	7bfb      	ldrb	r3, [r7, #15]
 8101898:	b29a      	uxth	r2, r3
 810189a:	4b35      	ldr	r3, [pc, #212]	@ (8101970 <BNO086_parseInputReport+0x2b4>)
 810189c:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 810189e:	4a35      	ldr	r2, [pc, #212]	@ (8101974 <BNO086_parseInputReport+0x2b8>)
 81018a0:	89bb      	ldrh	r3, [r7, #12]
 81018a2:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 81018a4:	4a34      	ldr	r2, [pc, #208]	@ (8101978 <BNO086_parseInputReport+0x2bc>)
 81018a6:	897b      	ldrh	r3, [r7, #10]
 81018a8:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 81018aa:	4a34      	ldr	r2, [pc, #208]	@ (810197c <BNO086_parseInputReport+0x2c0>)
 81018ac:	893b      	ldrh	r3, [r7, #8]
 81018ae:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 81018b0:	4a33      	ldr	r2, [pc, #204]	@ (8101980 <BNO086_parseInputReport+0x2c4>)
 81018b2:	8afb      	ldrh	r3, [r7, #22]
 81018b4:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 81018b6:	4a33      	ldr	r2, [pc, #204]	@ (8101984 <BNO086_parseInputReport+0x2c8>)
 81018b8:	8abb      	ldrh	r3, [r7, #20]
 81018ba:	8013      	strh	r3, [r2, #0]
			break;
 81018bc:	e02b      	b.n	8101916 <BNO086_parseInputReport+0x25a>
			stepCount = data3; //Bytes 8/9
 81018be:	4a32      	ldr	r2, [pc, #200]	@ (8101988 <BNO086_parseInputReport+0x2cc>)
 81018c0:	893b      	ldrh	r3, [r7, #8]
 81018c2:	8013      	strh	r3, [r2, #0]
			break;
 81018c4:	e027      	b.n	8101916 <BNO086_parseInputReport+0x25a>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 81018c6:	4b18      	ldr	r3, [pc, #96]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 81018c8:	7a5a      	ldrb	r2, [r3, #9]
 81018ca:	4b30      	ldr	r3, [pc, #192]	@ (810198c <BNO086_parseInputReport+0x2d0>)
 81018cc:	701a      	strb	r2, [r3, #0]
			break;
 81018ce:	e022      	b.n	8101916 <BNO086_parseInputReport+0x25a>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 81018d0:	4b15      	ldr	r3, [pc, #84]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 81018d2:	7a9a      	ldrb	r2, [r3, #10]
 81018d4:	4b2e      	ldr	r3, [pc, #184]	@ (8101990 <BNO086_parseInputReport+0x2d4>)
 81018d6:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9.  - bring in array size
 81018d8:	2300      	movs	r3, #0
 81018da:	74fb      	strb	r3, [r7, #19]
 81018dc:	e00c      	b.n	81018f8 <BNO086_parseInputReport+0x23c>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 81018de:	7cfb      	ldrb	r3, [r7, #19]
 81018e0:	f103 020b 	add.w	r2, r3, #11
 81018e4:	4b2b      	ldr	r3, [pc, #172]	@ (8101994 <BNO086_parseInputReport+0x2d8>)
 81018e6:	6819      	ldr	r1, [r3, #0]
 81018e8:	7cfb      	ldrb	r3, [r7, #19]
 81018ea:	440b      	add	r3, r1
 81018ec:	490e      	ldr	r1, [pc, #56]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 81018ee:	5c8a      	ldrb	r2, [r1, r2]
 81018f0:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9.  - bring in array size
 81018f2:	7cfb      	ldrb	r3, [r7, #19]
 81018f4:	3301      	adds	r3, #1
 81018f6:	74fb      	strb	r3, [r7, #19]
 81018f8:	7cfb      	ldrb	r3, [r7, #19]
 81018fa:	2b08      	cmp	r3, #8
 81018fc:	d9ef      	bls.n	81018de <BNO086_parseInputReport+0x222>
			break;
 81018fe:	e00a      	b.n	8101916 <BNO086_parseInputReport+0x25a>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 8101900:	4b09      	ldr	r3, [pc, #36]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 8101902:	79db      	ldrb	r3, [r3, #7]
 8101904:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 8101906:	79fb      	ldrb	r3, [r7, #7]
 8101908:	2b07      	cmp	r3, #7
 810190a:	d103      	bne.n	8101914 <BNO086_parseInputReport+0x258>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 810190c:	4b06      	ldr	r3, [pc, #24]	@ (8101928 <BNO086_parseInputReport+0x26c>)
 810190e:	7a9a      	ldrb	r2, [r3, #10]
 8101910:	4b21      	ldr	r3, [pc, #132]	@ (8101998 <BNO086_parseInputReport+0x2dc>)
 8101912:	701a      	strb	r2, [r3, #0]
			break;
 8101914:	bf00      	nop
}
 8101916:	bf00      	nop
 8101918:	371c      	adds	r7, #28
 810191a:	46bd      	mov	sp, r7
 810191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101920:	4770      	bx	lr
 8101922:	bf00      	nop
 8101924:	100000ac 	.word	0x100000ac
 8101928:	100000b0 	.word	0x100000b0
 810192c:	10000164 	.word	0x10000164
 8101930:	1000013c 	.word	0x1000013c
 8101934:	10000136 	.word	0x10000136
 8101938:	10000138 	.word	0x10000138
 810193c:	1000013a 	.word	0x1000013a
 8101940:	10000144 	.word	0x10000144
 8101944:	1000013e 	.word	0x1000013e
 8101948:	10000140 	.word	0x10000140
 810194c:	10000142 	.word	0x10000142
 8101950:	1000014c 	.word	0x1000014c
 8101954:	10000146 	.word	0x10000146
 8101958:	10000148 	.word	0x10000148
 810195c:	1000014a 	.word	0x1000014a
 8101960:	10000154 	.word	0x10000154
 8101964:	1000014e 	.word	0x1000014e
 8101968:	10000150 	.word	0x10000150
 810196c:	10000152 	.word	0x10000152
 8101970:	10000160 	.word	0x10000160
 8101974:	10000156 	.word	0x10000156
 8101978:	10000158 	.word	0x10000158
 810197c:	1000015a 	.word	0x1000015a
 8101980:	1000015c 	.word	0x1000015c
 8101984:	1000015e 	.word	0x1000015e
 8101988:	10000162 	.word	0x10000162
 810198c:	10000168 	.word	0x10000168
 8101990:	10000169 	.word	0x10000169
 8101994:	1000016c 	.word	0x1000016c
 8101998:	10000170 	.word	0x10000170

0810199c <BNO086_getQuatI>:

//Return the rotation vector quaternion I
float BNO086_getQuatI()
{
 810199c:	b580      	push	{r7, lr}
 810199e:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawQuatI, rotationVector_Q1);
 81019a0:	4b07      	ldr	r3, [pc, #28]	@ (81019c0 <BNO086_getQuatI+0x24>)
 81019a2:	881b      	ldrh	r3, [r3, #0]
 81019a4:	b21b      	sxth	r3, r3
 81019a6:	4a07      	ldr	r2, [pc, #28]	@ (81019c4 <BNO086_getQuatI+0x28>)
 81019a8:	f9b2 2000 	ldrsh.w	r2, [r2]
 81019ac:	b2d2      	uxtb	r2, r2
 81019ae:	4611      	mov	r1, r2
 81019b0:	4618      	mov	r0, r3
 81019b2:	f000 f953 	bl	8101c5c <BNO086_qToFloat>
 81019b6:	eef0 7a40 	vmov.f32	s15, s0
}
 81019ba:	eeb0 0a67 	vmov.f32	s0, s15
 81019be:	bd80      	pop	{r7, pc}
 81019c0:	10000156 	.word	0x10000156
 81019c4:	10000016 	.word	0x10000016

081019c8 <BNO086_getQuatJ>:

//Return the rotation vector quaternion J
float BNO086_getQuatJ()
{
 81019c8:	b580      	push	{r7, lr}
 81019ca:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawQuatJ, rotationVector_Q1);
 81019cc:	4b07      	ldr	r3, [pc, #28]	@ (81019ec <BNO086_getQuatJ+0x24>)
 81019ce:	881b      	ldrh	r3, [r3, #0]
 81019d0:	b21b      	sxth	r3, r3
 81019d2:	4a07      	ldr	r2, [pc, #28]	@ (81019f0 <BNO086_getQuatJ+0x28>)
 81019d4:	f9b2 2000 	ldrsh.w	r2, [r2]
 81019d8:	b2d2      	uxtb	r2, r2
 81019da:	4611      	mov	r1, r2
 81019dc:	4618      	mov	r0, r3
 81019de:	f000 f93d 	bl	8101c5c <BNO086_qToFloat>
 81019e2:	eef0 7a40 	vmov.f32	s15, s0
}
 81019e6:	eeb0 0a67 	vmov.f32	s0, s15
 81019ea:	bd80      	pop	{r7, pc}
 81019ec:	10000158 	.word	0x10000158
 81019f0:	10000016 	.word	0x10000016

081019f4 <BNO086_getQuatK>:

//Return the rotation vector quaternion K
float BNO086_getQuatK()
{
 81019f4:	b580      	push	{r7, lr}
 81019f6:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawQuatK, rotationVector_Q1);
 81019f8:	4b07      	ldr	r3, [pc, #28]	@ (8101a18 <BNO086_getQuatK+0x24>)
 81019fa:	881b      	ldrh	r3, [r3, #0]
 81019fc:	b21b      	sxth	r3, r3
 81019fe:	4a07      	ldr	r2, [pc, #28]	@ (8101a1c <BNO086_getQuatK+0x28>)
 8101a00:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101a04:	b2d2      	uxtb	r2, r2
 8101a06:	4611      	mov	r1, r2
 8101a08:	4618      	mov	r0, r3
 8101a0a:	f000 f927 	bl	8101c5c <BNO086_qToFloat>
 8101a0e:	eef0 7a40 	vmov.f32	s15, s0
}
 8101a12:	eeb0 0a67 	vmov.f32	s0, s15
 8101a16:	bd80      	pop	{r7, pc}
 8101a18:	1000015a 	.word	0x1000015a
 8101a1c:	10000016 	.word	0x10000016

08101a20 <BNO086_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO086_getQuatReal()
{
 8101a20:	b580      	push	{r7, lr}
 8101a22:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawQuatReal, rotationVector_Q1);
 8101a24:	4b07      	ldr	r3, [pc, #28]	@ (8101a44 <BNO086_getQuatReal+0x24>)
 8101a26:	881b      	ldrh	r3, [r3, #0]
 8101a28:	b21b      	sxth	r3, r3
 8101a2a:	4a07      	ldr	r2, [pc, #28]	@ (8101a48 <BNO086_getQuatReal+0x28>)
 8101a2c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101a30:	b2d2      	uxtb	r2, r2
 8101a32:	4611      	mov	r1, r2
 8101a34:	4618      	mov	r0, r3
 8101a36:	f000 f911 	bl	8101c5c <BNO086_qToFloat>
 8101a3a:	eef0 7a40 	vmov.f32	s15, s0
}
 8101a3e:	eeb0 0a67 	vmov.f32	s0, s15
 8101a42:	bd80      	pop	{r7, pc}
 8101a44:	1000015c 	.word	0x1000015c
 8101a48:	10000016 	.word	0x10000016

08101a4c <BNO086_getAccelX>:
	return (quatAccuracy);
}

//Return the acceleration component
float BNO086_getAccelX()
{
 8101a4c:	b580      	push	{r7, lr}
 8101a4e:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawAccelX, accelerometer_Q1);
 8101a50:	4b07      	ldr	r3, [pc, #28]	@ (8101a70 <BNO086_getAccelX+0x24>)
 8101a52:	881b      	ldrh	r3, [r3, #0]
 8101a54:	b21b      	sxth	r3, r3
 8101a56:	4a07      	ldr	r2, [pc, #28]	@ (8101a74 <BNO086_getAccelX+0x28>)
 8101a58:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101a5c:	b2d2      	uxtb	r2, r2
 8101a5e:	4611      	mov	r1, r2
 8101a60:	4618      	mov	r0, r3
 8101a62:	f000 f8fb 	bl	8101c5c <BNO086_qToFloat>
 8101a66:	eef0 7a40 	vmov.f32	s15, s0
}
 8101a6a:	eeb0 0a67 	vmov.f32	s0, s15
 8101a6e:	bd80      	pop	{r7, pc}
 8101a70:	10000136 	.word	0x10000136
 8101a74:	10000018 	.word	0x10000018

08101a78 <BNO086_getAccelY>:

//Return the acceleration component
float BNO086_getAccelY()
{
 8101a78:	b580      	push	{r7, lr}
 8101a7a:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawAccelY, accelerometer_Q1);
 8101a7c:	4b07      	ldr	r3, [pc, #28]	@ (8101a9c <BNO086_getAccelY+0x24>)
 8101a7e:	881b      	ldrh	r3, [r3, #0]
 8101a80:	b21b      	sxth	r3, r3
 8101a82:	4a07      	ldr	r2, [pc, #28]	@ (8101aa0 <BNO086_getAccelY+0x28>)
 8101a84:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101a88:	b2d2      	uxtb	r2, r2
 8101a8a:	4611      	mov	r1, r2
 8101a8c:	4618      	mov	r0, r3
 8101a8e:	f000 f8e5 	bl	8101c5c <BNO086_qToFloat>
 8101a92:	eef0 7a40 	vmov.f32	s15, s0
}
 8101a96:	eeb0 0a67 	vmov.f32	s0, s15
 8101a9a:	bd80      	pop	{r7, pc}
 8101a9c:	10000138 	.word	0x10000138
 8101aa0:	10000018 	.word	0x10000018

08101aa4 <BNO086_getAccelZ>:

//Return the acceleration component
float BNO086_getAccelZ()
{
 8101aa4:	b580      	push	{r7, lr}
 8101aa6:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawAccelZ, accelerometer_Q1);
 8101aa8:	4b07      	ldr	r3, [pc, #28]	@ (8101ac8 <BNO086_getAccelZ+0x24>)
 8101aaa:	881b      	ldrh	r3, [r3, #0]
 8101aac:	b21b      	sxth	r3, r3
 8101aae:	4a07      	ldr	r2, [pc, #28]	@ (8101acc <BNO086_getAccelZ+0x28>)
 8101ab0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101ab4:	b2d2      	uxtb	r2, r2
 8101ab6:	4611      	mov	r1, r2
 8101ab8:	4618      	mov	r0, r3
 8101aba:	f000 f8cf 	bl	8101c5c <BNO086_qToFloat>
 8101abe:	eef0 7a40 	vmov.f32	s15, s0
}
 8101ac2:	eeb0 0a67 	vmov.f32	s0, s15
 8101ac6:	bd80      	pop	{r7, pc}
 8101ac8:	1000013a 	.word	0x1000013a
 8101acc:	10000018 	.word	0x10000018

08101ad0 <BNO086_getLinAccelX>:

// linear acceleration, i.e. minus gravity

//Return the acceleration component
float BNO086_getLinAccelX()
{
 8101ad0:	b580      	push	{r7, lr}
 8101ad2:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawLinAccelX, linear_accelerometer_Q1);
 8101ad4:	4b07      	ldr	r3, [pc, #28]	@ (8101af4 <BNO086_getLinAccelX+0x24>)
 8101ad6:	881b      	ldrh	r3, [r3, #0]
 8101ad8:	b21b      	sxth	r3, r3
 8101ada:	4a07      	ldr	r2, [pc, #28]	@ (8101af8 <BNO086_getLinAccelX+0x28>)
 8101adc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101ae0:	b2d2      	uxtb	r2, r2
 8101ae2:	4611      	mov	r1, r2
 8101ae4:	4618      	mov	r0, r3
 8101ae6:	f000 f8b9 	bl	8101c5c <BNO086_qToFloat>
 8101aea:	eef0 7a40 	vmov.f32	s15, s0
}
 8101aee:	eeb0 0a67 	vmov.f32	s0, s15
 8101af2:	bd80      	pop	{r7, pc}
 8101af4:	1000013e 	.word	0x1000013e
 8101af8:	1000001a 	.word	0x1000001a

08101afc <BNO086_getLinAccelY>:

//Return the acceleration component
float BNO086_getLinAccelY()
{
 8101afc:	b580      	push	{r7, lr}
 8101afe:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawLinAccelY, linear_accelerometer_Q1);
 8101b00:	4b07      	ldr	r3, [pc, #28]	@ (8101b20 <BNO086_getLinAccelY+0x24>)
 8101b02:	881b      	ldrh	r3, [r3, #0]
 8101b04:	b21b      	sxth	r3, r3
 8101b06:	4a07      	ldr	r2, [pc, #28]	@ (8101b24 <BNO086_getLinAccelY+0x28>)
 8101b08:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101b0c:	b2d2      	uxtb	r2, r2
 8101b0e:	4611      	mov	r1, r2
 8101b10:	4618      	mov	r0, r3
 8101b12:	f000 f8a3 	bl	8101c5c <BNO086_qToFloat>
 8101b16:	eef0 7a40 	vmov.f32	s15, s0
}
 8101b1a:	eeb0 0a67 	vmov.f32	s0, s15
 8101b1e:	bd80      	pop	{r7, pc}
 8101b20:	10000140 	.word	0x10000140
 8101b24:	1000001a 	.word	0x1000001a

08101b28 <BNO086_getLinAccelZ>:

//Return the acceleration component
float BNO086_getLinAccelZ()
{
 8101b28:	b580      	push	{r7, lr}
 8101b2a:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawLinAccelZ, linear_accelerometer_Q1);
 8101b2c:	4b07      	ldr	r3, [pc, #28]	@ (8101b4c <BNO086_getLinAccelZ+0x24>)
 8101b2e:	881b      	ldrh	r3, [r3, #0]
 8101b30:	b21b      	sxth	r3, r3
 8101b32:	4a07      	ldr	r2, [pc, #28]	@ (8101b50 <BNO086_getLinAccelZ+0x28>)
 8101b34:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101b38:	b2d2      	uxtb	r2, r2
 8101b3a:	4611      	mov	r1, r2
 8101b3c:	4618      	mov	r0, r3
 8101b3e:	f000 f88d 	bl	8101c5c <BNO086_qToFloat>
 8101b42:	eef0 7a40 	vmov.f32	s15, s0
}
 8101b46:	eeb0 0a67 	vmov.f32	s0, s15
 8101b4a:	bd80      	pop	{r7, pc}
 8101b4c:	10000142 	.word	0x10000142
 8101b50:	1000001a 	.word	0x1000001a

08101b54 <BNO086_getGyroX>:
	return (accelLinAccuracy);
}

//Return the gyro component
float BNO086_getGyroX()
{
 8101b54:	b580      	push	{r7, lr}
 8101b56:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawGyroX, gyro_Q1);
 8101b58:	4b07      	ldr	r3, [pc, #28]	@ (8101b78 <BNO086_getGyroX+0x24>)
 8101b5a:	881b      	ldrh	r3, [r3, #0]
 8101b5c:	b21b      	sxth	r3, r3
 8101b5e:	4a07      	ldr	r2, [pc, #28]	@ (8101b7c <BNO086_getGyroX+0x28>)
 8101b60:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101b64:	b2d2      	uxtb	r2, r2
 8101b66:	4611      	mov	r1, r2
 8101b68:	4618      	mov	r0, r3
 8101b6a:	f000 f877 	bl	8101c5c <BNO086_qToFloat>
 8101b6e:	eef0 7a40 	vmov.f32	s15, s0
}
 8101b72:	eeb0 0a67 	vmov.f32	s0, s15
 8101b76:	bd80      	pop	{r7, pc}
 8101b78:	10000146 	.word	0x10000146
 8101b7c:	1000001c 	.word	0x1000001c

08101b80 <BNO086_getGyroY>:

//Return the gyro component
float BNO086_getGyroY()
{
 8101b80:	b580      	push	{r7, lr}
 8101b82:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawGyroY, gyro_Q1);
 8101b84:	4b07      	ldr	r3, [pc, #28]	@ (8101ba4 <BNO086_getGyroY+0x24>)
 8101b86:	881b      	ldrh	r3, [r3, #0]
 8101b88:	b21b      	sxth	r3, r3
 8101b8a:	4a07      	ldr	r2, [pc, #28]	@ (8101ba8 <BNO086_getGyroY+0x28>)
 8101b8c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101b90:	b2d2      	uxtb	r2, r2
 8101b92:	4611      	mov	r1, r2
 8101b94:	4618      	mov	r0, r3
 8101b96:	f000 f861 	bl	8101c5c <BNO086_qToFloat>
 8101b9a:	eef0 7a40 	vmov.f32	s15, s0
}
 8101b9e:	eeb0 0a67 	vmov.f32	s0, s15
 8101ba2:	bd80      	pop	{r7, pc}
 8101ba4:	10000148 	.word	0x10000148
 8101ba8:	1000001c 	.word	0x1000001c

08101bac <BNO086_getGyroZ>:

//Return the gyro component
float BNO086_getGyroZ()
{
 8101bac:	b580      	push	{r7, lr}
 8101bae:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawGyroZ, gyro_Q1);
 8101bb0:	4b07      	ldr	r3, [pc, #28]	@ (8101bd0 <BNO086_getGyroZ+0x24>)
 8101bb2:	881b      	ldrh	r3, [r3, #0]
 8101bb4:	b21b      	sxth	r3, r3
 8101bb6:	4a07      	ldr	r2, [pc, #28]	@ (8101bd4 <BNO086_getGyroZ+0x28>)
 8101bb8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101bbc:	b2d2      	uxtb	r2, r2
 8101bbe:	4611      	mov	r1, r2
 8101bc0:	4618      	mov	r0, r3
 8101bc2:	f000 f84b 	bl	8101c5c <BNO086_qToFloat>
 8101bc6:	eef0 7a40 	vmov.f32	s15, s0
}
 8101bca:	eeb0 0a67 	vmov.f32	s0, s15
 8101bce:	bd80      	pop	{r7, pc}
 8101bd0:	1000014a 	.word	0x1000014a
 8101bd4:	1000001c 	.word	0x1000001c

08101bd8 <BNO086_getMagX>:
	return (gyroAccuracy);
}

//Return the magnetometer component
float BNO086_getMagX()
{
 8101bd8:	b580      	push	{r7, lr}
 8101bda:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawMagX, magnetometer_Q1);
 8101bdc:	4b07      	ldr	r3, [pc, #28]	@ (8101bfc <BNO086_getMagX+0x24>)
 8101bde:	881b      	ldrh	r3, [r3, #0]
 8101be0:	b21b      	sxth	r3, r3
 8101be2:	4a07      	ldr	r2, [pc, #28]	@ (8101c00 <BNO086_getMagX+0x28>)
 8101be4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101be8:	b2d2      	uxtb	r2, r2
 8101bea:	4611      	mov	r1, r2
 8101bec:	4618      	mov	r0, r3
 8101bee:	f000 f835 	bl	8101c5c <BNO086_qToFloat>
 8101bf2:	eef0 7a40 	vmov.f32	s15, s0
}
 8101bf6:	eeb0 0a67 	vmov.f32	s0, s15
 8101bfa:	bd80      	pop	{r7, pc}
 8101bfc:	1000014e 	.word	0x1000014e
 8101c00:	1000001e 	.word	0x1000001e

08101c04 <BNO086_getMagY>:

//Return the magnetometer component
float BNO086_getMagY()
{
 8101c04:	b580      	push	{r7, lr}
 8101c06:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawMagY, magnetometer_Q1);
 8101c08:	4b07      	ldr	r3, [pc, #28]	@ (8101c28 <BNO086_getMagY+0x24>)
 8101c0a:	881b      	ldrh	r3, [r3, #0]
 8101c0c:	b21b      	sxth	r3, r3
 8101c0e:	4a07      	ldr	r2, [pc, #28]	@ (8101c2c <BNO086_getMagY+0x28>)
 8101c10:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101c14:	b2d2      	uxtb	r2, r2
 8101c16:	4611      	mov	r1, r2
 8101c18:	4618      	mov	r0, r3
 8101c1a:	f000 f81f 	bl	8101c5c <BNO086_qToFloat>
 8101c1e:	eef0 7a40 	vmov.f32	s15, s0
}
 8101c22:	eeb0 0a67 	vmov.f32	s0, s15
 8101c26:	bd80      	pop	{r7, pc}
 8101c28:	10000150 	.word	0x10000150
 8101c2c:	1000001e 	.word	0x1000001e

08101c30 <BNO086_getMagZ>:

//Return the magnetometer component
float BNO086_getMagZ()
{
 8101c30:	b580      	push	{r7, lr}
 8101c32:	af00      	add	r7, sp, #0
	return BNO086_qToFloat(rawMagZ, magnetometer_Q1);
 8101c34:	4b07      	ldr	r3, [pc, #28]	@ (8101c54 <BNO086_getMagZ+0x24>)
 8101c36:	881b      	ldrh	r3, [r3, #0]
 8101c38:	b21b      	sxth	r3, r3
 8101c3a:	4a07      	ldr	r2, [pc, #28]	@ (8101c58 <BNO086_getMagZ+0x28>)
 8101c3c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8101c40:	b2d2      	uxtb	r2, r2
 8101c42:	4611      	mov	r1, r2
 8101c44:	4618      	mov	r0, r3
 8101c46:	f000 f809 	bl	8101c5c <BNO086_qToFloat>
 8101c4a:	eef0 7a40 	vmov.f32	s15, s0
}
 8101c4e:	eeb0 0a67 	vmov.f32	s0, s15
 8101c52:	bd80      	pop	{r7, pc}
 8101c54:	10000152 	.word	0x10000152
 8101c58:	1000001e 	.word	0x1000001e

08101c5c <BNO086_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO086_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8101c5c:	b580      	push	{r7, lr}
 8101c5e:	ed2d 8b02 	vpush	{d8}
 8101c62:	b082      	sub	sp, #8
 8101c64:	af00      	add	r7, sp, #0
 8101c66:	4603      	mov	r3, r0
 8101c68:	460a      	mov	r2, r1
 8101c6a:	80fb      	strh	r3, [r7, #6]
 8101c6c:	4613      	mov	r3, r2
 8101c6e:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8101c70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101c74:	ee07 3a90 	vmov	s15, r3
 8101c78:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8101c7c:	797b      	ldrb	r3, [r7, #5]
 8101c7e:	425b      	negs	r3, r3
 8101c80:	ee07 3a90 	vmov	s15, r3
 8101c84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8101c88:	eef0 0a67 	vmov.f32	s1, s15
 8101c8c:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8101c90:	f009 ff4a 	bl	810bb28 <powf>
 8101c94:	eef0 7a40 	vmov.f32	s15, s0
 8101c98:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8101c9c:	eeb0 0a67 	vmov.f32	s0, s15
 8101ca0:	3708      	adds	r7, #8
 8101ca2:	46bd      	mov	sp, r7
 8101ca4:	ecbd 8b02 	vpop	{d8}
 8101ca8:	bd80      	pop	{r7, pc}

08101caa <BNO086_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO086_enableRotationVector(uint16_t timeBetweenReports)
{
 8101caa:	b580      	push	{r7, lr}
 8101cac:	b082      	sub	sp, #8
 8101cae:	af00      	add	r7, sp, #0
 8101cb0:	4603      	mov	r3, r0
 8101cb2:	80fb      	strh	r3, [r7, #6]
	BNO086_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 8101cb4:	88fb      	ldrh	r3, [r7, #6]
 8101cb6:	2200      	movs	r2, #0
 8101cb8:	4619      	mov	r1, r3
 8101cba:	2005      	movs	r0, #5
 8101cbc:	f000 f840 	bl	8101d40 <BNO086_setFeatureCommand>
}
 8101cc0:	bf00      	nop
 8101cc2:	3708      	adds	r7, #8
 8101cc4:	46bd      	mov	sp, r7
 8101cc6:	bd80      	pop	{r7, pc}

08101cc8 <BNO086_enableAccelerometer>:
	BNO086_setFeatureCommand(SENSOR_REPORTID_GAME_ROTATION_VECTOR, timeBetweenReports, 0);
}

//Sends the packet to enable the accelerometer
void BNO086_enableAccelerometer(uint16_t timeBetweenReports)
{
 8101cc8:	b580      	push	{r7, lr}
 8101cca:	b082      	sub	sp, #8
 8101ccc:	af00      	add	r7, sp, #0
 8101cce:	4603      	mov	r3, r0
 8101cd0:	80fb      	strh	r3, [r7, #6]
	BNO086_setFeatureCommand(SENSOR_REPORTID_ACCELEROMETER, timeBetweenReports, 0);
 8101cd2:	88fb      	ldrh	r3, [r7, #6]
 8101cd4:	2200      	movs	r2, #0
 8101cd6:	4619      	mov	r1, r3
 8101cd8:	2001      	movs	r0, #1
 8101cda:	f000 f831 	bl	8101d40 <BNO086_setFeatureCommand>
}
 8101cde:	bf00      	nop
 8101ce0:	3708      	adds	r7, #8
 8101ce2:	46bd      	mov	sp, r7
 8101ce4:	bd80      	pop	{r7, pc}

08101ce6 <BNO086_enableLinearAccelerometer>:

//Sends the packet to enable the accelerometer
void BNO086_enableLinearAccelerometer(uint16_t timeBetweenReports)
{
 8101ce6:	b580      	push	{r7, lr}
 8101ce8:	b082      	sub	sp, #8
 8101cea:	af00      	add	r7, sp, #0
 8101cec:	4603      	mov	r3, r0
 8101cee:	80fb      	strh	r3, [r7, #6]
	BNO086_setFeatureCommand(SENSOR_REPORTID_LINEAR_ACCELERATION, timeBetweenReports, 0);
 8101cf0:	88fb      	ldrh	r3, [r7, #6]
 8101cf2:	2200      	movs	r2, #0
 8101cf4:	4619      	mov	r1, r3
 8101cf6:	2004      	movs	r0, #4
 8101cf8:	f000 f822 	bl	8101d40 <BNO086_setFeatureCommand>
}
 8101cfc:	bf00      	nop
 8101cfe:	3708      	adds	r7, #8
 8101d00:	46bd      	mov	sp, r7
 8101d02:	bd80      	pop	{r7, pc}

08101d04 <BNO086_enableGyro>:

//Sends the packet to enable the gyro
void BNO086_enableGyro(uint16_t timeBetweenReports)
{
 8101d04:	b580      	push	{r7, lr}
 8101d06:	b082      	sub	sp, #8
 8101d08:	af00      	add	r7, sp, #0
 8101d0a:	4603      	mov	r3, r0
 8101d0c:	80fb      	strh	r3, [r7, #6]
	BNO086_setFeatureCommand(SENSOR_REPORTID_GYROSCOPE, timeBetweenReports, 0);
 8101d0e:	88fb      	ldrh	r3, [r7, #6]
 8101d10:	2200      	movs	r2, #0
 8101d12:	4619      	mov	r1, r3
 8101d14:	2002      	movs	r0, #2
 8101d16:	f000 f813 	bl	8101d40 <BNO086_setFeatureCommand>
}
 8101d1a:	bf00      	nop
 8101d1c:	3708      	adds	r7, #8
 8101d1e:	46bd      	mov	sp, r7
 8101d20:	bd80      	pop	{r7, pc}

08101d22 <BNO086_enableMagnetometer>:

//Sends the packet to enable the magnetometer
void BNO086_enableMagnetometer(uint16_t timeBetweenReports)
{
 8101d22:	b580      	push	{r7, lr}
 8101d24:	b082      	sub	sp, #8
 8101d26:	af00      	add	r7, sp, #0
 8101d28:	4603      	mov	r3, r0
 8101d2a:	80fb      	strh	r3, [r7, #6]
	BNO086_setFeatureCommand(SENSOR_REPORTID_MAGNETIC_FIELD, timeBetweenReports, 0);
 8101d2c:	88fb      	ldrh	r3, [r7, #6]
 8101d2e:	2200      	movs	r2, #0
 8101d30:	4619      	mov	r1, r3
 8101d32:	2003      	movs	r0, #3
 8101d34:	f000 f804 	bl	8101d40 <BNO086_setFeatureCommand>
}
 8101d38:	bf00      	nop
 8101d3a:	3708      	adds	r7, #8
 8101d3c:	46bd      	mov	sp, r7
 8101d3e:	bd80      	pop	{r7, pc}

08101d40 <BNO086_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO086 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO086_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8101d40:	b580      	push	{r7, lr}
 8101d42:	b084      	sub	sp, #16
 8101d44:	af00      	add	r7, sp, #0
 8101d46:	4603      	mov	r3, r0
 8101d48:	60b9      	str	r1, [r7, #8]
 8101d4a:	607a      	str	r2, [r7, #4]
 8101d4c:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8101d4e:	4b24      	ldr	r3, [pc, #144]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d50:	22fd      	movs	r2, #253	@ 0xfd
 8101d52:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8101d54:	4a22      	ldr	r2, [pc, #136]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d56:	7bfb      	ldrb	r3, [r7, #15]
 8101d58:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 8101d5a:	4b21      	ldr	r3, [pc, #132]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d5c:	2200      	movs	r2, #0
 8101d5e:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8101d60:	4b1f      	ldr	r3, [pc, #124]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d62:	2200      	movs	r2, #0
 8101d64:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8101d66:	4b1e      	ldr	r3, [pc, #120]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d68:	2200      	movs	r2, #0
 8101d6a:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8101d6c:	68bb      	ldr	r3, [r7, #8]
 8101d6e:	b2da      	uxtb	r2, r3
 8101d70:	4b1b      	ldr	r3, [pc, #108]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d72:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8101d74:	68bb      	ldr	r3, [r7, #8]
 8101d76:	0a1b      	lsrs	r3, r3, #8
 8101d78:	b2da      	uxtb	r2, r3
 8101d7a:	4b19      	ldr	r3, [pc, #100]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d7c:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8101d7e:	68bb      	ldr	r3, [r7, #8]
 8101d80:	0c1b      	lsrs	r3, r3, #16
 8101d82:	b2da      	uxtb	r2, r3
 8101d84:	4b16      	ldr	r3, [pc, #88]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d86:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8101d88:	68bb      	ldr	r3, [r7, #8]
 8101d8a:	0e1b      	lsrs	r3, r3, #24
 8101d8c:	b2da      	uxtb	r2, r3
 8101d8e:	4b14      	ldr	r3, [pc, #80]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d90:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8101d92:	4b13      	ldr	r3, [pc, #76]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d94:	2200      	movs	r2, #0
 8101d96:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8101d98:	4b11      	ldr	r3, [pc, #68]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101d9a:	2200      	movs	r2, #0
 8101d9c:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8101d9e:	4b10      	ldr	r3, [pc, #64]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101da0:	2200      	movs	r2, #0
 8101da2:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8101da4:	4b0e      	ldr	r3, [pc, #56]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101da6:	2200      	movs	r2, #0
 8101da8:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 8101daa:	687b      	ldr	r3, [r7, #4]
 8101dac:	b2da      	uxtb	r2, r3
 8101dae:	4b0c      	ldr	r3, [pc, #48]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101db0:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8101db2:	687b      	ldr	r3, [r7, #4]
 8101db4:	0a1b      	lsrs	r3, r3, #8
 8101db6:	b2da      	uxtb	r2, r3
 8101db8:	4b09      	ldr	r3, [pc, #36]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101dba:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8101dbc:	687b      	ldr	r3, [r7, #4]
 8101dbe:	0c1b      	lsrs	r3, r3, #16
 8101dc0:	b2da      	uxtb	r2, r3
 8101dc2:	4b07      	ldr	r3, [pc, #28]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101dc4:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8101dc6:	687b      	ldr	r3, [r7, #4]
 8101dc8:	0e1b      	lsrs	r3, r3, #24
 8101dca:	b2da      	uxtb	r2, r3
 8101dcc:	4b04      	ldr	r3, [pc, #16]	@ (8101de0 <BNO086_setFeatureCommand+0xa0>)
 8101dce:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO086_sendPacket(CHANNEL_CONTROL, 17);
 8101dd0:	2111      	movs	r1, #17
 8101dd2:	2002      	movs	r0, #2
 8101dd4:	f000 f894 	bl	8101f00 <BNO086_sendPacket>
}
 8101dd8:	bf00      	nop
 8101dda:	3710      	adds	r7, #16
 8101ddc:	46bd      	mov	sp, r7
 8101dde:	bd80      	pop	{r7, pc}
 8101de0:	100000b0 	.word	0x100000b0

08101de4 <BNO086_waitForSPI>:

//Blocking wait for BNO086 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO086_waitForSPI(void)
{
 8101de4:	b580      	push	{r7, lr}
 8101de6:	b082      	sub	sp, #8
 8101de8:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8101dea:	2300      	movs	r3, #0
 8101dec:	607b      	str	r3, [r7, #4]
 8101dee:	e00b      	b.n	8101e08 <BNO086_waitForSPI+0x24>
	{
		if (HAL_GPIO_ReadPin(BNO086_INT_PORT, BNO086_INT_PIN) == 0)
 8101df0:	2120      	movs	r1, #32
 8101df2:	480a      	ldr	r0, [pc, #40]	@ (8101e1c <BNO086_waitForSPI+0x38>)
 8101df4:	f004 f8e2 	bl	8105fbc <HAL_GPIO_ReadPin>
 8101df8:	4603      	mov	r3, r0
 8101dfa:	2b00      	cmp	r3, #0
 8101dfc:	d101      	bne.n	8101e02 <BNO086_waitForSPI+0x1e>
		{
//			printf("\nData available\n");
			return (1);
 8101dfe:	2301      	movs	r3, #1
 8101e00:	e007      	b.n	8101e12 <BNO086_waitForSPI+0x2e>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8101e02:	687b      	ldr	r3, [r7, #4]
 8101e04:	3301      	adds	r3, #1
 8101e06:	607b      	str	r3, [r7, #4]
 8101e08:	687b      	ldr	r3, [r7, #4]
 8101e0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8101e0e:	d1ef      	bne.n	8101df0 <BNO086_waitForSPI+0xc>
		}
//		printf("SPI Wait %d\n", counter);
	}
//	printf("\nData not available\n");
	return (0);
 8101e10:	2300      	movs	r3, #0
}
 8101e12:	4618      	mov	r0, r3
 8101e14:	3708      	adds	r7, #8
 8101e16:	46bd      	mov	sp, r7
 8101e18:	bd80      	pop	{r7, pc}
 8101e1a:	bf00      	nop
 8101e1c:	58020c00 	.word	0x58020c00

08101e20 <BNO086_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO086_receivePacket(void)
{
 8101e20:	b580      	push	{r7, lr}
 8101e22:	b084      	sub	sp, #16
 8101e24:	af00      	add	r7, sp, #0
	uint8_t incoming;
	if (HAL_GPIO_ReadPin(BNO086_INT_PORT, BNO086_INT_PIN) == 1)
 8101e26:	2120      	movs	r1, #32
 8101e28:	4831      	ldr	r0, [pc, #196]	@ (8101ef0 <BNO086_receivePacket+0xd0>)
 8101e2a:	f004 f8c7 	bl	8105fbc <HAL_GPIO_ReadPin>
 8101e2e:	4603      	mov	r3, r0
 8101e30:	2b01      	cmp	r3, #1
 8101e32:	d101      	bne.n	8101e38 <BNO086_receivePacket+0x18>
		return (0); //Data is not available
 8101e34:	2300      	movs	r3, #0
 8101e36:	e056      	b.n	8101ee6 <BNO086_receivePacket+0xc6>

	//Old way: if (BNO086_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO086); // Todo
 8101e38:	2200      	movs	r2, #0
 8101e3a:	2120      	movs	r1, #32
 8101e3c:	482d      	ldr	r0, [pc, #180]	@ (8101ef4 <BNO086_receivePacket+0xd4>)
 8101e3e:	f004 f8d5 	bl	8105fec <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(CS_GPIO_Port,CS_Pin, GPIO_PIN_RESET);

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8101e42:	2000      	movs	r0, #0
 8101e44:	f7ff fbd8 	bl	81015f8 <SPI2_SendByte>
 8101e48:	4603      	mov	r3, r0
 8101e4a:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 8101e4c:	2000      	movs	r0, #0
 8101e4e:	f7ff fbd3 	bl	81015f8 <SPI2_SendByte>
 8101e52:	4603      	mov	r3, r0
 8101e54:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8101e56:	2000      	movs	r0, #0
 8101e58:	f7ff fbce 	bl	81015f8 <SPI2_SendByte>
 8101e5c:	4603      	mov	r3, r0
 8101e5e:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8101e60:	2000      	movs	r0, #0
 8101e62:	f7ff fbc9 	bl	81015f8 <SPI2_SendByte>
 8101e66:	4603      	mov	r3, r0
 8101e68:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8101e6a:	4a23      	ldr	r2, [pc, #140]	@ (8101ef8 <BNO086_receivePacket+0xd8>)
 8101e6c:	7b7b      	ldrb	r3, [r7, #13]
 8101e6e:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8101e70:	4a21      	ldr	r2, [pc, #132]	@ (8101ef8 <BNO086_receivePacket+0xd8>)
 8101e72:	7b3b      	ldrb	r3, [r7, #12]
 8101e74:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8101e76:	4a20      	ldr	r2, [pc, #128]	@ (8101ef8 <BNO086_receivePacket+0xd8>)
 8101e78:	7afb      	ldrb	r3, [r7, #11]
 8101e7a:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8101e7c:	4a1e      	ldr	r2, [pc, #120]	@ (8101ef8 <BNO086_receivePacket+0xd8>)
 8101e7e:	7abb      	ldrb	r3, [r7, #10]
 8101e80:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8101e82:	7b3b      	ldrb	r3, [r7, #12]
 8101e84:	021b      	lsls	r3, r3, #8
 8101e86:	b21a      	sxth	r2, r3
 8101e88:	7b7b      	ldrb	r3, [r7, #13]
 8101e8a:	b21b      	sxth	r3, r3
 8101e8c:	4313      	orrs	r3, r2
 8101e8e:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8101e90:	893b      	ldrh	r3, [r7, #8]
 8101e92:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8101e96:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	// catch this as an error and exit
	if (dataLength == 0)
 8101e98:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8101e9c:	2b00      	cmp	r3, #0
 8101e9e:	d101      	bne.n	8101ea4 <BNO086_receivePacket+0x84>
	{
		//Packet is empty
		return (0); //All done
 8101ea0:	2300      	movs	r3, #0
 8101ea2:	e020      	b.n	8101ee6 <BNO086_receivePacket+0xc6>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8101ea4:	893b      	ldrh	r3, [r7, #8]
 8101ea6:	3b04      	subs	r3, #4
 8101ea8:	b29b      	uxth	r3, r3
 8101eaa:	813b      	strh	r3, [r7, #8]

//	printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8101eac:	2300      	movs	r3, #0
 8101eae:	81fb      	strh	r3, [r7, #14]
 8101eb0:	e00e      	b.n	8101ed0 <BNO086_receivePacket+0xb0>
	{
		incoming = SPI2_SendByte(0xFF);
 8101eb2:	20ff      	movs	r0, #255	@ 0xff
 8101eb4:	f7ff fba0 	bl	81015f8 <SPI2_SendByte>
 8101eb8:	4603      	mov	r3, r0
 8101eba:	71fb      	strb	r3, [r7, #7]
//		printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO086 can respond with upto 270 bytes, avoid overflow
 8101ebc:	89fb      	ldrh	r3, [r7, #14]
 8101ebe:	2b7f      	cmp	r3, #127	@ 0x7f
 8101ec0:	d803      	bhi.n	8101eca <BNO086_receivePacket+0xaa>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8101ec2:	89fb      	ldrh	r3, [r7, #14]
 8101ec4:	490d      	ldr	r1, [pc, #52]	@ (8101efc <BNO086_receivePacket+0xdc>)
 8101ec6:	79fa      	ldrb	r2, [r7, #7]
 8101ec8:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8101eca:	89fb      	ldrh	r3, [r7, #14]
 8101ecc:	3301      	adds	r3, #1
 8101ece:	81fb      	strh	r3, [r7, #14]
 8101ed0:	89fa      	ldrh	r2, [r7, #14]
 8101ed2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8101ed6:	429a      	cmp	r2, r3
 8101ed8:	dbeb      	blt.n	8101eb2 <BNO086_receivePacket+0x92>
	}
//	printf("\n");

	CHIP_DESELECT(BNO086); // Todo Release BNO086
 8101eda:	2201      	movs	r2, #1
 8101edc:	2120      	movs	r1, #32
 8101ede:	4805      	ldr	r0, [pc, #20]	@ (8101ef4 <BNO086_receivePacket+0xd4>)
 8101ee0:	f004 f884 	bl	8105fec <HAL_GPIO_WritePin>
	return (1); //We're done!
 8101ee4:	2301      	movs	r3, #1
}
 8101ee6:	4618      	mov	r0, r3
 8101ee8:	3710      	adds	r7, #16
 8101eea:	46bd      	mov	sp, r7
 8101eec:	bd80      	pop	{r7, pc}
 8101eee:	bf00      	nop
 8101ef0:	58020c00 	.word	0x58020c00
 8101ef4:	58020400 	.word	0x58020400
 8101ef8:	100000ac 	.word	0x100000ac
 8101efc:	100000b0 	.word	0x100000b0

08101f00 <BNO086_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
// - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO086_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8101f00:	b580      	push	{r7, lr}
 8101f02:	b084      	sub	sp, #16
 8101f04:	af00      	add	r7, sp, #0
 8101f06:	4603      	mov	r3, r0
 8101f08:	460a      	mov	r2, r1
 8101f0a:	71fb      	strb	r3, [r7, #7]
 8101f0c:	4613      	mov	r3, r2
 8101f0e:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8101f10:	79bb      	ldrb	r3, [r7, #6]
 8101f12:	3304      	adds	r3, #4
 8101f14:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO086 to indicate it is available for communication
	if (BNO086_waitForSPI() == 0)
 8101f16:	f7ff ff65 	bl	8101de4 <BNO086_waitForSPI>
 8101f1a:	4603      	mov	r3, r0
 8101f1c:	2b00      	cmp	r3, #0
 8101f1e:	d101      	bne.n	8101f24 <BNO086_sendPacket+0x24>
		return (0); //Data is not available
 8101f20:	2300      	movs	r3, #0
 8101f22:	e032      	b.n	8101f8a <BNO086_sendPacket+0x8a>

	//BNO086 has max CLK of 3MHz, MSB first,
	//The BNO086 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO086); // Todo
 8101f24:	2200      	movs	r2, #0
 8101f26:	2120      	movs	r1, #32
 8101f28:	481a      	ldr	r0, [pc, #104]	@ (8101f94 <BNO086_sendPacket+0x94>)
 8101f2a:	f004 f85f 	bl	8105fec <HAL_GPIO_WritePin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 8101f2e:	7bbb      	ldrb	r3, [r7, #14]
 8101f30:	4618      	mov	r0, r3
 8101f32:	f7ff fb61 	bl	81015f8 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8101f36:	7bbb      	ldrb	r3, [r7, #14]
 8101f38:	121b      	asrs	r3, r3, #8
 8101f3a:	b2db      	uxtb	r3, r3
 8101f3c:	4618      	mov	r0, r3
 8101f3e:	f7ff fb5b 	bl	81015f8 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8101f42:	79fb      	ldrb	r3, [r7, #7]
 8101f44:	4618      	mov	r0, r3
 8101f46:	f7ff fb57 	bl	81015f8 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8101f4a:	79fb      	ldrb	r3, [r7, #7]
 8101f4c:	4a12      	ldr	r2, [pc, #72]	@ (8101f98 <BNO086_sendPacket+0x98>)
 8101f4e:	5cd2      	ldrb	r2, [r2, r3]
 8101f50:	1c51      	adds	r1, r2, #1
 8101f52:	b2c8      	uxtb	r0, r1
 8101f54:	4910      	ldr	r1, [pc, #64]	@ (8101f98 <BNO086_sendPacket+0x98>)
 8101f56:	54c8      	strb	r0, [r1, r3]
 8101f58:	4610      	mov	r0, r2
 8101f5a:	f7ff fb4d 	bl	81015f8 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8101f5e:	2300      	movs	r3, #0
 8101f60:	73fb      	strb	r3, [r7, #15]
 8101f62:	e008      	b.n	8101f76 <BNO086_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8101f64:	7bfb      	ldrb	r3, [r7, #15]
 8101f66:	4a0d      	ldr	r2, [pc, #52]	@ (8101f9c <BNO086_sendPacket+0x9c>)
 8101f68:	5cd3      	ldrb	r3, [r2, r3]
 8101f6a:	4618      	mov	r0, r3
 8101f6c:	f7ff fb44 	bl	81015f8 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8101f70:	7bfb      	ldrb	r3, [r7, #15]
 8101f72:	3301      	adds	r3, #1
 8101f74:	73fb      	strb	r3, [r7, #15]
 8101f76:	7bfa      	ldrb	r2, [r7, #15]
 8101f78:	79bb      	ldrb	r3, [r7, #6]
 8101f7a:	429a      	cmp	r2, r3
 8101f7c:	d3f2      	bcc.n	8101f64 <BNO086_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO086); // Todo
 8101f7e:	2201      	movs	r2, #1
 8101f80:	2120      	movs	r1, #32
 8101f82:	4804      	ldr	r0, [pc, #16]	@ (8101f94 <BNO086_sendPacket+0x94>)
 8101f84:	f004 f832 	bl	8105fec <HAL_GPIO_WritePin>

	return (1);
 8101f88:	2301      	movs	r3, #1
}
 8101f8a:	4618      	mov	r0, r3
 8101f8c:	3710      	adds	r7, #16
 8101f8e:	46bd      	mov	sp, r7
 8101f90:	bd80      	pop	{r7, pc}
 8101f92:	bf00      	nop
 8101f94:	58020400 	.word	0x58020400
 8101f98:	10000130 	.word	0x10000130
 8101f9c:	100000b0 	.word	0x100000b0

08101fa0 <getRoll>:

float getRoll(uint8_t unit){
 8101fa0:	b5b0      	push	{r4, r5, r7, lr}
 8101fa2:	b08c      	sub	sp, #48	@ 0x30
 8101fa4:	af00      	add	r7, sp, #0
 8101fa6:	4603      	mov	r3, r0
 8101fa8:	71fb      	strb	r3, [r7, #7]
	float dqx = BNO086_getQuatI();
 8101faa:	f7ff fcf7 	bl	810199c <BNO086_getQuatI>
 8101fae:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float dqy = BNO086_getQuatJ();
 8101fb2:	f7ff fd09 	bl	81019c8 <BNO086_getQuatJ>
 8101fb6:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	float dqz = BNO086_getQuatK();
 8101fba:	f7ff fd1b 	bl	81019f4 <BNO086_getQuatK>
 8101fbe:	ed87 0a08 	vstr	s0, [r7, #32]
	float dqw = BNO086_getQuatReal();
 8101fc2:	f7ff fd2d 	bl	8101a20 <BNO086_getQuatReal>
 8101fc6:	ed87 0a07 	vstr	s0, [r7, #28]

	float norm = sqrt(dqw*dqw + dqx*dqx + dqy*dqy + dqz*dqz);
 8101fca:	edd7 7a07 	vldr	s15, [r7, #28]
 8101fce:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8101fd2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8101fd6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8101fda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8101fde:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8101fe2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8101fe6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8101fea:	edd7 7a08 	vldr	s15, [r7, #32]
 8101fee:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8101ff2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8101ff6:	ee17 0a90 	vmov	r0, s15
 8101ffa:	f7fe fad1 	bl	81005a0 <__aeabi_f2d>
 8101ffe:	4602      	mov	r2, r0
 8102000:	460b      	mov	r3, r1
 8102002:	ec43 2b10 	vmov	d0, r2, r3
 8102006:	f009 fd5b 	bl	810bac0 <sqrt>
 810200a:	ec53 2b10 	vmov	r2, r3, d0
 810200e:	4610      	mov	r0, r2
 8102010:	4619      	mov	r1, r3
 8102012:	f7fe fdcd 	bl	8100bb0 <__aeabi_d2f>
 8102016:	4603      	mov	r3, r0
 8102018:	61bb      	str	r3, [r7, #24]


	dqx = dqx / norm; //x
 810201a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 810201e:	ed97 7a06 	vldr	s14, [r7, #24]
 8102022:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102026:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	dqy = dqy / norm; //y
 810202a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 810202e:	ed97 7a06 	vldr	s14, [r7, #24]
 8102032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102036:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	dqz = dqz / norm; //z
 810203a:	edd7 6a08 	vldr	s13, [r7, #32]
 810203e:	ed97 7a06 	vldr	s14, [r7, #24]
 8102042:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102046:	edc7 7a08 	vstr	s15, [r7, #32]
	dqw = dqw / norm; //w
 810204a:	edd7 6a07 	vldr	s13, [r7, #28]
 810204e:	ed97 7a06 	vldr	s14, [r7, #24]
 8102052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102056:	edc7 7a07 	vstr	s15, [r7, #28]

	float ysqr = dqy * dqy;
 810205a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 810205e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8102062:	edc7 7a05 	vstr	s15, [r7, #20]
	float t0 = +2.0 * (dqw * dqx + dqy * dqz);
 8102066:	ed97 7a07 	vldr	s14, [r7, #28]
 810206a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 810206e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8102072:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8102076:	edd7 7a08 	vldr	s15, [r7, #32]
 810207a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 810207e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8102082:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8102086:	edc7 7a04 	vstr	s15, [r7, #16]
	float t1 = +1.0 - 2.0 * (dqx * dqx + ysqr);
 810208a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 810208e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8102092:	edd7 7a05 	vldr	s15, [r7, #20]
 8102096:	ee77 7a27 	vadd.f32	s15, s14, s15
 810209a:	ee17 0a90 	vmov	r0, s15
 810209e:	f7fe fa7f 	bl	81005a0 <__aeabi_f2d>
 81020a2:	4602      	mov	r2, r0
 81020a4:	460b      	mov	r3, r1
 81020a6:	f7fe f91d 	bl	81002e4 <__adddf3>
 81020aa:	4602      	mov	r2, r0
 81020ac:	460b      	mov	r3, r1
 81020ae:	f04f 0000 	mov.w	r0, #0
 81020b2:	4925      	ldr	r1, [pc, #148]	@ (8102148 <getRoll+0x1a8>)
 81020b4:	f7fe f914 	bl	81002e0 <__aeabi_dsub>
 81020b8:	4602      	mov	r2, r0
 81020ba:	460b      	mov	r3, r1
 81020bc:	4610      	mov	r0, r2
 81020be:	4619      	mov	r1, r3
 81020c0:	f7fe fd76 	bl	8100bb0 <__aeabi_d2f>
 81020c4:	4603      	mov	r3, r0
 81020c6:	60fb      	str	r3, [r7, #12]
	float roll = atan2(t0, t1);
 81020c8:	6938      	ldr	r0, [r7, #16]
 81020ca:	f7fe fa69 	bl	81005a0 <__aeabi_f2d>
 81020ce:	4604      	mov	r4, r0
 81020d0:	460d      	mov	r5, r1
 81020d2:	68f8      	ldr	r0, [r7, #12]
 81020d4:	f7fe fa64 	bl	81005a0 <__aeabi_f2d>
 81020d8:	4602      	mov	r2, r0
 81020da:	460b      	mov	r3, r1
 81020dc:	ec43 2b11 	vmov	d1, r2, r3
 81020e0:	ec45 4b10 	vmov	d0, r4, r5
 81020e4:	f009 fcea 	bl	810babc <atan2>
 81020e8:	ec53 2b10 	vmov	r2, r3, d0
 81020ec:	4610      	mov	r0, r2
 81020ee:	4619      	mov	r1, r3
 81020f0:	f7fe fd5e 	bl	8100bb0 <__aeabi_d2f>
 81020f4:	4603      	mov	r3, r0
 81020f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if(unit == 1){
 81020f8:	79fb      	ldrb	r3, [r7, #7]
 81020fa:	2b01      	cmp	r3, #1
 81020fc:	d118      	bne.n	8102130 <getRoll+0x190>
		roll = roll * 180.0 / M_PI;
 81020fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8102100:	f7fe fa4e 	bl	81005a0 <__aeabi_f2d>
 8102104:	f04f 0200 	mov.w	r2, #0
 8102108:	4b10      	ldr	r3, [pc, #64]	@ (810214c <getRoll+0x1ac>)
 810210a:	f7fe faa1 	bl	8100650 <__aeabi_dmul>
 810210e:	4602      	mov	r2, r0
 8102110:	460b      	mov	r3, r1
 8102112:	4610      	mov	r0, r2
 8102114:	4619      	mov	r1, r3
 8102116:	a30a      	add	r3, pc, #40	@ (adr r3, 8102140 <getRoll+0x1a0>)
 8102118:	e9d3 2300 	ldrd	r2, r3, [r3]
 810211c:	f7fe fbc2 	bl	81008a4 <__aeabi_ddiv>
 8102120:	4602      	mov	r2, r0
 8102122:	460b      	mov	r3, r1
 8102124:	4610      	mov	r0, r2
 8102126:	4619      	mov	r1, r3
 8102128:	f7fe fd42 	bl	8100bb0 <__aeabi_d2f>
 810212c:	4603      	mov	r3, r0
 810212e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	return (roll);
 8102130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8102132:	ee07 3a90 	vmov	s15, r3
}
 8102136:	eeb0 0a67 	vmov.f32	s0, s15
 810213a:	3730      	adds	r7, #48	@ 0x30
 810213c:	46bd      	mov	sp, r7
 810213e:	bdb0      	pop	{r4, r5, r7, pc}
 8102140:	54442d18 	.word	0x54442d18
 8102144:	400921fb 	.word	0x400921fb
 8102148:	3ff00000 	.word	0x3ff00000
 810214c:	40668000 	.word	0x40668000

08102150 <getPitch>:

float getPitch(uint8_t unit){
 8102150:	b580      	push	{r7, lr}
 8102152:	b08a      	sub	sp, #40	@ 0x28
 8102154:	af00      	add	r7, sp, #0
 8102156:	4603      	mov	r3, r0
 8102158:	71fb      	strb	r3, [r7, #7]
	float dqx = BNO086_getQuatI();
 810215a:	f7ff fc1f 	bl	810199c <BNO086_getQuatI>
 810215e:	ed87 0a07 	vstr	s0, [r7, #28]
	float dqy = BNO086_getQuatJ();
 8102162:	f7ff fc31 	bl	81019c8 <BNO086_getQuatJ>
 8102166:	ed87 0a06 	vstr	s0, [r7, #24]
	float dqz = BNO086_getQuatK();
 810216a:	f7ff fc43 	bl	81019f4 <BNO086_getQuatK>
 810216e:	ed87 0a05 	vstr	s0, [r7, #20]
	float dqw = BNO086_getQuatReal();
 8102172:	f7ff fc55 	bl	8101a20 <BNO086_getQuatReal>
 8102176:	ed87 0a04 	vstr	s0, [r7, #16]

	float norm = sqrt(dqw*dqw + dqx*dqx + dqy*dqy + dqz*dqz);
 810217a:	edd7 7a04 	vldr	s15, [r7, #16]
 810217e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8102182:	edd7 7a07 	vldr	s15, [r7, #28]
 8102186:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810218a:	ee37 7a27 	vadd.f32	s14, s14, s15
 810218e:	edd7 7a06 	vldr	s15, [r7, #24]
 8102192:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8102196:	ee37 7a27 	vadd.f32	s14, s14, s15
 810219a:	edd7 7a05 	vldr	s15, [r7, #20]
 810219e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 81021a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 81021a6:	ee17 0a90 	vmov	r0, s15
 81021aa:	f7fe f9f9 	bl	81005a0 <__aeabi_f2d>
 81021ae:	4602      	mov	r2, r0
 81021b0:	460b      	mov	r3, r1
 81021b2:	ec43 2b10 	vmov	d0, r2, r3
 81021b6:	f009 fc83 	bl	810bac0 <sqrt>
 81021ba:	ec53 2b10 	vmov	r2, r3, d0
 81021be:	4610      	mov	r0, r2
 81021c0:	4619      	mov	r1, r3
 81021c2:	f7fe fcf5 	bl	8100bb0 <__aeabi_d2f>
 81021c6:	4603      	mov	r3, r0
 81021c8:	60fb      	str	r3, [r7, #12]


	dqx = dqx / norm; //x
 81021ca:	edd7 6a07 	vldr	s13, [r7, #28]
 81021ce:	ed97 7a03 	vldr	s14, [r7, #12]
 81021d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81021d6:	edc7 7a07 	vstr	s15, [r7, #28]
	dqy = dqy / norm; //y
 81021da:	edd7 6a06 	vldr	s13, [r7, #24]
 81021de:	ed97 7a03 	vldr	s14, [r7, #12]
 81021e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81021e6:	edc7 7a06 	vstr	s15, [r7, #24]
	dqz = dqz / norm; //z
 81021ea:	edd7 6a05 	vldr	s13, [r7, #20]
 81021ee:	ed97 7a03 	vldr	s14, [r7, #12]
 81021f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81021f6:	edc7 7a05 	vstr	s15, [r7, #20]
	dqw = dqw / norm; //w
 81021fa:	edd7 6a04 	vldr	s13, [r7, #16]
 81021fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8102202:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102206:	edc7 7a04 	vstr	s15, [r7, #16]
//
//	if(unit == 1){
//		pitch = pitch * 180.0 / M_PI;
//	}
	// Calculate pitch (y-axis rotation)
	float t2 = +2.0 * (dqw * dqy - dqz * dqx);
 810220a:	ed97 7a04 	vldr	s14, [r7, #16]
 810220e:	edd7 7a06 	vldr	s15, [r7, #24]
 8102212:	ee27 7a27 	vmul.f32	s14, s14, s15
 8102216:	edd7 6a05 	vldr	s13, [r7, #20]
 810221a:	edd7 7a07 	vldr	s15, [r7, #28]
 810221e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8102222:	ee77 7a67 	vsub.f32	s15, s14, s15
 8102226:	ee77 7aa7 	vadd.f32	s15, s15, s15
 810222a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Clamp t2 to stay within the asin range
	if (t2 > 1.0) t2 = 1.0;
 810222e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8102232:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8102236:	eef4 7ac7 	vcmpe.f32	s15, s14
 810223a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810223e:	dd02      	ble.n	8102246 <getPitch+0xf6>
 8102240:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8102244:	627b      	str	r3, [r7, #36]	@ 0x24
	if (t2 < -1.0) t2 = -1.0;
 8102246:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 810224a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 810224e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8102252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8102256:	d501      	bpl.n	810225c <getPitch+0x10c>
 8102258:	4b1d      	ldr	r3, [pc, #116]	@ (81022d0 <getPitch+0x180>)
 810225a:	627b      	str	r3, [r7, #36]	@ 0x24

	// Calculate pitch
	float pitch = asin(t2);
 810225c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 810225e:	f7fe f99f 	bl	81005a0 <__aeabi_f2d>
 8102262:	4602      	mov	r2, r0
 8102264:	460b      	mov	r3, r1
 8102266:	ec43 2b10 	vmov	d0, r2, r3
 810226a:	f009 fbf3 	bl	810ba54 <asin>
 810226e:	ec53 2b10 	vmov	r2, r3, d0
 8102272:	4610      	mov	r0, r2
 8102274:	4619      	mov	r1, r3
 8102276:	f7fe fc9b 	bl	8100bb0 <__aeabi_d2f>
 810227a:	4603      	mov	r3, r0
 810227c:	623b      	str	r3, [r7, #32]

	// Convert pitch to degrees if unit is set to 1
	if (unit == 1) {
 810227e:	79fb      	ldrb	r3, [r7, #7]
 8102280:	2b01      	cmp	r3, #1
 8102282:	d118      	bne.n	81022b6 <getPitch+0x166>
		pitch = pitch * 180.0 / M_PI;
 8102284:	6a38      	ldr	r0, [r7, #32]
 8102286:	f7fe f98b 	bl	81005a0 <__aeabi_f2d>
 810228a:	f04f 0200 	mov.w	r2, #0
 810228e:	4b11      	ldr	r3, [pc, #68]	@ (81022d4 <getPitch+0x184>)
 8102290:	f7fe f9de 	bl	8100650 <__aeabi_dmul>
 8102294:	4602      	mov	r2, r0
 8102296:	460b      	mov	r3, r1
 8102298:	4610      	mov	r0, r2
 810229a:	4619      	mov	r1, r3
 810229c:	a30a      	add	r3, pc, #40	@ (adr r3, 81022c8 <getPitch+0x178>)
 810229e:	e9d3 2300 	ldrd	r2, r3, [r3]
 81022a2:	f7fe faff 	bl	81008a4 <__aeabi_ddiv>
 81022a6:	4602      	mov	r2, r0
 81022a8:	460b      	mov	r3, r1
 81022aa:	4610      	mov	r0, r2
 81022ac:	4619      	mov	r1, r3
 81022ae:	f7fe fc7f 	bl	8100bb0 <__aeabi_d2f>
 81022b2:	4603      	mov	r3, r0
 81022b4:	623b      	str	r3, [r7, #32]
	}

	return (pitch);
 81022b6:	6a3b      	ldr	r3, [r7, #32]
 81022b8:	ee07 3a90 	vmov	s15, r3
}
 81022bc:	eeb0 0a67 	vmov.f32	s0, s15
 81022c0:	3728      	adds	r7, #40	@ 0x28
 81022c2:	46bd      	mov	sp, r7
 81022c4:	bd80      	pop	{r7, pc}
 81022c6:	bf00      	nop
 81022c8:	54442d18 	.word	0x54442d18
 81022cc:	400921fb 	.word	0x400921fb
 81022d0:	bf800000 	.word	0xbf800000
 81022d4:	40668000 	.word	0x40668000

081022d8 <getYaw>:

float getYaw(uint8_t unit){
 81022d8:	b5b0      	push	{r4, r5, r7, lr}
 81022da:	b08c      	sub	sp, #48	@ 0x30
 81022dc:	af00      	add	r7, sp, #0
 81022de:	4603      	mov	r3, r0
 81022e0:	71fb      	strb	r3, [r7, #7]
	float dqx = BNO086_getQuatI();
 81022e2:	f7ff fb5b 	bl	810199c <BNO086_getQuatI>
 81022e6:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float dqy = BNO086_getQuatJ();
 81022ea:	f7ff fb6d 	bl	81019c8 <BNO086_getQuatJ>
 81022ee:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	float dqz = BNO086_getQuatK();
 81022f2:	f7ff fb7f 	bl	81019f4 <BNO086_getQuatK>
 81022f6:	ed87 0a08 	vstr	s0, [r7, #32]
	float dqw = BNO086_getQuatReal();
 81022fa:	f7ff fb91 	bl	8101a20 <BNO086_getQuatReal>
 81022fe:	ed87 0a07 	vstr	s0, [r7, #28]

	float norm = sqrt(dqw*dqw + dqx*dqx + dqy*dqy + dqz*dqz);
 8102302:	edd7 7a07 	vldr	s15, [r7, #28]
 8102306:	ee27 7aa7 	vmul.f32	s14, s15, s15
 810230a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 810230e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8102312:	ee37 7a27 	vadd.f32	s14, s14, s15
 8102316:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 810231a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810231e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8102322:	edd7 7a08 	vldr	s15, [r7, #32]
 8102326:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810232a:	ee77 7a27 	vadd.f32	s15, s14, s15
 810232e:	ee17 0a90 	vmov	r0, s15
 8102332:	f7fe f935 	bl	81005a0 <__aeabi_f2d>
 8102336:	4602      	mov	r2, r0
 8102338:	460b      	mov	r3, r1
 810233a:	ec43 2b10 	vmov	d0, r2, r3
 810233e:	f009 fbbf 	bl	810bac0 <sqrt>
 8102342:	ec53 2b10 	vmov	r2, r3, d0
 8102346:	4610      	mov	r0, r2
 8102348:	4619      	mov	r1, r3
 810234a:	f7fe fc31 	bl	8100bb0 <__aeabi_d2f>
 810234e:	4603      	mov	r3, r0
 8102350:	61bb      	str	r3, [r7, #24]


	dqx = dqx / norm; //x
 8102352:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8102356:	ed97 7a06 	vldr	s14, [r7, #24]
 810235a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810235e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	dqy = dqy / norm; //y
 8102362:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8102366:	ed97 7a06 	vldr	s14, [r7, #24]
 810236a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810236e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	dqz = dqz / norm; //z
 8102372:	edd7 6a08 	vldr	s13, [r7, #32]
 8102376:	ed97 7a06 	vldr	s14, [r7, #24]
 810237a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810237e:	edc7 7a08 	vstr	s15, [r7, #32]
	dqw = dqw / norm; //w
 8102382:	edd7 6a07 	vldr	s13, [r7, #28]
 8102386:	ed97 7a06 	vldr	s14, [r7, #24]
 810238a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810238e:	edc7 7a07 	vstr	s15, [r7, #28]

	float ysqr = dqy * dqy;
 8102392:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8102396:	ee67 7aa7 	vmul.f32	s15, s15, s15
 810239a:	edc7 7a05 	vstr	s15, [r7, #20]

	// yaw (z-axis rotation)
	float t3 = +2.0 * (dqw * dqz + dqx * dqy);
 810239e:	ed97 7a07 	vldr	s14, [r7, #28]
 81023a2:	edd7 7a08 	vldr	s15, [r7, #32]
 81023a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 81023aa:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 81023ae:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 81023b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 81023b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 81023ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 81023be:	edc7 7a04 	vstr	s15, [r7, #16]
	float t4 = +1.0 - 2.0 * (ysqr + dqz * dqz);
 81023c2:	edd7 7a08 	vldr	s15, [r7, #32]
 81023c6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 81023ca:	edd7 7a05 	vldr	s15, [r7, #20]
 81023ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 81023d2:	ee17 0a90 	vmov	r0, s15
 81023d6:	f7fe f8e3 	bl	81005a0 <__aeabi_f2d>
 81023da:	4602      	mov	r2, r0
 81023dc:	460b      	mov	r3, r1
 81023de:	f7fd ff81 	bl	81002e4 <__adddf3>
 81023e2:	4602      	mov	r2, r0
 81023e4:	460b      	mov	r3, r1
 81023e6:	f04f 0000 	mov.w	r0, #0
 81023ea:	4925      	ldr	r1, [pc, #148]	@ (8102480 <getYaw+0x1a8>)
 81023ec:	f7fd ff78 	bl	81002e0 <__aeabi_dsub>
 81023f0:	4602      	mov	r2, r0
 81023f2:	460b      	mov	r3, r1
 81023f4:	4610      	mov	r0, r2
 81023f6:	4619      	mov	r1, r3
 81023f8:	f7fe fbda 	bl	8100bb0 <__aeabi_d2f>
 81023fc:	4603      	mov	r3, r0
 81023fe:	60fb      	str	r3, [r7, #12]
	float yaw = atan2(t3, t4);
 8102400:	6938      	ldr	r0, [r7, #16]
 8102402:	f7fe f8cd 	bl	81005a0 <__aeabi_f2d>
 8102406:	4604      	mov	r4, r0
 8102408:	460d      	mov	r5, r1
 810240a:	68f8      	ldr	r0, [r7, #12]
 810240c:	f7fe f8c8 	bl	81005a0 <__aeabi_f2d>
 8102410:	4602      	mov	r2, r0
 8102412:	460b      	mov	r3, r1
 8102414:	ec43 2b11 	vmov	d1, r2, r3
 8102418:	ec45 4b10 	vmov	d0, r4, r5
 810241c:	f009 fb4e 	bl	810babc <atan2>
 8102420:	ec53 2b10 	vmov	r2, r3, d0
 8102424:	4610      	mov	r0, r2
 8102426:	4619      	mov	r1, r3
 8102428:	f7fe fbc2 	bl	8100bb0 <__aeabi_d2f>
 810242c:	4603      	mov	r3, r0
 810242e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if(unit == 1){
 8102430:	79fb      	ldrb	r3, [r7, #7]
 8102432:	2b01      	cmp	r3, #1
 8102434:	d118      	bne.n	8102468 <getYaw+0x190>
			yaw = yaw * 180.0 / M_PI;
 8102436:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8102438:	f7fe f8b2 	bl	81005a0 <__aeabi_f2d>
 810243c:	f04f 0200 	mov.w	r2, #0
 8102440:	4b10      	ldr	r3, [pc, #64]	@ (8102484 <getYaw+0x1ac>)
 8102442:	f7fe f905 	bl	8100650 <__aeabi_dmul>
 8102446:	4602      	mov	r2, r0
 8102448:	460b      	mov	r3, r1
 810244a:	4610      	mov	r0, r2
 810244c:	4619      	mov	r1, r3
 810244e:	a30a      	add	r3, pc, #40	@ (adr r3, 8102478 <getYaw+0x1a0>)
 8102450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102454:	f7fe fa26 	bl	81008a4 <__aeabi_ddiv>
 8102458:	4602      	mov	r2, r0
 810245a:	460b      	mov	r3, r1
 810245c:	4610      	mov	r0, r2
 810245e:	4619      	mov	r1, r3
 8102460:	f7fe fba6 	bl	8100bb0 <__aeabi_d2f>
 8102464:	4603      	mov	r3, r0
 8102466:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}

	return (yaw);
 8102468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810246a:	ee07 3a90 	vmov	s15, r3
}
 810246e:	eeb0 0a67 	vmov.f32	s0, s15
 8102472:	3730      	adds	r7, #48	@ 0x30
 8102474:	46bd      	mov	sp, r7
 8102476:	bdb0      	pop	{r4, r5, r7, pc}
 8102478:	54442d18 	.word	0x54442d18
 810247c:	400921fb 	.word	0x400921fb
 8102480:	3ff00000 	.word	0x3ff00000
 8102484:	40668000 	.word	0x40668000

08102488 <BNO086_getData>:

void BNO086_getData(BNO086_t *bno, RPY_UNIT rpy_unit){
 8102488:	b580      	push	{r7, lr}
 810248a:	b082      	sub	sp, #8
 810248c:	af00      	add	r7, sp, #0
 810248e:	6078      	str	r0, [r7, #4]
 8102490:	460b      	mov	r3, r1
 8102492:	70fb      	strb	r3, [r7, #3]
	/* rpy_unit can be only 0 and 1  which
	 * rpy_unit = 0 set the roll,pitch and yaw unit as Radian
	 * rpy_unit = 1 set the roll,pitch and yaw unit as Degree */

		bno->quaternion.i = BNO086_getQuatI();
 8102494:	f7ff fa82 	bl	810199c <BNO086_getQuatI>
 8102498:	eef0 7a40 	vmov.f32	s15, s0
 810249c:	687b      	ldr	r3, [r7, #4]
 810249e:	edc3 7a00 	vstr	s15, [r3]
		bno->quaternion.j = BNO086_getQuatJ();
 81024a2:	f7ff fa91 	bl	81019c8 <BNO086_getQuatJ>
 81024a6:	eef0 7a40 	vmov.f32	s15, s0
 81024aa:	687b      	ldr	r3, [r7, #4]
 81024ac:	edc3 7a01 	vstr	s15, [r3, #4]
		bno->quaternion.k = BNO086_getQuatK();
 81024b0:	f7ff faa0 	bl	81019f4 <BNO086_getQuatK>
 81024b4:	eef0 7a40 	vmov.f32	s15, s0
 81024b8:	687b      	ldr	r3, [r7, #4]
 81024ba:	edc3 7a02 	vstr	s15, [r3, #8]
		bno->quaternion.w = BNO086_getQuatReal();
 81024be:	f7ff faaf 	bl	8101a20 <BNO086_getQuatReal>
 81024c2:	eef0 7a40 	vmov.f32	s15, s0
 81024c6:	687b      	ldr	r3, [r7, #4]
 81024c8:	edc3 7a03 	vstr	s15, [r3, #12]

		bno->acceleration.x = BNO086_getAccelX();
 81024cc:	f7ff fabe 	bl	8101a4c <BNO086_getAccelX>
 81024d0:	eef0 7a40 	vmov.f32	s15, s0
 81024d4:	687b      	ldr	r3, [r7, #4]
 81024d6:	edc3 7a04 	vstr	s15, [r3, #16]
		bno->acceleration.y = BNO086_getAccelY();
 81024da:	f7ff facd 	bl	8101a78 <BNO086_getAccelY>
 81024de:	eef0 7a40 	vmov.f32	s15, s0
 81024e2:	687b      	ldr	r3, [r7, #4]
 81024e4:	edc3 7a05 	vstr	s15, [r3, #20]
		bno->acceleration.z = BNO086_getAccelZ();
 81024e8:	f7ff fadc 	bl	8101aa4 <BNO086_getAccelZ>
 81024ec:	eef0 7a40 	vmov.f32	s15, s0
 81024f0:	687b      	ldr	r3, [r7, #4]
 81024f2:	edc3 7a06 	vstr	s15, [r3, #24]

		bno->linear_acceleration.x = BNO086_getLinAccelX();
 81024f6:	f7ff faeb 	bl	8101ad0 <BNO086_getLinAccelX>
 81024fa:	eef0 7a40 	vmov.f32	s15, s0
 81024fe:	687b      	ldr	r3, [r7, #4]
 8102500:	edc3 7a07 	vstr	s15, [r3, #28]
		bno->linear_acceleration.y = BNO086_getLinAccelY();
 8102504:	f7ff fafa 	bl	8101afc <BNO086_getLinAccelY>
 8102508:	eef0 7a40 	vmov.f32	s15, s0
 810250c:	687b      	ldr	r3, [r7, #4]
 810250e:	edc3 7a08 	vstr	s15, [r3, #32]
		bno->linear_acceleration.z = BNO086_getLinAccelZ();
 8102512:	f7ff fb09 	bl	8101b28 <BNO086_getLinAccelZ>
 8102516:	eef0 7a40 	vmov.f32	s15, s0
 810251a:	687b      	ldr	r3, [r7, #4]
 810251c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

		bno->angular_velocity.x = BNO086_getGyroX();
 8102520:	f7ff fb18 	bl	8101b54 <BNO086_getGyroX>
 8102524:	eef0 7a40 	vmov.f32	s15, s0
 8102528:	687b      	ldr	r3, [r7, #4]
 810252a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
		bno->angular_velocity.y = BNO086_getGyroY();
 810252e:	f7ff fb27 	bl	8101b80 <BNO086_getGyroY>
 8102532:	eef0 7a40 	vmov.f32	s15, s0
 8102536:	687b      	ldr	r3, [r7, #4]
 8102538:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
		bno->angular_velocity.z = BNO086_getGyroZ();
 810253c:	f7ff fb36 	bl	8101bac <BNO086_getGyroZ>
 8102540:	eef0 7a40 	vmov.f32	s15, s0
 8102544:	687b      	ldr	r3, [r7, #4]
 8102546:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

		bno->magnetometer.x = BNO086_getMagX();
 810254a:	f7ff fb45 	bl	8101bd8 <BNO086_getMagX>
 810254e:	eef0 7a40 	vmov.f32	s15, s0
 8102552:	687b      	ldr	r3, [r7, #4]
 8102554:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
		bno->magnetometer.y = BNO086_getMagY();
 8102558:	f7ff fb54 	bl	8101c04 <BNO086_getMagY>
 810255c:	eef0 7a40 	vmov.f32	s15, s0
 8102560:	687b      	ldr	r3, [r7, #4]
 8102562:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
		bno->magnetometer.z = BNO086_getMagZ();
 8102566:	f7ff fb63 	bl	8101c30 <BNO086_getMagZ>
 810256a:	eef0 7a40 	vmov.f32	s15, s0
 810256e:	687b      	ldr	r3, [r7, #4]
 8102570:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

		bno->euler_angle.roll = getRoll(rpy_unit);
 8102574:	78fb      	ldrb	r3, [r7, #3]
 8102576:	4618      	mov	r0, r3
 8102578:	f7ff fd12 	bl	8101fa0 <getRoll>
 810257c:	eef0 7a40 	vmov.f32	s15, s0
 8102580:	687b      	ldr	r3, [r7, #4]
 8102582:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
		bno->euler_angle.pitch = getPitch(rpy_unit);
 8102586:	78fb      	ldrb	r3, [r7, #3]
 8102588:	4618      	mov	r0, r3
 810258a:	f7ff fde1 	bl	8102150 <getPitch>
 810258e:	eef0 7a40 	vmov.f32	s15, s0
 8102592:	687b      	ldr	r3, [r7, #4]
 8102594:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
		bno->euler_angle.yaw = getYaw(rpy_unit);
 8102598:	78fb      	ldrb	r3, [r7, #3]
 810259a:	4618      	mov	r0, r3
 810259c:	f7ff fe9c 	bl	81022d8 <getYaw>
 81025a0:	eef0 7a40 	vmov.f32	s15, s0
 81025a4:	687b      	ldr	r3, [r7, #4]
 81025a6:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48



}
 81025aa:	bf00      	nop
 81025ac:	3708      	adds	r7, #8
 81025ae:	46bd      	mov	sp, r7
 81025b0:	bd80      	pop	{r7, pc}

081025b2 <BNO086_SAVE_HSEM>:

void BNO086_SAVE_HSEM(BNO086_t *bno){
 81025b2:	b590      	push	{r4, r7, lr}
 81025b4:	b083      	sub	sp, #12
 81025b6:	af00      	add	r7, sp, #0
 81025b8:	6078      	str	r0, [r7, #4]
	if(HAL_HSEM_FastTake(HSEM_ID_0) == HAL_OK){
 81025ba:	2000      	movs	r0, #0
 81025bc:	f003 fd30 	bl	8106020 <HAL_HSEM_FastTake>
 81025c0:	4603      	mov	r3, r0
 81025c2:	2b00      	cmp	r3, #0
 81025c4:	f040 80fa 	bne.w	81027bc <BNO086_SAVE_HSEM+0x20a>
		  SRAM4_BNO086->Data[0] = bno->euler_angle.roll;
 81025c8:	687b      	ldr	r3, [r7, #4]
 81025ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81025cc:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 81025d0:	4618      	mov	r0, r3
 81025d2:	f7fd ffe5 	bl	81005a0 <__aeabi_f2d>
 81025d6:	4602      	mov	r2, r0
 81025d8:	460b      	mov	r3, r1
 81025da:	e9c4 2302 	strd	r2, r3, [r4, #8]
		  SRAM4_BNO086->Data[1] = bno->euler_angle.pitch;
 81025de:	687b      	ldr	r3, [r7, #4]
 81025e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81025e2:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 81025e6:	4618      	mov	r0, r3
 81025e8:	f7fd ffda 	bl	81005a0 <__aeabi_f2d>
 81025ec:	4602      	mov	r2, r0
 81025ee:	460b      	mov	r3, r1
 81025f0:	e9c4 2304 	strd	r2, r3, [r4, #16]
		  SRAM4_BNO086->Data[2] = bno->euler_angle.yaw;
 81025f4:	687b      	ldr	r3, [r7, #4]
 81025f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81025f8:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 81025fc:	4618      	mov	r0, r3
 81025fe:	f7fd ffcf 	bl	81005a0 <__aeabi_f2d>
 8102602:	4602      	mov	r2, r0
 8102604:	460b      	mov	r3, r1
 8102606:	e9c4 2306 	strd	r2, r3, [r4, #24]

		  SRAM4_BNO086->Data[0] = bno->quaternion.i;
 810260a:	687b      	ldr	r3, [r7, #4]
 810260c:	681b      	ldr	r3, [r3, #0]
 810260e:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102612:	4618      	mov	r0, r3
 8102614:	f7fd ffc4 	bl	81005a0 <__aeabi_f2d>
 8102618:	4602      	mov	r2, r0
 810261a:	460b      	mov	r3, r1
 810261c:	e9c4 2302 	strd	r2, r3, [r4, #8]
		  SRAM4_BNO086->Data[1] = bno->quaternion.j;
 8102620:	687b      	ldr	r3, [r7, #4]
 8102622:	685b      	ldr	r3, [r3, #4]
 8102624:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102628:	4618      	mov	r0, r3
 810262a:	f7fd ffb9 	bl	81005a0 <__aeabi_f2d>
 810262e:	4602      	mov	r2, r0
 8102630:	460b      	mov	r3, r1
 8102632:	e9c4 2304 	strd	r2, r3, [r4, #16]
		  SRAM4_BNO086->Data[2] = bno->quaternion.k;
 8102636:	687b      	ldr	r3, [r7, #4]
 8102638:	689b      	ldr	r3, [r3, #8]
 810263a:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 810263e:	4618      	mov	r0, r3
 8102640:	f7fd ffae 	bl	81005a0 <__aeabi_f2d>
 8102644:	4602      	mov	r2, r0
 8102646:	460b      	mov	r3, r1
 8102648:	e9c4 2306 	strd	r2, r3, [r4, #24]
		  SRAM4_BNO086->Data[3] = bno->quaternion.w;
 810264c:	687b      	ldr	r3, [r7, #4]
 810264e:	68db      	ldr	r3, [r3, #12]
 8102650:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102654:	4618      	mov	r0, r3
 8102656:	f7fd ffa3 	bl	81005a0 <__aeabi_f2d>
 810265a:	4602      	mov	r2, r0
 810265c:	460b      	mov	r3, r1
 810265e:	e9c4 2308 	strd	r2, r3, [r4, #32]

		  SRAM4_BNO086->Data[4] = bno->linear_acceleration.x;
 8102662:	687b      	ldr	r3, [r7, #4]
 8102664:	69db      	ldr	r3, [r3, #28]
 8102666:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 810266a:	4618      	mov	r0, r3
 810266c:	f7fd ff98 	bl	81005a0 <__aeabi_f2d>
 8102670:	4602      	mov	r2, r0
 8102672:	460b      	mov	r3, r1
 8102674:	e9c4 230a 	strd	r2, r3, [r4, #40]	@ 0x28
		  SRAM4_BNO086->Data[5] = bno->linear_acceleration.y;
 8102678:	687b      	ldr	r3, [r7, #4]
 810267a:	6a1b      	ldr	r3, [r3, #32]
 810267c:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102680:	4618      	mov	r0, r3
 8102682:	f7fd ff8d 	bl	81005a0 <__aeabi_f2d>
 8102686:	4602      	mov	r2, r0
 8102688:	460b      	mov	r3, r1
 810268a:	e9c4 230c 	strd	r2, r3, [r4, #48]	@ 0x30
		  SRAM4_BNO086->Data[6] = bno->linear_acceleration.z;
 810268e:	687b      	ldr	r3, [r7, #4]
 8102690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102692:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102696:	4618      	mov	r0, r3
 8102698:	f7fd ff82 	bl	81005a0 <__aeabi_f2d>
 810269c:	4602      	mov	r2, r0
 810269e:	460b      	mov	r3, r1
 81026a0:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38

		  SRAM4_BNO086->Data[7] = bno->angular_velocity.x;
 81026a4:	687b      	ldr	r3, [r7, #4]
 81026a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81026a8:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 81026ac:	4618      	mov	r0, r3
 81026ae:	f7fd ff77 	bl	81005a0 <__aeabi_f2d>
 81026b2:	4602      	mov	r2, r0
 81026b4:	460b      	mov	r3, r1
 81026b6:	e9c4 2310 	strd	r2, r3, [r4, #64]	@ 0x40
		  SRAM4_BNO086->Data[8] = bno->angular_velocity.y;
 81026ba:	687b      	ldr	r3, [r7, #4]
 81026bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81026be:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 81026c2:	4618      	mov	r0, r3
 81026c4:	f7fd ff6c 	bl	81005a0 <__aeabi_f2d>
 81026c8:	4602      	mov	r2, r0
 81026ca:	460b      	mov	r3, r1
 81026cc:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
		  SRAM4_BNO086->Data[9] = bno->angular_velocity.z;
 81026d0:	687b      	ldr	r3, [r7, #4]
 81026d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81026d4:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 81026d8:	4618      	mov	r0, r3
 81026da:	f7fd ff61 	bl	81005a0 <__aeabi_f2d>
 81026de:	4602      	mov	r2, r0
 81026e0:	460b      	mov	r3, r1
 81026e2:	e9c4 2314 	strd	r2, r3, [r4, #80]	@ 0x50

		  SRAM4_BNO086->Data[10] = bno->magnetometer.x;
 81026e6:	687b      	ldr	r3, [r7, #4]
 81026e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81026ea:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 81026ee:	4618      	mov	r0, r3
 81026f0:	f7fd ff56 	bl	81005a0 <__aeabi_f2d>
 81026f4:	4602      	mov	r2, r0
 81026f6:	460b      	mov	r3, r1
 81026f8:	e9c4 2316 	strd	r2, r3, [r4, #88]	@ 0x58
		  SRAM4_BNO086->Data[11] = bno->magnetometer.y;
 81026fc:	687b      	ldr	r3, [r7, #4]
 81026fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8102700:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102704:	4618      	mov	r0, r3
 8102706:	f7fd ff4b 	bl	81005a0 <__aeabi_f2d>
 810270a:	4602      	mov	r2, r0
 810270c:	460b      	mov	r3, r1
 810270e:	e9c4 2318 	strd	r2, r3, [r4, #96]	@ 0x60
		  SRAM4_BNO086->Data[12] = bno->magnetometer.z;
 8102712:	687b      	ldr	r3, [r7, #4]
 8102714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8102716:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 810271a:	4618      	mov	r0, r3
 810271c:	f7fd ff40 	bl	81005a0 <__aeabi_f2d>
 8102720:	4602      	mov	r2, r0
 8102722:	460b      	mov	r3, r1
 8102724:	e9c4 231a 	strd	r2, r3, [r4, #104]	@ 0x68

		  SRAM4_BNO086->Data[13] = bno->acceleration.x;
 8102728:	687b      	ldr	r3, [r7, #4]
 810272a:	691b      	ldr	r3, [r3, #16]
 810272c:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102730:	4618      	mov	r0, r3
 8102732:	f7fd ff35 	bl	81005a0 <__aeabi_f2d>
 8102736:	4602      	mov	r2, r0
 8102738:	460b      	mov	r3, r1
 810273a:	e9c4 231c 	strd	r2, r3, [r4, #112]	@ 0x70
		  SRAM4_BNO086->Data[14] = bno->acceleration.y;
 810273e:	687b      	ldr	r3, [r7, #4]
 8102740:	695b      	ldr	r3, [r3, #20]
 8102742:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102746:	4618      	mov	r0, r3
 8102748:	f7fd ff2a 	bl	81005a0 <__aeabi_f2d>
 810274c:	4602      	mov	r2, r0
 810274e:	460b      	mov	r3, r1
 8102750:	e9c4 231e 	strd	r2, r3, [r4, #120]	@ 0x78
		  SRAM4_BNO086->Data[15] = bno->acceleration.z;
 8102754:	687b      	ldr	r3, [r7, #4]
 8102756:	699b      	ldr	r3, [r3, #24]
 8102758:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 810275c:	4618      	mov	r0, r3
 810275e:	f7fd ff1f 	bl	81005a0 <__aeabi_f2d>
 8102762:	4602      	mov	r2, r0
 8102764:	460b      	mov	r3, r1
 8102766:	e9c4 2320 	strd	r2, r3, [r4, #128]	@ 0x80

		  SRAM4_BNO086->Data[16] = bno->euler_angle.roll;
 810276a:	687b      	ldr	r3, [r7, #4]
 810276c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810276e:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102772:	4618      	mov	r0, r3
 8102774:	f7fd ff14 	bl	81005a0 <__aeabi_f2d>
 8102778:	4602      	mov	r2, r0
 810277a:	460b      	mov	r3, r1
 810277c:	e9c4 2322 	strd	r2, r3, [r4, #136]	@ 0x88
		  SRAM4_BNO086->Data[17] = bno->euler_angle.pitch;
 8102780:	687b      	ldr	r3, [r7, #4]
 8102782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8102784:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 8102788:	4618      	mov	r0, r3
 810278a:	f7fd ff09 	bl	81005a0 <__aeabi_f2d>
 810278e:	4602      	mov	r2, r0
 8102790:	460b      	mov	r3, r1
 8102792:	e9c4 2324 	strd	r2, r3, [r4, #144]	@ 0x90
		  SRAM4_BNO086->Data[18] = bno->euler_angle.yaw;
 8102796:	687b      	ldr	r3, [r7, #4]
 8102798:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810279a:	f04f 5460 	mov.w	r4, #939524096	@ 0x38000000
 810279e:	4618      	mov	r0, r3
 81027a0:	f7fd fefe 	bl	81005a0 <__aeabi_f2d>
 81027a4:	4602      	mov	r2, r0
 81027a6:	460b      	mov	r3, r1
 81027a8:	e9c4 2326 	strd	r2, r3, [r4, #152]	@ 0x98
		  SRAM4_BNO086->State1 = 0;
 81027ac:	f04f 5360 	mov.w	r3, #939524096	@ 0x38000000
 81027b0:	2200      	movs	r2, #0
 81027b2:	701a      	strb	r2, [r3, #0]

		  HAL_HSEM_Release(HSEM_ID_0,0);
 81027b4:	2100      	movs	r1, #0
 81027b6:	2000      	movs	r0, #0
 81027b8:	f003 fc4c 	bl	8106054 <HAL_HSEM_Release>
		}
}
 81027bc:	bf00      	nop
 81027be:	370c      	adds	r7, #12
 81027c0:	46bd      	mov	sp, r7
 81027c2:	bd90      	pop	{r4, r7, pc}

081027c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81027c4:	b480      	push	{r7}
 81027c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81027c8:	4b09      	ldr	r3, [pc, #36]	@ (81027f0 <SystemInit+0x2c>)
 81027ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81027ce:	4a08      	ldr	r2, [pc, #32]	@ (81027f0 <SystemInit+0x2c>)
 81027d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81027d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81027d8:	4b05      	ldr	r3, [pc, #20]	@ (81027f0 <SystemInit+0x2c>)
 81027da:	691b      	ldr	r3, [r3, #16]
 81027dc:	4a04      	ldr	r2, [pc, #16]	@ (81027f0 <SystemInit+0x2c>)
 81027de:	f043 0310 	orr.w	r3, r3, #16
 81027e2:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81027e4:	bf00      	nop
 81027e6:	46bd      	mov	sp, r7
 81027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027ec:	4770      	bx	lr
 81027ee:	bf00      	nop
 81027f0:	e000ed00 	.word	0xe000ed00

081027f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 81027f4:	b580      	push	{r7, lr}
 81027f6:	b082      	sub	sp, #8
 81027f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 81027fa:	4b11      	ldr	r3, [pc, #68]	@ (8102840 <MX_DMA_Init+0x4c>)
 81027fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8102800:	4a0f      	ldr	r2, [pc, #60]	@ (8102840 <MX_DMA_Init+0x4c>)
 8102802:	f043 0301 	orr.w	r3, r3, #1
 8102806:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 810280a:	4b0d      	ldr	r3, [pc, #52]	@ (8102840 <MX_DMA_Init+0x4c>)
 810280c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8102810:	f003 0301 	and.w	r3, r3, #1
 8102814:	607b      	str	r3, [r7, #4]
 8102816:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8102818:	2200      	movs	r2, #0
 810281a:	2100      	movs	r1, #0
 810281c:	200c      	movs	r0, #12
 810281e:	f000 fe9a 	bl	8103556 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8102822:	200c      	movs	r0, #12
 8102824:	f000 feb1 	bl	810358a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8102828:	2200      	movs	r2, #0
 810282a:	2100      	movs	r1, #0
 810282c:	200d      	movs	r0, #13
 810282e:	f000 fe92 	bl	8103556 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8102832:	200d      	movs	r0, #13
 8102834:	f000 fea9 	bl	810358a <HAL_NVIC_EnableIRQ>

}
 8102838:	bf00      	nop
 810283a:	3708      	adds	r7, #8
 810283c:	46bd      	mov	sp, r7
 810283e:	bd80      	pop	{r7, pc}
 8102840:	58024400 	.word	0x58024400

08102844 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8102844:	b580      	push	{r7, lr}
 8102846:	b08a      	sub	sp, #40	@ 0x28
 8102848:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810284a:	f107 0314 	add.w	r3, r7, #20
 810284e:	2200      	movs	r2, #0
 8102850:	601a      	str	r2, [r3, #0]
 8102852:	605a      	str	r2, [r3, #4]
 8102854:	609a      	str	r2, [r3, #8]
 8102856:	60da      	str	r2, [r3, #12]
 8102858:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 810285a:	4b46      	ldr	r3, [pc, #280]	@ (8102974 <MX_GPIO_Init+0x130>)
 810285c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102860:	4a44      	ldr	r2, [pc, #272]	@ (8102974 <MX_GPIO_Init+0x130>)
 8102862:	f043 0304 	orr.w	r3, r3, #4
 8102866:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810286a:	4b42      	ldr	r3, [pc, #264]	@ (8102974 <MX_GPIO_Init+0x130>)
 810286c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102870:	f003 0304 	and.w	r3, r3, #4
 8102874:	613b      	str	r3, [r7, #16]
 8102876:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8102878:	4b3e      	ldr	r3, [pc, #248]	@ (8102974 <MX_GPIO_Init+0x130>)
 810287a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810287e:	4a3d      	ldr	r2, [pc, #244]	@ (8102974 <MX_GPIO_Init+0x130>)
 8102880:	f043 0301 	orr.w	r3, r3, #1
 8102884:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102888:	4b3a      	ldr	r3, [pc, #232]	@ (8102974 <MX_GPIO_Init+0x130>)
 810288a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810288e:	f003 0301 	and.w	r3, r3, #1
 8102892:	60fb      	str	r3, [r7, #12]
 8102894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8102896:	4b37      	ldr	r3, [pc, #220]	@ (8102974 <MX_GPIO_Init+0x130>)
 8102898:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810289c:	4a35      	ldr	r2, [pc, #212]	@ (8102974 <MX_GPIO_Init+0x130>)
 810289e:	f043 0302 	orr.w	r3, r3, #2
 81028a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81028a6:	4b33      	ldr	r3, [pc, #204]	@ (8102974 <MX_GPIO_Init+0x130>)
 81028a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81028ac:	f003 0302 	and.w	r3, r3, #2
 81028b0:	60bb      	str	r3, [r7, #8]
 81028b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81028b4:	4b2f      	ldr	r3, [pc, #188]	@ (8102974 <MX_GPIO_Init+0x130>)
 81028b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81028ba:	4a2e      	ldr	r2, [pc, #184]	@ (8102974 <MX_GPIO_Init+0x130>)
 81028bc:	f043 0308 	orr.w	r3, r3, #8
 81028c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81028c4:	4b2b      	ldr	r3, [pc, #172]	@ (8102974 <MX_GPIO_Init+0x130>)
 81028c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81028ca:	f003 0308 	and.w	r3, r3, #8
 81028ce:	607b      	str	r3, [r7, #4]
 81028d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|CS_Pin, GPIO_PIN_RESET);
 81028d2:	2200      	movs	r2, #0
 81028d4:	2121      	movs	r1, #33	@ 0x21
 81028d6:	4828      	ldr	r0, [pc, #160]	@ (8102978 <MX_GPIO_Init+0x134>)
 81028d8:	f003 fb88 	bl	8105fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WAK_GPIO_Port, WAK_Pin, GPIO_PIN_RESET);
 81028dc:	2200      	movs	r2, #0
 81028de:	2140      	movs	r1, #64	@ 0x40
 81028e0:	4826      	ldr	r0, [pc, #152]	@ (810297c <MX_GPIO_Init+0x138>)
 81028e2:	f003 fb83 	bl	8105fec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 81028e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 81028ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 81028ec:	2300      	movs	r3, #0
 81028ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81028f0:	2300      	movs	r3, #0
 81028f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 81028f4:	f107 0314 	add.w	r3, r7, #20
 81028f8:	4619      	mov	r1, r3
 81028fa:	4821      	ldr	r0, [pc, #132]	@ (8102980 <MX_GPIO_Init+0x13c>)
 81028fc:	f003 f9ae 	bl	8105c5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8102900:	2301      	movs	r3, #1
 8102902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8102904:	2301      	movs	r3, #1
 8102906:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102908:	2300      	movs	r3, #0
 810290a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810290c:	2300      	movs	r3, #0
 810290e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8102910:	f107 0314 	add.w	r3, r7, #20
 8102914:	4619      	mov	r1, r3
 8102916:	4818      	ldr	r0, [pc, #96]	@ (8102978 <MX_GPIO_Init+0x134>)
 8102918:	f003 f9a0 	bl	8105c5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT_Pin;
 810291c:	2320      	movs	r3, #32
 810291e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8102920:	2300      	movs	r3, #0
 8102922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102924:	2300      	movs	r3, #0
 8102926:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8102928:	f107 0314 	add.w	r3, r7, #20
 810292c:	4619      	mov	r1, r3
 810292e:	4813      	ldr	r0, [pc, #76]	@ (810297c <MX_GPIO_Init+0x138>)
 8102930:	f003 f994 	bl	8105c5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WAK_Pin;
 8102934:	2340      	movs	r3, #64	@ 0x40
 8102936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8102938:	2301      	movs	r3, #1
 810293a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810293c:	2300      	movs	r3, #0
 810293e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102940:	2303      	movs	r3, #3
 8102942:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WAK_GPIO_Port, &GPIO_InitStruct);
 8102944:	f107 0314 	add.w	r3, r7, #20
 8102948:	4619      	mov	r1, r3
 810294a:	480c      	ldr	r0, [pc, #48]	@ (810297c <MX_GPIO_Init+0x138>)
 810294c:	f003 f986 	bl	8105c5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 8102950:	2320      	movs	r3, #32
 8102952:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8102954:	2301      	movs	r3, #1
 8102956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102958:	2300      	movs	r3, #0
 810295a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810295c:	2303      	movs	r3, #3
 810295e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8102960:	f107 0314 	add.w	r3, r7, #20
 8102964:	4619      	mov	r1, r3
 8102966:	4804      	ldr	r0, [pc, #16]	@ (8102978 <MX_GPIO_Init+0x134>)
 8102968:	f003 f978 	bl	8105c5c <HAL_GPIO_Init>

}
 810296c:	bf00      	nop
 810296e:	3728      	adds	r7, #40	@ 0x28
 8102970:	46bd      	mov	sp, r7
 8102972:	bd80      	pop	{r7, pc}
 8102974:	58024400 	.word	0x58024400
 8102978:	58020400 	.word	0x58020400
 810297c:	58020c00 	.word	0x58020c00
 8102980:	58020800 	.word	0x58020800

08102984 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8102984:	b580      	push	{r7, lr}
 8102986:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8102988:	4b1b      	ldr	r3, [pc, #108]	@ (81029f8 <MX_I2C1_Init+0x74>)
 810298a:	4a1c      	ldr	r2, [pc, #112]	@ (81029fc <MX_I2C1_Init+0x78>)
 810298c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0040154B;
 810298e:	4b1a      	ldr	r3, [pc, #104]	@ (81029f8 <MX_I2C1_Init+0x74>)
 8102990:	4a1b      	ldr	r2, [pc, #108]	@ (8102a00 <MX_I2C1_Init+0x7c>)
 8102992:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8102994:	4b18      	ldr	r3, [pc, #96]	@ (81029f8 <MX_I2C1_Init+0x74>)
 8102996:	2200      	movs	r2, #0
 8102998:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 810299a:	4b17      	ldr	r3, [pc, #92]	@ (81029f8 <MX_I2C1_Init+0x74>)
 810299c:	2201      	movs	r2, #1
 810299e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 81029a0:	4b15      	ldr	r3, [pc, #84]	@ (81029f8 <MX_I2C1_Init+0x74>)
 81029a2:	2200      	movs	r2, #0
 81029a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 81029a6:	4b14      	ldr	r3, [pc, #80]	@ (81029f8 <MX_I2C1_Init+0x74>)
 81029a8:	2200      	movs	r2, #0
 81029aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 81029ac:	4b12      	ldr	r3, [pc, #72]	@ (81029f8 <MX_I2C1_Init+0x74>)
 81029ae:	2200      	movs	r2, #0
 81029b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 81029b2:	4b11      	ldr	r3, [pc, #68]	@ (81029f8 <MX_I2C1_Init+0x74>)
 81029b4:	2200      	movs	r2, #0
 81029b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 81029b8:	4b0f      	ldr	r3, [pc, #60]	@ (81029f8 <MX_I2C1_Init+0x74>)
 81029ba:	2200      	movs	r2, #0
 81029bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 81029be:	480e      	ldr	r0, [pc, #56]	@ (81029f8 <MX_I2C1_Init+0x74>)
 81029c0:	f003 fb82 	bl	81060c8 <HAL_I2C_Init>
 81029c4:	4603      	mov	r3, r0
 81029c6:	2b00      	cmp	r3, #0
 81029c8:	d001      	beq.n	81029ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 81029ca:	f000 f9f5 	bl	8102db8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 81029ce:	2100      	movs	r1, #0
 81029d0:	4809      	ldr	r0, [pc, #36]	@ (81029f8 <MX_I2C1_Init+0x74>)
 81029d2:	f005 ffcd 	bl	8108970 <HAL_I2CEx_ConfigAnalogFilter>
 81029d6:	4603      	mov	r3, r0
 81029d8:	2b00      	cmp	r3, #0
 81029da:	d001      	beq.n	81029e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 81029dc:	f000 f9ec 	bl	8102db8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 81029e0:	2100      	movs	r1, #0
 81029e2:	4805      	ldr	r0, [pc, #20]	@ (81029f8 <MX_I2C1_Init+0x74>)
 81029e4:	f006 f80f 	bl	8108a06 <HAL_I2CEx_ConfigDigitalFilter>
 81029e8:	4603      	mov	r3, r0
 81029ea:	2b00      	cmp	r3, #0
 81029ec:	d001      	beq.n	81029f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 81029ee:	f000 f9e3 	bl	8102db8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 81029f2:	bf00      	nop
 81029f4:	bd80      	pop	{r7, pc}
 81029f6:	bf00      	nop
 81029f8:	10000174 	.word	0x10000174
 81029fc:	40005400 	.word	0x40005400
 8102a00:	0040154b 	.word	0x0040154b

08102a04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8102a04:	b580      	push	{r7, lr}
 8102a06:	b0ba      	sub	sp, #232	@ 0xe8
 8102a08:	af00      	add	r7, sp, #0
 8102a0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102a0c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8102a10:	2200      	movs	r2, #0
 8102a12:	601a      	str	r2, [r3, #0]
 8102a14:	605a      	str	r2, [r3, #4]
 8102a16:	609a      	str	r2, [r3, #8]
 8102a18:	60da      	str	r2, [r3, #12]
 8102a1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8102a1c:	f107 0310 	add.w	r3, r7, #16
 8102a20:	22c0      	movs	r2, #192	@ 0xc0
 8102a22:	2100      	movs	r1, #0
 8102a24:	4618      	mov	r0, r3
 8102a26:	f008 ffe3 	bl	810b9f0 <memset>
  if(i2cHandle->Instance==I2C1)
 8102a2a:	687b      	ldr	r3, [r7, #4]
 8102a2c:	681b      	ldr	r3, [r3, #0]
 8102a2e:	4a5d      	ldr	r2, [pc, #372]	@ (8102ba4 <HAL_I2C_MspInit+0x1a0>)
 8102a30:	4293      	cmp	r3, r2
 8102a32:	f040 80b2 	bne.w	8102b9a <HAL_I2C_MspInit+0x196>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8102a36:	f04f 0208 	mov.w	r2, #8
 8102a3a:	f04f 0300 	mov.w	r3, #0
 8102a3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8102a42:	2300      	movs	r3, #0
 8102a44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8102a48:	f107 0310 	add.w	r3, r7, #16
 8102a4c:	4618      	mov	r0, r3
 8102a4e:	f006 fa29 	bl	8108ea4 <HAL_RCCEx_PeriphCLKConfig>
 8102a52:	4603      	mov	r3, r0
 8102a54:	2b00      	cmp	r3, #0
 8102a56:	d001      	beq.n	8102a5c <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8102a58:	f000 f9ae 	bl	8102db8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8102a5c:	4b52      	ldr	r3, [pc, #328]	@ (8102ba8 <HAL_I2C_MspInit+0x1a4>)
 8102a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102a62:	4a51      	ldr	r2, [pc, #324]	@ (8102ba8 <HAL_I2C_MspInit+0x1a4>)
 8102a64:	f043 0302 	orr.w	r3, r3, #2
 8102a68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102a6c:	4b4e      	ldr	r3, [pc, #312]	@ (8102ba8 <HAL_I2C_MspInit+0x1a4>)
 8102a6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102a72:	f003 0302 	and.w	r3, r3, #2
 8102a76:	60fb      	str	r3, [r7, #12]
 8102a78:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8102a7a:	23c0      	movs	r3, #192	@ 0xc0
 8102a7c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8102a80:	2312      	movs	r3, #18
 8102a82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102a86:	2300      	movs	r3, #0
 8102a88:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102a8c:	2300      	movs	r3, #0
 8102a8e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8102a92:	2304      	movs	r3, #4
 8102a94:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102a98:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8102a9c:	4619      	mov	r1, r3
 8102a9e:	4843      	ldr	r0, [pc, #268]	@ (8102bac <HAL_I2C_MspInit+0x1a8>)
 8102aa0:	f003 f8dc 	bl	8105c5c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8102aa4:	4b40      	ldr	r3, [pc, #256]	@ (8102ba8 <HAL_I2C_MspInit+0x1a4>)
 8102aa6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102aaa:	4a3f      	ldr	r2, [pc, #252]	@ (8102ba8 <HAL_I2C_MspInit+0x1a4>)
 8102aac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8102ab0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8102ab4:	4b3c      	ldr	r3, [pc, #240]	@ (8102ba8 <HAL_I2C_MspInit+0x1a4>)
 8102ab6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8102aba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8102abe:	60bb      	str	r3, [r7, #8]
 8102ac0:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8102ac2:	4b3b      	ldr	r3, [pc, #236]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102ac4:	4a3b      	ldr	r2, [pc, #236]	@ (8102bb4 <HAL_I2C_MspInit+0x1b0>)
 8102ac6:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8102ac8:	4b39      	ldr	r3, [pc, #228]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102aca:	2222      	movs	r2, #34	@ 0x22
 8102acc:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8102ace:	4b38      	ldr	r3, [pc, #224]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102ad0:	2240      	movs	r2, #64	@ 0x40
 8102ad2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8102ad4:	4b36      	ldr	r3, [pc, #216]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102ad6:	2200      	movs	r2, #0
 8102ad8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8102ada:	4b35      	ldr	r3, [pc, #212]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102adc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8102ae0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8102ae2:	4b33      	ldr	r3, [pc, #204]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102ae4:	2200      	movs	r2, #0
 8102ae6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8102ae8:	4b31      	ldr	r3, [pc, #196]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102aea:	2200      	movs	r2, #0
 8102aec:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8102aee:	4b30      	ldr	r3, [pc, #192]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102af0:	2200      	movs	r2, #0
 8102af2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8102af4:	4b2e      	ldr	r3, [pc, #184]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102af6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8102afa:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8102afc:	4b2c      	ldr	r3, [pc, #176]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102afe:	2200      	movs	r2, #0
 8102b00:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8102b02:	482b      	ldr	r0, [pc, #172]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102b04:	f000 fd74 	bl	81035f0 <HAL_DMA_Init>
 8102b08:	4603      	mov	r3, r0
 8102b0a:	2b00      	cmp	r3, #0
 8102b0c:	d001      	beq.n	8102b12 <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8102b0e:	f000 f953 	bl	8102db8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8102b12:	687b      	ldr	r3, [r7, #4]
 8102b14:	4a26      	ldr	r2, [pc, #152]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102b16:	639a      	str	r2, [r3, #56]	@ 0x38
 8102b18:	4a25      	ldr	r2, [pc, #148]	@ (8102bb0 <HAL_I2C_MspInit+0x1ac>)
 8102b1a:	687b      	ldr	r3, [r7, #4]
 8102b1c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream2;
 8102b1e:	4b26      	ldr	r3, [pc, #152]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b20:	4a26      	ldr	r2, [pc, #152]	@ (8102bbc <HAL_I2C_MspInit+0x1b8>)
 8102b22:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8102b24:	4b24      	ldr	r3, [pc, #144]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b26:	2221      	movs	r2, #33	@ 0x21
 8102b28:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8102b2a:	4b23      	ldr	r3, [pc, #140]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b2c:	2200      	movs	r2, #0
 8102b2e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8102b30:	4b21      	ldr	r3, [pc, #132]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b32:	2200      	movs	r2, #0
 8102b34:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8102b36:	4b20      	ldr	r3, [pc, #128]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8102b3c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8102b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b40:	2200      	movs	r2, #0
 8102b42:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8102b44:	4b1c      	ldr	r3, [pc, #112]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b46:	2200      	movs	r2, #0
 8102b48:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8102b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b4c:	2200      	movs	r2, #0
 8102b4e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8102b50:	4b19      	ldr	r3, [pc, #100]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b52:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8102b56:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8102b58:	4b17      	ldr	r3, [pc, #92]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b5a:	2200      	movs	r2, #0
 8102b5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8102b5e:	4816      	ldr	r0, [pc, #88]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b60:	f000 fd46 	bl	81035f0 <HAL_DMA_Init>
 8102b64:	4603      	mov	r3, r0
 8102b66:	2b00      	cmp	r3, #0
 8102b68:	d001      	beq.n	8102b6e <HAL_I2C_MspInit+0x16a>
    {
      Error_Handler();
 8102b6a:	f000 f925 	bl	8102db8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8102b6e:	687b      	ldr	r3, [r7, #4]
 8102b70:	4a11      	ldr	r2, [pc, #68]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8102b74:	4a10      	ldr	r2, [pc, #64]	@ (8102bb8 <HAL_I2C_MspInit+0x1b4>)
 8102b76:	687b      	ldr	r3, [r7, #4]
 8102b78:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8102b7a:	2200      	movs	r2, #0
 8102b7c:	2100      	movs	r1, #0
 8102b7e:	201f      	movs	r0, #31
 8102b80:	f000 fce9 	bl	8103556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8102b84:	201f      	movs	r0, #31
 8102b86:	f000 fd00 	bl	810358a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8102b8a:	2200      	movs	r2, #0
 8102b8c:	2100      	movs	r1, #0
 8102b8e:	2020      	movs	r0, #32
 8102b90:	f000 fce1 	bl	8103556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8102b94:	2020      	movs	r0, #32
 8102b96:	f000 fcf8 	bl	810358a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8102b9a:	bf00      	nop
 8102b9c:	37e8      	adds	r7, #232	@ 0xe8
 8102b9e:	46bd      	mov	sp, r7
 8102ba0:	bd80      	pop	{r7, pc}
 8102ba2:	bf00      	nop
 8102ba4:	40005400 	.word	0x40005400
 8102ba8:	58024400 	.word	0x58024400
 8102bac:	58020400 	.word	0x58020400
 8102bb0:	100001c8 	.word	0x100001c8
 8102bb4:	40020028 	.word	0x40020028
 8102bb8:	10000240 	.word	0x10000240
 8102bbc:	40020040 	.word	0x40020040

08102bc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8102bc0:	b580      	push	{r7, lr}
 8102bc2:	b082      	sub	sp, #8
 8102bc4:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8102bc6:	4b39      	ldr	r3, [pc, #228]	@ (8102cac <main+0xec>)
 8102bc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102bcc:	4a37      	ldr	r2, [pc, #220]	@ (8102cac <main+0xec>)
 8102bce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8102bd2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102bd6:	4b35      	ldr	r3, [pc, #212]	@ (8102cac <main+0xec>)
 8102bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8102be0:	607b      	str	r3, [r7, #4]
 8102be2:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102be4:	2001      	movs	r0, #1
 8102be6:	f003 fa49 	bl	810607c <HAL_HSEM_ActivateNotification>
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_1));
 8102bea:	2002      	movs	r0, #2
 8102bec:	f003 fa46 	bl	810607c <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8102bf0:	f005 ffd0 	bl	8108b94 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8102bf4:	2201      	movs	r2, #1
 8102bf6:	2102      	movs	r1, #2
 8102bf8:	2000      	movs	r0, #0
 8102bfa:	f005 ff51 	bl	8108aa0 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102bfe:	4b2c      	ldr	r3, [pc, #176]	@ (8102cb0 <main+0xf0>)
 8102c00:	681b      	ldr	r3, [r3, #0]
 8102c02:	091b      	lsrs	r3, r3, #4
 8102c04:	f003 030f 	and.w	r3, r3, #15
 8102c08:	2b07      	cmp	r3, #7
 8102c0a:	d108      	bne.n	8102c1e <main+0x5e>
 8102c0c:	4b29      	ldr	r3, [pc, #164]	@ (8102cb4 <main+0xf4>)
 8102c0e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8102c12:	4a28      	ldr	r2, [pc, #160]	@ (8102cb4 <main+0xf4>)
 8102c14:	f043 0301 	orr.w	r3, r3, #1
 8102c18:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8102c1c:	e007      	b.n	8102c2e <main+0x6e>
 8102c1e:	4b25      	ldr	r3, [pc, #148]	@ (8102cb4 <main+0xf4>)
 8102c20:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8102c24:	4a23      	ldr	r2, [pc, #140]	@ (8102cb4 <main+0xf4>)
 8102c26:	f043 0301 	orr.w	r3, r3, #1
 8102c2a:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8102c2e:	f000 fac9 	bl	81031c4 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8102c32:	f7ff fe07 	bl	8102844 <MX_GPIO_Init>
  MX_DMA_Init();
 8102c36:	f7ff fddd 	bl	81027f4 <MX_DMA_Init>
  MX_I2C1_Init();
 8102c3a:	f7ff fea3 	bl	8102984 <MX_I2C1_Init>
  MX_TIM2_Init();
 8102c3e:	f000 fa23 	bl	8103088 <MX_TIM2_Init>
  MX_SPI1_Init();
 8102c42:	f000 f8bf 	bl	8102dc4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // ================================================== BNO086 ==================================================//
//  	BNO086_Calibration(&BNO086, &CALIBRATE);
	BNO086_Initialization(&BNO086);
 8102c46:	481c      	ldr	r0, [pc, #112]	@ (8102cb8 <main+0xf8>)
 8102c48:	f7fe fca2 	bl	8101590 <BNO086_Initialization>
	BNO086_enableRotationVector(2500); //enable rotation vector at 400Hz (2500 microsecs)
 8102c4c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8102c50:	f7ff f82b 	bl	8101caa <BNO086_enableRotationVector>
	//	  BNO086_enableGameRotationVector(11111); //enable Gaming Rotation vector at 90Hz (2500 microsecs)

	BNO086_enableAccelerometer(2000); //enable Accelerometer at 400Hz (2500 microsecs)
 8102c54:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8102c58:	f7ff f836 	bl	8101cc8 <BNO086_enableAccelerometer>
	BNO086_enableLinearAccelerometer(2500); //enable Linear Accelerometer at 400Hz (2500 microsecs)
 8102c5c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8102c60:	f7ff f841 	bl	8101ce6 <BNO086_enableLinearAccelerometer>
	BNO086_enableGyro(2500); //enable Gyrometer  at 400Hz (2500 microsecs)
 8102c64:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8102c68:	f7ff f84c 	bl	8101d04 <BNO086_enableGyro>
	BNO086_enableMagnetometer(10000); //enable Magnetometer at 100Hz (10000 microsecs)
 8102c6c:	f242 7010 	movw	r0, #10000	@ 0x2710
 8102c70:	f7ff f857 	bl	8101d22 <BNO086_enableMagnetometer>

	// ================================================== BNO055 ==================================================//
  HALCHECK(BNO055_Init(&BNO055, &hi2c1, 0, NDOF))
 8102c74:	e002      	b.n	8102c7c <main+0xbc>
 8102c76:	2064      	movs	r0, #100	@ 0x64
 8102c78:	f000 fb58 	bl	810332c <HAL_Delay>
 8102c7c:	230c      	movs	r3, #12
 8102c7e:	2200      	movs	r2, #0
 8102c80:	490e      	ldr	r1, [pc, #56]	@ (8102cbc <main+0xfc>)
 8102c82:	480f      	ldr	r0, [pc, #60]	@ (8102cc0 <main+0x100>)
 8102c84:	f7fd ffe4 	bl	8100c50 <BNO055_Init>
 8102c88:	4603      	mov	r3, r0
 8102c8a:	2b00      	cmp	r3, #0
 8102c8c:	d1f3      	bne.n	8102c76 <main+0xb6>

  #ifdef BNO_CALIB_ON // For Calibration, Enable at Common/BNO055_I2C/BNO055_config.h
  BNO055_Calibrated(&BNO055, &BNO055_stat, &BNO055_off);
  #endif
  BNO055_SetOffsets(&BNO055, &BNO055_off);
 8102c8e:	490d      	ldr	r1, [pc, #52]	@ (8102cc4 <main+0x104>)
 8102c90:	480b      	ldr	r0, [pc, #44]	@ (8102cc0 <main+0x100>)
 8102c92:	f7fe fab9 	bl	8101208 <BNO055_SetOffsets>
  BNO055_SetAxis(&BNO055, P0_Config, P0_Sign);
 8102c96:	2204      	movs	r2, #4
 8102c98:	2121      	movs	r1, #33	@ 0x21
 8102c9a:	4809      	ldr	r0, [pc, #36]	@ (8102cc0 <main+0x100>)
 8102c9c:	f7fe fb67 	bl	810136e <BNO055_SetAxis>

  // ================================================== Timer Interrupt ==================================================//
  HAL_TIM_Base_Start_IT(&htim2);
 8102ca0:	4809      	ldr	r0, [pc, #36]	@ (8102cc8 <main+0x108>)
 8102ca2:	f008 fa17 	bl	810b0d4 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8102ca6:	bf00      	nop
 8102ca8:	e7fd      	b.n	8102ca6 <main+0xe6>
 8102caa:	bf00      	nop
 8102cac:	58024400 	.word	0x58024400
 8102cb0:	e000ed00 	.word	0xe000ed00
 8102cb4:	58026400 	.word	0x58026400
 8102cb8:	100002b8 	.word	0x100002b8
 8102cbc:	10000174 	.word	0x10000174
 8102cc0:	10000308 	.word	0x10000308
 8102cc4:	10000000 	.word	0x10000000
 8102cc8:	10000480 	.word	0x10000480

08102ccc <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE END 3 */
}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8102ccc:	b580      	push	{r7, lr}
 8102cce:	b082      	sub	sp, #8
 8102cd0:	af00      	add	r7, sp, #0
 8102cd2:	6078      	str	r0, [r7, #4]

	if(htim == &htim2){
 8102cd4:	687b      	ldr	r3, [r7, #4]
 8102cd6:	4a25      	ldr	r2, [pc, #148]	@ (8102d6c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8102cd8:	4293      	cmp	r3, r2
 8102cda:	d142      	bne.n	8102d62 <HAL_TIM_PeriodElapsedCallback+0x96>
		HAL_HSEM_DeactivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8102cdc:	2001      	movs	r0, #1
 8102cde:	f003 f9df 	bl	81060a0 <HAL_HSEM_DeactivateNotification>
		spi_status = HAL_SPI_GetState(&hspi1);
 8102ce2:	4823      	ldr	r0, [pc, #140]	@ (8102d70 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8102ce4:	f008 f8a8 	bl	810ae38 <HAL_SPI_GetState>
 8102ce8:	4603      	mov	r3, r0
 8102cea:	461a      	mov	r2, r3
 8102cec:	4b21      	ldr	r3, [pc, #132]	@ (8102d74 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8102cee:	701a      	strb	r2, [r3, #0]
		if(BNO086_dataAvailable() == 1){
 8102cf0:	f7fe fc9a 	bl	8101628 <BNO086_dataAvailable>
 8102cf4:	4603      	mov	r3, r0
 8102cf6:	2b01      	cmp	r3, #1
 8102cf8:	d106      	bne.n	8102d08 <HAL_TIM_PeriodElapsedCallback+0x3c>
			BNO086_getData(&BNO086, UNIT_RAD);
 8102cfa:	2100      	movs	r1, #0
 8102cfc:	481e      	ldr	r0, [pc, #120]	@ (8102d78 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8102cfe:	f7ff fbc3 	bl	8102488 <BNO086_getData>
			BNO086_SAVE_HSEM(&BNO086);
 8102d02:	481d      	ldr	r0, [pc, #116]	@ (8102d78 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8102d04:	f7ff fc55 	bl	81025b2 <BNO086_SAVE_HSEM>
		}

		HAL_HSEM_DeactivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_1));
 8102d08:	2002      	movs	r0, #2
 8102d0a:	f003 f9c9 	bl	81060a0 <HAL_HSEM_DeactivateNotification>
		if (BNO055.flag == HAL_OK)
 8102d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8102d7c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8102d10:	799b      	ldrb	r3, [r3, #6]
 8102d12:	2b00      	cmp	r3, #0
 8102d14:	d110      	bne.n	8102d38 <HAL_TIM_PeriodElapsedCallback+0x6c>
			{
				timeout_ok++;
 8102d16:	4b1a      	ldr	r3, [pc, #104]	@ (8102d80 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8102d18:	881b      	ldrh	r3, [r3, #0]
 8102d1a:	3301      	adds	r3, #1
 8102d1c:	b29a      	uxth	r2, r3
 8102d1e:	4b18      	ldr	r3, [pc, #96]	@ (8102d80 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8102d20:	801a      	strh	r2, [r3, #0]
				timeout_busy = 0;
 8102d22:	4b18      	ldr	r3, [pc, #96]	@ (8102d84 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8102d24:	2200      	movs	r2, #0
 8102d26:	801a      	strh	r2, [r3, #0]
				BNO055_Read_DMA(&BNO055, 0);
 8102d28:	2100      	movs	r1, #0
 8102d2a:	4814      	ldr	r0, [pc, #80]	@ (8102d7c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8102d2c:	f7fe f874 	bl	8100e18 <BNO055_Read_DMA>
				BNO055.flag = HAL_BUSY;
 8102d30:	4b12      	ldr	r3, [pc, #72]	@ (8102d7c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8102d32:	2202      	movs	r2, #2
 8102d34:	719a      	strb	r2, [r3, #6]
 8102d36:	e008      	b.n	8102d4a <HAL_TIM_PeriodElapsedCallback+0x7e>
			}
		else
		{
			timeout_ok = 0;
 8102d38:	4b11      	ldr	r3, [pc, #68]	@ (8102d80 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8102d3a:	2200      	movs	r2, #0
 8102d3c:	801a      	strh	r2, [r3, #0]
			timeout_busy++;
 8102d3e:	4b11      	ldr	r3, [pc, #68]	@ (8102d84 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8102d40:	881b      	ldrh	r3, [r3, #0]
 8102d42:	3301      	adds	r3, #1
 8102d44:	b29a      	uxth	r2, r3
 8102d46:	4b0f      	ldr	r3, [pc, #60]	@ (8102d84 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8102d48:	801a      	strh	r2, [r3, #0]
		}

		if(timeout_ok >= 500 || timeout_busy >= 500){
 8102d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8102d80 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8102d4c:	881b      	ldrh	r3, [r3, #0]
 8102d4e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8102d52:	d204      	bcs.n	8102d5e <HAL_TIM_PeriodElapsedCallback+0x92>
 8102d54:	4b0b      	ldr	r3, [pc, #44]	@ (8102d84 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8102d56:	881b      	ldrh	r3, [r3, #0]
 8102d58:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8102d5c:	d301      	bcc.n	8102d62 <HAL_TIM_PeriodElapsedCallback+0x96>
			HAL_NVIC_SystemReset();
 8102d5e:	f000 fc22 	bl	81035a6 <HAL_NVIC_SystemReset>
		}
	}

}
 8102d62:	bf00      	nop
 8102d64:	3708      	adds	r7, #8
 8102d66:	46bd      	mov	sp, r7
 8102d68:	bd80      	pop	{r7, pc}
 8102d6a:	bf00      	nop
 8102d6c:	10000480 	.word	0x10000480
 8102d70:	100003f8 	.word	0x100003f8
 8102d74:	100003f4 	.word	0x100003f4
 8102d78:	100002b8 	.word	0x100002b8
 8102d7c:	10000308 	.word	0x10000308
 8102d80:	100003f2 	.word	0x100003f2
 8102d84:	100003f0 	.word	0x100003f0

08102d88 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8102d88:	b580      	push	{r7, lr}
 8102d8a:	b082      	sub	sp, #8
 8102d8c:	af00      	add	r7, sp, #0
 8102d8e:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == BNO055.hi2cx->Instance) {
 8102d90:	687b      	ldr	r3, [r7, #4]
 8102d92:	681a      	ldr	r2, [r3, #0]
 8102d94:	4b07      	ldr	r3, [pc, #28]	@ (8102db4 <HAL_I2C_MemRxCpltCallback+0x2c>)
 8102d96:	681b      	ldr	r3, [r3, #0]
 8102d98:	681b      	ldr	r3, [r3, #0]
 8102d9a:	429a      	cmp	r2, r3
 8102d9c:	d105      	bne.n	8102daa <HAL_I2C_MemRxCpltCallback+0x22>
		BNO055.flag = HAL_OK;
 8102d9e:	4b05      	ldr	r3, [pc, #20]	@ (8102db4 <HAL_I2C_MemRxCpltCallback+0x2c>)
 8102da0:	2200      	movs	r2, #0
 8102da2:	719a      	strb	r2, [r3, #6]
		BNO055_SAVE_HSEM(&BNO055);
 8102da4:	4803      	ldr	r0, [pc, #12]	@ (8102db4 <HAL_I2C_MemRxCpltCallback+0x2c>)
 8102da6:	f7fe fb69 	bl	810147c <BNO055_SAVE_HSEM>

	}
}
 8102daa:	bf00      	nop
 8102dac:	3708      	adds	r7, #8
 8102dae:	46bd      	mov	sp, r7
 8102db0:	bd80      	pop	{r7, pc}
 8102db2:	bf00      	nop
 8102db4:	10000308 	.word	0x10000308

08102db8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8102db8:	b480      	push	{r7}
 8102dba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8102dbc:	b672      	cpsid	i
}
 8102dbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8102dc0:	bf00      	nop
 8102dc2:	e7fd      	b.n	8102dc0 <Error_Handler+0x8>

08102dc4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8102dc4:	b580      	push	{r7, lr}
 8102dc6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8102dc8:	4b28      	ldr	r3, [pc, #160]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102dca:	4a29      	ldr	r2, [pc, #164]	@ (8102e70 <MX_SPI1_Init+0xac>)
 8102dcc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8102dce:	4b27      	ldr	r3, [pc, #156]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102dd0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8102dd4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8102dd6:	4b25      	ldr	r3, [pc, #148]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102dd8:	2200      	movs	r2, #0
 8102dda:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8102ddc:	4b23      	ldr	r3, [pc, #140]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102dde:	2207      	movs	r2, #7
 8102de0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8102de2:	4b22      	ldr	r3, [pc, #136]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102de4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8102de8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8102dea:	4b20      	ldr	r3, [pc, #128]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102dec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8102df0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8102df2:	4b1e      	ldr	r3, [pc, #120]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102df4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8102df8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8102dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102dfc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8102e00:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8102e02:	4b1a      	ldr	r3, [pc, #104]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e04:	2200      	movs	r2, #0
 8102e06:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8102e08:	4b18      	ldr	r3, [pc, #96]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e0a:	2200      	movs	r2, #0
 8102e0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8102e0e:	4b17      	ldr	r3, [pc, #92]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e10:	2200      	movs	r2, #0
 8102e12:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8102e14:	4b15      	ldr	r3, [pc, #84]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e16:	2200      	movs	r2, #0
 8102e18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8102e1a:	4b14      	ldr	r3, [pc, #80]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e1c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8102e20:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8102e22:	4b12      	ldr	r3, [pc, #72]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e24:	2200      	movs	r2, #0
 8102e26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8102e28:	4b10      	ldr	r3, [pc, #64]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e2a:	2200      	movs	r2, #0
 8102e2c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8102e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e30:	2200      	movs	r2, #0
 8102e32:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8102e34:	4b0d      	ldr	r3, [pc, #52]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e36:	2200      	movs	r2, #0
 8102e38:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8102e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e3c:	2200      	movs	r2, #0
 8102e3e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8102e40:	4b0a      	ldr	r3, [pc, #40]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e42:	2200      	movs	r2, #0
 8102e44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8102e46:	4b09      	ldr	r3, [pc, #36]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e48:	2200      	movs	r2, #0
 8102e4a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8102e4c:	4b07      	ldr	r3, [pc, #28]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e4e:	2200      	movs	r2, #0
 8102e50:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8102e52:	4b06      	ldr	r3, [pc, #24]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e54:	2200      	movs	r2, #0
 8102e56:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8102e58:	4804      	ldr	r0, [pc, #16]	@ (8102e6c <MX_SPI1_Init+0xa8>)
 8102e5a:	f007 fb91 	bl	810a580 <HAL_SPI_Init>
 8102e5e:	4603      	mov	r3, r0
 8102e60:	2b00      	cmp	r3, #0
 8102e62:	d001      	beq.n	8102e68 <MX_SPI1_Init+0xa4>
  {
    Error_Handler();
 8102e64:	f7ff ffa8 	bl	8102db8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8102e68:	bf00      	nop
 8102e6a:	bd80      	pop	{r7, pc}
 8102e6c:	100003f8 	.word	0x100003f8
 8102e70:	40013000 	.word	0x40013000

08102e74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8102e74:	b580      	push	{r7, lr}
 8102e76:	b0bc      	sub	sp, #240	@ 0xf0
 8102e78:	af00      	add	r7, sp, #0
 8102e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8102e7c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8102e80:	2200      	movs	r2, #0
 8102e82:	601a      	str	r2, [r3, #0]
 8102e84:	605a      	str	r2, [r3, #4]
 8102e86:	609a      	str	r2, [r3, #8]
 8102e88:	60da      	str	r2, [r3, #12]
 8102e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8102e8c:	f107 0318 	add.w	r3, r7, #24
 8102e90:	22c0      	movs	r2, #192	@ 0xc0
 8102e92:	2100      	movs	r1, #0
 8102e94:	4618      	mov	r0, r3
 8102e96:	f008 fdab 	bl	810b9f0 <memset>
  if(spiHandle->Instance==SPI1)
 8102e9a:	687b      	ldr	r3, [r7, #4]
 8102e9c:	681b      	ldr	r3, [r3, #0]
 8102e9e:	4a38      	ldr	r2, [pc, #224]	@ (8102f80 <HAL_SPI_MspInit+0x10c>)
 8102ea0:	4293      	cmp	r3, r2
 8102ea2:	d168      	bne.n	8102f76 <HAL_SPI_MspInit+0x102>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8102ea4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8102ea8:	f04f 0300 	mov.w	r3, #0
 8102eac:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8102eb0:	2300      	movs	r3, #0
 8102eb2:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8102eb4:	f107 0318 	add.w	r3, r7, #24
 8102eb8:	4618      	mov	r0, r3
 8102eba:	f005 fff3 	bl	8108ea4 <HAL_RCCEx_PeriphCLKConfig>
 8102ebe:	4603      	mov	r3, r0
 8102ec0:	2b00      	cmp	r3, #0
 8102ec2:	d001      	beq.n	8102ec8 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8102ec4:	f7ff ff78 	bl	8102db8 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8102ec8:	4b2e      	ldr	r3, [pc, #184]	@ (8102f84 <HAL_SPI_MspInit+0x110>)
 8102eca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8102ece:	4a2d      	ldr	r2, [pc, #180]	@ (8102f84 <HAL_SPI_MspInit+0x110>)
 8102ed0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8102ed4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8102ed8:	4b2a      	ldr	r3, [pc, #168]	@ (8102f84 <HAL_SPI_MspInit+0x110>)
 8102eda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8102ede:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8102ee2:	617b      	str	r3, [r7, #20]
 8102ee4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8102ee6:	4b27      	ldr	r3, [pc, #156]	@ (8102f84 <HAL_SPI_MspInit+0x110>)
 8102ee8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102eec:	4a25      	ldr	r2, [pc, #148]	@ (8102f84 <HAL_SPI_MspInit+0x110>)
 8102eee:	f043 0301 	orr.w	r3, r3, #1
 8102ef2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102ef6:	4b23      	ldr	r3, [pc, #140]	@ (8102f84 <HAL_SPI_MspInit+0x110>)
 8102ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102efc:	f003 0301 	and.w	r3, r3, #1
 8102f00:	613b      	str	r3, [r7, #16]
 8102f02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8102f04:	4b1f      	ldr	r3, [pc, #124]	@ (8102f84 <HAL_SPI_MspInit+0x110>)
 8102f06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102f0a:	4a1e      	ldr	r2, [pc, #120]	@ (8102f84 <HAL_SPI_MspInit+0x110>)
 8102f0c:	f043 0308 	orr.w	r3, r3, #8
 8102f10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8102f14:	4b1b      	ldr	r3, [pc, #108]	@ (8102f84 <HAL_SPI_MspInit+0x110>)
 8102f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8102f1a:	f003 0308 	and.w	r3, r3, #8
 8102f1e:	60fb      	str	r3, [r7, #12]
 8102f20:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8102f22:	2360      	movs	r3, #96	@ 0x60
 8102f24:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102f28:	2302      	movs	r3, #2
 8102f2a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102f2e:	2300      	movs	r3, #0
 8102f30:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102f34:	2300      	movs	r3, #0
 8102f36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8102f3a:	2305      	movs	r3, #5
 8102f3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8102f40:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8102f44:	4619      	mov	r1, r3
 8102f46:	4810      	ldr	r0, [pc, #64]	@ (8102f88 <HAL_SPI_MspInit+0x114>)
 8102f48:	f002 fe88 	bl	8105c5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8102f4c:	2380      	movs	r3, #128	@ 0x80
 8102f4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102f52:	2302      	movs	r3, #2
 8102f54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102f58:	2300      	movs	r3, #0
 8102f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102f5e:	2300      	movs	r3, #0
 8102f60:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8102f64:	2305      	movs	r3, #5
 8102f66:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8102f6a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8102f6e:	4619      	mov	r1, r3
 8102f70:	4806      	ldr	r0, [pc, #24]	@ (8102f8c <HAL_SPI_MspInit+0x118>)
 8102f72:	f002 fe73 	bl	8105c5c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8102f76:	bf00      	nop
 8102f78:	37f0      	adds	r7, #240	@ 0xf0
 8102f7a:	46bd      	mov	sp, r7
 8102f7c:	bd80      	pop	{r7, pc}
 8102f7e:	bf00      	nop
 8102f80:	40013000 	.word	0x40013000
 8102f84:	58024400 	.word	0x58024400
 8102f88:	58020000 	.word	0x58020000
 8102f8c:	58020c00 	.word	0x58020c00

08102f90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8102f90:	b480      	push	{r7}
 8102f92:	b083      	sub	sp, #12
 8102f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102f96:	4b0a      	ldr	r3, [pc, #40]	@ (8102fc0 <HAL_MspInit+0x30>)
 8102f98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102f9c:	4a08      	ldr	r2, [pc, #32]	@ (8102fc0 <HAL_MspInit+0x30>)
 8102f9e:	f043 0302 	orr.w	r3, r3, #2
 8102fa2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8102fa6:	4b06      	ldr	r3, [pc, #24]	@ (8102fc0 <HAL_MspInit+0x30>)
 8102fa8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8102fac:	f003 0302 	and.w	r3, r3, #2
 8102fb0:	607b      	str	r3, [r7, #4]
 8102fb2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8102fb4:	bf00      	nop
 8102fb6:	370c      	adds	r7, #12
 8102fb8:	46bd      	mov	sp, r7
 8102fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102fbe:	4770      	bx	lr
 8102fc0:	58024400 	.word	0x58024400

08102fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8102fc4:	b480      	push	{r7}
 8102fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8102fc8:	bf00      	nop
 8102fca:	e7fd      	b.n	8102fc8 <NMI_Handler+0x4>

08102fcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8102fcc:	b480      	push	{r7}
 8102fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8102fd0:	bf00      	nop
 8102fd2:	e7fd      	b.n	8102fd0 <HardFault_Handler+0x4>

08102fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8102fd4:	b480      	push	{r7}
 8102fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8102fd8:	bf00      	nop
 8102fda:	e7fd      	b.n	8102fd8 <MemManage_Handler+0x4>

08102fdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8102fdc:	b480      	push	{r7}
 8102fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8102fe0:	bf00      	nop
 8102fe2:	e7fd      	b.n	8102fe0 <BusFault_Handler+0x4>

08102fe4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8102fe4:	b480      	push	{r7}
 8102fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8102fe8:	bf00      	nop
 8102fea:	e7fd      	b.n	8102fe8 <UsageFault_Handler+0x4>

08102fec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8102fec:	b480      	push	{r7}
 8102fee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8102ff0:	bf00      	nop
 8102ff2:	46bd      	mov	sp, r7
 8102ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102ff8:	4770      	bx	lr

08102ffa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8102ffa:	b480      	push	{r7}
 8102ffc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8102ffe:	bf00      	nop
 8103000:	46bd      	mov	sp, r7
 8103002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103006:	4770      	bx	lr

08103008 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8103008:	b480      	push	{r7}
 810300a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 810300c:	bf00      	nop
 810300e:	46bd      	mov	sp, r7
 8103010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103014:	4770      	bx	lr

08103016 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8103016:	b580      	push	{r7, lr}
 8103018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 810301a:	f000 f967 	bl	81032ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 810301e:	bf00      	nop
 8103020:	bd80      	pop	{r7, pc}
	...

08103024 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8103024:	b580      	push	{r7, lr}
 8103026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8103028:	4802      	ldr	r0, [pc, #8]	@ (8103034 <DMA1_Stream1_IRQHandler+0x10>)
 810302a:	f001 faeb 	bl	8104604 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 810302e:	bf00      	nop
 8103030:	bd80      	pop	{r7, pc}
 8103032:	bf00      	nop
 8103034:	100001c8 	.word	0x100001c8

08103038 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8103038:	b580      	push	{r7, lr}
 810303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 810303c:	4802      	ldr	r0, [pc, #8]	@ (8103048 <DMA1_Stream2_IRQHandler+0x10>)
 810303e:	f001 fae1 	bl	8104604 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8103042:	bf00      	nop
 8103044:	bd80      	pop	{r7, pc}
 8103046:	bf00      	nop
 8103048:	10000240 	.word	0x10000240

0810304c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 810304c:	b580      	push	{r7, lr}
 810304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8103050:	4802      	ldr	r0, [pc, #8]	@ (810305c <TIM2_IRQHandler+0x10>)
 8103052:	f008 f8b7 	bl	810b1c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8103056:	bf00      	nop
 8103058:	bd80      	pop	{r7, pc}
 810305a:	bf00      	nop
 810305c:	10000480 	.word	0x10000480

08103060 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8103060:	b580      	push	{r7, lr}
 8103062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8103064:	4802      	ldr	r0, [pc, #8]	@ (8103070 <I2C1_EV_IRQHandler+0x10>)
 8103066:	f003 fbdf 	bl	8106828 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 810306a:	bf00      	nop
 810306c:	bd80      	pop	{r7, pc}
 810306e:	bf00      	nop
 8103070:	10000174 	.word	0x10000174

08103074 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8103074:	b580      	push	{r7, lr}
 8103076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8103078:	4802      	ldr	r0, [pc, #8]	@ (8103084 <I2C1_ER_IRQHandler+0x10>)
 810307a:	f003 fbef 	bl	810685c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 810307e:	bf00      	nop
 8103080:	bd80      	pop	{r7, pc}
 8103082:	bf00      	nop
 8103084:	10000174 	.word	0x10000174

08103088 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8103088:	b580      	push	{r7, lr}
 810308a:	b088      	sub	sp, #32
 810308c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 810308e:	f107 0310 	add.w	r3, r7, #16
 8103092:	2200      	movs	r2, #0
 8103094:	601a      	str	r2, [r3, #0]
 8103096:	605a      	str	r2, [r3, #4]
 8103098:	609a      	str	r2, [r3, #8]
 810309a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 810309c:	1d3b      	adds	r3, r7, #4
 810309e:	2200      	movs	r2, #0
 81030a0:	601a      	str	r2, [r3, #0]
 81030a2:	605a      	str	r2, [r3, #4]
 81030a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 81030a6:	4b1e      	ldr	r3, [pc, #120]	@ (8103120 <MX_TIM2_Init+0x98>)
 81030a8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 81030ac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 81030ae:	4b1c      	ldr	r3, [pc, #112]	@ (8103120 <MX_TIM2_Init+0x98>)
 81030b0:	22a9      	movs	r2, #169	@ 0xa9
 81030b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 81030b4:	4b1a      	ldr	r3, [pc, #104]	@ (8103120 <MX_TIM2_Init+0x98>)
 81030b6:	2200      	movs	r2, #0
 81030b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 81030ba:	4b19      	ldr	r3, [pc, #100]	@ (8103120 <MX_TIM2_Init+0x98>)
 81030bc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 81030c0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81030c2:	4b17      	ldr	r3, [pc, #92]	@ (8103120 <MX_TIM2_Init+0x98>)
 81030c4:	2200      	movs	r2, #0
 81030c6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81030c8:	4b15      	ldr	r3, [pc, #84]	@ (8103120 <MX_TIM2_Init+0x98>)
 81030ca:	2200      	movs	r2, #0
 81030cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 81030ce:	4814      	ldr	r0, [pc, #80]	@ (8103120 <MX_TIM2_Init+0x98>)
 81030d0:	f007 ffa9 	bl	810b026 <HAL_TIM_Base_Init>
 81030d4:	4603      	mov	r3, r0
 81030d6:	2b00      	cmp	r3, #0
 81030d8:	d001      	beq.n	81030de <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 81030da:	f7ff fe6d 	bl	8102db8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 81030de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 81030e2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 81030e4:	f107 0310 	add.w	r3, r7, #16
 81030e8:	4619      	mov	r1, r3
 81030ea:	480d      	ldr	r0, [pc, #52]	@ (8103120 <MX_TIM2_Init+0x98>)
 81030ec:	f008 f972 	bl	810b3d4 <HAL_TIM_ConfigClockSource>
 81030f0:	4603      	mov	r3, r0
 81030f2:	2b00      	cmp	r3, #0
 81030f4:	d001      	beq.n	81030fa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 81030f6:	f7ff fe5f 	bl	8102db8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 81030fa:	2320      	movs	r3, #32
 81030fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81030fe:	2300      	movs	r3, #0
 8103100:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8103102:	1d3b      	adds	r3, r7, #4
 8103104:	4619      	mov	r1, r3
 8103106:	4806      	ldr	r0, [pc, #24]	@ (8103120 <MX_TIM2_Init+0x98>)
 8103108:	f008 fbc6 	bl	810b898 <HAL_TIMEx_MasterConfigSynchronization>
 810310c:	4603      	mov	r3, r0
 810310e:	2b00      	cmp	r3, #0
 8103110:	d001      	beq.n	8103116 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8103112:	f7ff fe51 	bl	8102db8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8103116:	bf00      	nop
 8103118:	3720      	adds	r7, #32
 810311a:	46bd      	mov	sp, r7
 810311c:	bd80      	pop	{r7, pc}
 810311e:	bf00      	nop
 8103120:	10000480 	.word	0x10000480

08103124 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8103124:	b580      	push	{r7, lr}
 8103126:	b084      	sub	sp, #16
 8103128:	af00      	add	r7, sp, #0
 810312a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 810312c:	687b      	ldr	r3, [r7, #4]
 810312e:	681b      	ldr	r3, [r3, #0]
 8103130:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8103134:	d116      	bne.n	8103164 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8103136:	4b0d      	ldr	r3, [pc, #52]	@ (810316c <HAL_TIM_Base_MspInit+0x48>)
 8103138:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 810313c:	4a0b      	ldr	r2, [pc, #44]	@ (810316c <HAL_TIM_Base_MspInit+0x48>)
 810313e:	f043 0301 	orr.w	r3, r3, #1
 8103142:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8103146:	4b09      	ldr	r3, [pc, #36]	@ (810316c <HAL_TIM_Base_MspInit+0x48>)
 8103148:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 810314c:	f003 0301 	and.w	r3, r3, #1
 8103150:	60fb      	str	r3, [r7, #12]
 8103152:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8103154:	2200      	movs	r2, #0
 8103156:	2100      	movs	r1, #0
 8103158:	201c      	movs	r0, #28
 810315a:	f000 f9fc 	bl	8103556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 810315e:	201c      	movs	r0, #28
 8103160:	f000 fa13 	bl	810358a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8103164:	bf00      	nop
 8103166:	3710      	adds	r7, #16
 8103168:	46bd      	mov	sp, r7
 810316a:	bd80      	pop	{r7, pc}
 810316c:	58024400 	.word	0x58024400

08103170 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8103170:	f8df d034 	ldr.w	sp, [pc, #52]	@ 81031a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8103174:	f7ff fb26 	bl	81027c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8103178:	480c      	ldr	r0, [pc, #48]	@ (81031ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810317a:	490d      	ldr	r1, [pc, #52]	@ (81031b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 810317c:	4a0d      	ldr	r2, [pc, #52]	@ (81031b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810317e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8103180:	e002      	b.n	8103188 <LoopCopyDataInit>

08103182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8103182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8103184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8103186:	3304      	adds	r3, #4

08103188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8103188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810318a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 810318c:	d3f9      	bcc.n	8103182 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810318e:	4a0a      	ldr	r2, [pc, #40]	@ (81031b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8103190:	4c0a      	ldr	r4, [pc, #40]	@ (81031bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8103192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8103194:	e001      	b.n	810319a <LoopFillZerobss>

08103196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8103196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8103198:	3204      	adds	r2, #4

0810319a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 810319a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 810319c:	d3fb      	bcc.n	8103196 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810319e:	f008 fc35 	bl	810ba0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81031a2:	f7ff fd0d 	bl	8102bc0 <main>
  bx  lr
 81031a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81031a8:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81031ac:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81031b0:	10000090 	.word	0x10000090
  ldr r2, =_sidata
 81031b4:	0810ce10 	.word	0x0810ce10
  ldr r2, =_sbss
 81031b8:	10000090 	.word	0x10000090
  ldr r4, =_ebss
 81031bc:	10000608 	.word	0x10000608

081031c0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81031c0:	e7fe      	b.n	81031c0 <ADC3_IRQHandler>
	...

081031c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81031c4:	b580      	push	{r7, lr}
 81031c6:	b082      	sub	sp, #8
 81031c8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81031ca:	4b28      	ldr	r3, [pc, #160]	@ (810326c <HAL_Init+0xa8>)
 81031cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81031d0:	4a26      	ldr	r2, [pc, #152]	@ (810326c <HAL_Init+0xa8>)
 81031d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 81031d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81031da:	4b24      	ldr	r3, [pc, #144]	@ (810326c <HAL_Init+0xa8>)
 81031dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81031e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81031e4:	603b      	str	r3, [r7, #0]
 81031e6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81031e8:	4b21      	ldr	r3, [pc, #132]	@ (8103270 <HAL_Init+0xac>)
 81031ea:	681b      	ldr	r3, [r3, #0]
 81031ec:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 81031f0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 81031f4:	4a1e      	ldr	r2, [pc, #120]	@ (8103270 <HAL_Init+0xac>)
 81031f6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 81031fa:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81031fc:	4b1c      	ldr	r3, [pc, #112]	@ (8103270 <HAL_Init+0xac>)
 81031fe:	681b      	ldr	r3, [r3, #0]
 8103200:	4a1b      	ldr	r2, [pc, #108]	@ (8103270 <HAL_Init+0xac>)
 8103202:	f043 0301 	orr.w	r3, r3, #1
 8103206:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8103208:	2003      	movs	r0, #3
 810320a:	f000 f999 	bl	8103540 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810320e:	f005 fccf 	bl	8108bb0 <HAL_RCC_GetSysClockFreq>
 8103212:	4602      	mov	r2, r0
 8103214:	4b15      	ldr	r3, [pc, #84]	@ (810326c <HAL_Init+0xa8>)
 8103216:	699b      	ldr	r3, [r3, #24]
 8103218:	0a1b      	lsrs	r3, r3, #8
 810321a:	f003 030f 	and.w	r3, r3, #15
 810321e:	4915      	ldr	r1, [pc, #84]	@ (8103274 <HAL_Init+0xb0>)
 8103220:	5ccb      	ldrb	r3, [r1, r3]
 8103222:	f003 031f 	and.w	r3, r3, #31
 8103226:	fa22 f303 	lsr.w	r3, r2, r3
 810322a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810322c:	4b0f      	ldr	r3, [pc, #60]	@ (810326c <HAL_Init+0xa8>)
 810322e:	699b      	ldr	r3, [r3, #24]
 8103230:	f003 030f 	and.w	r3, r3, #15
 8103234:	4a0f      	ldr	r2, [pc, #60]	@ (8103274 <HAL_Init+0xb0>)
 8103236:	5cd3      	ldrb	r3, [r2, r3]
 8103238:	f003 031f 	and.w	r3, r3, #31
 810323c:	687a      	ldr	r2, [r7, #4]
 810323e:	fa22 f303 	lsr.w	r3, r2, r3
 8103242:	4a0d      	ldr	r2, [pc, #52]	@ (8103278 <HAL_Init+0xb4>)
 8103244:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8103246:	4b0c      	ldr	r3, [pc, #48]	@ (8103278 <HAL_Init+0xb4>)
 8103248:	681b      	ldr	r3, [r3, #0]
 810324a:	4a0c      	ldr	r2, [pc, #48]	@ (810327c <HAL_Init+0xb8>)
 810324c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810324e:	2000      	movs	r0, #0
 8103250:	f000 f816 	bl	8103280 <HAL_InitTick>
 8103254:	4603      	mov	r3, r0
 8103256:	2b00      	cmp	r3, #0
 8103258:	d001      	beq.n	810325e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810325a:	2301      	movs	r3, #1
 810325c:	e002      	b.n	8103264 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810325e:	f7ff fe97 	bl	8102f90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8103262:	2300      	movs	r3, #0
}
 8103264:	4618      	mov	r0, r3
 8103266:	3708      	adds	r7, #8
 8103268:	46bd      	mov	sp, r7
 810326a:	bd80      	pop	{r7, pc}
 810326c:	58024400 	.word	0x58024400
 8103270:	40024400 	.word	0x40024400
 8103274:	0810cd60 	.word	0x0810cd60
 8103278:	10000024 	.word	0x10000024
 810327c:	10000020 	.word	0x10000020

08103280 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8103280:	b580      	push	{r7, lr}
 8103282:	b082      	sub	sp, #8
 8103284:	af00      	add	r7, sp, #0
 8103286:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8103288:	4b15      	ldr	r3, [pc, #84]	@ (81032e0 <HAL_InitTick+0x60>)
 810328a:	781b      	ldrb	r3, [r3, #0]
 810328c:	2b00      	cmp	r3, #0
 810328e:	d101      	bne.n	8103294 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8103290:	2301      	movs	r3, #1
 8103292:	e021      	b.n	81032d8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8103294:	4b13      	ldr	r3, [pc, #76]	@ (81032e4 <HAL_InitTick+0x64>)
 8103296:	681a      	ldr	r2, [r3, #0]
 8103298:	4b11      	ldr	r3, [pc, #68]	@ (81032e0 <HAL_InitTick+0x60>)
 810329a:	781b      	ldrb	r3, [r3, #0]
 810329c:	4619      	mov	r1, r3
 810329e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 81032a2:	fbb3 f3f1 	udiv	r3, r3, r1
 81032a6:	fbb2 f3f3 	udiv	r3, r2, r3
 81032aa:	4618      	mov	r0, r3
 81032ac:	f000 f97f 	bl	81035ae <HAL_SYSTICK_Config>
 81032b0:	4603      	mov	r3, r0
 81032b2:	2b00      	cmp	r3, #0
 81032b4:	d001      	beq.n	81032ba <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81032b6:	2301      	movs	r3, #1
 81032b8:	e00e      	b.n	81032d8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81032ba:	687b      	ldr	r3, [r7, #4]
 81032bc:	2b0f      	cmp	r3, #15
 81032be:	d80a      	bhi.n	81032d6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81032c0:	2200      	movs	r2, #0
 81032c2:	6879      	ldr	r1, [r7, #4]
 81032c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 81032c8:	f000 f945 	bl	8103556 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81032cc:	4a06      	ldr	r2, [pc, #24]	@ (81032e8 <HAL_InitTick+0x68>)
 81032ce:	687b      	ldr	r3, [r7, #4]
 81032d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81032d2:	2300      	movs	r3, #0
 81032d4:	e000      	b.n	81032d8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81032d6:	2301      	movs	r3, #1
}
 81032d8:	4618      	mov	r0, r3
 81032da:	3708      	adds	r7, #8
 81032dc:	46bd      	mov	sp, r7
 81032de:	bd80      	pop	{r7, pc}
 81032e0:	1000002c 	.word	0x1000002c
 81032e4:	10000020 	.word	0x10000020
 81032e8:	10000028 	.word	0x10000028

081032ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81032ec:	b480      	push	{r7}
 81032ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81032f0:	4b06      	ldr	r3, [pc, #24]	@ (810330c <HAL_IncTick+0x20>)
 81032f2:	781b      	ldrb	r3, [r3, #0]
 81032f4:	461a      	mov	r2, r3
 81032f6:	4b06      	ldr	r3, [pc, #24]	@ (8103310 <HAL_IncTick+0x24>)
 81032f8:	681b      	ldr	r3, [r3, #0]
 81032fa:	4413      	add	r3, r2
 81032fc:	4a04      	ldr	r2, [pc, #16]	@ (8103310 <HAL_IncTick+0x24>)
 81032fe:	6013      	str	r3, [r2, #0]
}
 8103300:	bf00      	nop
 8103302:	46bd      	mov	sp, r7
 8103304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103308:	4770      	bx	lr
 810330a:	bf00      	nop
 810330c:	1000002c 	.word	0x1000002c
 8103310:	100004cc 	.word	0x100004cc

08103314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8103314:	b480      	push	{r7}
 8103316:	af00      	add	r7, sp, #0
  return uwTick;
 8103318:	4b03      	ldr	r3, [pc, #12]	@ (8103328 <HAL_GetTick+0x14>)
 810331a:	681b      	ldr	r3, [r3, #0]
}
 810331c:	4618      	mov	r0, r3
 810331e:	46bd      	mov	sp, r7
 8103320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103324:	4770      	bx	lr
 8103326:	bf00      	nop
 8103328:	100004cc 	.word	0x100004cc

0810332c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 810332c:	b580      	push	{r7, lr}
 810332e:	b084      	sub	sp, #16
 8103330:	af00      	add	r7, sp, #0
 8103332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8103334:	f7ff ffee 	bl	8103314 <HAL_GetTick>
 8103338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810333a:	687b      	ldr	r3, [r7, #4]
 810333c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 810333e:	68fb      	ldr	r3, [r7, #12]
 8103340:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8103344:	d005      	beq.n	8103352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8103346:	4b0a      	ldr	r3, [pc, #40]	@ (8103370 <HAL_Delay+0x44>)
 8103348:	781b      	ldrb	r3, [r3, #0]
 810334a:	461a      	mov	r2, r3
 810334c:	68fb      	ldr	r3, [r7, #12]
 810334e:	4413      	add	r3, r2
 8103350:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8103352:	bf00      	nop
 8103354:	f7ff ffde 	bl	8103314 <HAL_GetTick>
 8103358:	4602      	mov	r2, r0
 810335a:	68bb      	ldr	r3, [r7, #8]
 810335c:	1ad3      	subs	r3, r2, r3
 810335e:	68fa      	ldr	r2, [r7, #12]
 8103360:	429a      	cmp	r2, r3
 8103362:	d8f7      	bhi.n	8103354 <HAL_Delay+0x28>
  {
  }
}
 8103364:	bf00      	nop
 8103366:	bf00      	nop
 8103368:	3710      	adds	r7, #16
 810336a:	46bd      	mov	sp, r7
 810336c:	bd80      	pop	{r7, pc}
 810336e:	bf00      	nop
 8103370:	1000002c 	.word	0x1000002c

08103374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103374:	b480      	push	{r7}
 8103376:	b085      	sub	sp, #20
 8103378:	af00      	add	r7, sp, #0
 810337a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 810337c:	687b      	ldr	r3, [r7, #4]
 810337e:	f003 0307 	and.w	r3, r3, #7
 8103382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8103384:	4b0c      	ldr	r3, [pc, #48]	@ (81033b8 <__NVIC_SetPriorityGrouping+0x44>)
 8103386:	68db      	ldr	r3, [r3, #12]
 8103388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810338a:	68ba      	ldr	r2, [r7, #8]
 810338c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8103390:	4013      	ands	r3, r2
 8103392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8103394:	68fb      	ldr	r3, [r7, #12]
 8103396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8103398:	68bb      	ldr	r3, [r7, #8]
 810339a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 810339c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 81033a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81033a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81033a6:	4a04      	ldr	r2, [pc, #16]	@ (81033b8 <__NVIC_SetPriorityGrouping+0x44>)
 81033a8:	68bb      	ldr	r3, [r7, #8]
 81033aa:	60d3      	str	r3, [r2, #12]
}
 81033ac:	bf00      	nop
 81033ae:	3714      	adds	r7, #20
 81033b0:	46bd      	mov	sp, r7
 81033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033b6:	4770      	bx	lr
 81033b8:	e000ed00 	.word	0xe000ed00

081033bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81033bc:	b480      	push	{r7}
 81033be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81033c0:	4b04      	ldr	r3, [pc, #16]	@ (81033d4 <__NVIC_GetPriorityGrouping+0x18>)
 81033c2:	68db      	ldr	r3, [r3, #12]
 81033c4:	0a1b      	lsrs	r3, r3, #8
 81033c6:	f003 0307 	and.w	r3, r3, #7
}
 81033ca:	4618      	mov	r0, r3
 81033cc:	46bd      	mov	sp, r7
 81033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033d2:	4770      	bx	lr
 81033d4:	e000ed00 	.word	0xe000ed00

081033d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81033d8:	b480      	push	{r7}
 81033da:	b083      	sub	sp, #12
 81033dc:	af00      	add	r7, sp, #0
 81033de:	4603      	mov	r3, r0
 81033e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81033e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81033e6:	2b00      	cmp	r3, #0
 81033e8:	db0b      	blt.n	8103402 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81033ea:	88fb      	ldrh	r3, [r7, #6]
 81033ec:	f003 021f 	and.w	r2, r3, #31
 81033f0:	4907      	ldr	r1, [pc, #28]	@ (8103410 <__NVIC_EnableIRQ+0x38>)
 81033f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81033f6:	095b      	lsrs	r3, r3, #5
 81033f8:	2001      	movs	r0, #1
 81033fa:	fa00 f202 	lsl.w	r2, r0, r2
 81033fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8103402:	bf00      	nop
 8103404:	370c      	adds	r7, #12
 8103406:	46bd      	mov	sp, r7
 8103408:	f85d 7b04 	ldr.w	r7, [sp], #4
 810340c:	4770      	bx	lr
 810340e:	bf00      	nop
 8103410:	e000e100 	.word	0xe000e100

08103414 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8103414:	b480      	push	{r7}
 8103416:	b083      	sub	sp, #12
 8103418:	af00      	add	r7, sp, #0
 810341a:	4603      	mov	r3, r0
 810341c:	6039      	str	r1, [r7, #0]
 810341e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103420:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103424:	2b00      	cmp	r3, #0
 8103426:	db0a      	blt.n	810343e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103428:	683b      	ldr	r3, [r7, #0]
 810342a:	b2da      	uxtb	r2, r3
 810342c:	490c      	ldr	r1, [pc, #48]	@ (8103460 <__NVIC_SetPriority+0x4c>)
 810342e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103432:	0112      	lsls	r2, r2, #4
 8103434:	b2d2      	uxtb	r2, r2
 8103436:	440b      	add	r3, r1
 8103438:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 810343c:	e00a      	b.n	8103454 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810343e:	683b      	ldr	r3, [r7, #0]
 8103440:	b2da      	uxtb	r2, r3
 8103442:	4908      	ldr	r1, [pc, #32]	@ (8103464 <__NVIC_SetPriority+0x50>)
 8103444:	88fb      	ldrh	r3, [r7, #6]
 8103446:	f003 030f 	and.w	r3, r3, #15
 810344a:	3b04      	subs	r3, #4
 810344c:	0112      	lsls	r2, r2, #4
 810344e:	b2d2      	uxtb	r2, r2
 8103450:	440b      	add	r3, r1
 8103452:	761a      	strb	r2, [r3, #24]
}
 8103454:	bf00      	nop
 8103456:	370c      	adds	r7, #12
 8103458:	46bd      	mov	sp, r7
 810345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810345e:	4770      	bx	lr
 8103460:	e000e100 	.word	0xe000e100
 8103464:	e000ed00 	.word	0xe000ed00

08103468 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8103468:	b480      	push	{r7}
 810346a:	b089      	sub	sp, #36	@ 0x24
 810346c:	af00      	add	r7, sp, #0
 810346e:	60f8      	str	r0, [r7, #12]
 8103470:	60b9      	str	r1, [r7, #8]
 8103472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8103474:	68fb      	ldr	r3, [r7, #12]
 8103476:	f003 0307 	and.w	r3, r3, #7
 810347a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 810347c:	69fb      	ldr	r3, [r7, #28]
 810347e:	f1c3 0307 	rsb	r3, r3, #7
 8103482:	2b04      	cmp	r3, #4
 8103484:	bf28      	it	cs
 8103486:	2304      	movcs	r3, #4
 8103488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810348a:	69fb      	ldr	r3, [r7, #28]
 810348c:	3304      	adds	r3, #4
 810348e:	2b06      	cmp	r3, #6
 8103490:	d902      	bls.n	8103498 <NVIC_EncodePriority+0x30>
 8103492:	69fb      	ldr	r3, [r7, #28]
 8103494:	3b03      	subs	r3, #3
 8103496:	e000      	b.n	810349a <NVIC_EncodePriority+0x32>
 8103498:	2300      	movs	r3, #0
 810349a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810349c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 81034a0:	69bb      	ldr	r3, [r7, #24]
 81034a2:	fa02 f303 	lsl.w	r3, r2, r3
 81034a6:	43da      	mvns	r2, r3
 81034a8:	68bb      	ldr	r3, [r7, #8]
 81034aa:	401a      	ands	r2, r3
 81034ac:	697b      	ldr	r3, [r7, #20]
 81034ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81034b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 81034b4:	697b      	ldr	r3, [r7, #20]
 81034b6:	fa01 f303 	lsl.w	r3, r1, r3
 81034ba:	43d9      	mvns	r1, r3
 81034bc:	687b      	ldr	r3, [r7, #4]
 81034be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81034c0:	4313      	orrs	r3, r2
         );
}
 81034c2:	4618      	mov	r0, r3
 81034c4:	3724      	adds	r7, #36	@ 0x24
 81034c6:	46bd      	mov	sp, r7
 81034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034cc:	4770      	bx	lr
	...

081034d0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 81034d0:	b480      	push	{r7}
 81034d2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81034d4:	f3bf 8f4f 	dsb	sy
}
 81034d8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 81034da:	4b06      	ldr	r3, [pc, #24]	@ (81034f4 <__NVIC_SystemReset+0x24>)
 81034dc:	68db      	ldr	r3, [r3, #12]
 81034de:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 81034e2:	4904      	ldr	r1, [pc, #16]	@ (81034f4 <__NVIC_SystemReset+0x24>)
 81034e4:	4b04      	ldr	r3, [pc, #16]	@ (81034f8 <__NVIC_SystemReset+0x28>)
 81034e6:	4313      	orrs	r3, r2
 81034e8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 81034ea:	f3bf 8f4f 	dsb	sy
}
 81034ee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 81034f0:	bf00      	nop
 81034f2:	e7fd      	b.n	81034f0 <__NVIC_SystemReset+0x20>
 81034f4:	e000ed00 	.word	0xe000ed00
 81034f8:	05fa0004 	.word	0x05fa0004

081034fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81034fc:	b580      	push	{r7, lr}
 81034fe:	b082      	sub	sp, #8
 8103500:	af00      	add	r7, sp, #0
 8103502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8103504:	687b      	ldr	r3, [r7, #4]
 8103506:	3b01      	subs	r3, #1
 8103508:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810350c:	d301      	bcc.n	8103512 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 810350e:	2301      	movs	r3, #1
 8103510:	e00f      	b.n	8103532 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8103512:	4a0a      	ldr	r2, [pc, #40]	@ (810353c <SysTick_Config+0x40>)
 8103514:	687b      	ldr	r3, [r7, #4]
 8103516:	3b01      	subs	r3, #1
 8103518:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810351a:	210f      	movs	r1, #15
 810351c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8103520:	f7ff ff78 	bl	8103414 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8103524:	4b05      	ldr	r3, [pc, #20]	@ (810353c <SysTick_Config+0x40>)
 8103526:	2200      	movs	r2, #0
 8103528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810352a:	4b04      	ldr	r3, [pc, #16]	@ (810353c <SysTick_Config+0x40>)
 810352c:	2207      	movs	r2, #7
 810352e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8103530:	2300      	movs	r3, #0
}
 8103532:	4618      	mov	r0, r3
 8103534:	3708      	adds	r7, #8
 8103536:	46bd      	mov	sp, r7
 8103538:	bd80      	pop	{r7, pc}
 810353a:	bf00      	nop
 810353c:	e000e010 	.word	0xe000e010

08103540 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103540:	b580      	push	{r7, lr}
 8103542:	b082      	sub	sp, #8
 8103544:	af00      	add	r7, sp, #0
 8103546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8103548:	6878      	ldr	r0, [r7, #4]
 810354a:	f7ff ff13 	bl	8103374 <__NVIC_SetPriorityGrouping>
}
 810354e:	bf00      	nop
 8103550:	3708      	adds	r7, #8
 8103552:	46bd      	mov	sp, r7
 8103554:	bd80      	pop	{r7, pc}

08103556 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8103556:	b580      	push	{r7, lr}
 8103558:	b086      	sub	sp, #24
 810355a:	af00      	add	r7, sp, #0
 810355c:	4603      	mov	r3, r0
 810355e:	60b9      	str	r1, [r7, #8]
 8103560:	607a      	str	r2, [r7, #4]
 8103562:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8103564:	f7ff ff2a 	bl	81033bc <__NVIC_GetPriorityGrouping>
 8103568:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810356a:	687a      	ldr	r2, [r7, #4]
 810356c:	68b9      	ldr	r1, [r7, #8]
 810356e:	6978      	ldr	r0, [r7, #20]
 8103570:	f7ff ff7a 	bl	8103468 <NVIC_EncodePriority>
 8103574:	4602      	mov	r2, r0
 8103576:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810357a:	4611      	mov	r1, r2
 810357c:	4618      	mov	r0, r3
 810357e:	f7ff ff49 	bl	8103414 <__NVIC_SetPriority>
}
 8103582:	bf00      	nop
 8103584:	3718      	adds	r7, #24
 8103586:	46bd      	mov	sp, r7
 8103588:	bd80      	pop	{r7, pc}

0810358a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810358a:	b580      	push	{r7, lr}
 810358c:	b082      	sub	sp, #8
 810358e:	af00      	add	r7, sp, #0
 8103590:	4603      	mov	r3, r0
 8103592:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8103594:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103598:	4618      	mov	r0, r3
 810359a:	f7ff ff1d 	bl	81033d8 <__NVIC_EnableIRQ>
}
 810359e:	bf00      	nop
 81035a0:	3708      	adds	r7, #8
 81035a2:	46bd      	mov	sp, r7
 81035a4:	bd80      	pop	{r7, pc}

081035a6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 81035a6:	b580      	push	{r7, lr}
 81035a8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 81035aa:	f7ff ff91 	bl	81034d0 <__NVIC_SystemReset>

081035ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81035ae:	b580      	push	{r7, lr}
 81035b0:	b082      	sub	sp, #8
 81035b2:	af00      	add	r7, sp, #0
 81035b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81035b6:	6878      	ldr	r0, [r7, #4]
 81035b8:	f7ff ffa0 	bl	81034fc <SysTick_Config>
 81035bc:	4603      	mov	r3, r0
}
 81035be:	4618      	mov	r0, r3
 81035c0:	3708      	adds	r7, #8
 81035c2:	46bd      	mov	sp, r7
 81035c4:	bd80      	pop	{r7, pc}
	...

081035c8 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81035c8:	b480      	push	{r7}
 81035ca:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81035cc:	4b07      	ldr	r3, [pc, #28]	@ (81035ec <HAL_GetCurrentCPUID+0x24>)
 81035ce:	681b      	ldr	r3, [r3, #0]
 81035d0:	091b      	lsrs	r3, r3, #4
 81035d2:	f003 030f 	and.w	r3, r3, #15
 81035d6:	2b07      	cmp	r3, #7
 81035d8:	d101      	bne.n	81035de <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81035da:	2303      	movs	r3, #3
 81035dc:	e000      	b.n	81035e0 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81035de:	2301      	movs	r3, #1
  }
}
 81035e0:	4618      	mov	r0, r3
 81035e2:	46bd      	mov	sp, r7
 81035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81035e8:	4770      	bx	lr
 81035ea:	bf00      	nop
 81035ec:	e000ed00 	.word	0xe000ed00

081035f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 81035f0:	b580      	push	{r7, lr}
 81035f2:	b086      	sub	sp, #24
 81035f4:	af00      	add	r7, sp, #0
 81035f6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 81035f8:	f7ff fe8c 	bl	8103314 <HAL_GetTick>
 81035fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 81035fe:	687b      	ldr	r3, [r7, #4]
 8103600:	2b00      	cmp	r3, #0
 8103602:	d101      	bne.n	8103608 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8103604:	2301      	movs	r3, #1
 8103606:	e314      	b.n	8103c32 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103608:	687b      	ldr	r3, [r7, #4]
 810360a:	681b      	ldr	r3, [r3, #0]
 810360c:	4a66      	ldr	r2, [pc, #408]	@ (81037a8 <HAL_DMA_Init+0x1b8>)
 810360e:	4293      	cmp	r3, r2
 8103610:	d04a      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 8103612:	687b      	ldr	r3, [r7, #4]
 8103614:	681b      	ldr	r3, [r3, #0]
 8103616:	4a65      	ldr	r2, [pc, #404]	@ (81037ac <HAL_DMA_Init+0x1bc>)
 8103618:	4293      	cmp	r3, r2
 810361a:	d045      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 810361c:	687b      	ldr	r3, [r7, #4]
 810361e:	681b      	ldr	r3, [r3, #0]
 8103620:	4a63      	ldr	r2, [pc, #396]	@ (81037b0 <HAL_DMA_Init+0x1c0>)
 8103622:	4293      	cmp	r3, r2
 8103624:	d040      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 8103626:	687b      	ldr	r3, [r7, #4]
 8103628:	681b      	ldr	r3, [r3, #0]
 810362a:	4a62      	ldr	r2, [pc, #392]	@ (81037b4 <HAL_DMA_Init+0x1c4>)
 810362c:	4293      	cmp	r3, r2
 810362e:	d03b      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 8103630:	687b      	ldr	r3, [r7, #4]
 8103632:	681b      	ldr	r3, [r3, #0]
 8103634:	4a60      	ldr	r2, [pc, #384]	@ (81037b8 <HAL_DMA_Init+0x1c8>)
 8103636:	4293      	cmp	r3, r2
 8103638:	d036      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 810363a:	687b      	ldr	r3, [r7, #4]
 810363c:	681b      	ldr	r3, [r3, #0]
 810363e:	4a5f      	ldr	r2, [pc, #380]	@ (81037bc <HAL_DMA_Init+0x1cc>)
 8103640:	4293      	cmp	r3, r2
 8103642:	d031      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 8103644:	687b      	ldr	r3, [r7, #4]
 8103646:	681b      	ldr	r3, [r3, #0]
 8103648:	4a5d      	ldr	r2, [pc, #372]	@ (81037c0 <HAL_DMA_Init+0x1d0>)
 810364a:	4293      	cmp	r3, r2
 810364c:	d02c      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 810364e:	687b      	ldr	r3, [r7, #4]
 8103650:	681b      	ldr	r3, [r3, #0]
 8103652:	4a5c      	ldr	r2, [pc, #368]	@ (81037c4 <HAL_DMA_Init+0x1d4>)
 8103654:	4293      	cmp	r3, r2
 8103656:	d027      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 8103658:	687b      	ldr	r3, [r7, #4]
 810365a:	681b      	ldr	r3, [r3, #0]
 810365c:	4a5a      	ldr	r2, [pc, #360]	@ (81037c8 <HAL_DMA_Init+0x1d8>)
 810365e:	4293      	cmp	r3, r2
 8103660:	d022      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 8103662:	687b      	ldr	r3, [r7, #4]
 8103664:	681b      	ldr	r3, [r3, #0]
 8103666:	4a59      	ldr	r2, [pc, #356]	@ (81037cc <HAL_DMA_Init+0x1dc>)
 8103668:	4293      	cmp	r3, r2
 810366a:	d01d      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 810366c:	687b      	ldr	r3, [r7, #4]
 810366e:	681b      	ldr	r3, [r3, #0]
 8103670:	4a57      	ldr	r2, [pc, #348]	@ (81037d0 <HAL_DMA_Init+0x1e0>)
 8103672:	4293      	cmp	r3, r2
 8103674:	d018      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 8103676:	687b      	ldr	r3, [r7, #4]
 8103678:	681b      	ldr	r3, [r3, #0]
 810367a:	4a56      	ldr	r2, [pc, #344]	@ (81037d4 <HAL_DMA_Init+0x1e4>)
 810367c:	4293      	cmp	r3, r2
 810367e:	d013      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 8103680:	687b      	ldr	r3, [r7, #4]
 8103682:	681b      	ldr	r3, [r3, #0]
 8103684:	4a54      	ldr	r2, [pc, #336]	@ (81037d8 <HAL_DMA_Init+0x1e8>)
 8103686:	4293      	cmp	r3, r2
 8103688:	d00e      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 810368a:	687b      	ldr	r3, [r7, #4]
 810368c:	681b      	ldr	r3, [r3, #0]
 810368e:	4a53      	ldr	r2, [pc, #332]	@ (81037dc <HAL_DMA_Init+0x1ec>)
 8103690:	4293      	cmp	r3, r2
 8103692:	d009      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 8103694:	687b      	ldr	r3, [r7, #4]
 8103696:	681b      	ldr	r3, [r3, #0]
 8103698:	4a51      	ldr	r2, [pc, #324]	@ (81037e0 <HAL_DMA_Init+0x1f0>)
 810369a:	4293      	cmp	r3, r2
 810369c:	d004      	beq.n	81036a8 <HAL_DMA_Init+0xb8>
 810369e:	687b      	ldr	r3, [r7, #4]
 81036a0:	681b      	ldr	r3, [r3, #0]
 81036a2:	4a50      	ldr	r2, [pc, #320]	@ (81037e4 <HAL_DMA_Init+0x1f4>)
 81036a4:	4293      	cmp	r3, r2
 81036a6:	d101      	bne.n	81036ac <HAL_DMA_Init+0xbc>
 81036a8:	2301      	movs	r3, #1
 81036aa:	e000      	b.n	81036ae <HAL_DMA_Init+0xbe>
 81036ac:	2300      	movs	r3, #0
 81036ae:	2b00      	cmp	r3, #0
 81036b0:	f000 813b 	beq.w	810392a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81036b4:	687b      	ldr	r3, [r7, #4]
 81036b6:	2202      	movs	r2, #2
 81036b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81036bc:	687b      	ldr	r3, [r7, #4]
 81036be:	2200      	movs	r2, #0
 81036c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 81036c4:	687b      	ldr	r3, [r7, #4]
 81036c6:	681b      	ldr	r3, [r3, #0]
 81036c8:	4a37      	ldr	r2, [pc, #220]	@ (81037a8 <HAL_DMA_Init+0x1b8>)
 81036ca:	4293      	cmp	r3, r2
 81036cc:	d04a      	beq.n	8103764 <HAL_DMA_Init+0x174>
 81036ce:	687b      	ldr	r3, [r7, #4]
 81036d0:	681b      	ldr	r3, [r3, #0]
 81036d2:	4a36      	ldr	r2, [pc, #216]	@ (81037ac <HAL_DMA_Init+0x1bc>)
 81036d4:	4293      	cmp	r3, r2
 81036d6:	d045      	beq.n	8103764 <HAL_DMA_Init+0x174>
 81036d8:	687b      	ldr	r3, [r7, #4]
 81036da:	681b      	ldr	r3, [r3, #0]
 81036dc:	4a34      	ldr	r2, [pc, #208]	@ (81037b0 <HAL_DMA_Init+0x1c0>)
 81036de:	4293      	cmp	r3, r2
 81036e0:	d040      	beq.n	8103764 <HAL_DMA_Init+0x174>
 81036e2:	687b      	ldr	r3, [r7, #4]
 81036e4:	681b      	ldr	r3, [r3, #0]
 81036e6:	4a33      	ldr	r2, [pc, #204]	@ (81037b4 <HAL_DMA_Init+0x1c4>)
 81036e8:	4293      	cmp	r3, r2
 81036ea:	d03b      	beq.n	8103764 <HAL_DMA_Init+0x174>
 81036ec:	687b      	ldr	r3, [r7, #4]
 81036ee:	681b      	ldr	r3, [r3, #0]
 81036f0:	4a31      	ldr	r2, [pc, #196]	@ (81037b8 <HAL_DMA_Init+0x1c8>)
 81036f2:	4293      	cmp	r3, r2
 81036f4:	d036      	beq.n	8103764 <HAL_DMA_Init+0x174>
 81036f6:	687b      	ldr	r3, [r7, #4]
 81036f8:	681b      	ldr	r3, [r3, #0]
 81036fa:	4a30      	ldr	r2, [pc, #192]	@ (81037bc <HAL_DMA_Init+0x1cc>)
 81036fc:	4293      	cmp	r3, r2
 81036fe:	d031      	beq.n	8103764 <HAL_DMA_Init+0x174>
 8103700:	687b      	ldr	r3, [r7, #4]
 8103702:	681b      	ldr	r3, [r3, #0]
 8103704:	4a2e      	ldr	r2, [pc, #184]	@ (81037c0 <HAL_DMA_Init+0x1d0>)
 8103706:	4293      	cmp	r3, r2
 8103708:	d02c      	beq.n	8103764 <HAL_DMA_Init+0x174>
 810370a:	687b      	ldr	r3, [r7, #4]
 810370c:	681b      	ldr	r3, [r3, #0]
 810370e:	4a2d      	ldr	r2, [pc, #180]	@ (81037c4 <HAL_DMA_Init+0x1d4>)
 8103710:	4293      	cmp	r3, r2
 8103712:	d027      	beq.n	8103764 <HAL_DMA_Init+0x174>
 8103714:	687b      	ldr	r3, [r7, #4]
 8103716:	681b      	ldr	r3, [r3, #0]
 8103718:	4a2b      	ldr	r2, [pc, #172]	@ (81037c8 <HAL_DMA_Init+0x1d8>)
 810371a:	4293      	cmp	r3, r2
 810371c:	d022      	beq.n	8103764 <HAL_DMA_Init+0x174>
 810371e:	687b      	ldr	r3, [r7, #4]
 8103720:	681b      	ldr	r3, [r3, #0]
 8103722:	4a2a      	ldr	r2, [pc, #168]	@ (81037cc <HAL_DMA_Init+0x1dc>)
 8103724:	4293      	cmp	r3, r2
 8103726:	d01d      	beq.n	8103764 <HAL_DMA_Init+0x174>
 8103728:	687b      	ldr	r3, [r7, #4]
 810372a:	681b      	ldr	r3, [r3, #0]
 810372c:	4a28      	ldr	r2, [pc, #160]	@ (81037d0 <HAL_DMA_Init+0x1e0>)
 810372e:	4293      	cmp	r3, r2
 8103730:	d018      	beq.n	8103764 <HAL_DMA_Init+0x174>
 8103732:	687b      	ldr	r3, [r7, #4]
 8103734:	681b      	ldr	r3, [r3, #0]
 8103736:	4a27      	ldr	r2, [pc, #156]	@ (81037d4 <HAL_DMA_Init+0x1e4>)
 8103738:	4293      	cmp	r3, r2
 810373a:	d013      	beq.n	8103764 <HAL_DMA_Init+0x174>
 810373c:	687b      	ldr	r3, [r7, #4]
 810373e:	681b      	ldr	r3, [r3, #0]
 8103740:	4a25      	ldr	r2, [pc, #148]	@ (81037d8 <HAL_DMA_Init+0x1e8>)
 8103742:	4293      	cmp	r3, r2
 8103744:	d00e      	beq.n	8103764 <HAL_DMA_Init+0x174>
 8103746:	687b      	ldr	r3, [r7, #4]
 8103748:	681b      	ldr	r3, [r3, #0]
 810374a:	4a24      	ldr	r2, [pc, #144]	@ (81037dc <HAL_DMA_Init+0x1ec>)
 810374c:	4293      	cmp	r3, r2
 810374e:	d009      	beq.n	8103764 <HAL_DMA_Init+0x174>
 8103750:	687b      	ldr	r3, [r7, #4]
 8103752:	681b      	ldr	r3, [r3, #0]
 8103754:	4a22      	ldr	r2, [pc, #136]	@ (81037e0 <HAL_DMA_Init+0x1f0>)
 8103756:	4293      	cmp	r3, r2
 8103758:	d004      	beq.n	8103764 <HAL_DMA_Init+0x174>
 810375a:	687b      	ldr	r3, [r7, #4]
 810375c:	681b      	ldr	r3, [r3, #0]
 810375e:	4a21      	ldr	r2, [pc, #132]	@ (81037e4 <HAL_DMA_Init+0x1f4>)
 8103760:	4293      	cmp	r3, r2
 8103762:	d108      	bne.n	8103776 <HAL_DMA_Init+0x186>
 8103764:	687b      	ldr	r3, [r7, #4]
 8103766:	681b      	ldr	r3, [r3, #0]
 8103768:	681a      	ldr	r2, [r3, #0]
 810376a:	687b      	ldr	r3, [r7, #4]
 810376c:	681b      	ldr	r3, [r3, #0]
 810376e:	f022 0201 	bic.w	r2, r2, #1
 8103772:	601a      	str	r2, [r3, #0]
 8103774:	e007      	b.n	8103786 <HAL_DMA_Init+0x196>
 8103776:	687b      	ldr	r3, [r7, #4]
 8103778:	681b      	ldr	r3, [r3, #0]
 810377a:	681a      	ldr	r2, [r3, #0]
 810377c:	687b      	ldr	r3, [r7, #4]
 810377e:	681b      	ldr	r3, [r3, #0]
 8103780:	f022 0201 	bic.w	r2, r2, #1
 8103784:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8103786:	e02f      	b.n	81037e8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8103788:	f7ff fdc4 	bl	8103314 <HAL_GetTick>
 810378c:	4602      	mov	r2, r0
 810378e:	693b      	ldr	r3, [r7, #16]
 8103790:	1ad3      	subs	r3, r2, r3
 8103792:	2b05      	cmp	r3, #5
 8103794:	d928      	bls.n	81037e8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8103796:	687b      	ldr	r3, [r7, #4]
 8103798:	2220      	movs	r2, #32
 810379a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 810379c:	687b      	ldr	r3, [r7, #4]
 810379e:	2203      	movs	r2, #3
 81037a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 81037a4:	2301      	movs	r3, #1
 81037a6:	e244      	b.n	8103c32 <HAL_DMA_Init+0x642>
 81037a8:	40020010 	.word	0x40020010
 81037ac:	40020028 	.word	0x40020028
 81037b0:	40020040 	.word	0x40020040
 81037b4:	40020058 	.word	0x40020058
 81037b8:	40020070 	.word	0x40020070
 81037bc:	40020088 	.word	0x40020088
 81037c0:	400200a0 	.word	0x400200a0
 81037c4:	400200b8 	.word	0x400200b8
 81037c8:	40020410 	.word	0x40020410
 81037cc:	40020428 	.word	0x40020428
 81037d0:	40020440 	.word	0x40020440
 81037d4:	40020458 	.word	0x40020458
 81037d8:	40020470 	.word	0x40020470
 81037dc:	40020488 	.word	0x40020488
 81037e0:	400204a0 	.word	0x400204a0
 81037e4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81037e8:	687b      	ldr	r3, [r7, #4]
 81037ea:	681b      	ldr	r3, [r3, #0]
 81037ec:	681b      	ldr	r3, [r3, #0]
 81037ee:	f003 0301 	and.w	r3, r3, #1
 81037f2:	2b00      	cmp	r3, #0
 81037f4:	d1c8      	bne.n	8103788 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 81037f6:	687b      	ldr	r3, [r7, #4]
 81037f8:	681b      	ldr	r3, [r3, #0]
 81037fa:	681b      	ldr	r3, [r3, #0]
 81037fc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 81037fe:	697a      	ldr	r2, [r7, #20]
 8103800:	4b84      	ldr	r3, [pc, #528]	@ (8103a14 <HAL_DMA_Init+0x424>)
 8103802:	4013      	ands	r3, r2
 8103804:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8103806:	687b      	ldr	r3, [r7, #4]
 8103808:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 810380a:	687b      	ldr	r3, [r7, #4]
 810380c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 810380e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8103810:	687b      	ldr	r3, [r7, #4]
 8103812:	691b      	ldr	r3, [r3, #16]
 8103814:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8103816:	687b      	ldr	r3, [r7, #4]
 8103818:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 810381a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 810381c:	687b      	ldr	r3, [r7, #4]
 810381e:	699b      	ldr	r3, [r3, #24]
 8103820:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8103822:	687b      	ldr	r3, [r7, #4]
 8103824:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8103826:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8103828:	687b      	ldr	r3, [r7, #4]
 810382a:	6a1b      	ldr	r3, [r3, #32]
 810382c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 810382e:	697a      	ldr	r2, [r7, #20]
 8103830:	4313      	orrs	r3, r2
 8103832:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8103834:	687b      	ldr	r3, [r7, #4]
 8103836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8103838:	2b04      	cmp	r3, #4
 810383a:	d107      	bne.n	810384c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 810383c:	687b      	ldr	r3, [r7, #4]
 810383e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8103840:	687b      	ldr	r3, [r7, #4]
 8103842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8103844:	4313      	orrs	r3, r2
 8103846:	697a      	ldr	r2, [r7, #20]
 8103848:	4313      	orrs	r3, r2
 810384a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 810384c:	4b72      	ldr	r3, [pc, #456]	@ (8103a18 <HAL_DMA_Init+0x428>)
 810384e:	681b      	ldr	r3, [r3, #0]
 8103850:	0c1b      	lsrs	r3, r3, #16
 8103852:	041b      	lsls	r3, r3, #16
 8103854:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8103858:	d328      	bcc.n	81038ac <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 810385a:	687b      	ldr	r3, [r7, #4]
 810385c:	685b      	ldr	r3, [r3, #4]
 810385e:	2b28      	cmp	r3, #40	@ 0x28
 8103860:	d903      	bls.n	810386a <HAL_DMA_Init+0x27a>
 8103862:	687b      	ldr	r3, [r7, #4]
 8103864:	685b      	ldr	r3, [r3, #4]
 8103866:	2b2e      	cmp	r3, #46	@ 0x2e
 8103868:	d917      	bls.n	810389a <HAL_DMA_Init+0x2aa>
 810386a:	687b      	ldr	r3, [r7, #4]
 810386c:	685b      	ldr	r3, [r3, #4]
 810386e:	2b3e      	cmp	r3, #62	@ 0x3e
 8103870:	d903      	bls.n	810387a <HAL_DMA_Init+0x28a>
 8103872:	687b      	ldr	r3, [r7, #4]
 8103874:	685b      	ldr	r3, [r3, #4]
 8103876:	2b42      	cmp	r3, #66	@ 0x42
 8103878:	d90f      	bls.n	810389a <HAL_DMA_Init+0x2aa>
 810387a:	687b      	ldr	r3, [r7, #4]
 810387c:	685b      	ldr	r3, [r3, #4]
 810387e:	2b46      	cmp	r3, #70	@ 0x46
 8103880:	d903      	bls.n	810388a <HAL_DMA_Init+0x29a>
 8103882:	687b      	ldr	r3, [r7, #4]
 8103884:	685b      	ldr	r3, [r3, #4]
 8103886:	2b48      	cmp	r3, #72	@ 0x48
 8103888:	d907      	bls.n	810389a <HAL_DMA_Init+0x2aa>
 810388a:	687b      	ldr	r3, [r7, #4]
 810388c:	685b      	ldr	r3, [r3, #4]
 810388e:	2b4e      	cmp	r3, #78	@ 0x4e
 8103890:	d905      	bls.n	810389e <HAL_DMA_Init+0x2ae>
 8103892:	687b      	ldr	r3, [r7, #4]
 8103894:	685b      	ldr	r3, [r3, #4]
 8103896:	2b52      	cmp	r3, #82	@ 0x52
 8103898:	d801      	bhi.n	810389e <HAL_DMA_Init+0x2ae>
 810389a:	2301      	movs	r3, #1
 810389c:	e000      	b.n	81038a0 <HAL_DMA_Init+0x2b0>
 810389e:	2300      	movs	r3, #0
 81038a0:	2b00      	cmp	r3, #0
 81038a2:	d003      	beq.n	81038ac <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 81038a4:	697b      	ldr	r3, [r7, #20]
 81038a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 81038aa:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 81038ac:	687b      	ldr	r3, [r7, #4]
 81038ae:	681b      	ldr	r3, [r3, #0]
 81038b0:	697a      	ldr	r2, [r7, #20]
 81038b2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 81038b4:	687b      	ldr	r3, [r7, #4]
 81038b6:	681b      	ldr	r3, [r3, #0]
 81038b8:	695b      	ldr	r3, [r3, #20]
 81038ba:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 81038bc:	697b      	ldr	r3, [r7, #20]
 81038be:	f023 0307 	bic.w	r3, r3, #7
 81038c2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 81038c4:	687b      	ldr	r3, [r7, #4]
 81038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81038c8:	697a      	ldr	r2, [r7, #20]
 81038ca:	4313      	orrs	r3, r2
 81038cc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 81038ce:	687b      	ldr	r3, [r7, #4]
 81038d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81038d2:	2b04      	cmp	r3, #4
 81038d4:	d117      	bne.n	8103906 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 81038d6:	687b      	ldr	r3, [r7, #4]
 81038d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81038da:	697a      	ldr	r2, [r7, #20]
 81038dc:	4313      	orrs	r3, r2
 81038de:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 81038e0:	687b      	ldr	r3, [r7, #4]
 81038e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81038e4:	2b00      	cmp	r3, #0
 81038e6:	d00e      	beq.n	8103906 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 81038e8:	6878      	ldr	r0, [r7, #4]
 81038ea:	f002 f82d 	bl	8105948 <DMA_CheckFifoParam>
 81038ee:	4603      	mov	r3, r0
 81038f0:	2b00      	cmp	r3, #0
 81038f2:	d008      	beq.n	8103906 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 81038f4:	687b      	ldr	r3, [r7, #4]
 81038f6:	2240      	movs	r2, #64	@ 0x40
 81038f8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 81038fa:	687b      	ldr	r3, [r7, #4]
 81038fc:	2201      	movs	r2, #1
 81038fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8103902:	2301      	movs	r3, #1
 8103904:	e195      	b.n	8103c32 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8103906:	687b      	ldr	r3, [r7, #4]
 8103908:	681b      	ldr	r3, [r3, #0]
 810390a:	697a      	ldr	r2, [r7, #20]
 810390c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 810390e:	6878      	ldr	r0, [r7, #4]
 8103910:	f001 ff68 	bl	81057e4 <DMA_CalcBaseAndBitshift>
 8103914:	4603      	mov	r3, r0
 8103916:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103918:	687b      	ldr	r3, [r7, #4]
 810391a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810391c:	f003 031f 	and.w	r3, r3, #31
 8103920:	223f      	movs	r2, #63	@ 0x3f
 8103922:	409a      	lsls	r2, r3
 8103924:	68bb      	ldr	r3, [r7, #8]
 8103926:	609a      	str	r2, [r3, #8]
 8103928:	e0cb      	b.n	8103ac2 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 810392a:	687b      	ldr	r3, [r7, #4]
 810392c:	681b      	ldr	r3, [r3, #0]
 810392e:	4a3b      	ldr	r2, [pc, #236]	@ (8103a1c <HAL_DMA_Init+0x42c>)
 8103930:	4293      	cmp	r3, r2
 8103932:	d022      	beq.n	810397a <HAL_DMA_Init+0x38a>
 8103934:	687b      	ldr	r3, [r7, #4]
 8103936:	681b      	ldr	r3, [r3, #0]
 8103938:	4a39      	ldr	r2, [pc, #228]	@ (8103a20 <HAL_DMA_Init+0x430>)
 810393a:	4293      	cmp	r3, r2
 810393c:	d01d      	beq.n	810397a <HAL_DMA_Init+0x38a>
 810393e:	687b      	ldr	r3, [r7, #4]
 8103940:	681b      	ldr	r3, [r3, #0]
 8103942:	4a38      	ldr	r2, [pc, #224]	@ (8103a24 <HAL_DMA_Init+0x434>)
 8103944:	4293      	cmp	r3, r2
 8103946:	d018      	beq.n	810397a <HAL_DMA_Init+0x38a>
 8103948:	687b      	ldr	r3, [r7, #4]
 810394a:	681b      	ldr	r3, [r3, #0]
 810394c:	4a36      	ldr	r2, [pc, #216]	@ (8103a28 <HAL_DMA_Init+0x438>)
 810394e:	4293      	cmp	r3, r2
 8103950:	d013      	beq.n	810397a <HAL_DMA_Init+0x38a>
 8103952:	687b      	ldr	r3, [r7, #4]
 8103954:	681b      	ldr	r3, [r3, #0]
 8103956:	4a35      	ldr	r2, [pc, #212]	@ (8103a2c <HAL_DMA_Init+0x43c>)
 8103958:	4293      	cmp	r3, r2
 810395a:	d00e      	beq.n	810397a <HAL_DMA_Init+0x38a>
 810395c:	687b      	ldr	r3, [r7, #4]
 810395e:	681b      	ldr	r3, [r3, #0]
 8103960:	4a33      	ldr	r2, [pc, #204]	@ (8103a30 <HAL_DMA_Init+0x440>)
 8103962:	4293      	cmp	r3, r2
 8103964:	d009      	beq.n	810397a <HAL_DMA_Init+0x38a>
 8103966:	687b      	ldr	r3, [r7, #4]
 8103968:	681b      	ldr	r3, [r3, #0]
 810396a:	4a32      	ldr	r2, [pc, #200]	@ (8103a34 <HAL_DMA_Init+0x444>)
 810396c:	4293      	cmp	r3, r2
 810396e:	d004      	beq.n	810397a <HAL_DMA_Init+0x38a>
 8103970:	687b      	ldr	r3, [r7, #4]
 8103972:	681b      	ldr	r3, [r3, #0]
 8103974:	4a30      	ldr	r2, [pc, #192]	@ (8103a38 <HAL_DMA_Init+0x448>)
 8103976:	4293      	cmp	r3, r2
 8103978:	d101      	bne.n	810397e <HAL_DMA_Init+0x38e>
 810397a:	2301      	movs	r3, #1
 810397c:	e000      	b.n	8103980 <HAL_DMA_Init+0x390>
 810397e:	2300      	movs	r3, #0
 8103980:	2b00      	cmp	r3, #0
 8103982:	f000 8095 	beq.w	8103ab0 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8103986:	687b      	ldr	r3, [r7, #4]
 8103988:	681b      	ldr	r3, [r3, #0]
 810398a:	4a24      	ldr	r2, [pc, #144]	@ (8103a1c <HAL_DMA_Init+0x42c>)
 810398c:	4293      	cmp	r3, r2
 810398e:	d021      	beq.n	81039d4 <HAL_DMA_Init+0x3e4>
 8103990:	687b      	ldr	r3, [r7, #4]
 8103992:	681b      	ldr	r3, [r3, #0]
 8103994:	4a22      	ldr	r2, [pc, #136]	@ (8103a20 <HAL_DMA_Init+0x430>)
 8103996:	4293      	cmp	r3, r2
 8103998:	d01c      	beq.n	81039d4 <HAL_DMA_Init+0x3e4>
 810399a:	687b      	ldr	r3, [r7, #4]
 810399c:	681b      	ldr	r3, [r3, #0]
 810399e:	4a21      	ldr	r2, [pc, #132]	@ (8103a24 <HAL_DMA_Init+0x434>)
 81039a0:	4293      	cmp	r3, r2
 81039a2:	d017      	beq.n	81039d4 <HAL_DMA_Init+0x3e4>
 81039a4:	687b      	ldr	r3, [r7, #4]
 81039a6:	681b      	ldr	r3, [r3, #0]
 81039a8:	4a1f      	ldr	r2, [pc, #124]	@ (8103a28 <HAL_DMA_Init+0x438>)
 81039aa:	4293      	cmp	r3, r2
 81039ac:	d012      	beq.n	81039d4 <HAL_DMA_Init+0x3e4>
 81039ae:	687b      	ldr	r3, [r7, #4]
 81039b0:	681b      	ldr	r3, [r3, #0]
 81039b2:	4a1e      	ldr	r2, [pc, #120]	@ (8103a2c <HAL_DMA_Init+0x43c>)
 81039b4:	4293      	cmp	r3, r2
 81039b6:	d00d      	beq.n	81039d4 <HAL_DMA_Init+0x3e4>
 81039b8:	687b      	ldr	r3, [r7, #4]
 81039ba:	681b      	ldr	r3, [r3, #0]
 81039bc:	4a1c      	ldr	r2, [pc, #112]	@ (8103a30 <HAL_DMA_Init+0x440>)
 81039be:	4293      	cmp	r3, r2
 81039c0:	d008      	beq.n	81039d4 <HAL_DMA_Init+0x3e4>
 81039c2:	687b      	ldr	r3, [r7, #4]
 81039c4:	681b      	ldr	r3, [r3, #0]
 81039c6:	4a1b      	ldr	r2, [pc, #108]	@ (8103a34 <HAL_DMA_Init+0x444>)
 81039c8:	4293      	cmp	r3, r2
 81039ca:	d003      	beq.n	81039d4 <HAL_DMA_Init+0x3e4>
 81039cc:	687b      	ldr	r3, [r7, #4]
 81039ce:	681b      	ldr	r3, [r3, #0]
 81039d0:	4a19      	ldr	r2, [pc, #100]	@ (8103a38 <HAL_DMA_Init+0x448>)
 81039d2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81039d4:	687b      	ldr	r3, [r7, #4]
 81039d6:	2202      	movs	r2, #2
 81039d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81039dc:	687b      	ldr	r3, [r7, #4]
 81039de:	2200      	movs	r2, #0
 81039e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 81039e4:	687b      	ldr	r3, [r7, #4]
 81039e6:	681b      	ldr	r3, [r3, #0]
 81039e8:	681b      	ldr	r3, [r3, #0]
 81039ea:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 81039ec:	697b      	ldr	r3, [r7, #20]
 81039ee:	f423 33ff 	bic.w	r3, r3, #130560	@ 0x1fe00
 81039f2:	f423 73f8 	bic.w	r3, r3, #496	@ 0x1f0
 81039f6:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81039f8:	687b      	ldr	r3, [r7, #4]
 81039fa:	689b      	ldr	r3, [r3, #8]
 81039fc:	2b40      	cmp	r3, #64	@ 0x40
 81039fe:	d01d      	beq.n	8103a3c <HAL_DMA_Init+0x44c>
 8103a00:	687b      	ldr	r3, [r7, #4]
 8103a02:	689b      	ldr	r3, [r3, #8]
 8103a04:	2b80      	cmp	r3, #128	@ 0x80
 8103a06:	d102      	bne.n	8103a0e <HAL_DMA_Init+0x41e>
 8103a08:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8103a0c:	e017      	b.n	8103a3e <HAL_DMA_Init+0x44e>
 8103a0e:	2300      	movs	r3, #0
 8103a10:	e015      	b.n	8103a3e <HAL_DMA_Init+0x44e>
 8103a12:	bf00      	nop
 8103a14:	fe10803f 	.word	0xfe10803f
 8103a18:	5c001000 	.word	0x5c001000
 8103a1c:	58025408 	.word	0x58025408
 8103a20:	5802541c 	.word	0x5802541c
 8103a24:	58025430 	.word	0x58025430
 8103a28:	58025444 	.word	0x58025444
 8103a2c:	58025458 	.word	0x58025458
 8103a30:	5802546c 	.word	0x5802546c
 8103a34:	58025480 	.word	0x58025480
 8103a38:	58025494 	.word	0x58025494
 8103a3c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8103a3e:	687a      	ldr	r2, [r7, #4]
 8103a40:	68d2      	ldr	r2, [r2, #12]
 8103a42:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8103a44:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8103a46:	687b      	ldr	r3, [r7, #4]
 8103a48:	691b      	ldr	r3, [r3, #16]
 8103a4a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8103a4c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8103a4e:	687b      	ldr	r3, [r7, #4]
 8103a50:	695b      	ldr	r3, [r3, #20]
 8103a52:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8103a54:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8103a56:	687b      	ldr	r3, [r7, #4]
 8103a58:	699b      	ldr	r3, [r3, #24]
 8103a5a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8103a5c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8103a5e:	687b      	ldr	r3, [r7, #4]
 8103a60:	69db      	ldr	r3, [r3, #28]
 8103a62:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8103a64:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8103a66:	687b      	ldr	r3, [r7, #4]
 8103a68:	6a1b      	ldr	r3, [r3, #32]
 8103a6a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8103a6c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8103a6e:	697a      	ldr	r2, [r7, #20]
 8103a70:	4313      	orrs	r3, r2
 8103a72:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8103a74:	687b      	ldr	r3, [r7, #4]
 8103a76:	681b      	ldr	r3, [r3, #0]
 8103a78:	697a      	ldr	r2, [r7, #20]
 8103a7a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8103a7c:	687b      	ldr	r3, [r7, #4]
 8103a7e:	681b      	ldr	r3, [r3, #0]
 8103a80:	461a      	mov	r2, r3
 8103a82:	4b6e      	ldr	r3, [pc, #440]	@ (8103c3c <HAL_DMA_Init+0x64c>)
 8103a84:	4413      	add	r3, r2
 8103a86:	4a6e      	ldr	r2, [pc, #440]	@ (8103c40 <HAL_DMA_Init+0x650>)
 8103a88:	fba2 2303 	umull	r2, r3, r2, r3
 8103a8c:	091b      	lsrs	r3, r3, #4
 8103a8e:	009a      	lsls	r2, r3, #2
 8103a90:	687b      	ldr	r3, [r7, #4]
 8103a92:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8103a94:	6878      	ldr	r0, [r7, #4]
 8103a96:	f001 fea5 	bl	81057e4 <DMA_CalcBaseAndBitshift>
 8103a9a:	4603      	mov	r3, r0
 8103a9c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103a9e:	687b      	ldr	r3, [r7, #4]
 8103aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103aa2:	f003 031f 	and.w	r3, r3, #31
 8103aa6:	2201      	movs	r2, #1
 8103aa8:	409a      	lsls	r2, r3
 8103aaa:	68fb      	ldr	r3, [r7, #12]
 8103aac:	605a      	str	r2, [r3, #4]
 8103aae:	e008      	b.n	8103ac2 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8103ab0:	687b      	ldr	r3, [r7, #4]
 8103ab2:	2240      	movs	r2, #64	@ 0x40
 8103ab4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8103ab6:	687b      	ldr	r3, [r7, #4]
 8103ab8:	2203      	movs	r2, #3
 8103aba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8103abe:	2301      	movs	r3, #1
 8103ac0:	e0b7      	b.n	8103c32 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103ac2:	687b      	ldr	r3, [r7, #4]
 8103ac4:	681b      	ldr	r3, [r3, #0]
 8103ac6:	4a5f      	ldr	r2, [pc, #380]	@ (8103c44 <HAL_DMA_Init+0x654>)
 8103ac8:	4293      	cmp	r3, r2
 8103aca:	d072      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103acc:	687b      	ldr	r3, [r7, #4]
 8103ace:	681b      	ldr	r3, [r3, #0]
 8103ad0:	4a5d      	ldr	r2, [pc, #372]	@ (8103c48 <HAL_DMA_Init+0x658>)
 8103ad2:	4293      	cmp	r3, r2
 8103ad4:	d06d      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103ad6:	687b      	ldr	r3, [r7, #4]
 8103ad8:	681b      	ldr	r3, [r3, #0]
 8103ada:	4a5c      	ldr	r2, [pc, #368]	@ (8103c4c <HAL_DMA_Init+0x65c>)
 8103adc:	4293      	cmp	r3, r2
 8103ade:	d068      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103ae0:	687b      	ldr	r3, [r7, #4]
 8103ae2:	681b      	ldr	r3, [r3, #0]
 8103ae4:	4a5a      	ldr	r2, [pc, #360]	@ (8103c50 <HAL_DMA_Init+0x660>)
 8103ae6:	4293      	cmp	r3, r2
 8103ae8:	d063      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103aea:	687b      	ldr	r3, [r7, #4]
 8103aec:	681b      	ldr	r3, [r3, #0]
 8103aee:	4a59      	ldr	r2, [pc, #356]	@ (8103c54 <HAL_DMA_Init+0x664>)
 8103af0:	4293      	cmp	r3, r2
 8103af2:	d05e      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103af4:	687b      	ldr	r3, [r7, #4]
 8103af6:	681b      	ldr	r3, [r3, #0]
 8103af8:	4a57      	ldr	r2, [pc, #348]	@ (8103c58 <HAL_DMA_Init+0x668>)
 8103afa:	4293      	cmp	r3, r2
 8103afc:	d059      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103afe:	687b      	ldr	r3, [r7, #4]
 8103b00:	681b      	ldr	r3, [r3, #0]
 8103b02:	4a56      	ldr	r2, [pc, #344]	@ (8103c5c <HAL_DMA_Init+0x66c>)
 8103b04:	4293      	cmp	r3, r2
 8103b06:	d054      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b08:	687b      	ldr	r3, [r7, #4]
 8103b0a:	681b      	ldr	r3, [r3, #0]
 8103b0c:	4a54      	ldr	r2, [pc, #336]	@ (8103c60 <HAL_DMA_Init+0x670>)
 8103b0e:	4293      	cmp	r3, r2
 8103b10:	d04f      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b12:	687b      	ldr	r3, [r7, #4]
 8103b14:	681b      	ldr	r3, [r3, #0]
 8103b16:	4a53      	ldr	r2, [pc, #332]	@ (8103c64 <HAL_DMA_Init+0x674>)
 8103b18:	4293      	cmp	r3, r2
 8103b1a:	d04a      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b1c:	687b      	ldr	r3, [r7, #4]
 8103b1e:	681b      	ldr	r3, [r3, #0]
 8103b20:	4a51      	ldr	r2, [pc, #324]	@ (8103c68 <HAL_DMA_Init+0x678>)
 8103b22:	4293      	cmp	r3, r2
 8103b24:	d045      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b26:	687b      	ldr	r3, [r7, #4]
 8103b28:	681b      	ldr	r3, [r3, #0]
 8103b2a:	4a50      	ldr	r2, [pc, #320]	@ (8103c6c <HAL_DMA_Init+0x67c>)
 8103b2c:	4293      	cmp	r3, r2
 8103b2e:	d040      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b30:	687b      	ldr	r3, [r7, #4]
 8103b32:	681b      	ldr	r3, [r3, #0]
 8103b34:	4a4e      	ldr	r2, [pc, #312]	@ (8103c70 <HAL_DMA_Init+0x680>)
 8103b36:	4293      	cmp	r3, r2
 8103b38:	d03b      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b3a:	687b      	ldr	r3, [r7, #4]
 8103b3c:	681b      	ldr	r3, [r3, #0]
 8103b3e:	4a4d      	ldr	r2, [pc, #308]	@ (8103c74 <HAL_DMA_Init+0x684>)
 8103b40:	4293      	cmp	r3, r2
 8103b42:	d036      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b44:	687b      	ldr	r3, [r7, #4]
 8103b46:	681b      	ldr	r3, [r3, #0]
 8103b48:	4a4b      	ldr	r2, [pc, #300]	@ (8103c78 <HAL_DMA_Init+0x688>)
 8103b4a:	4293      	cmp	r3, r2
 8103b4c:	d031      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b4e:	687b      	ldr	r3, [r7, #4]
 8103b50:	681b      	ldr	r3, [r3, #0]
 8103b52:	4a4a      	ldr	r2, [pc, #296]	@ (8103c7c <HAL_DMA_Init+0x68c>)
 8103b54:	4293      	cmp	r3, r2
 8103b56:	d02c      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b58:	687b      	ldr	r3, [r7, #4]
 8103b5a:	681b      	ldr	r3, [r3, #0]
 8103b5c:	4a48      	ldr	r2, [pc, #288]	@ (8103c80 <HAL_DMA_Init+0x690>)
 8103b5e:	4293      	cmp	r3, r2
 8103b60:	d027      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b62:	687b      	ldr	r3, [r7, #4]
 8103b64:	681b      	ldr	r3, [r3, #0]
 8103b66:	4a47      	ldr	r2, [pc, #284]	@ (8103c84 <HAL_DMA_Init+0x694>)
 8103b68:	4293      	cmp	r3, r2
 8103b6a:	d022      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b6c:	687b      	ldr	r3, [r7, #4]
 8103b6e:	681b      	ldr	r3, [r3, #0]
 8103b70:	4a45      	ldr	r2, [pc, #276]	@ (8103c88 <HAL_DMA_Init+0x698>)
 8103b72:	4293      	cmp	r3, r2
 8103b74:	d01d      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b76:	687b      	ldr	r3, [r7, #4]
 8103b78:	681b      	ldr	r3, [r3, #0]
 8103b7a:	4a44      	ldr	r2, [pc, #272]	@ (8103c8c <HAL_DMA_Init+0x69c>)
 8103b7c:	4293      	cmp	r3, r2
 8103b7e:	d018      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b80:	687b      	ldr	r3, [r7, #4]
 8103b82:	681b      	ldr	r3, [r3, #0]
 8103b84:	4a42      	ldr	r2, [pc, #264]	@ (8103c90 <HAL_DMA_Init+0x6a0>)
 8103b86:	4293      	cmp	r3, r2
 8103b88:	d013      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b8a:	687b      	ldr	r3, [r7, #4]
 8103b8c:	681b      	ldr	r3, [r3, #0]
 8103b8e:	4a41      	ldr	r2, [pc, #260]	@ (8103c94 <HAL_DMA_Init+0x6a4>)
 8103b90:	4293      	cmp	r3, r2
 8103b92:	d00e      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b94:	687b      	ldr	r3, [r7, #4]
 8103b96:	681b      	ldr	r3, [r3, #0]
 8103b98:	4a3f      	ldr	r2, [pc, #252]	@ (8103c98 <HAL_DMA_Init+0x6a8>)
 8103b9a:	4293      	cmp	r3, r2
 8103b9c:	d009      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103b9e:	687b      	ldr	r3, [r7, #4]
 8103ba0:	681b      	ldr	r3, [r3, #0]
 8103ba2:	4a3e      	ldr	r2, [pc, #248]	@ (8103c9c <HAL_DMA_Init+0x6ac>)
 8103ba4:	4293      	cmp	r3, r2
 8103ba6:	d004      	beq.n	8103bb2 <HAL_DMA_Init+0x5c2>
 8103ba8:	687b      	ldr	r3, [r7, #4]
 8103baa:	681b      	ldr	r3, [r3, #0]
 8103bac:	4a3c      	ldr	r2, [pc, #240]	@ (8103ca0 <HAL_DMA_Init+0x6b0>)
 8103bae:	4293      	cmp	r3, r2
 8103bb0:	d101      	bne.n	8103bb6 <HAL_DMA_Init+0x5c6>
 8103bb2:	2301      	movs	r3, #1
 8103bb4:	e000      	b.n	8103bb8 <HAL_DMA_Init+0x5c8>
 8103bb6:	2300      	movs	r3, #0
 8103bb8:	2b00      	cmp	r3, #0
 8103bba:	d032      	beq.n	8103c22 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8103bbc:	6878      	ldr	r0, [r7, #4]
 8103bbe:	f001 ff3f 	bl	8105a40 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8103bc2:	687b      	ldr	r3, [r7, #4]
 8103bc4:	689b      	ldr	r3, [r3, #8]
 8103bc6:	2b80      	cmp	r3, #128	@ 0x80
 8103bc8:	d102      	bne.n	8103bd0 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8103bca:	687b      	ldr	r3, [r7, #4]
 8103bcc:	2200      	movs	r2, #0
 8103bce:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8103bd0:	687b      	ldr	r3, [r7, #4]
 8103bd2:	685a      	ldr	r2, [r3, #4]
 8103bd4:	687b      	ldr	r3, [r7, #4]
 8103bd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8103bd8:	b2d2      	uxtb	r2, r2
 8103bda:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103bdc:	687b      	ldr	r3, [r7, #4]
 8103bde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103be0:	687a      	ldr	r2, [r7, #4]
 8103be2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8103be4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8103be6:	687b      	ldr	r3, [r7, #4]
 8103be8:	685b      	ldr	r3, [r3, #4]
 8103bea:	2b00      	cmp	r3, #0
 8103bec:	d010      	beq.n	8103c10 <HAL_DMA_Init+0x620>
 8103bee:	687b      	ldr	r3, [r7, #4]
 8103bf0:	685b      	ldr	r3, [r3, #4]
 8103bf2:	2b08      	cmp	r3, #8
 8103bf4:	d80c      	bhi.n	8103c10 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8103bf6:	6878      	ldr	r0, [r7, #4]
 8103bf8:	f001 ffbc 	bl	8105b74 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8103bfc:	687b      	ldr	r3, [r7, #4]
 8103bfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8103c00:	2200      	movs	r2, #0
 8103c02:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103c04:	687b      	ldr	r3, [r7, #4]
 8103c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8103c08:	687a      	ldr	r2, [r7, #4]
 8103c0a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8103c0c:	605a      	str	r2, [r3, #4]
 8103c0e:	e008      	b.n	8103c22 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8103c10:	687b      	ldr	r3, [r7, #4]
 8103c12:	2200      	movs	r2, #0
 8103c14:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8103c16:	687b      	ldr	r3, [r7, #4]
 8103c18:	2200      	movs	r2, #0
 8103c1a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8103c1c:	687b      	ldr	r3, [r7, #4]
 8103c1e:	2200      	movs	r2, #0
 8103c20:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8103c22:	687b      	ldr	r3, [r7, #4]
 8103c24:	2200      	movs	r2, #0
 8103c26:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8103c28:	687b      	ldr	r3, [r7, #4]
 8103c2a:	2201      	movs	r2, #1
 8103c2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8103c30:	2300      	movs	r3, #0
}
 8103c32:	4618      	mov	r0, r3
 8103c34:	3718      	adds	r7, #24
 8103c36:	46bd      	mov	sp, r7
 8103c38:	bd80      	pop	{r7, pc}
 8103c3a:	bf00      	nop
 8103c3c:	a7fdabf8 	.word	0xa7fdabf8
 8103c40:	cccccccd 	.word	0xcccccccd
 8103c44:	40020010 	.word	0x40020010
 8103c48:	40020028 	.word	0x40020028
 8103c4c:	40020040 	.word	0x40020040
 8103c50:	40020058 	.word	0x40020058
 8103c54:	40020070 	.word	0x40020070
 8103c58:	40020088 	.word	0x40020088
 8103c5c:	400200a0 	.word	0x400200a0
 8103c60:	400200b8 	.word	0x400200b8
 8103c64:	40020410 	.word	0x40020410
 8103c68:	40020428 	.word	0x40020428
 8103c6c:	40020440 	.word	0x40020440
 8103c70:	40020458 	.word	0x40020458
 8103c74:	40020470 	.word	0x40020470
 8103c78:	40020488 	.word	0x40020488
 8103c7c:	400204a0 	.word	0x400204a0
 8103c80:	400204b8 	.word	0x400204b8
 8103c84:	58025408 	.word	0x58025408
 8103c88:	5802541c 	.word	0x5802541c
 8103c8c:	58025430 	.word	0x58025430
 8103c90:	58025444 	.word	0x58025444
 8103c94:	58025458 	.word	0x58025458
 8103c98:	5802546c 	.word	0x5802546c
 8103c9c:	58025480 	.word	0x58025480
 8103ca0:	58025494 	.word	0x58025494

08103ca4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8103ca4:	b580      	push	{r7, lr}
 8103ca6:	b086      	sub	sp, #24
 8103ca8:	af00      	add	r7, sp, #0
 8103caa:	60f8      	str	r0, [r7, #12]
 8103cac:	60b9      	str	r1, [r7, #8]
 8103cae:	607a      	str	r2, [r7, #4]
 8103cb0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8103cb2:	2300      	movs	r3, #0
 8103cb4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8103cb6:	68fb      	ldr	r3, [r7, #12]
 8103cb8:	2b00      	cmp	r3, #0
 8103cba:	d101      	bne.n	8103cc0 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8103cbc:	2301      	movs	r3, #1
 8103cbe:	e226      	b.n	810410e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8103cc0:	68fb      	ldr	r3, [r7, #12]
 8103cc2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8103cc6:	2b01      	cmp	r3, #1
 8103cc8:	d101      	bne.n	8103cce <HAL_DMA_Start_IT+0x2a>
 8103cca:	2302      	movs	r3, #2
 8103ccc:	e21f      	b.n	810410e <HAL_DMA_Start_IT+0x46a>
 8103cce:	68fb      	ldr	r3, [r7, #12]
 8103cd0:	2201      	movs	r2, #1
 8103cd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8103cd6:	68fb      	ldr	r3, [r7, #12]
 8103cd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8103cdc:	b2db      	uxtb	r3, r3
 8103cde:	2b01      	cmp	r3, #1
 8103ce0:	f040 820a 	bne.w	81040f8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8103ce4:	68fb      	ldr	r3, [r7, #12]
 8103ce6:	2202      	movs	r2, #2
 8103ce8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8103cec:	68fb      	ldr	r3, [r7, #12]
 8103cee:	2200      	movs	r2, #0
 8103cf0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8103cf2:	68fb      	ldr	r3, [r7, #12]
 8103cf4:	681b      	ldr	r3, [r3, #0]
 8103cf6:	4a68      	ldr	r2, [pc, #416]	@ (8103e98 <HAL_DMA_Start_IT+0x1f4>)
 8103cf8:	4293      	cmp	r3, r2
 8103cfa:	d04a      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103cfc:	68fb      	ldr	r3, [r7, #12]
 8103cfe:	681b      	ldr	r3, [r3, #0]
 8103d00:	4a66      	ldr	r2, [pc, #408]	@ (8103e9c <HAL_DMA_Start_IT+0x1f8>)
 8103d02:	4293      	cmp	r3, r2
 8103d04:	d045      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d06:	68fb      	ldr	r3, [r7, #12]
 8103d08:	681b      	ldr	r3, [r3, #0]
 8103d0a:	4a65      	ldr	r2, [pc, #404]	@ (8103ea0 <HAL_DMA_Start_IT+0x1fc>)
 8103d0c:	4293      	cmp	r3, r2
 8103d0e:	d040      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d10:	68fb      	ldr	r3, [r7, #12]
 8103d12:	681b      	ldr	r3, [r3, #0]
 8103d14:	4a63      	ldr	r2, [pc, #396]	@ (8103ea4 <HAL_DMA_Start_IT+0x200>)
 8103d16:	4293      	cmp	r3, r2
 8103d18:	d03b      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d1a:	68fb      	ldr	r3, [r7, #12]
 8103d1c:	681b      	ldr	r3, [r3, #0]
 8103d1e:	4a62      	ldr	r2, [pc, #392]	@ (8103ea8 <HAL_DMA_Start_IT+0x204>)
 8103d20:	4293      	cmp	r3, r2
 8103d22:	d036      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d24:	68fb      	ldr	r3, [r7, #12]
 8103d26:	681b      	ldr	r3, [r3, #0]
 8103d28:	4a60      	ldr	r2, [pc, #384]	@ (8103eac <HAL_DMA_Start_IT+0x208>)
 8103d2a:	4293      	cmp	r3, r2
 8103d2c:	d031      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d2e:	68fb      	ldr	r3, [r7, #12]
 8103d30:	681b      	ldr	r3, [r3, #0]
 8103d32:	4a5f      	ldr	r2, [pc, #380]	@ (8103eb0 <HAL_DMA_Start_IT+0x20c>)
 8103d34:	4293      	cmp	r3, r2
 8103d36:	d02c      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d38:	68fb      	ldr	r3, [r7, #12]
 8103d3a:	681b      	ldr	r3, [r3, #0]
 8103d3c:	4a5d      	ldr	r2, [pc, #372]	@ (8103eb4 <HAL_DMA_Start_IT+0x210>)
 8103d3e:	4293      	cmp	r3, r2
 8103d40:	d027      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d42:	68fb      	ldr	r3, [r7, #12]
 8103d44:	681b      	ldr	r3, [r3, #0]
 8103d46:	4a5c      	ldr	r2, [pc, #368]	@ (8103eb8 <HAL_DMA_Start_IT+0x214>)
 8103d48:	4293      	cmp	r3, r2
 8103d4a:	d022      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d4c:	68fb      	ldr	r3, [r7, #12]
 8103d4e:	681b      	ldr	r3, [r3, #0]
 8103d50:	4a5a      	ldr	r2, [pc, #360]	@ (8103ebc <HAL_DMA_Start_IT+0x218>)
 8103d52:	4293      	cmp	r3, r2
 8103d54:	d01d      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d56:	68fb      	ldr	r3, [r7, #12]
 8103d58:	681b      	ldr	r3, [r3, #0]
 8103d5a:	4a59      	ldr	r2, [pc, #356]	@ (8103ec0 <HAL_DMA_Start_IT+0x21c>)
 8103d5c:	4293      	cmp	r3, r2
 8103d5e:	d018      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d60:	68fb      	ldr	r3, [r7, #12]
 8103d62:	681b      	ldr	r3, [r3, #0]
 8103d64:	4a57      	ldr	r2, [pc, #348]	@ (8103ec4 <HAL_DMA_Start_IT+0x220>)
 8103d66:	4293      	cmp	r3, r2
 8103d68:	d013      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d6a:	68fb      	ldr	r3, [r7, #12]
 8103d6c:	681b      	ldr	r3, [r3, #0]
 8103d6e:	4a56      	ldr	r2, [pc, #344]	@ (8103ec8 <HAL_DMA_Start_IT+0x224>)
 8103d70:	4293      	cmp	r3, r2
 8103d72:	d00e      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d74:	68fb      	ldr	r3, [r7, #12]
 8103d76:	681b      	ldr	r3, [r3, #0]
 8103d78:	4a54      	ldr	r2, [pc, #336]	@ (8103ecc <HAL_DMA_Start_IT+0x228>)
 8103d7a:	4293      	cmp	r3, r2
 8103d7c:	d009      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d7e:	68fb      	ldr	r3, [r7, #12]
 8103d80:	681b      	ldr	r3, [r3, #0]
 8103d82:	4a53      	ldr	r2, [pc, #332]	@ (8103ed0 <HAL_DMA_Start_IT+0x22c>)
 8103d84:	4293      	cmp	r3, r2
 8103d86:	d004      	beq.n	8103d92 <HAL_DMA_Start_IT+0xee>
 8103d88:	68fb      	ldr	r3, [r7, #12]
 8103d8a:	681b      	ldr	r3, [r3, #0]
 8103d8c:	4a51      	ldr	r2, [pc, #324]	@ (8103ed4 <HAL_DMA_Start_IT+0x230>)
 8103d8e:	4293      	cmp	r3, r2
 8103d90:	d108      	bne.n	8103da4 <HAL_DMA_Start_IT+0x100>
 8103d92:	68fb      	ldr	r3, [r7, #12]
 8103d94:	681b      	ldr	r3, [r3, #0]
 8103d96:	681a      	ldr	r2, [r3, #0]
 8103d98:	68fb      	ldr	r3, [r7, #12]
 8103d9a:	681b      	ldr	r3, [r3, #0]
 8103d9c:	f022 0201 	bic.w	r2, r2, #1
 8103da0:	601a      	str	r2, [r3, #0]
 8103da2:	e007      	b.n	8103db4 <HAL_DMA_Start_IT+0x110>
 8103da4:	68fb      	ldr	r3, [r7, #12]
 8103da6:	681b      	ldr	r3, [r3, #0]
 8103da8:	681a      	ldr	r2, [r3, #0]
 8103daa:	68fb      	ldr	r3, [r7, #12]
 8103dac:	681b      	ldr	r3, [r3, #0]
 8103dae:	f022 0201 	bic.w	r2, r2, #1
 8103db2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8103db4:	683b      	ldr	r3, [r7, #0]
 8103db6:	687a      	ldr	r2, [r7, #4]
 8103db8:	68b9      	ldr	r1, [r7, #8]
 8103dba:	68f8      	ldr	r0, [r7, #12]
 8103dbc:	f001 fb66 	bl	810548c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103dc0:	68fb      	ldr	r3, [r7, #12]
 8103dc2:	681b      	ldr	r3, [r3, #0]
 8103dc4:	4a34      	ldr	r2, [pc, #208]	@ (8103e98 <HAL_DMA_Start_IT+0x1f4>)
 8103dc6:	4293      	cmp	r3, r2
 8103dc8:	d04a      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103dca:	68fb      	ldr	r3, [r7, #12]
 8103dcc:	681b      	ldr	r3, [r3, #0]
 8103dce:	4a33      	ldr	r2, [pc, #204]	@ (8103e9c <HAL_DMA_Start_IT+0x1f8>)
 8103dd0:	4293      	cmp	r3, r2
 8103dd2:	d045      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103dd4:	68fb      	ldr	r3, [r7, #12]
 8103dd6:	681b      	ldr	r3, [r3, #0]
 8103dd8:	4a31      	ldr	r2, [pc, #196]	@ (8103ea0 <HAL_DMA_Start_IT+0x1fc>)
 8103dda:	4293      	cmp	r3, r2
 8103ddc:	d040      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103dde:	68fb      	ldr	r3, [r7, #12]
 8103de0:	681b      	ldr	r3, [r3, #0]
 8103de2:	4a30      	ldr	r2, [pc, #192]	@ (8103ea4 <HAL_DMA_Start_IT+0x200>)
 8103de4:	4293      	cmp	r3, r2
 8103de6:	d03b      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103de8:	68fb      	ldr	r3, [r7, #12]
 8103dea:	681b      	ldr	r3, [r3, #0]
 8103dec:	4a2e      	ldr	r2, [pc, #184]	@ (8103ea8 <HAL_DMA_Start_IT+0x204>)
 8103dee:	4293      	cmp	r3, r2
 8103df0:	d036      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103df2:	68fb      	ldr	r3, [r7, #12]
 8103df4:	681b      	ldr	r3, [r3, #0]
 8103df6:	4a2d      	ldr	r2, [pc, #180]	@ (8103eac <HAL_DMA_Start_IT+0x208>)
 8103df8:	4293      	cmp	r3, r2
 8103dfa:	d031      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103dfc:	68fb      	ldr	r3, [r7, #12]
 8103dfe:	681b      	ldr	r3, [r3, #0]
 8103e00:	4a2b      	ldr	r2, [pc, #172]	@ (8103eb0 <HAL_DMA_Start_IT+0x20c>)
 8103e02:	4293      	cmp	r3, r2
 8103e04:	d02c      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103e06:	68fb      	ldr	r3, [r7, #12]
 8103e08:	681b      	ldr	r3, [r3, #0]
 8103e0a:	4a2a      	ldr	r2, [pc, #168]	@ (8103eb4 <HAL_DMA_Start_IT+0x210>)
 8103e0c:	4293      	cmp	r3, r2
 8103e0e:	d027      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103e10:	68fb      	ldr	r3, [r7, #12]
 8103e12:	681b      	ldr	r3, [r3, #0]
 8103e14:	4a28      	ldr	r2, [pc, #160]	@ (8103eb8 <HAL_DMA_Start_IT+0x214>)
 8103e16:	4293      	cmp	r3, r2
 8103e18:	d022      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103e1a:	68fb      	ldr	r3, [r7, #12]
 8103e1c:	681b      	ldr	r3, [r3, #0]
 8103e1e:	4a27      	ldr	r2, [pc, #156]	@ (8103ebc <HAL_DMA_Start_IT+0x218>)
 8103e20:	4293      	cmp	r3, r2
 8103e22:	d01d      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103e24:	68fb      	ldr	r3, [r7, #12]
 8103e26:	681b      	ldr	r3, [r3, #0]
 8103e28:	4a25      	ldr	r2, [pc, #148]	@ (8103ec0 <HAL_DMA_Start_IT+0x21c>)
 8103e2a:	4293      	cmp	r3, r2
 8103e2c:	d018      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103e2e:	68fb      	ldr	r3, [r7, #12]
 8103e30:	681b      	ldr	r3, [r3, #0]
 8103e32:	4a24      	ldr	r2, [pc, #144]	@ (8103ec4 <HAL_DMA_Start_IT+0x220>)
 8103e34:	4293      	cmp	r3, r2
 8103e36:	d013      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103e38:	68fb      	ldr	r3, [r7, #12]
 8103e3a:	681b      	ldr	r3, [r3, #0]
 8103e3c:	4a22      	ldr	r2, [pc, #136]	@ (8103ec8 <HAL_DMA_Start_IT+0x224>)
 8103e3e:	4293      	cmp	r3, r2
 8103e40:	d00e      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103e42:	68fb      	ldr	r3, [r7, #12]
 8103e44:	681b      	ldr	r3, [r3, #0]
 8103e46:	4a21      	ldr	r2, [pc, #132]	@ (8103ecc <HAL_DMA_Start_IT+0x228>)
 8103e48:	4293      	cmp	r3, r2
 8103e4a:	d009      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103e4c:	68fb      	ldr	r3, [r7, #12]
 8103e4e:	681b      	ldr	r3, [r3, #0]
 8103e50:	4a1f      	ldr	r2, [pc, #124]	@ (8103ed0 <HAL_DMA_Start_IT+0x22c>)
 8103e52:	4293      	cmp	r3, r2
 8103e54:	d004      	beq.n	8103e60 <HAL_DMA_Start_IT+0x1bc>
 8103e56:	68fb      	ldr	r3, [r7, #12]
 8103e58:	681b      	ldr	r3, [r3, #0]
 8103e5a:	4a1e      	ldr	r2, [pc, #120]	@ (8103ed4 <HAL_DMA_Start_IT+0x230>)
 8103e5c:	4293      	cmp	r3, r2
 8103e5e:	d101      	bne.n	8103e64 <HAL_DMA_Start_IT+0x1c0>
 8103e60:	2301      	movs	r3, #1
 8103e62:	e000      	b.n	8103e66 <HAL_DMA_Start_IT+0x1c2>
 8103e64:	2300      	movs	r3, #0
 8103e66:	2b00      	cmp	r3, #0
 8103e68:	d036      	beq.n	8103ed8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8103e6a:	68fb      	ldr	r3, [r7, #12]
 8103e6c:	681b      	ldr	r3, [r3, #0]
 8103e6e:	681b      	ldr	r3, [r3, #0]
 8103e70:	f023 021e 	bic.w	r2, r3, #30
 8103e74:	68fb      	ldr	r3, [r7, #12]
 8103e76:	681b      	ldr	r3, [r3, #0]
 8103e78:	f042 0216 	orr.w	r2, r2, #22
 8103e7c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8103e7e:	68fb      	ldr	r3, [r7, #12]
 8103e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103e82:	2b00      	cmp	r3, #0
 8103e84:	d03e      	beq.n	8103f04 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8103e86:	68fb      	ldr	r3, [r7, #12]
 8103e88:	681b      	ldr	r3, [r3, #0]
 8103e8a:	681a      	ldr	r2, [r3, #0]
 8103e8c:	68fb      	ldr	r3, [r7, #12]
 8103e8e:	681b      	ldr	r3, [r3, #0]
 8103e90:	f042 0208 	orr.w	r2, r2, #8
 8103e94:	601a      	str	r2, [r3, #0]
 8103e96:	e035      	b.n	8103f04 <HAL_DMA_Start_IT+0x260>
 8103e98:	40020010 	.word	0x40020010
 8103e9c:	40020028 	.word	0x40020028
 8103ea0:	40020040 	.word	0x40020040
 8103ea4:	40020058 	.word	0x40020058
 8103ea8:	40020070 	.word	0x40020070
 8103eac:	40020088 	.word	0x40020088
 8103eb0:	400200a0 	.word	0x400200a0
 8103eb4:	400200b8 	.word	0x400200b8
 8103eb8:	40020410 	.word	0x40020410
 8103ebc:	40020428 	.word	0x40020428
 8103ec0:	40020440 	.word	0x40020440
 8103ec4:	40020458 	.word	0x40020458
 8103ec8:	40020470 	.word	0x40020470
 8103ecc:	40020488 	.word	0x40020488
 8103ed0:	400204a0 	.word	0x400204a0
 8103ed4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8103ed8:	68fb      	ldr	r3, [r7, #12]
 8103eda:	681b      	ldr	r3, [r3, #0]
 8103edc:	681b      	ldr	r3, [r3, #0]
 8103ede:	f023 020e 	bic.w	r2, r3, #14
 8103ee2:	68fb      	ldr	r3, [r7, #12]
 8103ee4:	681b      	ldr	r3, [r3, #0]
 8103ee6:	f042 020a 	orr.w	r2, r2, #10
 8103eea:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8103eec:	68fb      	ldr	r3, [r7, #12]
 8103eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103ef0:	2b00      	cmp	r3, #0
 8103ef2:	d007      	beq.n	8103f04 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8103ef4:	68fb      	ldr	r3, [r7, #12]
 8103ef6:	681b      	ldr	r3, [r3, #0]
 8103ef8:	681a      	ldr	r2, [r3, #0]
 8103efa:	68fb      	ldr	r3, [r7, #12]
 8103efc:	681b      	ldr	r3, [r3, #0]
 8103efe:	f042 0204 	orr.w	r2, r2, #4
 8103f02:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103f04:	68fb      	ldr	r3, [r7, #12]
 8103f06:	681b      	ldr	r3, [r3, #0]
 8103f08:	4a83      	ldr	r2, [pc, #524]	@ (8104118 <HAL_DMA_Start_IT+0x474>)
 8103f0a:	4293      	cmp	r3, r2
 8103f0c:	d072      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f0e:	68fb      	ldr	r3, [r7, #12]
 8103f10:	681b      	ldr	r3, [r3, #0]
 8103f12:	4a82      	ldr	r2, [pc, #520]	@ (810411c <HAL_DMA_Start_IT+0x478>)
 8103f14:	4293      	cmp	r3, r2
 8103f16:	d06d      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f18:	68fb      	ldr	r3, [r7, #12]
 8103f1a:	681b      	ldr	r3, [r3, #0]
 8103f1c:	4a80      	ldr	r2, [pc, #512]	@ (8104120 <HAL_DMA_Start_IT+0x47c>)
 8103f1e:	4293      	cmp	r3, r2
 8103f20:	d068      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f22:	68fb      	ldr	r3, [r7, #12]
 8103f24:	681b      	ldr	r3, [r3, #0]
 8103f26:	4a7f      	ldr	r2, [pc, #508]	@ (8104124 <HAL_DMA_Start_IT+0x480>)
 8103f28:	4293      	cmp	r3, r2
 8103f2a:	d063      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f2c:	68fb      	ldr	r3, [r7, #12]
 8103f2e:	681b      	ldr	r3, [r3, #0]
 8103f30:	4a7d      	ldr	r2, [pc, #500]	@ (8104128 <HAL_DMA_Start_IT+0x484>)
 8103f32:	4293      	cmp	r3, r2
 8103f34:	d05e      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f36:	68fb      	ldr	r3, [r7, #12]
 8103f38:	681b      	ldr	r3, [r3, #0]
 8103f3a:	4a7c      	ldr	r2, [pc, #496]	@ (810412c <HAL_DMA_Start_IT+0x488>)
 8103f3c:	4293      	cmp	r3, r2
 8103f3e:	d059      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f40:	68fb      	ldr	r3, [r7, #12]
 8103f42:	681b      	ldr	r3, [r3, #0]
 8103f44:	4a7a      	ldr	r2, [pc, #488]	@ (8104130 <HAL_DMA_Start_IT+0x48c>)
 8103f46:	4293      	cmp	r3, r2
 8103f48:	d054      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f4a:	68fb      	ldr	r3, [r7, #12]
 8103f4c:	681b      	ldr	r3, [r3, #0]
 8103f4e:	4a79      	ldr	r2, [pc, #484]	@ (8104134 <HAL_DMA_Start_IT+0x490>)
 8103f50:	4293      	cmp	r3, r2
 8103f52:	d04f      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f54:	68fb      	ldr	r3, [r7, #12]
 8103f56:	681b      	ldr	r3, [r3, #0]
 8103f58:	4a77      	ldr	r2, [pc, #476]	@ (8104138 <HAL_DMA_Start_IT+0x494>)
 8103f5a:	4293      	cmp	r3, r2
 8103f5c:	d04a      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f5e:	68fb      	ldr	r3, [r7, #12]
 8103f60:	681b      	ldr	r3, [r3, #0]
 8103f62:	4a76      	ldr	r2, [pc, #472]	@ (810413c <HAL_DMA_Start_IT+0x498>)
 8103f64:	4293      	cmp	r3, r2
 8103f66:	d045      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f68:	68fb      	ldr	r3, [r7, #12]
 8103f6a:	681b      	ldr	r3, [r3, #0]
 8103f6c:	4a74      	ldr	r2, [pc, #464]	@ (8104140 <HAL_DMA_Start_IT+0x49c>)
 8103f6e:	4293      	cmp	r3, r2
 8103f70:	d040      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f72:	68fb      	ldr	r3, [r7, #12]
 8103f74:	681b      	ldr	r3, [r3, #0]
 8103f76:	4a73      	ldr	r2, [pc, #460]	@ (8104144 <HAL_DMA_Start_IT+0x4a0>)
 8103f78:	4293      	cmp	r3, r2
 8103f7a:	d03b      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f7c:	68fb      	ldr	r3, [r7, #12]
 8103f7e:	681b      	ldr	r3, [r3, #0]
 8103f80:	4a71      	ldr	r2, [pc, #452]	@ (8104148 <HAL_DMA_Start_IT+0x4a4>)
 8103f82:	4293      	cmp	r3, r2
 8103f84:	d036      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f86:	68fb      	ldr	r3, [r7, #12]
 8103f88:	681b      	ldr	r3, [r3, #0]
 8103f8a:	4a70      	ldr	r2, [pc, #448]	@ (810414c <HAL_DMA_Start_IT+0x4a8>)
 8103f8c:	4293      	cmp	r3, r2
 8103f8e:	d031      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f90:	68fb      	ldr	r3, [r7, #12]
 8103f92:	681b      	ldr	r3, [r3, #0]
 8103f94:	4a6e      	ldr	r2, [pc, #440]	@ (8104150 <HAL_DMA_Start_IT+0x4ac>)
 8103f96:	4293      	cmp	r3, r2
 8103f98:	d02c      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103f9a:	68fb      	ldr	r3, [r7, #12]
 8103f9c:	681b      	ldr	r3, [r3, #0]
 8103f9e:	4a6d      	ldr	r2, [pc, #436]	@ (8104154 <HAL_DMA_Start_IT+0x4b0>)
 8103fa0:	4293      	cmp	r3, r2
 8103fa2:	d027      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103fa4:	68fb      	ldr	r3, [r7, #12]
 8103fa6:	681b      	ldr	r3, [r3, #0]
 8103fa8:	4a6b      	ldr	r2, [pc, #428]	@ (8104158 <HAL_DMA_Start_IT+0x4b4>)
 8103faa:	4293      	cmp	r3, r2
 8103fac:	d022      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103fae:	68fb      	ldr	r3, [r7, #12]
 8103fb0:	681b      	ldr	r3, [r3, #0]
 8103fb2:	4a6a      	ldr	r2, [pc, #424]	@ (810415c <HAL_DMA_Start_IT+0x4b8>)
 8103fb4:	4293      	cmp	r3, r2
 8103fb6:	d01d      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103fb8:	68fb      	ldr	r3, [r7, #12]
 8103fba:	681b      	ldr	r3, [r3, #0]
 8103fbc:	4a68      	ldr	r2, [pc, #416]	@ (8104160 <HAL_DMA_Start_IT+0x4bc>)
 8103fbe:	4293      	cmp	r3, r2
 8103fc0:	d018      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103fc2:	68fb      	ldr	r3, [r7, #12]
 8103fc4:	681b      	ldr	r3, [r3, #0]
 8103fc6:	4a67      	ldr	r2, [pc, #412]	@ (8104164 <HAL_DMA_Start_IT+0x4c0>)
 8103fc8:	4293      	cmp	r3, r2
 8103fca:	d013      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103fcc:	68fb      	ldr	r3, [r7, #12]
 8103fce:	681b      	ldr	r3, [r3, #0]
 8103fd0:	4a65      	ldr	r2, [pc, #404]	@ (8104168 <HAL_DMA_Start_IT+0x4c4>)
 8103fd2:	4293      	cmp	r3, r2
 8103fd4:	d00e      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103fd6:	68fb      	ldr	r3, [r7, #12]
 8103fd8:	681b      	ldr	r3, [r3, #0]
 8103fda:	4a64      	ldr	r2, [pc, #400]	@ (810416c <HAL_DMA_Start_IT+0x4c8>)
 8103fdc:	4293      	cmp	r3, r2
 8103fde:	d009      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103fe0:	68fb      	ldr	r3, [r7, #12]
 8103fe2:	681b      	ldr	r3, [r3, #0]
 8103fe4:	4a62      	ldr	r2, [pc, #392]	@ (8104170 <HAL_DMA_Start_IT+0x4cc>)
 8103fe6:	4293      	cmp	r3, r2
 8103fe8:	d004      	beq.n	8103ff4 <HAL_DMA_Start_IT+0x350>
 8103fea:	68fb      	ldr	r3, [r7, #12]
 8103fec:	681b      	ldr	r3, [r3, #0]
 8103fee:	4a61      	ldr	r2, [pc, #388]	@ (8104174 <HAL_DMA_Start_IT+0x4d0>)
 8103ff0:	4293      	cmp	r3, r2
 8103ff2:	d101      	bne.n	8103ff8 <HAL_DMA_Start_IT+0x354>
 8103ff4:	2301      	movs	r3, #1
 8103ff6:	e000      	b.n	8103ffa <HAL_DMA_Start_IT+0x356>
 8103ff8:	2300      	movs	r3, #0
 8103ffa:	2b00      	cmp	r3, #0
 8103ffc:	d01a      	beq.n	8104034 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8103ffe:	68fb      	ldr	r3, [r7, #12]
 8104000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8104002:	681b      	ldr	r3, [r3, #0]
 8104004:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8104008:	2b00      	cmp	r3, #0
 810400a:	d007      	beq.n	810401c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 810400c:	68fb      	ldr	r3, [r7, #12]
 810400e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8104010:	681a      	ldr	r2, [r3, #0]
 8104012:	68fb      	ldr	r3, [r7, #12]
 8104014:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8104016:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810401a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 810401c:	68fb      	ldr	r3, [r7, #12]
 810401e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8104020:	2b00      	cmp	r3, #0
 8104022:	d007      	beq.n	8104034 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8104024:	68fb      	ldr	r3, [r7, #12]
 8104026:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8104028:	681a      	ldr	r2, [r3, #0]
 810402a:	68fb      	ldr	r3, [r7, #12]
 810402c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810402e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8104032:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8104034:	68fb      	ldr	r3, [r7, #12]
 8104036:	681b      	ldr	r3, [r3, #0]
 8104038:	4a37      	ldr	r2, [pc, #220]	@ (8104118 <HAL_DMA_Start_IT+0x474>)
 810403a:	4293      	cmp	r3, r2
 810403c:	d04a      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 810403e:	68fb      	ldr	r3, [r7, #12]
 8104040:	681b      	ldr	r3, [r3, #0]
 8104042:	4a36      	ldr	r2, [pc, #216]	@ (810411c <HAL_DMA_Start_IT+0x478>)
 8104044:	4293      	cmp	r3, r2
 8104046:	d045      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 8104048:	68fb      	ldr	r3, [r7, #12]
 810404a:	681b      	ldr	r3, [r3, #0]
 810404c:	4a34      	ldr	r2, [pc, #208]	@ (8104120 <HAL_DMA_Start_IT+0x47c>)
 810404e:	4293      	cmp	r3, r2
 8104050:	d040      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 8104052:	68fb      	ldr	r3, [r7, #12]
 8104054:	681b      	ldr	r3, [r3, #0]
 8104056:	4a33      	ldr	r2, [pc, #204]	@ (8104124 <HAL_DMA_Start_IT+0x480>)
 8104058:	4293      	cmp	r3, r2
 810405a:	d03b      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 810405c:	68fb      	ldr	r3, [r7, #12]
 810405e:	681b      	ldr	r3, [r3, #0]
 8104060:	4a31      	ldr	r2, [pc, #196]	@ (8104128 <HAL_DMA_Start_IT+0x484>)
 8104062:	4293      	cmp	r3, r2
 8104064:	d036      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 8104066:	68fb      	ldr	r3, [r7, #12]
 8104068:	681b      	ldr	r3, [r3, #0]
 810406a:	4a30      	ldr	r2, [pc, #192]	@ (810412c <HAL_DMA_Start_IT+0x488>)
 810406c:	4293      	cmp	r3, r2
 810406e:	d031      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 8104070:	68fb      	ldr	r3, [r7, #12]
 8104072:	681b      	ldr	r3, [r3, #0]
 8104074:	4a2e      	ldr	r2, [pc, #184]	@ (8104130 <HAL_DMA_Start_IT+0x48c>)
 8104076:	4293      	cmp	r3, r2
 8104078:	d02c      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 810407a:	68fb      	ldr	r3, [r7, #12]
 810407c:	681b      	ldr	r3, [r3, #0]
 810407e:	4a2d      	ldr	r2, [pc, #180]	@ (8104134 <HAL_DMA_Start_IT+0x490>)
 8104080:	4293      	cmp	r3, r2
 8104082:	d027      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 8104084:	68fb      	ldr	r3, [r7, #12]
 8104086:	681b      	ldr	r3, [r3, #0]
 8104088:	4a2b      	ldr	r2, [pc, #172]	@ (8104138 <HAL_DMA_Start_IT+0x494>)
 810408a:	4293      	cmp	r3, r2
 810408c:	d022      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 810408e:	68fb      	ldr	r3, [r7, #12]
 8104090:	681b      	ldr	r3, [r3, #0]
 8104092:	4a2a      	ldr	r2, [pc, #168]	@ (810413c <HAL_DMA_Start_IT+0x498>)
 8104094:	4293      	cmp	r3, r2
 8104096:	d01d      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 8104098:	68fb      	ldr	r3, [r7, #12]
 810409a:	681b      	ldr	r3, [r3, #0]
 810409c:	4a28      	ldr	r2, [pc, #160]	@ (8104140 <HAL_DMA_Start_IT+0x49c>)
 810409e:	4293      	cmp	r3, r2
 81040a0:	d018      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 81040a2:	68fb      	ldr	r3, [r7, #12]
 81040a4:	681b      	ldr	r3, [r3, #0]
 81040a6:	4a27      	ldr	r2, [pc, #156]	@ (8104144 <HAL_DMA_Start_IT+0x4a0>)
 81040a8:	4293      	cmp	r3, r2
 81040aa:	d013      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 81040ac:	68fb      	ldr	r3, [r7, #12]
 81040ae:	681b      	ldr	r3, [r3, #0]
 81040b0:	4a25      	ldr	r2, [pc, #148]	@ (8104148 <HAL_DMA_Start_IT+0x4a4>)
 81040b2:	4293      	cmp	r3, r2
 81040b4:	d00e      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 81040b6:	68fb      	ldr	r3, [r7, #12]
 81040b8:	681b      	ldr	r3, [r3, #0]
 81040ba:	4a24      	ldr	r2, [pc, #144]	@ (810414c <HAL_DMA_Start_IT+0x4a8>)
 81040bc:	4293      	cmp	r3, r2
 81040be:	d009      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 81040c0:	68fb      	ldr	r3, [r7, #12]
 81040c2:	681b      	ldr	r3, [r3, #0]
 81040c4:	4a22      	ldr	r2, [pc, #136]	@ (8104150 <HAL_DMA_Start_IT+0x4ac>)
 81040c6:	4293      	cmp	r3, r2
 81040c8:	d004      	beq.n	81040d4 <HAL_DMA_Start_IT+0x430>
 81040ca:	68fb      	ldr	r3, [r7, #12]
 81040cc:	681b      	ldr	r3, [r3, #0]
 81040ce:	4a21      	ldr	r2, [pc, #132]	@ (8104154 <HAL_DMA_Start_IT+0x4b0>)
 81040d0:	4293      	cmp	r3, r2
 81040d2:	d108      	bne.n	81040e6 <HAL_DMA_Start_IT+0x442>
 81040d4:	68fb      	ldr	r3, [r7, #12]
 81040d6:	681b      	ldr	r3, [r3, #0]
 81040d8:	681a      	ldr	r2, [r3, #0]
 81040da:	68fb      	ldr	r3, [r7, #12]
 81040dc:	681b      	ldr	r3, [r3, #0]
 81040de:	f042 0201 	orr.w	r2, r2, #1
 81040e2:	601a      	str	r2, [r3, #0]
 81040e4:	e012      	b.n	810410c <HAL_DMA_Start_IT+0x468>
 81040e6:	68fb      	ldr	r3, [r7, #12]
 81040e8:	681b      	ldr	r3, [r3, #0]
 81040ea:	681a      	ldr	r2, [r3, #0]
 81040ec:	68fb      	ldr	r3, [r7, #12]
 81040ee:	681b      	ldr	r3, [r3, #0]
 81040f0:	f042 0201 	orr.w	r2, r2, #1
 81040f4:	601a      	str	r2, [r3, #0]
 81040f6:	e009      	b.n	810410c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 81040f8:	68fb      	ldr	r3, [r7, #12]
 81040fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 81040fe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8104100:	68fb      	ldr	r3, [r7, #12]
 8104102:	2200      	movs	r2, #0
 8104104:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8104108:	2301      	movs	r3, #1
 810410a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 810410c:	7dfb      	ldrb	r3, [r7, #23]
}
 810410e:	4618      	mov	r0, r3
 8104110:	3718      	adds	r7, #24
 8104112:	46bd      	mov	sp, r7
 8104114:	bd80      	pop	{r7, pc}
 8104116:	bf00      	nop
 8104118:	40020010 	.word	0x40020010
 810411c:	40020028 	.word	0x40020028
 8104120:	40020040 	.word	0x40020040
 8104124:	40020058 	.word	0x40020058
 8104128:	40020070 	.word	0x40020070
 810412c:	40020088 	.word	0x40020088
 8104130:	400200a0 	.word	0x400200a0
 8104134:	400200b8 	.word	0x400200b8
 8104138:	40020410 	.word	0x40020410
 810413c:	40020428 	.word	0x40020428
 8104140:	40020440 	.word	0x40020440
 8104144:	40020458 	.word	0x40020458
 8104148:	40020470 	.word	0x40020470
 810414c:	40020488 	.word	0x40020488
 8104150:	400204a0 	.word	0x400204a0
 8104154:	400204b8 	.word	0x400204b8
 8104158:	58025408 	.word	0x58025408
 810415c:	5802541c 	.word	0x5802541c
 8104160:	58025430 	.word	0x58025430
 8104164:	58025444 	.word	0x58025444
 8104168:	58025458 	.word	0x58025458
 810416c:	5802546c 	.word	0x5802546c
 8104170:	58025480 	.word	0x58025480
 8104174:	58025494 	.word	0x58025494

08104178 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8104178:	b580      	push	{r7, lr}
 810417a:	b084      	sub	sp, #16
 810417c:	af00      	add	r7, sp, #0
 810417e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8104180:	687b      	ldr	r3, [r7, #4]
 8104182:	2b00      	cmp	r3, #0
 8104184:	d101      	bne.n	810418a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8104186:	2301      	movs	r3, #1
 8104188:	e237      	b.n	81045fa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 810418a:	687b      	ldr	r3, [r7, #4]
 810418c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8104190:	b2db      	uxtb	r3, r3
 8104192:	2b02      	cmp	r3, #2
 8104194:	d004      	beq.n	81041a0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8104196:	687b      	ldr	r3, [r7, #4]
 8104198:	2280      	movs	r2, #128	@ 0x80
 810419a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 810419c:	2301      	movs	r3, #1
 810419e:	e22c      	b.n	81045fa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81041a0:	687b      	ldr	r3, [r7, #4]
 81041a2:	681b      	ldr	r3, [r3, #0]
 81041a4:	4a5c      	ldr	r2, [pc, #368]	@ (8104318 <HAL_DMA_Abort_IT+0x1a0>)
 81041a6:	4293      	cmp	r3, r2
 81041a8:	d04a      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 81041aa:	687b      	ldr	r3, [r7, #4]
 81041ac:	681b      	ldr	r3, [r3, #0]
 81041ae:	4a5b      	ldr	r2, [pc, #364]	@ (810431c <HAL_DMA_Abort_IT+0x1a4>)
 81041b0:	4293      	cmp	r3, r2
 81041b2:	d045      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 81041b4:	687b      	ldr	r3, [r7, #4]
 81041b6:	681b      	ldr	r3, [r3, #0]
 81041b8:	4a59      	ldr	r2, [pc, #356]	@ (8104320 <HAL_DMA_Abort_IT+0x1a8>)
 81041ba:	4293      	cmp	r3, r2
 81041bc:	d040      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 81041be:	687b      	ldr	r3, [r7, #4]
 81041c0:	681b      	ldr	r3, [r3, #0]
 81041c2:	4a58      	ldr	r2, [pc, #352]	@ (8104324 <HAL_DMA_Abort_IT+0x1ac>)
 81041c4:	4293      	cmp	r3, r2
 81041c6:	d03b      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	681b      	ldr	r3, [r3, #0]
 81041cc:	4a56      	ldr	r2, [pc, #344]	@ (8104328 <HAL_DMA_Abort_IT+0x1b0>)
 81041ce:	4293      	cmp	r3, r2
 81041d0:	d036      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 81041d2:	687b      	ldr	r3, [r7, #4]
 81041d4:	681b      	ldr	r3, [r3, #0]
 81041d6:	4a55      	ldr	r2, [pc, #340]	@ (810432c <HAL_DMA_Abort_IT+0x1b4>)
 81041d8:	4293      	cmp	r3, r2
 81041da:	d031      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 81041dc:	687b      	ldr	r3, [r7, #4]
 81041de:	681b      	ldr	r3, [r3, #0]
 81041e0:	4a53      	ldr	r2, [pc, #332]	@ (8104330 <HAL_DMA_Abort_IT+0x1b8>)
 81041e2:	4293      	cmp	r3, r2
 81041e4:	d02c      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 81041e6:	687b      	ldr	r3, [r7, #4]
 81041e8:	681b      	ldr	r3, [r3, #0]
 81041ea:	4a52      	ldr	r2, [pc, #328]	@ (8104334 <HAL_DMA_Abort_IT+0x1bc>)
 81041ec:	4293      	cmp	r3, r2
 81041ee:	d027      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 81041f0:	687b      	ldr	r3, [r7, #4]
 81041f2:	681b      	ldr	r3, [r3, #0]
 81041f4:	4a50      	ldr	r2, [pc, #320]	@ (8104338 <HAL_DMA_Abort_IT+0x1c0>)
 81041f6:	4293      	cmp	r3, r2
 81041f8:	d022      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 81041fa:	687b      	ldr	r3, [r7, #4]
 81041fc:	681b      	ldr	r3, [r3, #0]
 81041fe:	4a4f      	ldr	r2, [pc, #316]	@ (810433c <HAL_DMA_Abort_IT+0x1c4>)
 8104200:	4293      	cmp	r3, r2
 8104202:	d01d      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 8104204:	687b      	ldr	r3, [r7, #4]
 8104206:	681b      	ldr	r3, [r3, #0]
 8104208:	4a4d      	ldr	r2, [pc, #308]	@ (8104340 <HAL_DMA_Abort_IT+0x1c8>)
 810420a:	4293      	cmp	r3, r2
 810420c:	d018      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 810420e:	687b      	ldr	r3, [r7, #4]
 8104210:	681b      	ldr	r3, [r3, #0]
 8104212:	4a4c      	ldr	r2, [pc, #304]	@ (8104344 <HAL_DMA_Abort_IT+0x1cc>)
 8104214:	4293      	cmp	r3, r2
 8104216:	d013      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 8104218:	687b      	ldr	r3, [r7, #4]
 810421a:	681b      	ldr	r3, [r3, #0]
 810421c:	4a4a      	ldr	r2, [pc, #296]	@ (8104348 <HAL_DMA_Abort_IT+0x1d0>)
 810421e:	4293      	cmp	r3, r2
 8104220:	d00e      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 8104222:	687b      	ldr	r3, [r7, #4]
 8104224:	681b      	ldr	r3, [r3, #0]
 8104226:	4a49      	ldr	r2, [pc, #292]	@ (810434c <HAL_DMA_Abort_IT+0x1d4>)
 8104228:	4293      	cmp	r3, r2
 810422a:	d009      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 810422c:	687b      	ldr	r3, [r7, #4]
 810422e:	681b      	ldr	r3, [r3, #0]
 8104230:	4a47      	ldr	r2, [pc, #284]	@ (8104350 <HAL_DMA_Abort_IT+0x1d8>)
 8104232:	4293      	cmp	r3, r2
 8104234:	d004      	beq.n	8104240 <HAL_DMA_Abort_IT+0xc8>
 8104236:	687b      	ldr	r3, [r7, #4]
 8104238:	681b      	ldr	r3, [r3, #0]
 810423a:	4a46      	ldr	r2, [pc, #280]	@ (8104354 <HAL_DMA_Abort_IT+0x1dc>)
 810423c:	4293      	cmp	r3, r2
 810423e:	d101      	bne.n	8104244 <HAL_DMA_Abort_IT+0xcc>
 8104240:	2301      	movs	r3, #1
 8104242:	e000      	b.n	8104246 <HAL_DMA_Abort_IT+0xce>
 8104244:	2300      	movs	r3, #0
 8104246:	2b00      	cmp	r3, #0
 8104248:	f000 8086 	beq.w	8104358 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 810424c:	687b      	ldr	r3, [r7, #4]
 810424e:	2204      	movs	r2, #4
 8104250:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8104254:	687b      	ldr	r3, [r7, #4]
 8104256:	681b      	ldr	r3, [r3, #0]
 8104258:	4a2f      	ldr	r2, [pc, #188]	@ (8104318 <HAL_DMA_Abort_IT+0x1a0>)
 810425a:	4293      	cmp	r3, r2
 810425c:	d04a      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 810425e:	687b      	ldr	r3, [r7, #4]
 8104260:	681b      	ldr	r3, [r3, #0]
 8104262:	4a2e      	ldr	r2, [pc, #184]	@ (810431c <HAL_DMA_Abort_IT+0x1a4>)
 8104264:	4293      	cmp	r3, r2
 8104266:	d045      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 8104268:	687b      	ldr	r3, [r7, #4]
 810426a:	681b      	ldr	r3, [r3, #0]
 810426c:	4a2c      	ldr	r2, [pc, #176]	@ (8104320 <HAL_DMA_Abort_IT+0x1a8>)
 810426e:	4293      	cmp	r3, r2
 8104270:	d040      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 8104272:	687b      	ldr	r3, [r7, #4]
 8104274:	681b      	ldr	r3, [r3, #0]
 8104276:	4a2b      	ldr	r2, [pc, #172]	@ (8104324 <HAL_DMA_Abort_IT+0x1ac>)
 8104278:	4293      	cmp	r3, r2
 810427a:	d03b      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 810427c:	687b      	ldr	r3, [r7, #4]
 810427e:	681b      	ldr	r3, [r3, #0]
 8104280:	4a29      	ldr	r2, [pc, #164]	@ (8104328 <HAL_DMA_Abort_IT+0x1b0>)
 8104282:	4293      	cmp	r3, r2
 8104284:	d036      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 8104286:	687b      	ldr	r3, [r7, #4]
 8104288:	681b      	ldr	r3, [r3, #0]
 810428a:	4a28      	ldr	r2, [pc, #160]	@ (810432c <HAL_DMA_Abort_IT+0x1b4>)
 810428c:	4293      	cmp	r3, r2
 810428e:	d031      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 8104290:	687b      	ldr	r3, [r7, #4]
 8104292:	681b      	ldr	r3, [r3, #0]
 8104294:	4a26      	ldr	r2, [pc, #152]	@ (8104330 <HAL_DMA_Abort_IT+0x1b8>)
 8104296:	4293      	cmp	r3, r2
 8104298:	d02c      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 810429a:	687b      	ldr	r3, [r7, #4]
 810429c:	681b      	ldr	r3, [r3, #0]
 810429e:	4a25      	ldr	r2, [pc, #148]	@ (8104334 <HAL_DMA_Abort_IT+0x1bc>)
 81042a0:	4293      	cmp	r3, r2
 81042a2:	d027      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 81042a4:	687b      	ldr	r3, [r7, #4]
 81042a6:	681b      	ldr	r3, [r3, #0]
 81042a8:	4a23      	ldr	r2, [pc, #140]	@ (8104338 <HAL_DMA_Abort_IT+0x1c0>)
 81042aa:	4293      	cmp	r3, r2
 81042ac:	d022      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 81042ae:	687b      	ldr	r3, [r7, #4]
 81042b0:	681b      	ldr	r3, [r3, #0]
 81042b2:	4a22      	ldr	r2, [pc, #136]	@ (810433c <HAL_DMA_Abort_IT+0x1c4>)
 81042b4:	4293      	cmp	r3, r2
 81042b6:	d01d      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 81042b8:	687b      	ldr	r3, [r7, #4]
 81042ba:	681b      	ldr	r3, [r3, #0]
 81042bc:	4a20      	ldr	r2, [pc, #128]	@ (8104340 <HAL_DMA_Abort_IT+0x1c8>)
 81042be:	4293      	cmp	r3, r2
 81042c0:	d018      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 81042c2:	687b      	ldr	r3, [r7, #4]
 81042c4:	681b      	ldr	r3, [r3, #0]
 81042c6:	4a1f      	ldr	r2, [pc, #124]	@ (8104344 <HAL_DMA_Abort_IT+0x1cc>)
 81042c8:	4293      	cmp	r3, r2
 81042ca:	d013      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 81042cc:	687b      	ldr	r3, [r7, #4]
 81042ce:	681b      	ldr	r3, [r3, #0]
 81042d0:	4a1d      	ldr	r2, [pc, #116]	@ (8104348 <HAL_DMA_Abort_IT+0x1d0>)
 81042d2:	4293      	cmp	r3, r2
 81042d4:	d00e      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 81042d6:	687b      	ldr	r3, [r7, #4]
 81042d8:	681b      	ldr	r3, [r3, #0]
 81042da:	4a1c      	ldr	r2, [pc, #112]	@ (810434c <HAL_DMA_Abort_IT+0x1d4>)
 81042dc:	4293      	cmp	r3, r2
 81042de:	d009      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 81042e0:	687b      	ldr	r3, [r7, #4]
 81042e2:	681b      	ldr	r3, [r3, #0]
 81042e4:	4a1a      	ldr	r2, [pc, #104]	@ (8104350 <HAL_DMA_Abort_IT+0x1d8>)
 81042e6:	4293      	cmp	r3, r2
 81042e8:	d004      	beq.n	81042f4 <HAL_DMA_Abort_IT+0x17c>
 81042ea:	687b      	ldr	r3, [r7, #4]
 81042ec:	681b      	ldr	r3, [r3, #0]
 81042ee:	4a19      	ldr	r2, [pc, #100]	@ (8104354 <HAL_DMA_Abort_IT+0x1dc>)
 81042f0:	4293      	cmp	r3, r2
 81042f2:	d108      	bne.n	8104306 <HAL_DMA_Abort_IT+0x18e>
 81042f4:	687b      	ldr	r3, [r7, #4]
 81042f6:	681b      	ldr	r3, [r3, #0]
 81042f8:	681a      	ldr	r2, [r3, #0]
 81042fa:	687b      	ldr	r3, [r7, #4]
 81042fc:	681b      	ldr	r3, [r3, #0]
 81042fe:	f022 0201 	bic.w	r2, r2, #1
 8104302:	601a      	str	r2, [r3, #0]
 8104304:	e178      	b.n	81045f8 <HAL_DMA_Abort_IT+0x480>
 8104306:	687b      	ldr	r3, [r7, #4]
 8104308:	681b      	ldr	r3, [r3, #0]
 810430a:	681a      	ldr	r2, [r3, #0]
 810430c:	687b      	ldr	r3, [r7, #4]
 810430e:	681b      	ldr	r3, [r3, #0]
 8104310:	f022 0201 	bic.w	r2, r2, #1
 8104314:	601a      	str	r2, [r3, #0]
 8104316:	e16f      	b.n	81045f8 <HAL_DMA_Abort_IT+0x480>
 8104318:	40020010 	.word	0x40020010
 810431c:	40020028 	.word	0x40020028
 8104320:	40020040 	.word	0x40020040
 8104324:	40020058 	.word	0x40020058
 8104328:	40020070 	.word	0x40020070
 810432c:	40020088 	.word	0x40020088
 8104330:	400200a0 	.word	0x400200a0
 8104334:	400200b8 	.word	0x400200b8
 8104338:	40020410 	.word	0x40020410
 810433c:	40020428 	.word	0x40020428
 8104340:	40020440 	.word	0x40020440
 8104344:	40020458 	.word	0x40020458
 8104348:	40020470 	.word	0x40020470
 810434c:	40020488 	.word	0x40020488
 8104350:	400204a0 	.word	0x400204a0
 8104354:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8104358:	687b      	ldr	r3, [r7, #4]
 810435a:	681b      	ldr	r3, [r3, #0]
 810435c:	681a      	ldr	r2, [r3, #0]
 810435e:	687b      	ldr	r3, [r7, #4]
 8104360:	681b      	ldr	r3, [r3, #0]
 8104362:	f022 020e 	bic.w	r2, r2, #14
 8104366:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8104368:	687b      	ldr	r3, [r7, #4]
 810436a:	681b      	ldr	r3, [r3, #0]
 810436c:	4a6c      	ldr	r2, [pc, #432]	@ (8104520 <HAL_DMA_Abort_IT+0x3a8>)
 810436e:	4293      	cmp	r3, r2
 8104370:	d04a      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 8104372:	687b      	ldr	r3, [r7, #4]
 8104374:	681b      	ldr	r3, [r3, #0]
 8104376:	4a6b      	ldr	r2, [pc, #428]	@ (8104524 <HAL_DMA_Abort_IT+0x3ac>)
 8104378:	4293      	cmp	r3, r2
 810437a:	d045      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 810437c:	687b      	ldr	r3, [r7, #4]
 810437e:	681b      	ldr	r3, [r3, #0]
 8104380:	4a69      	ldr	r2, [pc, #420]	@ (8104528 <HAL_DMA_Abort_IT+0x3b0>)
 8104382:	4293      	cmp	r3, r2
 8104384:	d040      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 8104386:	687b      	ldr	r3, [r7, #4]
 8104388:	681b      	ldr	r3, [r3, #0]
 810438a:	4a68      	ldr	r2, [pc, #416]	@ (810452c <HAL_DMA_Abort_IT+0x3b4>)
 810438c:	4293      	cmp	r3, r2
 810438e:	d03b      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 8104390:	687b      	ldr	r3, [r7, #4]
 8104392:	681b      	ldr	r3, [r3, #0]
 8104394:	4a66      	ldr	r2, [pc, #408]	@ (8104530 <HAL_DMA_Abort_IT+0x3b8>)
 8104396:	4293      	cmp	r3, r2
 8104398:	d036      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 810439a:	687b      	ldr	r3, [r7, #4]
 810439c:	681b      	ldr	r3, [r3, #0]
 810439e:	4a65      	ldr	r2, [pc, #404]	@ (8104534 <HAL_DMA_Abort_IT+0x3bc>)
 81043a0:	4293      	cmp	r3, r2
 81043a2:	d031      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043a4:	687b      	ldr	r3, [r7, #4]
 81043a6:	681b      	ldr	r3, [r3, #0]
 81043a8:	4a63      	ldr	r2, [pc, #396]	@ (8104538 <HAL_DMA_Abort_IT+0x3c0>)
 81043aa:	4293      	cmp	r3, r2
 81043ac:	d02c      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043ae:	687b      	ldr	r3, [r7, #4]
 81043b0:	681b      	ldr	r3, [r3, #0]
 81043b2:	4a62      	ldr	r2, [pc, #392]	@ (810453c <HAL_DMA_Abort_IT+0x3c4>)
 81043b4:	4293      	cmp	r3, r2
 81043b6:	d027      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043b8:	687b      	ldr	r3, [r7, #4]
 81043ba:	681b      	ldr	r3, [r3, #0]
 81043bc:	4a60      	ldr	r2, [pc, #384]	@ (8104540 <HAL_DMA_Abort_IT+0x3c8>)
 81043be:	4293      	cmp	r3, r2
 81043c0:	d022      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043c2:	687b      	ldr	r3, [r7, #4]
 81043c4:	681b      	ldr	r3, [r3, #0]
 81043c6:	4a5f      	ldr	r2, [pc, #380]	@ (8104544 <HAL_DMA_Abort_IT+0x3cc>)
 81043c8:	4293      	cmp	r3, r2
 81043ca:	d01d      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043cc:	687b      	ldr	r3, [r7, #4]
 81043ce:	681b      	ldr	r3, [r3, #0]
 81043d0:	4a5d      	ldr	r2, [pc, #372]	@ (8104548 <HAL_DMA_Abort_IT+0x3d0>)
 81043d2:	4293      	cmp	r3, r2
 81043d4:	d018      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043d6:	687b      	ldr	r3, [r7, #4]
 81043d8:	681b      	ldr	r3, [r3, #0]
 81043da:	4a5c      	ldr	r2, [pc, #368]	@ (810454c <HAL_DMA_Abort_IT+0x3d4>)
 81043dc:	4293      	cmp	r3, r2
 81043de:	d013      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043e0:	687b      	ldr	r3, [r7, #4]
 81043e2:	681b      	ldr	r3, [r3, #0]
 81043e4:	4a5a      	ldr	r2, [pc, #360]	@ (8104550 <HAL_DMA_Abort_IT+0x3d8>)
 81043e6:	4293      	cmp	r3, r2
 81043e8:	d00e      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043ea:	687b      	ldr	r3, [r7, #4]
 81043ec:	681b      	ldr	r3, [r3, #0]
 81043ee:	4a59      	ldr	r2, [pc, #356]	@ (8104554 <HAL_DMA_Abort_IT+0x3dc>)
 81043f0:	4293      	cmp	r3, r2
 81043f2:	d009      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043f4:	687b      	ldr	r3, [r7, #4]
 81043f6:	681b      	ldr	r3, [r3, #0]
 81043f8:	4a57      	ldr	r2, [pc, #348]	@ (8104558 <HAL_DMA_Abort_IT+0x3e0>)
 81043fa:	4293      	cmp	r3, r2
 81043fc:	d004      	beq.n	8104408 <HAL_DMA_Abort_IT+0x290>
 81043fe:	687b      	ldr	r3, [r7, #4]
 8104400:	681b      	ldr	r3, [r3, #0]
 8104402:	4a56      	ldr	r2, [pc, #344]	@ (810455c <HAL_DMA_Abort_IT+0x3e4>)
 8104404:	4293      	cmp	r3, r2
 8104406:	d108      	bne.n	810441a <HAL_DMA_Abort_IT+0x2a2>
 8104408:	687b      	ldr	r3, [r7, #4]
 810440a:	681b      	ldr	r3, [r3, #0]
 810440c:	681a      	ldr	r2, [r3, #0]
 810440e:	687b      	ldr	r3, [r7, #4]
 8104410:	681b      	ldr	r3, [r3, #0]
 8104412:	f022 0201 	bic.w	r2, r2, #1
 8104416:	601a      	str	r2, [r3, #0]
 8104418:	e007      	b.n	810442a <HAL_DMA_Abort_IT+0x2b2>
 810441a:	687b      	ldr	r3, [r7, #4]
 810441c:	681b      	ldr	r3, [r3, #0]
 810441e:	681a      	ldr	r2, [r3, #0]
 8104420:	687b      	ldr	r3, [r7, #4]
 8104422:	681b      	ldr	r3, [r3, #0]
 8104424:	f022 0201 	bic.w	r2, r2, #1
 8104428:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810442a:	687b      	ldr	r3, [r7, #4]
 810442c:	681b      	ldr	r3, [r3, #0]
 810442e:	4a3c      	ldr	r2, [pc, #240]	@ (8104520 <HAL_DMA_Abort_IT+0x3a8>)
 8104430:	4293      	cmp	r3, r2
 8104432:	d072      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 8104434:	687b      	ldr	r3, [r7, #4]
 8104436:	681b      	ldr	r3, [r3, #0]
 8104438:	4a3a      	ldr	r2, [pc, #232]	@ (8104524 <HAL_DMA_Abort_IT+0x3ac>)
 810443a:	4293      	cmp	r3, r2
 810443c:	d06d      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 810443e:	687b      	ldr	r3, [r7, #4]
 8104440:	681b      	ldr	r3, [r3, #0]
 8104442:	4a39      	ldr	r2, [pc, #228]	@ (8104528 <HAL_DMA_Abort_IT+0x3b0>)
 8104444:	4293      	cmp	r3, r2
 8104446:	d068      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 8104448:	687b      	ldr	r3, [r7, #4]
 810444a:	681b      	ldr	r3, [r3, #0]
 810444c:	4a37      	ldr	r2, [pc, #220]	@ (810452c <HAL_DMA_Abort_IT+0x3b4>)
 810444e:	4293      	cmp	r3, r2
 8104450:	d063      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 8104452:	687b      	ldr	r3, [r7, #4]
 8104454:	681b      	ldr	r3, [r3, #0]
 8104456:	4a36      	ldr	r2, [pc, #216]	@ (8104530 <HAL_DMA_Abort_IT+0x3b8>)
 8104458:	4293      	cmp	r3, r2
 810445a:	d05e      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 810445c:	687b      	ldr	r3, [r7, #4]
 810445e:	681b      	ldr	r3, [r3, #0]
 8104460:	4a34      	ldr	r2, [pc, #208]	@ (8104534 <HAL_DMA_Abort_IT+0x3bc>)
 8104462:	4293      	cmp	r3, r2
 8104464:	d059      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 8104466:	687b      	ldr	r3, [r7, #4]
 8104468:	681b      	ldr	r3, [r3, #0]
 810446a:	4a33      	ldr	r2, [pc, #204]	@ (8104538 <HAL_DMA_Abort_IT+0x3c0>)
 810446c:	4293      	cmp	r3, r2
 810446e:	d054      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 8104470:	687b      	ldr	r3, [r7, #4]
 8104472:	681b      	ldr	r3, [r3, #0]
 8104474:	4a31      	ldr	r2, [pc, #196]	@ (810453c <HAL_DMA_Abort_IT+0x3c4>)
 8104476:	4293      	cmp	r3, r2
 8104478:	d04f      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 810447a:	687b      	ldr	r3, [r7, #4]
 810447c:	681b      	ldr	r3, [r3, #0]
 810447e:	4a30      	ldr	r2, [pc, #192]	@ (8104540 <HAL_DMA_Abort_IT+0x3c8>)
 8104480:	4293      	cmp	r3, r2
 8104482:	d04a      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 8104484:	687b      	ldr	r3, [r7, #4]
 8104486:	681b      	ldr	r3, [r3, #0]
 8104488:	4a2e      	ldr	r2, [pc, #184]	@ (8104544 <HAL_DMA_Abort_IT+0x3cc>)
 810448a:	4293      	cmp	r3, r2
 810448c:	d045      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 810448e:	687b      	ldr	r3, [r7, #4]
 8104490:	681b      	ldr	r3, [r3, #0]
 8104492:	4a2d      	ldr	r2, [pc, #180]	@ (8104548 <HAL_DMA_Abort_IT+0x3d0>)
 8104494:	4293      	cmp	r3, r2
 8104496:	d040      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 8104498:	687b      	ldr	r3, [r7, #4]
 810449a:	681b      	ldr	r3, [r3, #0]
 810449c:	4a2b      	ldr	r2, [pc, #172]	@ (810454c <HAL_DMA_Abort_IT+0x3d4>)
 810449e:	4293      	cmp	r3, r2
 81044a0:	d03b      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044a2:	687b      	ldr	r3, [r7, #4]
 81044a4:	681b      	ldr	r3, [r3, #0]
 81044a6:	4a2a      	ldr	r2, [pc, #168]	@ (8104550 <HAL_DMA_Abort_IT+0x3d8>)
 81044a8:	4293      	cmp	r3, r2
 81044aa:	d036      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044ac:	687b      	ldr	r3, [r7, #4]
 81044ae:	681b      	ldr	r3, [r3, #0]
 81044b0:	4a28      	ldr	r2, [pc, #160]	@ (8104554 <HAL_DMA_Abort_IT+0x3dc>)
 81044b2:	4293      	cmp	r3, r2
 81044b4:	d031      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044b6:	687b      	ldr	r3, [r7, #4]
 81044b8:	681b      	ldr	r3, [r3, #0]
 81044ba:	4a27      	ldr	r2, [pc, #156]	@ (8104558 <HAL_DMA_Abort_IT+0x3e0>)
 81044bc:	4293      	cmp	r3, r2
 81044be:	d02c      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044c0:	687b      	ldr	r3, [r7, #4]
 81044c2:	681b      	ldr	r3, [r3, #0]
 81044c4:	4a25      	ldr	r2, [pc, #148]	@ (810455c <HAL_DMA_Abort_IT+0x3e4>)
 81044c6:	4293      	cmp	r3, r2
 81044c8:	d027      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044ca:	687b      	ldr	r3, [r7, #4]
 81044cc:	681b      	ldr	r3, [r3, #0]
 81044ce:	4a24      	ldr	r2, [pc, #144]	@ (8104560 <HAL_DMA_Abort_IT+0x3e8>)
 81044d0:	4293      	cmp	r3, r2
 81044d2:	d022      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044d4:	687b      	ldr	r3, [r7, #4]
 81044d6:	681b      	ldr	r3, [r3, #0]
 81044d8:	4a22      	ldr	r2, [pc, #136]	@ (8104564 <HAL_DMA_Abort_IT+0x3ec>)
 81044da:	4293      	cmp	r3, r2
 81044dc:	d01d      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044de:	687b      	ldr	r3, [r7, #4]
 81044e0:	681b      	ldr	r3, [r3, #0]
 81044e2:	4a21      	ldr	r2, [pc, #132]	@ (8104568 <HAL_DMA_Abort_IT+0x3f0>)
 81044e4:	4293      	cmp	r3, r2
 81044e6:	d018      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044e8:	687b      	ldr	r3, [r7, #4]
 81044ea:	681b      	ldr	r3, [r3, #0]
 81044ec:	4a1f      	ldr	r2, [pc, #124]	@ (810456c <HAL_DMA_Abort_IT+0x3f4>)
 81044ee:	4293      	cmp	r3, r2
 81044f0:	d013      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044f2:	687b      	ldr	r3, [r7, #4]
 81044f4:	681b      	ldr	r3, [r3, #0]
 81044f6:	4a1e      	ldr	r2, [pc, #120]	@ (8104570 <HAL_DMA_Abort_IT+0x3f8>)
 81044f8:	4293      	cmp	r3, r2
 81044fa:	d00e      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 81044fc:	687b      	ldr	r3, [r7, #4]
 81044fe:	681b      	ldr	r3, [r3, #0]
 8104500:	4a1c      	ldr	r2, [pc, #112]	@ (8104574 <HAL_DMA_Abort_IT+0x3fc>)
 8104502:	4293      	cmp	r3, r2
 8104504:	d009      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 8104506:	687b      	ldr	r3, [r7, #4]
 8104508:	681b      	ldr	r3, [r3, #0]
 810450a:	4a1b      	ldr	r2, [pc, #108]	@ (8104578 <HAL_DMA_Abort_IT+0x400>)
 810450c:	4293      	cmp	r3, r2
 810450e:	d004      	beq.n	810451a <HAL_DMA_Abort_IT+0x3a2>
 8104510:	687b      	ldr	r3, [r7, #4]
 8104512:	681b      	ldr	r3, [r3, #0]
 8104514:	4a19      	ldr	r2, [pc, #100]	@ (810457c <HAL_DMA_Abort_IT+0x404>)
 8104516:	4293      	cmp	r3, r2
 8104518:	d132      	bne.n	8104580 <HAL_DMA_Abort_IT+0x408>
 810451a:	2301      	movs	r3, #1
 810451c:	e031      	b.n	8104582 <HAL_DMA_Abort_IT+0x40a>
 810451e:	bf00      	nop
 8104520:	40020010 	.word	0x40020010
 8104524:	40020028 	.word	0x40020028
 8104528:	40020040 	.word	0x40020040
 810452c:	40020058 	.word	0x40020058
 8104530:	40020070 	.word	0x40020070
 8104534:	40020088 	.word	0x40020088
 8104538:	400200a0 	.word	0x400200a0
 810453c:	400200b8 	.word	0x400200b8
 8104540:	40020410 	.word	0x40020410
 8104544:	40020428 	.word	0x40020428
 8104548:	40020440 	.word	0x40020440
 810454c:	40020458 	.word	0x40020458
 8104550:	40020470 	.word	0x40020470
 8104554:	40020488 	.word	0x40020488
 8104558:	400204a0 	.word	0x400204a0
 810455c:	400204b8 	.word	0x400204b8
 8104560:	58025408 	.word	0x58025408
 8104564:	5802541c 	.word	0x5802541c
 8104568:	58025430 	.word	0x58025430
 810456c:	58025444 	.word	0x58025444
 8104570:	58025458 	.word	0x58025458
 8104574:	5802546c 	.word	0x5802546c
 8104578:	58025480 	.word	0x58025480
 810457c:	58025494 	.word	0x58025494
 8104580:	2300      	movs	r3, #0
 8104582:	2b00      	cmp	r3, #0
 8104584:	d028      	beq.n	81045d8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8104586:	687b      	ldr	r3, [r7, #4]
 8104588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810458a:	681a      	ldr	r2, [r3, #0]
 810458c:	687b      	ldr	r3, [r7, #4]
 810458e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8104590:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8104594:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8104596:	687b      	ldr	r3, [r7, #4]
 8104598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810459a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 810459c:	687b      	ldr	r3, [r7, #4]
 810459e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81045a0:	f003 031f 	and.w	r3, r3, #31
 81045a4:	2201      	movs	r2, #1
 81045a6:	409a      	lsls	r2, r3
 81045a8:	68fb      	ldr	r3, [r7, #12]
 81045aa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81045ac:	687b      	ldr	r3, [r7, #4]
 81045ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81045b0:	687a      	ldr	r2, [r7, #4]
 81045b2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 81045b4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 81045b6:	687b      	ldr	r3, [r7, #4]
 81045b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81045ba:	2b00      	cmp	r3, #0
 81045bc:	d00c      	beq.n	81045d8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 81045be:	687b      	ldr	r3, [r7, #4]
 81045c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81045c2:	681a      	ldr	r2, [r3, #0]
 81045c4:	687b      	ldr	r3, [r7, #4]
 81045c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81045c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 81045cc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81045ce:	687b      	ldr	r3, [r7, #4]
 81045d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81045d2:	687a      	ldr	r2, [r7, #4]
 81045d4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 81045d6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 81045d8:	687b      	ldr	r3, [r7, #4]
 81045da:	2201      	movs	r2, #1
 81045dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 81045e0:	687b      	ldr	r3, [r7, #4]
 81045e2:	2200      	movs	r2, #0
 81045e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 81045e8:	687b      	ldr	r3, [r7, #4]
 81045ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81045ec:	2b00      	cmp	r3, #0
 81045ee:	d003      	beq.n	81045f8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 81045f0:	687b      	ldr	r3, [r7, #4]
 81045f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81045f4:	6878      	ldr	r0, [r7, #4]
 81045f6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 81045f8:	2300      	movs	r3, #0
}
 81045fa:	4618      	mov	r0, r3
 81045fc:	3710      	adds	r7, #16
 81045fe:	46bd      	mov	sp, r7
 8104600:	bd80      	pop	{r7, pc}
 8104602:	bf00      	nop

08104604 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8104604:	b580      	push	{r7, lr}
 8104606:	b08a      	sub	sp, #40	@ 0x28
 8104608:	af00      	add	r7, sp, #0
 810460a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 810460c:	2300      	movs	r3, #0
 810460e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8104610:	4b67      	ldr	r3, [pc, #412]	@ (81047b0 <HAL_DMA_IRQHandler+0x1ac>)
 8104612:	681b      	ldr	r3, [r3, #0]
 8104614:	4a67      	ldr	r2, [pc, #412]	@ (81047b4 <HAL_DMA_IRQHandler+0x1b0>)
 8104616:	fba2 2303 	umull	r2, r3, r2, r3
 810461a:	0a9b      	lsrs	r3, r3, #10
 810461c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 810461e:	687b      	ldr	r3, [r7, #4]
 8104620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104622:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8104624:	687b      	ldr	r3, [r7, #4]
 8104626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104628:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 810462a:	6a3b      	ldr	r3, [r7, #32]
 810462c:	681b      	ldr	r3, [r3, #0]
 810462e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8104630:	69fb      	ldr	r3, [r7, #28]
 8104632:	681b      	ldr	r3, [r3, #0]
 8104634:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8104636:	687b      	ldr	r3, [r7, #4]
 8104638:	681b      	ldr	r3, [r3, #0]
 810463a:	4a5f      	ldr	r2, [pc, #380]	@ (81047b8 <HAL_DMA_IRQHandler+0x1b4>)
 810463c:	4293      	cmp	r3, r2
 810463e:	d04a      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 8104640:	687b      	ldr	r3, [r7, #4]
 8104642:	681b      	ldr	r3, [r3, #0]
 8104644:	4a5d      	ldr	r2, [pc, #372]	@ (81047bc <HAL_DMA_IRQHandler+0x1b8>)
 8104646:	4293      	cmp	r3, r2
 8104648:	d045      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 810464a:	687b      	ldr	r3, [r7, #4]
 810464c:	681b      	ldr	r3, [r3, #0]
 810464e:	4a5c      	ldr	r2, [pc, #368]	@ (81047c0 <HAL_DMA_IRQHandler+0x1bc>)
 8104650:	4293      	cmp	r3, r2
 8104652:	d040      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 8104654:	687b      	ldr	r3, [r7, #4]
 8104656:	681b      	ldr	r3, [r3, #0]
 8104658:	4a5a      	ldr	r2, [pc, #360]	@ (81047c4 <HAL_DMA_IRQHandler+0x1c0>)
 810465a:	4293      	cmp	r3, r2
 810465c:	d03b      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 810465e:	687b      	ldr	r3, [r7, #4]
 8104660:	681b      	ldr	r3, [r3, #0]
 8104662:	4a59      	ldr	r2, [pc, #356]	@ (81047c8 <HAL_DMA_IRQHandler+0x1c4>)
 8104664:	4293      	cmp	r3, r2
 8104666:	d036      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 8104668:	687b      	ldr	r3, [r7, #4]
 810466a:	681b      	ldr	r3, [r3, #0]
 810466c:	4a57      	ldr	r2, [pc, #348]	@ (81047cc <HAL_DMA_IRQHandler+0x1c8>)
 810466e:	4293      	cmp	r3, r2
 8104670:	d031      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 8104672:	687b      	ldr	r3, [r7, #4]
 8104674:	681b      	ldr	r3, [r3, #0]
 8104676:	4a56      	ldr	r2, [pc, #344]	@ (81047d0 <HAL_DMA_IRQHandler+0x1cc>)
 8104678:	4293      	cmp	r3, r2
 810467a:	d02c      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 810467c:	687b      	ldr	r3, [r7, #4]
 810467e:	681b      	ldr	r3, [r3, #0]
 8104680:	4a54      	ldr	r2, [pc, #336]	@ (81047d4 <HAL_DMA_IRQHandler+0x1d0>)
 8104682:	4293      	cmp	r3, r2
 8104684:	d027      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 8104686:	687b      	ldr	r3, [r7, #4]
 8104688:	681b      	ldr	r3, [r3, #0]
 810468a:	4a53      	ldr	r2, [pc, #332]	@ (81047d8 <HAL_DMA_IRQHandler+0x1d4>)
 810468c:	4293      	cmp	r3, r2
 810468e:	d022      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 8104690:	687b      	ldr	r3, [r7, #4]
 8104692:	681b      	ldr	r3, [r3, #0]
 8104694:	4a51      	ldr	r2, [pc, #324]	@ (81047dc <HAL_DMA_IRQHandler+0x1d8>)
 8104696:	4293      	cmp	r3, r2
 8104698:	d01d      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 810469a:	687b      	ldr	r3, [r7, #4]
 810469c:	681b      	ldr	r3, [r3, #0]
 810469e:	4a50      	ldr	r2, [pc, #320]	@ (81047e0 <HAL_DMA_IRQHandler+0x1dc>)
 81046a0:	4293      	cmp	r3, r2
 81046a2:	d018      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 81046a4:	687b      	ldr	r3, [r7, #4]
 81046a6:	681b      	ldr	r3, [r3, #0]
 81046a8:	4a4e      	ldr	r2, [pc, #312]	@ (81047e4 <HAL_DMA_IRQHandler+0x1e0>)
 81046aa:	4293      	cmp	r3, r2
 81046ac:	d013      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 81046ae:	687b      	ldr	r3, [r7, #4]
 81046b0:	681b      	ldr	r3, [r3, #0]
 81046b2:	4a4d      	ldr	r2, [pc, #308]	@ (81047e8 <HAL_DMA_IRQHandler+0x1e4>)
 81046b4:	4293      	cmp	r3, r2
 81046b6:	d00e      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 81046b8:	687b      	ldr	r3, [r7, #4]
 81046ba:	681b      	ldr	r3, [r3, #0]
 81046bc:	4a4b      	ldr	r2, [pc, #300]	@ (81047ec <HAL_DMA_IRQHandler+0x1e8>)
 81046be:	4293      	cmp	r3, r2
 81046c0:	d009      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 81046c2:	687b      	ldr	r3, [r7, #4]
 81046c4:	681b      	ldr	r3, [r3, #0]
 81046c6:	4a4a      	ldr	r2, [pc, #296]	@ (81047f0 <HAL_DMA_IRQHandler+0x1ec>)
 81046c8:	4293      	cmp	r3, r2
 81046ca:	d004      	beq.n	81046d6 <HAL_DMA_IRQHandler+0xd2>
 81046cc:	687b      	ldr	r3, [r7, #4]
 81046ce:	681b      	ldr	r3, [r3, #0]
 81046d0:	4a48      	ldr	r2, [pc, #288]	@ (81047f4 <HAL_DMA_IRQHandler+0x1f0>)
 81046d2:	4293      	cmp	r3, r2
 81046d4:	d101      	bne.n	81046da <HAL_DMA_IRQHandler+0xd6>
 81046d6:	2301      	movs	r3, #1
 81046d8:	e000      	b.n	81046dc <HAL_DMA_IRQHandler+0xd8>
 81046da:	2300      	movs	r3, #0
 81046dc:	2b00      	cmp	r3, #0
 81046de:	f000 842b 	beq.w	8104f38 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81046e2:	687b      	ldr	r3, [r7, #4]
 81046e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81046e6:	f003 031f 	and.w	r3, r3, #31
 81046ea:	2208      	movs	r2, #8
 81046ec:	409a      	lsls	r2, r3
 81046ee:	69bb      	ldr	r3, [r7, #24]
 81046f0:	4013      	ands	r3, r2
 81046f2:	2b00      	cmp	r3, #0
 81046f4:	f000 80a2 	beq.w	810483c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 81046f8:	687b      	ldr	r3, [r7, #4]
 81046fa:	681b      	ldr	r3, [r3, #0]
 81046fc:	4a2e      	ldr	r2, [pc, #184]	@ (81047b8 <HAL_DMA_IRQHandler+0x1b4>)
 81046fe:	4293      	cmp	r3, r2
 8104700:	d04a      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 8104702:	687b      	ldr	r3, [r7, #4]
 8104704:	681b      	ldr	r3, [r3, #0]
 8104706:	4a2d      	ldr	r2, [pc, #180]	@ (81047bc <HAL_DMA_IRQHandler+0x1b8>)
 8104708:	4293      	cmp	r3, r2
 810470a:	d045      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 810470c:	687b      	ldr	r3, [r7, #4]
 810470e:	681b      	ldr	r3, [r3, #0]
 8104710:	4a2b      	ldr	r2, [pc, #172]	@ (81047c0 <HAL_DMA_IRQHandler+0x1bc>)
 8104712:	4293      	cmp	r3, r2
 8104714:	d040      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 8104716:	687b      	ldr	r3, [r7, #4]
 8104718:	681b      	ldr	r3, [r3, #0]
 810471a:	4a2a      	ldr	r2, [pc, #168]	@ (81047c4 <HAL_DMA_IRQHandler+0x1c0>)
 810471c:	4293      	cmp	r3, r2
 810471e:	d03b      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 8104720:	687b      	ldr	r3, [r7, #4]
 8104722:	681b      	ldr	r3, [r3, #0]
 8104724:	4a28      	ldr	r2, [pc, #160]	@ (81047c8 <HAL_DMA_IRQHandler+0x1c4>)
 8104726:	4293      	cmp	r3, r2
 8104728:	d036      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 810472a:	687b      	ldr	r3, [r7, #4]
 810472c:	681b      	ldr	r3, [r3, #0]
 810472e:	4a27      	ldr	r2, [pc, #156]	@ (81047cc <HAL_DMA_IRQHandler+0x1c8>)
 8104730:	4293      	cmp	r3, r2
 8104732:	d031      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 8104734:	687b      	ldr	r3, [r7, #4]
 8104736:	681b      	ldr	r3, [r3, #0]
 8104738:	4a25      	ldr	r2, [pc, #148]	@ (81047d0 <HAL_DMA_IRQHandler+0x1cc>)
 810473a:	4293      	cmp	r3, r2
 810473c:	d02c      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 810473e:	687b      	ldr	r3, [r7, #4]
 8104740:	681b      	ldr	r3, [r3, #0]
 8104742:	4a24      	ldr	r2, [pc, #144]	@ (81047d4 <HAL_DMA_IRQHandler+0x1d0>)
 8104744:	4293      	cmp	r3, r2
 8104746:	d027      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 8104748:	687b      	ldr	r3, [r7, #4]
 810474a:	681b      	ldr	r3, [r3, #0]
 810474c:	4a22      	ldr	r2, [pc, #136]	@ (81047d8 <HAL_DMA_IRQHandler+0x1d4>)
 810474e:	4293      	cmp	r3, r2
 8104750:	d022      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 8104752:	687b      	ldr	r3, [r7, #4]
 8104754:	681b      	ldr	r3, [r3, #0]
 8104756:	4a21      	ldr	r2, [pc, #132]	@ (81047dc <HAL_DMA_IRQHandler+0x1d8>)
 8104758:	4293      	cmp	r3, r2
 810475a:	d01d      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 810475c:	687b      	ldr	r3, [r7, #4]
 810475e:	681b      	ldr	r3, [r3, #0]
 8104760:	4a1f      	ldr	r2, [pc, #124]	@ (81047e0 <HAL_DMA_IRQHandler+0x1dc>)
 8104762:	4293      	cmp	r3, r2
 8104764:	d018      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 8104766:	687b      	ldr	r3, [r7, #4]
 8104768:	681b      	ldr	r3, [r3, #0]
 810476a:	4a1e      	ldr	r2, [pc, #120]	@ (81047e4 <HAL_DMA_IRQHandler+0x1e0>)
 810476c:	4293      	cmp	r3, r2
 810476e:	d013      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 8104770:	687b      	ldr	r3, [r7, #4]
 8104772:	681b      	ldr	r3, [r3, #0]
 8104774:	4a1c      	ldr	r2, [pc, #112]	@ (81047e8 <HAL_DMA_IRQHandler+0x1e4>)
 8104776:	4293      	cmp	r3, r2
 8104778:	d00e      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 810477a:	687b      	ldr	r3, [r7, #4]
 810477c:	681b      	ldr	r3, [r3, #0]
 810477e:	4a1b      	ldr	r2, [pc, #108]	@ (81047ec <HAL_DMA_IRQHandler+0x1e8>)
 8104780:	4293      	cmp	r3, r2
 8104782:	d009      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 8104784:	687b      	ldr	r3, [r7, #4]
 8104786:	681b      	ldr	r3, [r3, #0]
 8104788:	4a19      	ldr	r2, [pc, #100]	@ (81047f0 <HAL_DMA_IRQHandler+0x1ec>)
 810478a:	4293      	cmp	r3, r2
 810478c:	d004      	beq.n	8104798 <HAL_DMA_IRQHandler+0x194>
 810478e:	687b      	ldr	r3, [r7, #4]
 8104790:	681b      	ldr	r3, [r3, #0]
 8104792:	4a18      	ldr	r2, [pc, #96]	@ (81047f4 <HAL_DMA_IRQHandler+0x1f0>)
 8104794:	4293      	cmp	r3, r2
 8104796:	d12f      	bne.n	81047f8 <HAL_DMA_IRQHandler+0x1f4>
 8104798:	687b      	ldr	r3, [r7, #4]
 810479a:	681b      	ldr	r3, [r3, #0]
 810479c:	681b      	ldr	r3, [r3, #0]
 810479e:	f003 0304 	and.w	r3, r3, #4
 81047a2:	2b00      	cmp	r3, #0
 81047a4:	bf14      	ite	ne
 81047a6:	2301      	movne	r3, #1
 81047a8:	2300      	moveq	r3, #0
 81047aa:	b2db      	uxtb	r3, r3
 81047ac:	e02e      	b.n	810480c <HAL_DMA_IRQHandler+0x208>
 81047ae:	bf00      	nop
 81047b0:	10000020 	.word	0x10000020
 81047b4:	1b4e81b5 	.word	0x1b4e81b5
 81047b8:	40020010 	.word	0x40020010
 81047bc:	40020028 	.word	0x40020028
 81047c0:	40020040 	.word	0x40020040
 81047c4:	40020058 	.word	0x40020058
 81047c8:	40020070 	.word	0x40020070
 81047cc:	40020088 	.word	0x40020088
 81047d0:	400200a0 	.word	0x400200a0
 81047d4:	400200b8 	.word	0x400200b8
 81047d8:	40020410 	.word	0x40020410
 81047dc:	40020428 	.word	0x40020428
 81047e0:	40020440 	.word	0x40020440
 81047e4:	40020458 	.word	0x40020458
 81047e8:	40020470 	.word	0x40020470
 81047ec:	40020488 	.word	0x40020488
 81047f0:	400204a0 	.word	0x400204a0
 81047f4:	400204b8 	.word	0x400204b8
 81047f8:	687b      	ldr	r3, [r7, #4]
 81047fa:	681b      	ldr	r3, [r3, #0]
 81047fc:	681b      	ldr	r3, [r3, #0]
 81047fe:	f003 0308 	and.w	r3, r3, #8
 8104802:	2b00      	cmp	r3, #0
 8104804:	bf14      	ite	ne
 8104806:	2301      	movne	r3, #1
 8104808:	2300      	moveq	r3, #0
 810480a:	b2db      	uxtb	r3, r3
 810480c:	2b00      	cmp	r3, #0
 810480e:	d015      	beq.n	810483c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8104810:	687b      	ldr	r3, [r7, #4]
 8104812:	681b      	ldr	r3, [r3, #0]
 8104814:	681a      	ldr	r2, [r3, #0]
 8104816:	687b      	ldr	r3, [r7, #4]
 8104818:	681b      	ldr	r3, [r3, #0]
 810481a:	f022 0204 	bic.w	r2, r2, #4
 810481e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104820:	687b      	ldr	r3, [r7, #4]
 8104822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104824:	f003 031f 	and.w	r3, r3, #31
 8104828:	2208      	movs	r2, #8
 810482a:	409a      	lsls	r2, r3
 810482c:	6a3b      	ldr	r3, [r7, #32]
 810482e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8104830:	687b      	ldr	r3, [r7, #4]
 8104832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104834:	f043 0201 	orr.w	r2, r3, #1
 8104838:	687b      	ldr	r3, [r7, #4]
 810483a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810483c:	687b      	ldr	r3, [r7, #4]
 810483e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104840:	f003 031f 	and.w	r3, r3, #31
 8104844:	69ba      	ldr	r2, [r7, #24]
 8104846:	fa22 f303 	lsr.w	r3, r2, r3
 810484a:	f003 0301 	and.w	r3, r3, #1
 810484e:	2b00      	cmp	r3, #0
 8104850:	d06e      	beq.n	8104930 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8104852:	687b      	ldr	r3, [r7, #4]
 8104854:	681b      	ldr	r3, [r3, #0]
 8104856:	4a69      	ldr	r2, [pc, #420]	@ (81049fc <HAL_DMA_IRQHandler+0x3f8>)
 8104858:	4293      	cmp	r3, r2
 810485a:	d04a      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 810485c:	687b      	ldr	r3, [r7, #4]
 810485e:	681b      	ldr	r3, [r3, #0]
 8104860:	4a67      	ldr	r2, [pc, #412]	@ (8104a00 <HAL_DMA_IRQHandler+0x3fc>)
 8104862:	4293      	cmp	r3, r2
 8104864:	d045      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 8104866:	687b      	ldr	r3, [r7, #4]
 8104868:	681b      	ldr	r3, [r3, #0]
 810486a:	4a66      	ldr	r2, [pc, #408]	@ (8104a04 <HAL_DMA_IRQHandler+0x400>)
 810486c:	4293      	cmp	r3, r2
 810486e:	d040      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 8104870:	687b      	ldr	r3, [r7, #4]
 8104872:	681b      	ldr	r3, [r3, #0]
 8104874:	4a64      	ldr	r2, [pc, #400]	@ (8104a08 <HAL_DMA_IRQHandler+0x404>)
 8104876:	4293      	cmp	r3, r2
 8104878:	d03b      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 810487a:	687b      	ldr	r3, [r7, #4]
 810487c:	681b      	ldr	r3, [r3, #0]
 810487e:	4a63      	ldr	r2, [pc, #396]	@ (8104a0c <HAL_DMA_IRQHandler+0x408>)
 8104880:	4293      	cmp	r3, r2
 8104882:	d036      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 8104884:	687b      	ldr	r3, [r7, #4]
 8104886:	681b      	ldr	r3, [r3, #0]
 8104888:	4a61      	ldr	r2, [pc, #388]	@ (8104a10 <HAL_DMA_IRQHandler+0x40c>)
 810488a:	4293      	cmp	r3, r2
 810488c:	d031      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 810488e:	687b      	ldr	r3, [r7, #4]
 8104890:	681b      	ldr	r3, [r3, #0]
 8104892:	4a60      	ldr	r2, [pc, #384]	@ (8104a14 <HAL_DMA_IRQHandler+0x410>)
 8104894:	4293      	cmp	r3, r2
 8104896:	d02c      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 8104898:	687b      	ldr	r3, [r7, #4]
 810489a:	681b      	ldr	r3, [r3, #0]
 810489c:	4a5e      	ldr	r2, [pc, #376]	@ (8104a18 <HAL_DMA_IRQHandler+0x414>)
 810489e:	4293      	cmp	r3, r2
 81048a0:	d027      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 81048a2:	687b      	ldr	r3, [r7, #4]
 81048a4:	681b      	ldr	r3, [r3, #0]
 81048a6:	4a5d      	ldr	r2, [pc, #372]	@ (8104a1c <HAL_DMA_IRQHandler+0x418>)
 81048a8:	4293      	cmp	r3, r2
 81048aa:	d022      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 81048ac:	687b      	ldr	r3, [r7, #4]
 81048ae:	681b      	ldr	r3, [r3, #0]
 81048b0:	4a5b      	ldr	r2, [pc, #364]	@ (8104a20 <HAL_DMA_IRQHandler+0x41c>)
 81048b2:	4293      	cmp	r3, r2
 81048b4:	d01d      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 81048b6:	687b      	ldr	r3, [r7, #4]
 81048b8:	681b      	ldr	r3, [r3, #0]
 81048ba:	4a5a      	ldr	r2, [pc, #360]	@ (8104a24 <HAL_DMA_IRQHandler+0x420>)
 81048bc:	4293      	cmp	r3, r2
 81048be:	d018      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 81048c0:	687b      	ldr	r3, [r7, #4]
 81048c2:	681b      	ldr	r3, [r3, #0]
 81048c4:	4a58      	ldr	r2, [pc, #352]	@ (8104a28 <HAL_DMA_IRQHandler+0x424>)
 81048c6:	4293      	cmp	r3, r2
 81048c8:	d013      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 81048ca:	687b      	ldr	r3, [r7, #4]
 81048cc:	681b      	ldr	r3, [r3, #0]
 81048ce:	4a57      	ldr	r2, [pc, #348]	@ (8104a2c <HAL_DMA_IRQHandler+0x428>)
 81048d0:	4293      	cmp	r3, r2
 81048d2:	d00e      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 81048d4:	687b      	ldr	r3, [r7, #4]
 81048d6:	681b      	ldr	r3, [r3, #0]
 81048d8:	4a55      	ldr	r2, [pc, #340]	@ (8104a30 <HAL_DMA_IRQHandler+0x42c>)
 81048da:	4293      	cmp	r3, r2
 81048dc:	d009      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 81048de:	687b      	ldr	r3, [r7, #4]
 81048e0:	681b      	ldr	r3, [r3, #0]
 81048e2:	4a54      	ldr	r2, [pc, #336]	@ (8104a34 <HAL_DMA_IRQHandler+0x430>)
 81048e4:	4293      	cmp	r3, r2
 81048e6:	d004      	beq.n	81048f2 <HAL_DMA_IRQHandler+0x2ee>
 81048e8:	687b      	ldr	r3, [r7, #4]
 81048ea:	681b      	ldr	r3, [r3, #0]
 81048ec:	4a52      	ldr	r2, [pc, #328]	@ (8104a38 <HAL_DMA_IRQHandler+0x434>)
 81048ee:	4293      	cmp	r3, r2
 81048f0:	d10a      	bne.n	8104908 <HAL_DMA_IRQHandler+0x304>
 81048f2:	687b      	ldr	r3, [r7, #4]
 81048f4:	681b      	ldr	r3, [r3, #0]
 81048f6:	695b      	ldr	r3, [r3, #20]
 81048f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81048fc:	2b00      	cmp	r3, #0
 81048fe:	bf14      	ite	ne
 8104900:	2301      	movne	r3, #1
 8104902:	2300      	moveq	r3, #0
 8104904:	b2db      	uxtb	r3, r3
 8104906:	e003      	b.n	8104910 <HAL_DMA_IRQHandler+0x30c>
 8104908:	687b      	ldr	r3, [r7, #4]
 810490a:	681b      	ldr	r3, [r3, #0]
 810490c:	681b      	ldr	r3, [r3, #0]
 810490e:	2300      	movs	r3, #0
 8104910:	2b00      	cmp	r3, #0
 8104912:	d00d      	beq.n	8104930 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104914:	687b      	ldr	r3, [r7, #4]
 8104916:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104918:	f003 031f 	and.w	r3, r3, #31
 810491c:	2201      	movs	r2, #1
 810491e:	409a      	lsls	r2, r3
 8104920:	6a3b      	ldr	r3, [r7, #32]
 8104922:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8104924:	687b      	ldr	r3, [r7, #4]
 8104926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104928:	f043 0202 	orr.w	r2, r3, #2
 810492c:	687b      	ldr	r3, [r7, #4]
 810492e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8104930:	687b      	ldr	r3, [r7, #4]
 8104932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104934:	f003 031f 	and.w	r3, r3, #31
 8104938:	2204      	movs	r2, #4
 810493a:	409a      	lsls	r2, r3
 810493c:	69bb      	ldr	r3, [r7, #24]
 810493e:	4013      	ands	r3, r2
 8104940:	2b00      	cmp	r3, #0
 8104942:	f000 808f 	beq.w	8104a64 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8104946:	687b      	ldr	r3, [r7, #4]
 8104948:	681b      	ldr	r3, [r3, #0]
 810494a:	4a2c      	ldr	r2, [pc, #176]	@ (81049fc <HAL_DMA_IRQHandler+0x3f8>)
 810494c:	4293      	cmp	r3, r2
 810494e:	d04a      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 8104950:	687b      	ldr	r3, [r7, #4]
 8104952:	681b      	ldr	r3, [r3, #0]
 8104954:	4a2a      	ldr	r2, [pc, #168]	@ (8104a00 <HAL_DMA_IRQHandler+0x3fc>)
 8104956:	4293      	cmp	r3, r2
 8104958:	d045      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 810495a:	687b      	ldr	r3, [r7, #4]
 810495c:	681b      	ldr	r3, [r3, #0]
 810495e:	4a29      	ldr	r2, [pc, #164]	@ (8104a04 <HAL_DMA_IRQHandler+0x400>)
 8104960:	4293      	cmp	r3, r2
 8104962:	d040      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 8104964:	687b      	ldr	r3, [r7, #4]
 8104966:	681b      	ldr	r3, [r3, #0]
 8104968:	4a27      	ldr	r2, [pc, #156]	@ (8104a08 <HAL_DMA_IRQHandler+0x404>)
 810496a:	4293      	cmp	r3, r2
 810496c:	d03b      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 810496e:	687b      	ldr	r3, [r7, #4]
 8104970:	681b      	ldr	r3, [r3, #0]
 8104972:	4a26      	ldr	r2, [pc, #152]	@ (8104a0c <HAL_DMA_IRQHandler+0x408>)
 8104974:	4293      	cmp	r3, r2
 8104976:	d036      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 8104978:	687b      	ldr	r3, [r7, #4]
 810497a:	681b      	ldr	r3, [r3, #0]
 810497c:	4a24      	ldr	r2, [pc, #144]	@ (8104a10 <HAL_DMA_IRQHandler+0x40c>)
 810497e:	4293      	cmp	r3, r2
 8104980:	d031      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 8104982:	687b      	ldr	r3, [r7, #4]
 8104984:	681b      	ldr	r3, [r3, #0]
 8104986:	4a23      	ldr	r2, [pc, #140]	@ (8104a14 <HAL_DMA_IRQHandler+0x410>)
 8104988:	4293      	cmp	r3, r2
 810498a:	d02c      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 810498c:	687b      	ldr	r3, [r7, #4]
 810498e:	681b      	ldr	r3, [r3, #0]
 8104990:	4a21      	ldr	r2, [pc, #132]	@ (8104a18 <HAL_DMA_IRQHandler+0x414>)
 8104992:	4293      	cmp	r3, r2
 8104994:	d027      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 8104996:	687b      	ldr	r3, [r7, #4]
 8104998:	681b      	ldr	r3, [r3, #0]
 810499a:	4a20      	ldr	r2, [pc, #128]	@ (8104a1c <HAL_DMA_IRQHandler+0x418>)
 810499c:	4293      	cmp	r3, r2
 810499e:	d022      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 81049a0:	687b      	ldr	r3, [r7, #4]
 81049a2:	681b      	ldr	r3, [r3, #0]
 81049a4:	4a1e      	ldr	r2, [pc, #120]	@ (8104a20 <HAL_DMA_IRQHandler+0x41c>)
 81049a6:	4293      	cmp	r3, r2
 81049a8:	d01d      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 81049aa:	687b      	ldr	r3, [r7, #4]
 81049ac:	681b      	ldr	r3, [r3, #0]
 81049ae:	4a1d      	ldr	r2, [pc, #116]	@ (8104a24 <HAL_DMA_IRQHandler+0x420>)
 81049b0:	4293      	cmp	r3, r2
 81049b2:	d018      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 81049b4:	687b      	ldr	r3, [r7, #4]
 81049b6:	681b      	ldr	r3, [r3, #0]
 81049b8:	4a1b      	ldr	r2, [pc, #108]	@ (8104a28 <HAL_DMA_IRQHandler+0x424>)
 81049ba:	4293      	cmp	r3, r2
 81049bc:	d013      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 81049be:	687b      	ldr	r3, [r7, #4]
 81049c0:	681b      	ldr	r3, [r3, #0]
 81049c2:	4a1a      	ldr	r2, [pc, #104]	@ (8104a2c <HAL_DMA_IRQHandler+0x428>)
 81049c4:	4293      	cmp	r3, r2
 81049c6:	d00e      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 81049c8:	687b      	ldr	r3, [r7, #4]
 81049ca:	681b      	ldr	r3, [r3, #0]
 81049cc:	4a18      	ldr	r2, [pc, #96]	@ (8104a30 <HAL_DMA_IRQHandler+0x42c>)
 81049ce:	4293      	cmp	r3, r2
 81049d0:	d009      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 81049d2:	687b      	ldr	r3, [r7, #4]
 81049d4:	681b      	ldr	r3, [r3, #0]
 81049d6:	4a17      	ldr	r2, [pc, #92]	@ (8104a34 <HAL_DMA_IRQHandler+0x430>)
 81049d8:	4293      	cmp	r3, r2
 81049da:	d004      	beq.n	81049e6 <HAL_DMA_IRQHandler+0x3e2>
 81049dc:	687b      	ldr	r3, [r7, #4]
 81049de:	681b      	ldr	r3, [r3, #0]
 81049e0:	4a15      	ldr	r2, [pc, #84]	@ (8104a38 <HAL_DMA_IRQHandler+0x434>)
 81049e2:	4293      	cmp	r3, r2
 81049e4:	d12a      	bne.n	8104a3c <HAL_DMA_IRQHandler+0x438>
 81049e6:	687b      	ldr	r3, [r7, #4]
 81049e8:	681b      	ldr	r3, [r3, #0]
 81049ea:	681b      	ldr	r3, [r3, #0]
 81049ec:	f003 0302 	and.w	r3, r3, #2
 81049f0:	2b00      	cmp	r3, #0
 81049f2:	bf14      	ite	ne
 81049f4:	2301      	movne	r3, #1
 81049f6:	2300      	moveq	r3, #0
 81049f8:	b2db      	uxtb	r3, r3
 81049fa:	e023      	b.n	8104a44 <HAL_DMA_IRQHandler+0x440>
 81049fc:	40020010 	.word	0x40020010
 8104a00:	40020028 	.word	0x40020028
 8104a04:	40020040 	.word	0x40020040
 8104a08:	40020058 	.word	0x40020058
 8104a0c:	40020070 	.word	0x40020070
 8104a10:	40020088 	.word	0x40020088
 8104a14:	400200a0 	.word	0x400200a0
 8104a18:	400200b8 	.word	0x400200b8
 8104a1c:	40020410 	.word	0x40020410
 8104a20:	40020428 	.word	0x40020428
 8104a24:	40020440 	.word	0x40020440
 8104a28:	40020458 	.word	0x40020458
 8104a2c:	40020470 	.word	0x40020470
 8104a30:	40020488 	.word	0x40020488
 8104a34:	400204a0 	.word	0x400204a0
 8104a38:	400204b8 	.word	0x400204b8
 8104a3c:	687b      	ldr	r3, [r7, #4]
 8104a3e:	681b      	ldr	r3, [r3, #0]
 8104a40:	681b      	ldr	r3, [r3, #0]
 8104a42:	2300      	movs	r3, #0
 8104a44:	2b00      	cmp	r3, #0
 8104a46:	d00d      	beq.n	8104a64 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104a48:	687b      	ldr	r3, [r7, #4]
 8104a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104a4c:	f003 031f 	and.w	r3, r3, #31
 8104a50:	2204      	movs	r2, #4
 8104a52:	409a      	lsls	r2, r3
 8104a54:	6a3b      	ldr	r3, [r7, #32]
 8104a56:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8104a58:	687b      	ldr	r3, [r7, #4]
 8104a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104a5c:	f043 0204 	orr.w	r2, r3, #4
 8104a60:	687b      	ldr	r3, [r7, #4]
 8104a62:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8104a64:	687b      	ldr	r3, [r7, #4]
 8104a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104a68:	f003 031f 	and.w	r3, r3, #31
 8104a6c:	2210      	movs	r2, #16
 8104a6e:	409a      	lsls	r2, r3
 8104a70:	69bb      	ldr	r3, [r7, #24]
 8104a72:	4013      	ands	r3, r2
 8104a74:	2b00      	cmp	r3, #0
 8104a76:	f000 80a6 	beq.w	8104bc6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8104a7a:	687b      	ldr	r3, [r7, #4]
 8104a7c:	681b      	ldr	r3, [r3, #0]
 8104a7e:	4a85      	ldr	r2, [pc, #532]	@ (8104c94 <HAL_DMA_IRQHandler+0x690>)
 8104a80:	4293      	cmp	r3, r2
 8104a82:	d04a      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104a84:	687b      	ldr	r3, [r7, #4]
 8104a86:	681b      	ldr	r3, [r3, #0]
 8104a88:	4a83      	ldr	r2, [pc, #524]	@ (8104c98 <HAL_DMA_IRQHandler+0x694>)
 8104a8a:	4293      	cmp	r3, r2
 8104a8c:	d045      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104a8e:	687b      	ldr	r3, [r7, #4]
 8104a90:	681b      	ldr	r3, [r3, #0]
 8104a92:	4a82      	ldr	r2, [pc, #520]	@ (8104c9c <HAL_DMA_IRQHandler+0x698>)
 8104a94:	4293      	cmp	r3, r2
 8104a96:	d040      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104a98:	687b      	ldr	r3, [r7, #4]
 8104a9a:	681b      	ldr	r3, [r3, #0]
 8104a9c:	4a80      	ldr	r2, [pc, #512]	@ (8104ca0 <HAL_DMA_IRQHandler+0x69c>)
 8104a9e:	4293      	cmp	r3, r2
 8104aa0:	d03b      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104aa2:	687b      	ldr	r3, [r7, #4]
 8104aa4:	681b      	ldr	r3, [r3, #0]
 8104aa6:	4a7f      	ldr	r2, [pc, #508]	@ (8104ca4 <HAL_DMA_IRQHandler+0x6a0>)
 8104aa8:	4293      	cmp	r3, r2
 8104aaa:	d036      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104aac:	687b      	ldr	r3, [r7, #4]
 8104aae:	681b      	ldr	r3, [r3, #0]
 8104ab0:	4a7d      	ldr	r2, [pc, #500]	@ (8104ca8 <HAL_DMA_IRQHandler+0x6a4>)
 8104ab2:	4293      	cmp	r3, r2
 8104ab4:	d031      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104ab6:	687b      	ldr	r3, [r7, #4]
 8104ab8:	681b      	ldr	r3, [r3, #0]
 8104aba:	4a7c      	ldr	r2, [pc, #496]	@ (8104cac <HAL_DMA_IRQHandler+0x6a8>)
 8104abc:	4293      	cmp	r3, r2
 8104abe:	d02c      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104ac0:	687b      	ldr	r3, [r7, #4]
 8104ac2:	681b      	ldr	r3, [r3, #0]
 8104ac4:	4a7a      	ldr	r2, [pc, #488]	@ (8104cb0 <HAL_DMA_IRQHandler+0x6ac>)
 8104ac6:	4293      	cmp	r3, r2
 8104ac8:	d027      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104aca:	687b      	ldr	r3, [r7, #4]
 8104acc:	681b      	ldr	r3, [r3, #0]
 8104ace:	4a79      	ldr	r2, [pc, #484]	@ (8104cb4 <HAL_DMA_IRQHandler+0x6b0>)
 8104ad0:	4293      	cmp	r3, r2
 8104ad2:	d022      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104ad4:	687b      	ldr	r3, [r7, #4]
 8104ad6:	681b      	ldr	r3, [r3, #0]
 8104ad8:	4a77      	ldr	r2, [pc, #476]	@ (8104cb8 <HAL_DMA_IRQHandler+0x6b4>)
 8104ada:	4293      	cmp	r3, r2
 8104adc:	d01d      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104ade:	687b      	ldr	r3, [r7, #4]
 8104ae0:	681b      	ldr	r3, [r3, #0]
 8104ae2:	4a76      	ldr	r2, [pc, #472]	@ (8104cbc <HAL_DMA_IRQHandler+0x6b8>)
 8104ae4:	4293      	cmp	r3, r2
 8104ae6:	d018      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104ae8:	687b      	ldr	r3, [r7, #4]
 8104aea:	681b      	ldr	r3, [r3, #0]
 8104aec:	4a74      	ldr	r2, [pc, #464]	@ (8104cc0 <HAL_DMA_IRQHandler+0x6bc>)
 8104aee:	4293      	cmp	r3, r2
 8104af0:	d013      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104af2:	687b      	ldr	r3, [r7, #4]
 8104af4:	681b      	ldr	r3, [r3, #0]
 8104af6:	4a73      	ldr	r2, [pc, #460]	@ (8104cc4 <HAL_DMA_IRQHandler+0x6c0>)
 8104af8:	4293      	cmp	r3, r2
 8104afa:	d00e      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104afc:	687b      	ldr	r3, [r7, #4]
 8104afe:	681b      	ldr	r3, [r3, #0]
 8104b00:	4a71      	ldr	r2, [pc, #452]	@ (8104cc8 <HAL_DMA_IRQHandler+0x6c4>)
 8104b02:	4293      	cmp	r3, r2
 8104b04:	d009      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104b06:	687b      	ldr	r3, [r7, #4]
 8104b08:	681b      	ldr	r3, [r3, #0]
 8104b0a:	4a70      	ldr	r2, [pc, #448]	@ (8104ccc <HAL_DMA_IRQHandler+0x6c8>)
 8104b0c:	4293      	cmp	r3, r2
 8104b0e:	d004      	beq.n	8104b1a <HAL_DMA_IRQHandler+0x516>
 8104b10:	687b      	ldr	r3, [r7, #4]
 8104b12:	681b      	ldr	r3, [r3, #0]
 8104b14:	4a6e      	ldr	r2, [pc, #440]	@ (8104cd0 <HAL_DMA_IRQHandler+0x6cc>)
 8104b16:	4293      	cmp	r3, r2
 8104b18:	d10a      	bne.n	8104b30 <HAL_DMA_IRQHandler+0x52c>
 8104b1a:	687b      	ldr	r3, [r7, #4]
 8104b1c:	681b      	ldr	r3, [r3, #0]
 8104b1e:	681b      	ldr	r3, [r3, #0]
 8104b20:	f003 0308 	and.w	r3, r3, #8
 8104b24:	2b00      	cmp	r3, #0
 8104b26:	bf14      	ite	ne
 8104b28:	2301      	movne	r3, #1
 8104b2a:	2300      	moveq	r3, #0
 8104b2c:	b2db      	uxtb	r3, r3
 8104b2e:	e009      	b.n	8104b44 <HAL_DMA_IRQHandler+0x540>
 8104b30:	687b      	ldr	r3, [r7, #4]
 8104b32:	681b      	ldr	r3, [r3, #0]
 8104b34:	681b      	ldr	r3, [r3, #0]
 8104b36:	f003 0304 	and.w	r3, r3, #4
 8104b3a:	2b00      	cmp	r3, #0
 8104b3c:	bf14      	ite	ne
 8104b3e:	2301      	movne	r3, #1
 8104b40:	2300      	moveq	r3, #0
 8104b42:	b2db      	uxtb	r3, r3
 8104b44:	2b00      	cmp	r3, #0
 8104b46:	d03e      	beq.n	8104bc6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104b48:	687b      	ldr	r3, [r7, #4]
 8104b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104b4c:	f003 031f 	and.w	r3, r3, #31
 8104b50:	2210      	movs	r2, #16
 8104b52:	409a      	lsls	r2, r3
 8104b54:	6a3b      	ldr	r3, [r7, #32]
 8104b56:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8104b58:	687b      	ldr	r3, [r7, #4]
 8104b5a:	681b      	ldr	r3, [r3, #0]
 8104b5c:	681b      	ldr	r3, [r3, #0]
 8104b5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8104b62:	2b00      	cmp	r3, #0
 8104b64:	d018      	beq.n	8104b98 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8104b66:	687b      	ldr	r3, [r7, #4]
 8104b68:	681b      	ldr	r3, [r3, #0]
 8104b6a:	681b      	ldr	r3, [r3, #0]
 8104b6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8104b70:	2b00      	cmp	r3, #0
 8104b72:	d108      	bne.n	8104b86 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8104b74:	687b      	ldr	r3, [r7, #4]
 8104b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104b78:	2b00      	cmp	r3, #0
 8104b7a:	d024      	beq.n	8104bc6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8104b7c:	687b      	ldr	r3, [r7, #4]
 8104b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104b80:	6878      	ldr	r0, [r7, #4]
 8104b82:	4798      	blx	r3
 8104b84:	e01f      	b.n	8104bc6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8104b86:	687b      	ldr	r3, [r7, #4]
 8104b88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104b8a:	2b00      	cmp	r3, #0
 8104b8c:	d01b      	beq.n	8104bc6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8104b8e:	687b      	ldr	r3, [r7, #4]
 8104b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104b92:	6878      	ldr	r0, [r7, #4]
 8104b94:	4798      	blx	r3
 8104b96:	e016      	b.n	8104bc6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8104b98:	687b      	ldr	r3, [r7, #4]
 8104b9a:	681b      	ldr	r3, [r3, #0]
 8104b9c:	681b      	ldr	r3, [r3, #0]
 8104b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104ba2:	2b00      	cmp	r3, #0
 8104ba4:	d107      	bne.n	8104bb6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8104ba6:	687b      	ldr	r3, [r7, #4]
 8104ba8:	681b      	ldr	r3, [r3, #0]
 8104baa:	681a      	ldr	r2, [r3, #0]
 8104bac:	687b      	ldr	r3, [r7, #4]
 8104bae:	681b      	ldr	r3, [r3, #0]
 8104bb0:	f022 0208 	bic.w	r2, r2, #8
 8104bb4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8104bb6:	687b      	ldr	r3, [r7, #4]
 8104bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104bba:	2b00      	cmp	r3, #0
 8104bbc:	d003      	beq.n	8104bc6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8104bbe:	687b      	ldr	r3, [r7, #4]
 8104bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104bc2:	6878      	ldr	r0, [r7, #4]
 8104bc4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8104bc6:	687b      	ldr	r3, [r7, #4]
 8104bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104bca:	f003 031f 	and.w	r3, r3, #31
 8104bce:	2220      	movs	r2, #32
 8104bd0:	409a      	lsls	r2, r3
 8104bd2:	69bb      	ldr	r3, [r7, #24]
 8104bd4:	4013      	ands	r3, r2
 8104bd6:	2b00      	cmp	r3, #0
 8104bd8:	f000 8110 	beq.w	8104dfc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8104bdc:	687b      	ldr	r3, [r7, #4]
 8104bde:	681b      	ldr	r3, [r3, #0]
 8104be0:	4a2c      	ldr	r2, [pc, #176]	@ (8104c94 <HAL_DMA_IRQHandler+0x690>)
 8104be2:	4293      	cmp	r3, r2
 8104be4:	d04a      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104be6:	687b      	ldr	r3, [r7, #4]
 8104be8:	681b      	ldr	r3, [r3, #0]
 8104bea:	4a2b      	ldr	r2, [pc, #172]	@ (8104c98 <HAL_DMA_IRQHandler+0x694>)
 8104bec:	4293      	cmp	r3, r2
 8104bee:	d045      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104bf0:	687b      	ldr	r3, [r7, #4]
 8104bf2:	681b      	ldr	r3, [r3, #0]
 8104bf4:	4a29      	ldr	r2, [pc, #164]	@ (8104c9c <HAL_DMA_IRQHandler+0x698>)
 8104bf6:	4293      	cmp	r3, r2
 8104bf8:	d040      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104bfa:	687b      	ldr	r3, [r7, #4]
 8104bfc:	681b      	ldr	r3, [r3, #0]
 8104bfe:	4a28      	ldr	r2, [pc, #160]	@ (8104ca0 <HAL_DMA_IRQHandler+0x69c>)
 8104c00:	4293      	cmp	r3, r2
 8104c02:	d03b      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c04:	687b      	ldr	r3, [r7, #4]
 8104c06:	681b      	ldr	r3, [r3, #0]
 8104c08:	4a26      	ldr	r2, [pc, #152]	@ (8104ca4 <HAL_DMA_IRQHandler+0x6a0>)
 8104c0a:	4293      	cmp	r3, r2
 8104c0c:	d036      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c0e:	687b      	ldr	r3, [r7, #4]
 8104c10:	681b      	ldr	r3, [r3, #0]
 8104c12:	4a25      	ldr	r2, [pc, #148]	@ (8104ca8 <HAL_DMA_IRQHandler+0x6a4>)
 8104c14:	4293      	cmp	r3, r2
 8104c16:	d031      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c18:	687b      	ldr	r3, [r7, #4]
 8104c1a:	681b      	ldr	r3, [r3, #0]
 8104c1c:	4a23      	ldr	r2, [pc, #140]	@ (8104cac <HAL_DMA_IRQHandler+0x6a8>)
 8104c1e:	4293      	cmp	r3, r2
 8104c20:	d02c      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c22:	687b      	ldr	r3, [r7, #4]
 8104c24:	681b      	ldr	r3, [r3, #0]
 8104c26:	4a22      	ldr	r2, [pc, #136]	@ (8104cb0 <HAL_DMA_IRQHandler+0x6ac>)
 8104c28:	4293      	cmp	r3, r2
 8104c2a:	d027      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c2c:	687b      	ldr	r3, [r7, #4]
 8104c2e:	681b      	ldr	r3, [r3, #0]
 8104c30:	4a20      	ldr	r2, [pc, #128]	@ (8104cb4 <HAL_DMA_IRQHandler+0x6b0>)
 8104c32:	4293      	cmp	r3, r2
 8104c34:	d022      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c36:	687b      	ldr	r3, [r7, #4]
 8104c38:	681b      	ldr	r3, [r3, #0]
 8104c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8104cb8 <HAL_DMA_IRQHandler+0x6b4>)
 8104c3c:	4293      	cmp	r3, r2
 8104c3e:	d01d      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c40:	687b      	ldr	r3, [r7, #4]
 8104c42:	681b      	ldr	r3, [r3, #0]
 8104c44:	4a1d      	ldr	r2, [pc, #116]	@ (8104cbc <HAL_DMA_IRQHandler+0x6b8>)
 8104c46:	4293      	cmp	r3, r2
 8104c48:	d018      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c4a:	687b      	ldr	r3, [r7, #4]
 8104c4c:	681b      	ldr	r3, [r3, #0]
 8104c4e:	4a1c      	ldr	r2, [pc, #112]	@ (8104cc0 <HAL_DMA_IRQHandler+0x6bc>)
 8104c50:	4293      	cmp	r3, r2
 8104c52:	d013      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c54:	687b      	ldr	r3, [r7, #4]
 8104c56:	681b      	ldr	r3, [r3, #0]
 8104c58:	4a1a      	ldr	r2, [pc, #104]	@ (8104cc4 <HAL_DMA_IRQHandler+0x6c0>)
 8104c5a:	4293      	cmp	r3, r2
 8104c5c:	d00e      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c5e:	687b      	ldr	r3, [r7, #4]
 8104c60:	681b      	ldr	r3, [r3, #0]
 8104c62:	4a19      	ldr	r2, [pc, #100]	@ (8104cc8 <HAL_DMA_IRQHandler+0x6c4>)
 8104c64:	4293      	cmp	r3, r2
 8104c66:	d009      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c68:	687b      	ldr	r3, [r7, #4]
 8104c6a:	681b      	ldr	r3, [r3, #0]
 8104c6c:	4a17      	ldr	r2, [pc, #92]	@ (8104ccc <HAL_DMA_IRQHandler+0x6c8>)
 8104c6e:	4293      	cmp	r3, r2
 8104c70:	d004      	beq.n	8104c7c <HAL_DMA_IRQHandler+0x678>
 8104c72:	687b      	ldr	r3, [r7, #4]
 8104c74:	681b      	ldr	r3, [r3, #0]
 8104c76:	4a16      	ldr	r2, [pc, #88]	@ (8104cd0 <HAL_DMA_IRQHandler+0x6cc>)
 8104c78:	4293      	cmp	r3, r2
 8104c7a:	d12b      	bne.n	8104cd4 <HAL_DMA_IRQHandler+0x6d0>
 8104c7c:	687b      	ldr	r3, [r7, #4]
 8104c7e:	681b      	ldr	r3, [r3, #0]
 8104c80:	681b      	ldr	r3, [r3, #0]
 8104c82:	f003 0310 	and.w	r3, r3, #16
 8104c86:	2b00      	cmp	r3, #0
 8104c88:	bf14      	ite	ne
 8104c8a:	2301      	movne	r3, #1
 8104c8c:	2300      	moveq	r3, #0
 8104c8e:	b2db      	uxtb	r3, r3
 8104c90:	e02a      	b.n	8104ce8 <HAL_DMA_IRQHandler+0x6e4>
 8104c92:	bf00      	nop
 8104c94:	40020010 	.word	0x40020010
 8104c98:	40020028 	.word	0x40020028
 8104c9c:	40020040 	.word	0x40020040
 8104ca0:	40020058 	.word	0x40020058
 8104ca4:	40020070 	.word	0x40020070
 8104ca8:	40020088 	.word	0x40020088
 8104cac:	400200a0 	.word	0x400200a0
 8104cb0:	400200b8 	.word	0x400200b8
 8104cb4:	40020410 	.word	0x40020410
 8104cb8:	40020428 	.word	0x40020428
 8104cbc:	40020440 	.word	0x40020440
 8104cc0:	40020458 	.word	0x40020458
 8104cc4:	40020470 	.word	0x40020470
 8104cc8:	40020488 	.word	0x40020488
 8104ccc:	400204a0 	.word	0x400204a0
 8104cd0:	400204b8 	.word	0x400204b8
 8104cd4:	687b      	ldr	r3, [r7, #4]
 8104cd6:	681b      	ldr	r3, [r3, #0]
 8104cd8:	681b      	ldr	r3, [r3, #0]
 8104cda:	f003 0302 	and.w	r3, r3, #2
 8104cde:	2b00      	cmp	r3, #0
 8104ce0:	bf14      	ite	ne
 8104ce2:	2301      	movne	r3, #1
 8104ce4:	2300      	moveq	r3, #0
 8104ce6:	b2db      	uxtb	r3, r3
 8104ce8:	2b00      	cmp	r3, #0
 8104cea:	f000 8087 	beq.w	8104dfc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104cee:	687b      	ldr	r3, [r7, #4]
 8104cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104cf2:	f003 031f 	and.w	r3, r3, #31
 8104cf6:	2220      	movs	r2, #32
 8104cf8:	409a      	lsls	r2, r3
 8104cfa:	6a3b      	ldr	r3, [r7, #32]
 8104cfc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8104cfe:	687b      	ldr	r3, [r7, #4]
 8104d00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8104d04:	b2db      	uxtb	r3, r3
 8104d06:	2b04      	cmp	r3, #4
 8104d08:	d139      	bne.n	8104d7e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8104d0a:	687b      	ldr	r3, [r7, #4]
 8104d0c:	681b      	ldr	r3, [r3, #0]
 8104d0e:	681a      	ldr	r2, [r3, #0]
 8104d10:	687b      	ldr	r3, [r7, #4]
 8104d12:	681b      	ldr	r3, [r3, #0]
 8104d14:	f022 0216 	bic.w	r2, r2, #22
 8104d18:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8104d1a:	687b      	ldr	r3, [r7, #4]
 8104d1c:	681b      	ldr	r3, [r3, #0]
 8104d1e:	695a      	ldr	r2, [r3, #20]
 8104d20:	687b      	ldr	r3, [r7, #4]
 8104d22:	681b      	ldr	r3, [r3, #0]
 8104d24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8104d28:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8104d2a:	687b      	ldr	r3, [r7, #4]
 8104d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104d2e:	2b00      	cmp	r3, #0
 8104d30:	d103      	bne.n	8104d3a <HAL_DMA_IRQHandler+0x736>
 8104d32:	687b      	ldr	r3, [r7, #4]
 8104d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104d36:	2b00      	cmp	r3, #0
 8104d38:	d007      	beq.n	8104d4a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8104d3a:	687b      	ldr	r3, [r7, #4]
 8104d3c:	681b      	ldr	r3, [r3, #0]
 8104d3e:	681a      	ldr	r2, [r3, #0]
 8104d40:	687b      	ldr	r3, [r7, #4]
 8104d42:	681b      	ldr	r3, [r3, #0]
 8104d44:	f022 0208 	bic.w	r2, r2, #8
 8104d48:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8104d4a:	687b      	ldr	r3, [r7, #4]
 8104d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104d4e:	f003 031f 	and.w	r3, r3, #31
 8104d52:	223f      	movs	r2, #63	@ 0x3f
 8104d54:	409a      	lsls	r2, r3
 8104d56:	6a3b      	ldr	r3, [r7, #32]
 8104d58:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8104d5a:	687b      	ldr	r3, [r7, #4]
 8104d5c:	2201      	movs	r2, #1
 8104d5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8104d62:	687b      	ldr	r3, [r7, #4]
 8104d64:	2200      	movs	r2, #0
 8104d66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8104d6a:	687b      	ldr	r3, [r7, #4]
 8104d6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104d6e:	2b00      	cmp	r3, #0
 8104d70:	f000 834a 	beq.w	8105408 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8104d74:	687b      	ldr	r3, [r7, #4]
 8104d76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104d78:	6878      	ldr	r0, [r7, #4]
 8104d7a:	4798      	blx	r3
          }
          return;
 8104d7c:	e344      	b.n	8105408 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8104d7e:	687b      	ldr	r3, [r7, #4]
 8104d80:	681b      	ldr	r3, [r3, #0]
 8104d82:	681b      	ldr	r3, [r3, #0]
 8104d84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8104d88:	2b00      	cmp	r3, #0
 8104d8a:	d018      	beq.n	8104dbe <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8104d8c:	687b      	ldr	r3, [r7, #4]
 8104d8e:	681b      	ldr	r3, [r3, #0]
 8104d90:	681b      	ldr	r3, [r3, #0]
 8104d92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8104d96:	2b00      	cmp	r3, #0
 8104d98:	d108      	bne.n	8104dac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8104d9a:	687b      	ldr	r3, [r7, #4]
 8104d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8104d9e:	2b00      	cmp	r3, #0
 8104da0:	d02c      	beq.n	8104dfc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8104da2:	687b      	ldr	r3, [r7, #4]
 8104da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8104da6:	6878      	ldr	r0, [r7, #4]
 8104da8:	4798      	blx	r3
 8104daa:	e027      	b.n	8104dfc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8104dac:	687b      	ldr	r3, [r7, #4]
 8104dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104db0:	2b00      	cmp	r3, #0
 8104db2:	d023      	beq.n	8104dfc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8104db4:	687b      	ldr	r3, [r7, #4]
 8104db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104db8:	6878      	ldr	r0, [r7, #4]
 8104dba:	4798      	blx	r3
 8104dbc:	e01e      	b.n	8104dfc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8104dbe:	687b      	ldr	r3, [r7, #4]
 8104dc0:	681b      	ldr	r3, [r3, #0]
 8104dc2:	681b      	ldr	r3, [r3, #0]
 8104dc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8104dc8:	2b00      	cmp	r3, #0
 8104dca:	d10f      	bne.n	8104dec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8104dcc:	687b      	ldr	r3, [r7, #4]
 8104dce:	681b      	ldr	r3, [r3, #0]
 8104dd0:	681a      	ldr	r2, [r3, #0]
 8104dd2:	687b      	ldr	r3, [r7, #4]
 8104dd4:	681b      	ldr	r3, [r3, #0]
 8104dd6:	f022 0210 	bic.w	r2, r2, #16
 8104dda:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8104ddc:	687b      	ldr	r3, [r7, #4]
 8104dde:	2201      	movs	r2, #1
 8104de0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8104de4:	687b      	ldr	r3, [r7, #4]
 8104de6:	2200      	movs	r2, #0
 8104de8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8104dec:	687b      	ldr	r3, [r7, #4]
 8104dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104df0:	2b00      	cmp	r3, #0
 8104df2:	d003      	beq.n	8104dfc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8104df4:	687b      	ldr	r3, [r7, #4]
 8104df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104df8:	6878      	ldr	r0, [r7, #4]
 8104dfa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8104dfc:	687b      	ldr	r3, [r7, #4]
 8104dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104e00:	2b00      	cmp	r3, #0
 8104e02:	f000 8306 	beq.w	8105412 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8104e06:	687b      	ldr	r3, [r7, #4]
 8104e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8104e0a:	f003 0301 	and.w	r3, r3, #1
 8104e0e:	2b00      	cmp	r3, #0
 8104e10:	f000 8088 	beq.w	8104f24 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8104e14:	687b      	ldr	r3, [r7, #4]
 8104e16:	2204      	movs	r2, #4
 8104e18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8104e1c:	687b      	ldr	r3, [r7, #4]
 8104e1e:	681b      	ldr	r3, [r3, #0]
 8104e20:	4a7a      	ldr	r2, [pc, #488]	@ (810500c <HAL_DMA_IRQHandler+0xa08>)
 8104e22:	4293      	cmp	r3, r2
 8104e24:	d04a      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e26:	687b      	ldr	r3, [r7, #4]
 8104e28:	681b      	ldr	r3, [r3, #0]
 8104e2a:	4a79      	ldr	r2, [pc, #484]	@ (8105010 <HAL_DMA_IRQHandler+0xa0c>)
 8104e2c:	4293      	cmp	r3, r2
 8104e2e:	d045      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e30:	687b      	ldr	r3, [r7, #4]
 8104e32:	681b      	ldr	r3, [r3, #0]
 8104e34:	4a77      	ldr	r2, [pc, #476]	@ (8105014 <HAL_DMA_IRQHandler+0xa10>)
 8104e36:	4293      	cmp	r3, r2
 8104e38:	d040      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e3a:	687b      	ldr	r3, [r7, #4]
 8104e3c:	681b      	ldr	r3, [r3, #0]
 8104e3e:	4a76      	ldr	r2, [pc, #472]	@ (8105018 <HAL_DMA_IRQHandler+0xa14>)
 8104e40:	4293      	cmp	r3, r2
 8104e42:	d03b      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e44:	687b      	ldr	r3, [r7, #4]
 8104e46:	681b      	ldr	r3, [r3, #0]
 8104e48:	4a74      	ldr	r2, [pc, #464]	@ (810501c <HAL_DMA_IRQHandler+0xa18>)
 8104e4a:	4293      	cmp	r3, r2
 8104e4c:	d036      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e4e:	687b      	ldr	r3, [r7, #4]
 8104e50:	681b      	ldr	r3, [r3, #0]
 8104e52:	4a73      	ldr	r2, [pc, #460]	@ (8105020 <HAL_DMA_IRQHandler+0xa1c>)
 8104e54:	4293      	cmp	r3, r2
 8104e56:	d031      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e58:	687b      	ldr	r3, [r7, #4]
 8104e5a:	681b      	ldr	r3, [r3, #0]
 8104e5c:	4a71      	ldr	r2, [pc, #452]	@ (8105024 <HAL_DMA_IRQHandler+0xa20>)
 8104e5e:	4293      	cmp	r3, r2
 8104e60:	d02c      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e62:	687b      	ldr	r3, [r7, #4]
 8104e64:	681b      	ldr	r3, [r3, #0]
 8104e66:	4a70      	ldr	r2, [pc, #448]	@ (8105028 <HAL_DMA_IRQHandler+0xa24>)
 8104e68:	4293      	cmp	r3, r2
 8104e6a:	d027      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e6c:	687b      	ldr	r3, [r7, #4]
 8104e6e:	681b      	ldr	r3, [r3, #0]
 8104e70:	4a6e      	ldr	r2, [pc, #440]	@ (810502c <HAL_DMA_IRQHandler+0xa28>)
 8104e72:	4293      	cmp	r3, r2
 8104e74:	d022      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e76:	687b      	ldr	r3, [r7, #4]
 8104e78:	681b      	ldr	r3, [r3, #0]
 8104e7a:	4a6d      	ldr	r2, [pc, #436]	@ (8105030 <HAL_DMA_IRQHandler+0xa2c>)
 8104e7c:	4293      	cmp	r3, r2
 8104e7e:	d01d      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e80:	687b      	ldr	r3, [r7, #4]
 8104e82:	681b      	ldr	r3, [r3, #0]
 8104e84:	4a6b      	ldr	r2, [pc, #428]	@ (8105034 <HAL_DMA_IRQHandler+0xa30>)
 8104e86:	4293      	cmp	r3, r2
 8104e88:	d018      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e8a:	687b      	ldr	r3, [r7, #4]
 8104e8c:	681b      	ldr	r3, [r3, #0]
 8104e8e:	4a6a      	ldr	r2, [pc, #424]	@ (8105038 <HAL_DMA_IRQHandler+0xa34>)
 8104e90:	4293      	cmp	r3, r2
 8104e92:	d013      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e94:	687b      	ldr	r3, [r7, #4]
 8104e96:	681b      	ldr	r3, [r3, #0]
 8104e98:	4a68      	ldr	r2, [pc, #416]	@ (810503c <HAL_DMA_IRQHandler+0xa38>)
 8104e9a:	4293      	cmp	r3, r2
 8104e9c:	d00e      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104e9e:	687b      	ldr	r3, [r7, #4]
 8104ea0:	681b      	ldr	r3, [r3, #0]
 8104ea2:	4a67      	ldr	r2, [pc, #412]	@ (8105040 <HAL_DMA_IRQHandler+0xa3c>)
 8104ea4:	4293      	cmp	r3, r2
 8104ea6:	d009      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104ea8:	687b      	ldr	r3, [r7, #4]
 8104eaa:	681b      	ldr	r3, [r3, #0]
 8104eac:	4a65      	ldr	r2, [pc, #404]	@ (8105044 <HAL_DMA_IRQHandler+0xa40>)
 8104eae:	4293      	cmp	r3, r2
 8104eb0:	d004      	beq.n	8104ebc <HAL_DMA_IRQHandler+0x8b8>
 8104eb2:	687b      	ldr	r3, [r7, #4]
 8104eb4:	681b      	ldr	r3, [r3, #0]
 8104eb6:	4a64      	ldr	r2, [pc, #400]	@ (8105048 <HAL_DMA_IRQHandler+0xa44>)
 8104eb8:	4293      	cmp	r3, r2
 8104eba:	d108      	bne.n	8104ece <HAL_DMA_IRQHandler+0x8ca>
 8104ebc:	687b      	ldr	r3, [r7, #4]
 8104ebe:	681b      	ldr	r3, [r3, #0]
 8104ec0:	681a      	ldr	r2, [r3, #0]
 8104ec2:	687b      	ldr	r3, [r7, #4]
 8104ec4:	681b      	ldr	r3, [r3, #0]
 8104ec6:	f022 0201 	bic.w	r2, r2, #1
 8104eca:	601a      	str	r2, [r3, #0]
 8104ecc:	e007      	b.n	8104ede <HAL_DMA_IRQHandler+0x8da>
 8104ece:	687b      	ldr	r3, [r7, #4]
 8104ed0:	681b      	ldr	r3, [r3, #0]
 8104ed2:	681a      	ldr	r2, [r3, #0]
 8104ed4:	687b      	ldr	r3, [r7, #4]
 8104ed6:	681b      	ldr	r3, [r3, #0]
 8104ed8:	f022 0201 	bic.w	r2, r2, #1
 8104edc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8104ede:	68fb      	ldr	r3, [r7, #12]
 8104ee0:	3301      	adds	r3, #1
 8104ee2:	60fb      	str	r3, [r7, #12]
 8104ee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8104ee6:	429a      	cmp	r2, r3
 8104ee8:	d307      	bcc.n	8104efa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8104eea:	687b      	ldr	r3, [r7, #4]
 8104eec:	681b      	ldr	r3, [r3, #0]
 8104eee:	681b      	ldr	r3, [r3, #0]
 8104ef0:	f003 0301 	and.w	r3, r3, #1
 8104ef4:	2b00      	cmp	r3, #0
 8104ef6:	d1f2      	bne.n	8104ede <HAL_DMA_IRQHandler+0x8da>
 8104ef8:	e000      	b.n	8104efc <HAL_DMA_IRQHandler+0x8f8>
            break;
 8104efa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8104efc:	687b      	ldr	r3, [r7, #4]
 8104efe:	681b      	ldr	r3, [r3, #0]
 8104f00:	681b      	ldr	r3, [r3, #0]
 8104f02:	f003 0301 	and.w	r3, r3, #1
 8104f06:	2b00      	cmp	r3, #0
 8104f08:	d004      	beq.n	8104f14 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8104f0a:	687b      	ldr	r3, [r7, #4]
 8104f0c:	2203      	movs	r2, #3
 8104f0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8104f12:	e003      	b.n	8104f1c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8104f14:	687b      	ldr	r3, [r7, #4]
 8104f16:	2201      	movs	r2, #1
 8104f18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8104f1c:	687b      	ldr	r3, [r7, #4]
 8104f1e:	2200      	movs	r2, #0
 8104f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8104f24:	687b      	ldr	r3, [r7, #4]
 8104f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104f28:	2b00      	cmp	r3, #0
 8104f2a:	f000 8272 	beq.w	8105412 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8104f2e:	687b      	ldr	r3, [r7, #4]
 8104f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104f32:	6878      	ldr	r0, [r7, #4]
 8104f34:	4798      	blx	r3
 8104f36:	e26c      	b.n	8105412 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8104f38:	687b      	ldr	r3, [r7, #4]
 8104f3a:	681b      	ldr	r3, [r3, #0]
 8104f3c:	4a43      	ldr	r2, [pc, #268]	@ (810504c <HAL_DMA_IRQHandler+0xa48>)
 8104f3e:	4293      	cmp	r3, r2
 8104f40:	d022      	beq.n	8104f88 <HAL_DMA_IRQHandler+0x984>
 8104f42:	687b      	ldr	r3, [r7, #4]
 8104f44:	681b      	ldr	r3, [r3, #0]
 8104f46:	4a42      	ldr	r2, [pc, #264]	@ (8105050 <HAL_DMA_IRQHandler+0xa4c>)
 8104f48:	4293      	cmp	r3, r2
 8104f4a:	d01d      	beq.n	8104f88 <HAL_DMA_IRQHandler+0x984>
 8104f4c:	687b      	ldr	r3, [r7, #4]
 8104f4e:	681b      	ldr	r3, [r3, #0]
 8104f50:	4a40      	ldr	r2, [pc, #256]	@ (8105054 <HAL_DMA_IRQHandler+0xa50>)
 8104f52:	4293      	cmp	r3, r2
 8104f54:	d018      	beq.n	8104f88 <HAL_DMA_IRQHandler+0x984>
 8104f56:	687b      	ldr	r3, [r7, #4]
 8104f58:	681b      	ldr	r3, [r3, #0]
 8104f5a:	4a3f      	ldr	r2, [pc, #252]	@ (8105058 <HAL_DMA_IRQHandler+0xa54>)
 8104f5c:	4293      	cmp	r3, r2
 8104f5e:	d013      	beq.n	8104f88 <HAL_DMA_IRQHandler+0x984>
 8104f60:	687b      	ldr	r3, [r7, #4]
 8104f62:	681b      	ldr	r3, [r3, #0]
 8104f64:	4a3d      	ldr	r2, [pc, #244]	@ (810505c <HAL_DMA_IRQHandler+0xa58>)
 8104f66:	4293      	cmp	r3, r2
 8104f68:	d00e      	beq.n	8104f88 <HAL_DMA_IRQHandler+0x984>
 8104f6a:	687b      	ldr	r3, [r7, #4]
 8104f6c:	681b      	ldr	r3, [r3, #0]
 8104f6e:	4a3c      	ldr	r2, [pc, #240]	@ (8105060 <HAL_DMA_IRQHandler+0xa5c>)
 8104f70:	4293      	cmp	r3, r2
 8104f72:	d009      	beq.n	8104f88 <HAL_DMA_IRQHandler+0x984>
 8104f74:	687b      	ldr	r3, [r7, #4]
 8104f76:	681b      	ldr	r3, [r3, #0]
 8104f78:	4a3a      	ldr	r2, [pc, #232]	@ (8105064 <HAL_DMA_IRQHandler+0xa60>)
 8104f7a:	4293      	cmp	r3, r2
 8104f7c:	d004      	beq.n	8104f88 <HAL_DMA_IRQHandler+0x984>
 8104f7e:	687b      	ldr	r3, [r7, #4]
 8104f80:	681b      	ldr	r3, [r3, #0]
 8104f82:	4a39      	ldr	r2, [pc, #228]	@ (8105068 <HAL_DMA_IRQHandler+0xa64>)
 8104f84:	4293      	cmp	r3, r2
 8104f86:	d101      	bne.n	8104f8c <HAL_DMA_IRQHandler+0x988>
 8104f88:	2301      	movs	r3, #1
 8104f8a:	e000      	b.n	8104f8e <HAL_DMA_IRQHandler+0x98a>
 8104f8c:	2300      	movs	r3, #0
 8104f8e:	2b00      	cmp	r3, #0
 8104f90:	f000 823f 	beq.w	8105412 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8104f94:	687b      	ldr	r3, [r7, #4]
 8104f96:	681b      	ldr	r3, [r3, #0]
 8104f98:	681b      	ldr	r3, [r3, #0]
 8104f9a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8104f9c:	687b      	ldr	r3, [r7, #4]
 8104f9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104fa0:	f003 031f 	and.w	r3, r3, #31
 8104fa4:	2204      	movs	r2, #4
 8104fa6:	409a      	lsls	r2, r3
 8104fa8:	697b      	ldr	r3, [r7, #20]
 8104faa:	4013      	ands	r3, r2
 8104fac:	2b00      	cmp	r3, #0
 8104fae:	f000 80cd 	beq.w	810514c <HAL_DMA_IRQHandler+0xb48>
 8104fb2:	693b      	ldr	r3, [r7, #16]
 8104fb4:	f003 0304 	and.w	r3, r3, #4
 8104fb8:	2b00      	cmp	r3, #0
 8104fba:	f000 80c7 	beq.w	810514c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8104fbe:	687b      	ldr	r3, [r7, #4]
 8104fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104fc2:	f003 031f 	and.w	r3, r3, #31
 8104fc6:	2204      	movs	r2, #4
 8104fc8:	409a      	lsls	r2, r3
 8104fca:	69fb      	ldr	r3, [r7, #28]
 8104fcc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104fce:	693b      	ldr	r3, [r7, #16]
 8104fd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8104fd4:	2b00      	cmp	r3, #0
 8104fd6:	d049      	beq.n	810506c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8104fd8:	693b      	ldr	r3, [r7, #16]
 8104fda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8104fde:	2b00      	cmp	r3, #0
 8104fe0:	d109      	bne.n	8104ff6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8104fe2:	687b      	ldr	r3, [r7, #4]
 8104fe4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104fe6:	2b00      	cmp	r3, #0
 8104fe8:	f000 8210 	beq.w	810540c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8104fec:	687b      	ldr	r3, [r7, #4]
 8104fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104ff0:	6878      	ldr	r0, [r7, #4]
 8104ff2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104ff4:	e20a      	b.n	810540c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8104ff6:	687b      	ldr	r3, [r7, #4]
 8104ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104ffa:	2b00      	cmp	r3, #0
 8104ffc:	f000 8206 	beq.w	810540c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8105000:	687b      	ldr	r3, [r7, #4]
 8105002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105004:	6878      	ldr	r0, [r7, #4]
 8105006:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8105008:	e200      	b.n	810540c <HAL_DMA_IRQHandler+0xe08>
 810500a:	bf00      	nop
 810500c:	40020010 	.word	0x40020010
 8105010:	40020028 	.word	0x40020028
 8105014:	40020040 	.word	0x40020040
 8105018:	40020058 	.word	0x40020058
 810501c:	40020070 	.word	0x40020070
 8105020:	40020088 	.word	0x40020088
 8105024:	400200a0 	.word	0x400200a0
 8105028:	400200b8 	.word	0x400200b8
 810502c:	40020410 	.word	0x40020410
 8105030:	40020428 	.word	0x40020428
 8105034:	40020440 	.word	0x40020440
 8105038:	40020458 	.word	0x40020458
 810503c:	40020470 	.word	0x40020470
 8105040:	40020488 	.word	0x40020488
 8105044:	400204a0 	.word	0x400204a0
 8105048:	400204b8 	.word	0x400204b8
 810504c:	58025408 	.word	0x58025408
 8105050:	5802541c 	.word	0x5802541c
 8105054:	58025430 	.word	0x58025430
 8105058:	58025444 	.word	0x58025444
 810505c:	58025458 	.word	0x58025458
 8105060:	5802546c 	.word	0x5802546c
 8105064:	58025480 	.word	0x58025480
 8105068:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 810506c:	693b      	ldr	r3, [r7, #16]
 810506e:	f003 0320 	and.w	r3, r3, #32
 8105072:	2b00      	cmp	r3, #0
 8105074:	d160      	bne.n	8105138 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8105076:	687b      	ldr	r3, [r7, #4]
 8105078:	681b      	ldr	r3, [r3, #0]
 810507a:	4a7f      	ldr	r2, [pc, #508]	@ (8105278 <HAL_DMA_IRQHandler+0xc74>)
 810507c:	4293      	cmp	r3, r2
 810507e:	d04a      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 8105080:	687b      	ldr	r3, [r7, #4]
 8105082:	681b      	ldr	r3, [r3, #0]
 8105084:	4a7d      	ldr	r2, [pc, #500]	@ (810527c <HAL_DMA_IRQHandler+0xc78>)
 8105086:	4293      	cmp	r3, r2
 8105088:	d045      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 810508a:	687b      	ldr	r3, [r7, #4]
 810508c:	681b      	ldr	r3, [r3, #0]
 810508e:	4a7c      	ldr	r2, [pc, #496]	@ (8105280 <HAL_DMA_IRQHandler+0xc7c>)
 8105090:	4293      	cmp	r3, r2
 8105092:	d040      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 8105094:	687b      	ldr	r3, [r7, #4]
 8105096:	681b      	ldr	r3, [r3, #0]
 8105098:	4a7a      	ldr	r2, [pc, #488]	@ (8105284 <HAL_DMA_IRQHandler+0xc80>)
 810509a:	4293      	cmp	r3, r2
 810509c:	d03b      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 810509e:	687b      	ldr	r3, [r7, #4]
 81050a0:	681b      	ldr	r3, [r3, #0]
 81050a2:	4a79      	ldr	r2, [pc, #484]	@ (8105288 <HAL_DMA_IRQHandler+0xc84>)
 81050a4:	4293      	cmp	r3, r2
 81050a6:	d036      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 81050a8:	687b      	ldr	r3, [r7, #4]
 81050aa:	681b      	ldr	r3, [r3, #0]
 81050ac:	4a77      	ldr	r2, [pc, #476]	@ (810528c <HAL_DMA_IRQHandler+0xc88>)
 81050ae:	4293      	cmp	r3, r2
 81050b0:	d031      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 81050b2:	687b      	ldr	r3, [r7, #4]
 81050b4:	681b      	ldr	r3, [r3, #0]
 81050b6:	4a76      	ldr	r2, [pc, #472]	@ (8105290 <HAL_DMA_IRQHandler+0xc8c>)
 81050b8:	4293      	cmp	r3, r2
 81050ba:	d02c      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 81050bc:	687b      	ldr	r3, [r7, #4]
 81050be:	681b      	ldr	r3, [r3, #0]
 81050c0:	4a74      	ldr	r2, [pc, #464]	@ (8105294 <HAL_DMA_IRQHandler+0xc90>)
 81050c2:	4293      	cmp	r3, r2
 81050c4:	d027      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 81050c6:	687b      	ldr	r3, [r7, #4]
 81050c8:	681b      	ldr	r3, [r3, #0]
 81050ca:	4a73      	ldr	r2, [pc, #460]	@ (8105298 <HAL_DMA_IRQHandler+0xc94>)
 81050cc:	4293      	cmp	r3, r2
 81050ce:	d022      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 81050d0:	687b      	ldr	r3, [r7, #4]
 81050d2:	681b      	ldr	r3, [r3, #0]
 81050d4:	4a71      	ldr	r2, [pc, #452]	@ (810529c <HAL_DMA_IRQHandler+0xc98>)
 81050d6:	4293      	cmp	r3, r2
 81050d8:	d01d      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 81050da:	687b      	ldr	r3, [r7, #4]
 81050dc:	681b      	ldr	r3, [r3, #0]
 81050de:	4a70      	ldr	r2, [pc, #448]	@ (81052a0 <HAL_DMA_IRQHandler+0xc9c>)
 81050e0:	4293      	cmp	r3, r2
 81050e2:	d018      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 81050e4:	687b      	ldr	r3, [r7, #4]
 81050e6:	681b      	ldr	r3, [r3, #0]
 81050e8:	4a6e      	ldr	r2, [pc, #440]	@ (81052a4 <HAL_DMA_IRQHandler+0xca0>)
 81050ea:	4293      	cmp	r3, r2
 81050ec:	d013      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 81050ee:	687b      	ldr	r3, [r7, #4]
 81050f0:	681b      	ldr	r3, [r3, #0]
 81050f2:	4a6d      	ldr	r2, [pc, #436]	@ (81052a8 <HAL_DMA_IRQHandler+0xca4>)
 81050f4:	4293      	cmp	r3, r2
 81050f6:	d00e      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 81050f8:	687b      	ldr	r3, [r7, #4]
 81050fa:	681b      	ldr	r3, [r3, #0]
 81050fc:	4a6b      	ldr	r2, [pc, #428]	@ (81052ac <HAL_DMA_IRQHandler+0xca8>)
 81050fe:	4293      	cmp	r3, r2
 8105100:	d009      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 8105102:	687b      	ldr	r3, [r7, #4]
 8105104:	681b      	ldr	r3, [r3, #0]
 8105106:	4a6a      	ldr	r2, [pc, #424]	@ (81052b0 <HAL_DMA_IRQHandler+0xcac>)
 8105108:	4293      	cmp	r3, r2
 810510a:	d004      	beq.n	8105116 <HAL_DMA_IRQHandler+0xb12>
 810510c:	687b      	ldr	r3, [r7, #4]
 810510e:	681b      	ldr	r3, [r3, #0]
 8105110:	4a68      	ldr	r2, [pc, #416]	@ (81052b4 <HAL_DMA_IRQHandler+0xcb0>)
 8105112:	4293      	cmp	r3, r2
 8105114:	d108      	bne.n	8105128 <HAL_DMA_IRQHandler+0xb24>
 8105116:	687b      	ldr	r3, [r7, #4]
 8105118:	681b      	ldr	r3, [r3, #0]
 810511a:	681a      	ldr	r2, [r3, #0]
 810511c:	687b      	ldr	r3, [r7, #4]
 810511e:	681b      	ldr	r3, [r3, #0]
 8105120:	f022 0208 	bic.w	r2, r2, #8
 8105124:	601a      	str	r2, [r3, #0]
 8105126:	e007      	b.n	8105138 <HAL_DMA_IRQHandler+0xb34>
 8105128:	687b      	ldr	r3, [r7, #4]
 810512a:	681b      	ldr	r3, [r3, #0]
 810512c:	681a      	ldr	r2, [r3, #0]
 810512e:	687b      	ldr	r3, [r7, #4]
 8105130:	681b      	ldr	r3, [r3, #0]
 8105132:	f022 0204 	bic.w	r2, r2, #4
 8105136:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8105138:	687b      	ldr	r3, [r7, #4]
 810513a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810513c:	2b00      	cmp	r3, #0
 810513e:	f000 8165 	beq.w	810540c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8105142:	687b      	ldr	r3, [r7, #4]
 8105144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105146:	6878      	ldr	r0, [r7, #4]
 8105148:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810514a:	e15f      	b.n	810540c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 810514c:	687b      	ldr	r3, [r7, #4]
 810514e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105150:	f003 031f 	and.w	r3, r3, #31
 8105154:	2202      	movs	r2, #2
 8105156:	409a      	lsls	r2, r3
 8105158:	697b      	ldr	r3, [r7, #20]
 810515a:	4013      	ands	r3, r2
 810515c:	2b00      	cmp	r3, #0
 810515e:	f000 80c5 	beq.w	81052ec <HAL_DMA_IRQHandler+0xce8>
 8105162:	693b      	ldr	r3, [r7, #16]
 8105164:	f003 0302 	and.w	r3, r3, #2
 8105168:	2b00      	cmp	r3, #0
 810516a:	f000 80bf 	beq.w	81052ec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 810516e:	687b      	ldr	r3, [r7, #4]
 8105170:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105172:	f003 031f 	and.w	r3, r3, #31
 8105176:	2202      	movs	r2, #2
 8105178:	409a      	lsls	r2, r3
 810517a:	69fb      	ldr	r3, [r7, #28]
 810517c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810517e:	693b      	ldr	r3, [r7, #16]
 8105180:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8105184:	2b00      	cmp	r3, #0
 8105186:	d018      	beq.n	81051ba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8105188:	693b      	ldr	r3, [r7, #16]
 810518a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810518e:	2b00      	cmp	r3, #0
 8105190:	d109      	bne.n	81051a6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8105192:	687b      	ldr	r3, [r7, #4]
 8105194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8105196:	2b00      	cmp	r3, #0
 8105198:	f000 813a 	beq.w	8105410 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 810519c:	687b      	ldr	r3, [r7, #4]
 810519e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81051a0:	6878      	ldr	r0, [r7, #4]
 81051a2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81051a4:	e134      	b.n	8105410 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 81051a6:	687b      	ldr	r3, [r7, #4]
 81051a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81051aa:	2b00      	cmp	r3, #0
 81051ac:	f000 8130 	beq.w	8105410 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 81051b0:	687b      	ldr	r3, [r7, #4]
 81051b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81051b4:	6878      	ldr	r0, [r7, #4]
 81051b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81051b8:	e12a      	b.n	8105410 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 81051ba:	693b      	ldr	r3, [r7, #16]
 81051bc:	f003 0320 	and.w	r3, r3, #32
 81051c0:	2b00      	cmp	r3, #0
 81051c2:	f040 8089 	bne.w	81052d8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 81051c6:	687b      	ldr	r3, [r7, #4]
 81051c8:	681b      	ldr	r3, [r3, #0]
 81051ca:	4a2b      	ldr	r2, [pc, #172]	@ (8105278 <HAL_DMA_IRQHandler+0xc74>)
 81051cc:	4293      	cmp	r3, r2
 81051ce:	d04a      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 81051d0:	687b      	ldr	r3, [r7, #4]
 81051d2:	681b      	ldr	r3, [r3, #0]
 81051d4:	4a29      	ldr	r2, [pc, #164]	@ (810527c <HAL_DMA_IRQHandler+0xc78>)
 81051d6:	4293      	cmp	r3, r2
 81051d8:	d045      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 81051da:	687b      	ldr	r3, [r7, #4]
 81051dc:	681b      	ldr	r3, [r3, #0]
 81051de:	4a28      	ldr	r2, [pc, #160]	@ (8105280 <HAL_DMA_IRQHandler+0xc7c>)
 81051e0:	4293      	cmp	r3, r2
 81051e2:	d040      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 81051e4:	687b      	ldr	r3, [r7, #4]
 81051e6:	681b      	ldr	r3, [r3, #0]
 81051e8:	4a26      	ldr	r2, [pc, #152]	@ (8105284 <HAL_DMA_IRQHandler+0xc80>)
 81051ea:	4293      	cmp	r3, r2
 81051ec:	d03b      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 81051ee:	687b      	ldr	r3, [r7, #4]
 81051f0:	681b      	ldr	r3, [r3, #0]
 81051f2:	4a25      	ldr	r2, [pc, #148]	@ (8105288 <HAL_DMA_IRQHandler+0xc84>)
 81051f4:	4293      	cmp	r3, r2
 81051f6:	d036      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 81051f8:	687b      	ldr	r3, [r7, #4]
 81051fa:	681b      	ldr	r3, [r3, #0]
 81051fc:	4a23      	ldr	r2, [pc, #140]	@ (810528c <HAL_DMA_IRQHandler+0xc88>)
 81051fe:	4293      	cmp	r3, r2
 8105200:	d031      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 8105202:	687b      	ldr	r3, [r7, #4]
 8105204:	681b      	ldr	r3, [r3, #0]
 8105206:	4a22      	ldr	r2, [pc, #136]	@ (8105290 <HAL_DMA_IRQHandler+0xc8c>)
 8105208:	4293      	cmp	r3, r2
 810520a:	d02c      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 810520c:	687b      	ldr	r3, [r7, #4]
 810520e:	681b      	ldr	r3, [r3, #0]
 8105210:	4a20      	ldr	r2, [pc, #128]	@ (8105294 <HAL_DMA_IRQHandler+0xc90>)
 8105212:	4293      	cmp	r3, r2
 8105214:	d027      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 8105216:	687b      	ldr	r3, [r7, #4]
 8105218:	681b      	ldr	r3, [r3, #0]
 810521a:	4a1f      	ldr	r2, [pc, #124]	@ (8105298 <HAL_DMA_IRQHandler+0xc94>)
 810521c:	4293      	cmp	r3, r2
 810521e:	d022      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 8105220:	687b      	ldr	r3, [r7, #4]
 8105222:	681b      	ldr	r3, [r3, #0]
 8105224:	4a1d      	ldr	r2, [pc, #116]	@ (810529c <HAL_DMA_IRQHandler+0xc98>)
 8105226:	4293      	cmp	r3, r2
 8105228:	d01d      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 810522a:	687b      	ldr	r3, [r7, #4]
 810522c:	681b      	ldr	r3, [r3, #0]
 810522e:	4a1c      	ldr	r2, [pc, #112]	@ (81052a0 <HAL_DMA_IRQHandler+0xc9c>)
 8105230:	4293      	cmp	r3, r2
 8105232:	d018      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 8105234:	687b      	ldr	r3, [r7, #4]
 8105236:	681b      	ldr	r3, [r3, #0]
 8105238:	4a1a      	ldr	r2, [pc, #104]	@ (81052a4 <HAL_DMA_IRQHandler+0xca0>)
 810523a:	4293      	cmp	r3, r2
 810523c:	d013      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 810523e:	687b      	ldr	r3, [r7, #4]
 8105240:	681b      	ldr	r3, [r3, #0]
 8105242:	4a19      	ldr	r2, [pc, #100]	@ (81052a8 <HAL_DMA_IRQHandler+0xca4>)
 8105244:	4293      	cmp	r3, r2
 8105246:	d00e      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 8105248:	687b      	ldr	r3, [r7, #4]
 810524a:	681b      	ldr	r3, [r3, #0]
 810524c:	4a17      	ldr	r2, [pc, #92]	@ (81052ac <HAL_DMA_IRQHandler+0xca8>)
 810524e:	4293      	cmp	r3, r2
 8105250:	d009      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 8105252:	687b      	ldr	r3, [r7, #4]
 8105254:	681b      	ldr	r3, [r3, #0]
 8105256:	4a16      	ldr	r2, [pc, #88]	@ (81052b0 <HAL_DMA_IRQHandler+0xcac>)
 8105258:	4293      	cmp	r3, r2
 810525a:	d004      	beq.n	8105266 <HAL_DMA_IRQHandler+0xc62>
 810525c:	687b      	ldr	r3, [r7, #4]
 810525e:	681b      	ldr	r3, [r3, #0]
 8105260:	4a14      	ldr	r2, [pc, #80]	@ (81052b4 <HAL_DMA_IRQHandler+0xcb0>)
 8105262:	4293      	cmp	r3, r2
 8105264:	d128      	bne.n	81052b8 <HAL_DMA_IRQHandler+0xcb4>
 8105266:	687b      	ldr	r3, [r7, #4]
 8105268:	681b      	ldr	r3, [r3, #0]
 810526a:	681a      	ldr	r2, [r3, #0]
 810526c:	687b      	ldr	r3, [r7, #4]
 810526e:	681b      	ldr	r3, [r3, #0]
 8105270:	f022 0214 	bic.w	r2, r2, #20
 8105274:	601a      	str	r2, [r3, #0]
 8105276:	e027      	b.n	81052c8 <HAL_DMA_IRQHandler+0xcc4>
 8105278:	40020010 	.word	0x40020010
 810527c:	40020028 	.word	0x40020028
 8105280:	40020040 	.word	0x40020040
 8105284:	40020058 	.word	0x40020058
 8105288:	40020070 	.word	0x40020070
 810528c:	40020088 	.word	0x40020088
 8105290:	400200a0 	.word	0x400200a0
 8105294:	400200b8 	.word	0x400200b8
 8105298:	40020410 	.word	0x40020410
 810529c:	40020428 	.word	0x40020428
 81052a0:	40020440 	.word	0x40020440
 81052a4:	40020458 	.word	0x40020458
 81052a8:	40020470 	.word	0x40020470
 81052ac:	40020488 	.word	0x40020488
 81052b0:	400204a0 	.word	0x400204a0
 81052b4:	400204b8 	.word	0x400204b8
 81052b8:	687b      	ldr	r3, [r7, #4]
 81052ba:	681b      	ldr	r3, [r3, #0]
 81052bc:	681a      	ldr	r2, [r3, #0]
 81052be:	687b      	ldr	r3, [r7, #4]
 81052c0:	681b      	ldr	r3, [r3, #0]
 81052c2:	f022 020a 	bic.w	r2, r2, #10
 81052c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 81052c8:	687b      	ldr	r3, [r7, #4]
 81052ca:	2201      	movs	r2, #1
 81052cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 81052d0:	687b      	ldr	r3, [r7, #4]
 81052d2:	2200      	movs	r2, #0
 81052d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 81052d8:	687b      	ldr	r3, [r7, #4]
 81052da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81052dc:	2b00      	cmp	r3, #0
 81052de:	f000 8097 	beq.w	8105410 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 81052e2:	687b      	ldr	r3, [r7, #4]
 81052e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81052e6:	6878      	ldr	r0, [r7, #4]
 81052e8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81052ea:	e091      	b.n	8105410 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 81052ec:	687b      	ldr	r3, [r7, #4]
 81052ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81052f0:	f003 031f 	and.w	r3, r3, #31
 81052f4:	2208      	movs	r2, #8
 81052f6:	409a      	lsls	r2, r3
 81052f8:	697b      	ldr	r3, [r7, #20]
 81052fa:	4013      	ands	r3, r2
 81052fc:	2b00      	cmp	r3, #0
 81052fe:	f000 8088 	beq.w	8105412 <HAL_DMA_IRQHandler+0xe0e>
 8105302:	693b      	ldr	r3, [r7, #16]
 8105304:	f003 0308 	and.w	r3, r3, #8
 8105308:	2b00      	cmp	r3, #0
 810530a:	f000 8082 	beq.w	8105412 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 810530e:	687b      	ldr	r3, [r7, #4]
 8105310:	681b      	ldr	r3, [r3, #0]
 8105312:	4a41      	ldr	r2, [pc, #260]	@ (8105418 <HAL_DMA_IRQHandler+0xe14>)
 8105314:	4293      	cmp	r3, r2
 8105316:	d04a      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 8105318:	687b      	ldr	r3, [r7, #4]
 810531a:	681b      	ldr	r3, [r3, #0]
 810531c:	4a3f      	ldr	r2, [pc, #252]	@ (810541c <HAL_DMA_IRQHandler+0xe18>)
 810531e:	4293      	cmp	r3, r2
 8105320:	d045      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 8105322:	687b      	ldr	r3, [r7, #4]
 8105324:	681b      	ldr	r3, [r3, #0]
 8105326:	4a3e      	ldr	r2, [pc, #248]	@ (8105420 <HAL_DMA_IRQHandler+0xe1c>)
 8105328:	4293      	cmp	r3, r2
 810532a:	d040      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 810532c:	687b      	ldr	r3, [r7, #4]
 810532e:	681b      	ldr	r3, [r3, #0]
 8105330:	4a3c      	ldr	r2, [pc, #240]	@ (8105424 <HAL_DMA_IRQHandler+0xe20>)
 8105332:	4293      	cmp	r3, r2
 8105334:	d03b      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 8105336:	687b      	ldr	r3, [r7, #4]
 8105338:	681b      	ldr	r3, [r3, #0]
 810533a:	4a3b      	ldr	r2, [pc, #236]	@ (8105428 <HAL_DMA_IRQHandler+0xe24>)
 810533c:	4293      	cmp	r3, r2
 810533e:	d036      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 8105340:	687b      	ldr	r3, [r7, #4]
 8105342:	681b      	ldr	r3, [r3, #0]
 8105344:	4a39      	ldr	r2, [pc, #228]	@ (810542c <HAL_DMA_IRQHandler+0xe28>)
 8105346:	4293      	cmp	r3, r2
 8105348:	d031      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 810534a:	687b      	ldr	r3, [r7, #4]
 810534c:	681b      	ldr	r3, [r3, #0]
 810534e:	4a38      	ldr	r2, [pc, #224]	@ (8105430 <HAL_DMA_IRQHandler+0xe2c>)
 8105350:	4293      	cmp	r3, r2
 8105352:	d02c      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 8105354:	687b      	ldr	r3, [r7, #4]
 8105356:	681b      	ldr	r3, [r3, #0]
 8105358:	4a36      	ldr	r2, [pc, #216]	@ (8105434 <HAL_DMA_IRQHandler+0xe30>)
 810535a:	4293      	cmp	r3, r2
 810535c:	d027      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 810535e:	687b      	ldr	r3, [r7, #4]
 8105360:	681b      	ldr	r3, [r3, #0]
 8105362:	4a35      	ldr	r2, [pc, #212]	@ (8105438 <HAL_DMA_IRQHandler+0xe34>)
 8105364:	4293      	cmp	r3, r2
 8105366:	d022      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 8105368:	687b      	ldr	r3, [r7, #4]
 810536a:	681b      	ldr	r3, [r3, #0]
 810536c:	4a33      	ldr	r2, [pc, #204]	@ (810543c <HAL_DMA_IRQHandler+0xe38>)
 810536e:	4293      	cmp	r3, r2
 8105370:	d01d      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 8105372:	687b      	ldr	r3, [r7, #4]
 8105374:	681b      	ldr	r3, [r3, #0]
 8105376:	4a32      	ldr	r2, [pc, #200]	@ (8105440 <HAL_DMA_IRQHandler+0xe3c>)
 8105378:	4293      	cmp	r3, r2
 810537a:	d018      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 810537c:	687b      	ldr	r3, [r7, #4]
 810537e:	681b      	ldr	r3, [r3, #0]
 8105380:	4a30      	ldr	r2, [pc, #192]	@ (8105444 <HAL_DMA_IRQHandler+0xe40>)
 8105382:	4293      	cmp	r3, r2
 8105384:	d013      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 8105386:	687b      	ldr	r3, [r7, #4]
 8105388:	681b      	ldr	r3, [r3, #0]
 810538a:	4a2f      	ldr	r2, [pc, #188]	@ (8105448 <HAL_DMA_IRQHandler+0xe44>)
 810538c:	4293      	cmp	r3, r2
 810538e:	d00e      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 8105390:	687b      	ldr	r3, [r7, #4]
 8105392:	681b      	ldr	r3, [r3, #0]
 8105394:	4a2d      	ldr	r2, [pc, #180]	@ (810544c <HAL_DMA_IRQHandler+0xe48>)
 8105396:	4293      	cmp	r3, r2
 8105398:	d009      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 810539a:	687b      	ldr	r3, [r7, #4]
 810539c:	681b      	ldr	r3, [r3, #0]
 810539e:	4a2c      	ldr	r2, [pc, #176]	@ (8105450 <HAL_DMA_IRQHandler+0xe4c>)
 81053a0:	4293      	cmp	r3, r2
 81053a2:	d004      	beq.n	81053ae <HAL_DMA_IRQHandler+0xdaa>
 81053a4:	687b      	ldr	r3, [r7, #4]
 81053a6:	681b      	ldr	r3, [r3, #0]
 81053a8:	4a2a      	ldr	r2, [pc, #168]	@ (8105454 <HAL_DMA_IRQHandler+0xe50>)
 81053aa:	4293      	cmp	r3, r2
 81053ac:	d108      	bne.n	81053c0 <HAL_DMA_IRQHandler+0xdbc>
 81053ae:	687b      	ldr	r3, [r7, #4]
 81053b0:	681b      	ldr	r3, [r3, #0]
 81053b2:	681a      	ldr	r2, [r3, #0]
 81053b4:	687b      	ldr	r3, [r7, #4]
 81053b6:	681b      	ldr	r3, [r3, #0]
 81053b8:	f022 021c 	bic.w	r2, r2, #28
 81053bc:	601a      	str	r2, [r3, #0]
 81053be:	e007      	b.n	81053d0 <HAL_DMA_IRQHandler+0xdcc>
 81053c0:	687b      	ldr	r3, [r7, #4]
 81053c2:	681b      	ldr	r3, [r3, #0]
 81053c4:	681a      	ldr	r2, [r3, #0]
 81053c6:	687b      	ldr	r3, [r7, #4]
 81053c8:	681b      	ldr	r3, [r3, #0]
 81053ca:	f022 020e 	bic.w	r2, r2, #14
 81053ce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 81053d0:	687b      	ldr	r3, [r7, #4]
 81053d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81053d4:	f003 031f 	and.w	r3, r3, #31
 81053d8:	2201      	movs	r2, #1
 81053da:	409a      	lsls	r2, r3
 81053dc:	69fb      	ldr	r3, [r7, #28]
 81053de:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 81053e0:	687b      	ldr	r3, [r7, #4]
 81053e2:	2201      	movs	r2, #1
 81053e4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 81053e6:	687b      	ldr	r3, [r7, #4]
 81053e8:	2201      	movs	r2, #1
 81053ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 81053ee:	687b      	ldr	r3, [r7, #4]
 81053f0:	2200      	movs	r2, #0
 81053f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 81053f6:	687b      	ldr	r3, [r7, #4]
 81053f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81053fa:	2b00      	cmp	r3, #0
 81053fc:	d009      	beq.n	8105412 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 81053fe:	687b      	ldr	r3, [r7, #4]
 8105400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105402:	6878      	ldr	r0, [r7, #4]
 8105404:	4798      	blx	r3
 8105406:	e004      	b.n	8105412 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8105408:	bf00      	nop
 810540a:	e002      	b.n	8105412 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810540c:	bf00      	nop
 810540e:	e000      	b.n	8105412 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8105410:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8105412:	3728      	adds	r7, #40	@ 0x28
 8105414:	46bd      	mov	sp, r7
 8105416:	bd80      	pop	{r7, pc}
 8105418:	40020010 	.word	0x40020010
 810541c:	40020028 	.word	0x40020028
 8105420:	40020040 	.word	0x40020040
 8105424:	40020058 	.word	0x40020058
 8105428:	40020070 	.word	0x40020070
 810542c:	40020088 	.word	0x40020088
 8105430:	400200a0 	.word	0x400200a0
 8105434:	400200b8 	.word	0x400200b8
 8105438:	40020410 	.word	0x40020410
 810543c:	40020428 	.word	0x40020428
 8105440:	40020440 	.word	0x40020440
 8105444:	40020458 	.word	0x40020458
 8105448:	40020470 	.word	0x40020470
 810544c:	40020488 	.word	0x40020488
 8105450:	400204a0 	.word	0x400204a0
 8105454:	400204b8 	.word	0x400204b8

08105458 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8105458:	b480      	push	{r7}
 810545a:	b083      	sub	sp, #12
 810545c:	af00      	add	r7, sp, #0
 810545e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8105460:	687b      	ldr	r3, [r7, #4]
 8105462:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8105466:	b2db      	uxtb	r3, r3
}
 8105468:	4618      	mov	r0, r3
 810546a:	370c      	adds	r7, #12
 810546c:	46bd      	mov	sp, r7
 810546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105472:	4770      	bx	lr

08105474 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8105474:	b480      	push	{r7}
 8105476:	b083      	sub	sp, #12
 8105478:	af00      	add	r7, sp, #0
 810547a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 810547c:	687b      	ldr	r3, [r7, #4]
 810547e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8105480:	4618      	mov	r0, r3
 8105482:	370c      	adds	r7, #12
 8105484:	46bd      	mov	sp, r7
 8105486:	f85d 7b04 	ldr.w	r7, [sp], #4
 810548a:	4770      	bx	lr

0810548c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 810548c:	b480      	push	{r7}
 810548e:	b087      	sub	sp, #28
 8105490:	af00      	add	r7, sp, #0
 8105492:	60f8      	str	r0, [r7, #12]
 8105494:	60b9      	str	r1, [r7, #8]
 8105496:	607a      	str	r2, [r7, #4]
 8105498:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 810549a:	68fb      	ldr	r3, [r7, #12]
 810549c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810549e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 81054a0:	68fb      	ldr	r3, [r7, #12]
 81054a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81054a4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81054a6:	68fb      	ldr	r3, [r7, #12]
 81054a8:	681b      	ldr	r3, [r3, #0]
 81054aa:	4a7f      	ldr	r2, [pc, #508]	@ (81056a8 <DMA_SetConfig+0x21c>)
 81054ac:	4293      	cmp	r3, r2
 81054ae:	d072      	beq.n	8105596 <DMA_SetConfig+0x10a>
 81054b0:	68fb      	ldr	r3, [r7, #12]
 81054b2:	681b      	ldr	r3, [r3, #0]
 81054b4:	4a7d      	ldr	r2, [pc, #500]	@ (81056ac <DMA_SetConfig+0x220>)
 81054b6:	4293      	cmp	r3, r2
 81054b8:	d06d      	beq.n	8105596 <DMA_SetConfig+0x10a>
 81054ba:	68fb      	ldr	r3, [r7, #12]
 81054bc:	681b      	ldr	r3, [r3, #0]
 81054be:	4a7c      	ldr	r2, [pc, #496]	@ (81056b0 <DMA_SetConfig+0x224>)
 81054c0:	4293      	cmp	r3, r2
 81054c2:	d068      	beq.n	8105596 <DMA_SetConfig+0x10a>
 81054c4:	68fb      	ldr	r3, [r7, #12]
 81054c6:	681b      	ldr	r3, [r3, #0]
 81054c8:	4a7a      	ldr	r2, [pc, #488]	@ (81056b4 <DMA_SetConfig+0x228>)
 81054ca:	4293      	cmp	r3, r2
 81054cc:	d063      	beq.n	8105596 <DMA_SetConfig+0x10a>
 81054ce:	68fb      	ldr	r3, [r7, #12]
 81054d0:	681b      	ldr	r3, [r3, #0]
 81054d2:	4a79      	ldr	r2, [pc, #484]	@ (81056b8 <DMA_SetConfig+0x22c>)
 81054d4:	4293      	cmp	r3, r2
 81054d6:	d05e      	beq.n	8105596 <DMA_SetConfig+0x10a>
 81054d8:	68fb      	ldr	r3, [r7, #12]
 81054da:	681b      	ldr	r3, [r3, #0]
 81054dc:	4a77      	ldr	r2, [pc, #476]	@ (81056bc <DMA_SetConfig+0x230>)
 81054de:	4293      	cmp	r3, r2
 81054e0:	d059      	beq.n	8105596 <DMA_SetConfig+0x10a>
 81054e2:	68fb      	ldr	r3, [r7, #12]
 81054e4:	681b      	ldr	r3, [r3, #0]
 81054e6:	4a76      	ldr	r2, [pc, #472]	@ (81056c0 <DMA_SetConfig+0x234>)
 81054e8:	4293      	cmp	r3, r2
 81054ea:	d054      	beq.n	8105596 <DMA_SetConfig+0x10a>
 81054ec:	68fb      	ldr	r3, [r7, #12]
 81054ee:	681b      	ldr	r3, [r3, #0]
 81054f0:	4a74      	ldr	r2, [pc, #464]	@ (81056c4 <DMA_SetConfig+0x238>)
 81054f2:	4293      	cmp	r3, r2
 81054f4:	d04f      	beq.n	8105596 <DMA_SetConfig+0x10a>
 81054f6:	68fb      	ldr	r3, [r7, #12]
 81054f8:	681b      	ldr	r3, [r3, #0]
 81054fa:	4a73      	ldr	r2, [pc, #460]	@ (81056c8 <DMA_SetConfig+0x23c>)
 81054fc:	4293      	cmp	r3, r2
 81054fe:	d04a      	beq.n	8105596 <DMA_SetConfig+0x10a>
 8105500:	68fb      	ldr	r3, [r7, #12]
 8105502:	681b      	ldr	r3, [r3, #0]
 8105504:	4a71      	ldr	r2, [pc, #452]	@ (81056cc <DMA_SetConfig+0x240>)
 8105506:	4293      	cmp	r3, r2
 8105508:	d045      	beq.n	8105596 <DMA_SetConfig+0x10a>
 810550a:	68fb      	ldr	r3, [r7, #12]
 810550c:	681b      	ldr	r3, [r3, #0]
 810550e:	4a70      	ldr	r2, [pc, #448]	@ (81056d0 <DMA_SetConfig+0x244>)
 8105510:	4293      	cmp	r3, r2
 8105512:	d040      	beq.n	8105596 <DMA_SetConfig+0x10a>
 8105514:	68fb      	ldr	r3, [r7, #12]
 8105516:	681b      	ldr	r3, [r3, #0]
 8105518:	4a6e      	ldr	r2, [pc, #440]	@ (81056d4 <DMA_SetConfig+0x248>)
 810551a:	4293      	cmp	r3, r2
 810551c:	d03b      	beq.n	8105596 <DMA_SetConfig+0x10a>
 810551e:	68fb      	ldr	r3, [r7, #12]
 8105520:	681b      	ldr	r3, [r3, #0]
 8105522:	4a6d      	ldr	r2, [pc, #436]	@ (81056d8 <DMA_SetConfig+0x24c>)
 8105524:	4293      	cmp	r3, r2
 8105526:	d036      	beq.n	8105596 <DMA_SetConfig+0x10a>
 8105528:	68fb      	ldr	r3, [r7, #12]
 810552a:	681b      	ldr	r3, [r3, #0]
 810552c:	4a6b      	ldr	r2, [pc, #428]	@ (81056dc <DMA_SetConfig+0x250>)
 810552e:	4293      	cmp	r3, r2
 8105530:	d031      	beq.n	8105596 <DMA_SetConfig+0x10a>
 8105532:	68fb      	ldr	r3, [r7, #12]
 8105534:	681b      	ldr	r3, [r3, #0]
 8105536:	4a6a      	ldr	r2, [pc, #424]	@ (81056e0 <DMA_SetConfig+0x254>)
 8105538:	4293      	cmp	r3, r2
 810553a:	d02c      	beq.n	8105596 <DMA_SetConfig+0x10a>
 810553c:	68fb      	ldr	r3, [r7, #12]
 810553e:	681b      	ldr	r3, [r3, #0]
 8105540:	4a68      	ldr	r2, [pc, #416]	@ (81056e4 <DMA_SetConfig+0x258>)
 8105542:	4293      	cmp	r3, r2
 8105544:	d027      	beq.n	8105596 <DMA_SetConfig+0x10a>
 8105546:	68fb      	ldr	r3, [r7, #12]
 8105548:	681b      	ldr	r3, [r3, #0]
 810554a:	4a67      	ldr	r2, [pc, #412]	@ (81056e8 <DMA_SetConfig+0x25c>)
 810554c:	4293      	cmp	r3, r2
 810554e:	d022      	beq.n	8105596 <DMA_SetConfig+0x10a>
 8105550:	68fb      	ldr	r3, [r7, #12]
 8105552:	681b      	ldr	r3, [r3, #0]
 8105554:	4a65      	ldr	r2, [pc, #404]	@ (81056ec <DMA_SetConfig+0x260>)
 8105556:	4293      	cmp	r3, r2
 8105558:	d01d      	beq.n	8105596 <DMA_SetConfig+0x10a>
 810555a:	68fb      	ldr	r3, [r7, #12]
 810555c:	681b      	ldr	r3, [r3, #0]
 810555e:	4a64      	ldr	r2, [pc, #400]	@ (81056f0 <DMA_SetConfig+0x264>)
 8105560:	4293      	cmp	r3, r2
 8105562:	d018      	beq.n	8105596 <DMA_SetConfig+0x10a>
 8105564:	68fb      	ldr	r3, [r7, #12]
 8105566:	681b      	ldr	r3, [r3, #0]
 8105568:	4a62      	ldr	r2, [pc, #392]	@ (81056f4 <DMA_SetConfig+0x268>)
 810556a:	4293      	cmp	r3, r2
 810556c:	d013      	beq.n	8105596 <DMA_SetConfig+0x10a>
 810556e:	68fb      	ldr	r3, [r7, #12]
 8105570:	681b      	ldr	r3, [r3, #0]
 8105572:	4a61      	ldr	r2, [pc, #388]	@ (81056f8 <DMA_SetConfig+0x26c>)
 8105574:	4293      	cmp	r3, r2
 8105576:	d00e      	beq.n	8105596 <DMA_SetConfig+0x10a>
 8105578:	68fb      	ldr	r3, [r7, #12]
 810557a:	681b      	ldr	r3, [r3, #0]
 810557c:	4a5f      	ldr	r2, [pc, #380]	@ (81056fc <DMA_SetConfig+0x270>)
 810557e:	4293      	cmp	r3, r2
 8105580:	d009      	beq.n	8105596 <DMA_SetConfig+0x10a>
 8105582:	68fb      	ldr	r3, [r7, #12]
 8105584:	681b      	ldr	r3, [r3, #0]
 8105586:	4a5e      	ldr	r2, [pc, #376]	@ (8105700 <DMA_SetConfig+0x274>)
 8105588:	4293      	cmp	r3, r2
 810558a:	d004      	beq.n	8105596 <DMA_SetConfig+0x10a>
 810558c:	68fb      	ldr	r3, [r7, #12]
 810558e:	681b      	ldr	r3, [r3, #0]
 8105590:	4a5c      	ldr	r2, [pc, #368]	@ (8105704 <DMA_SetConfig+0x278>)
 8105592:	4293      	cmp	r3, r2
 8105594:	d101      	bne.n	810559a <DMA_SetConfig+0x10e>
 8105596:	2301      	movs	r3, #1
 8105598:	e000      	b.n	810559c <DMA_SetConfig+0x110>
 810559a:	2300      	movs	r3, #0
 810559c:	2b00      	cmp	r3, #0
 810559e:	d00d      	beq.n	81055bc <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81055a0:	68fb      	ldr	r3, [r7, #12]
 81055a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81055a4:	68fa      	ldr	r2, [r7, #12]
 81055a6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 81055a8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 81055aa:	68fb      	ldr	r3, [r7, #12]
 81055ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81055ae:	2b00      	cmp	r3, #0
 81055b0:	d004      	beq.n	81055bc <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81055b2:	68fb      	ldr	r3, [r7, #12]
 81055b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81055b6:	68fa      	ldr	r2, [r7, #12]
 81055b8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 81055ba:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81055bc:	68fb      	ldr	r3, [r7, #12]
 81055be:	681b      	ldr	r3, [r3, #0]
 81055c0:	4a39      	ldr	r2, [pc, #228]	@ (81056a8 <DMA_SetConfig+0x21c>)
 81055c2:	4293      	cmp	r3, r2
 81055c4:	d04a      	beq.n	810565c <DMA_SetConfig+0x1d0>
 81055c6:	68fb      	ldr	r3, [r7, #12]
 81055c8:	681b      	ldr	r3, [r3, #0]
 81055ca:	4a38      	ldr	r2, [pc, #224]	@ (81056ac <DMA_SetConfig+0x220>)
 81055cc:	4293      	cmp	r3, r2
 81055ce:	d045      	beq.n	810565c <DMA_SetConfig+0x1d0>
 81055d0:	68fb      	ldr	r3, [r7, #12]
 81055d2:	681b      	ldr	r3, [r3, #0]
 81055d4:	4a36      	ldr	r2, [pc, #216]	@ (81056b0 <DMA_SetConfig+0x224>)
 81055d6:	4293      	cmp	r3, r2
 81055d8:	d040      	beq.n	810565c <DMA_SetConfig+0x1d0>
 81055da:	68fb      	ldr	r3, [r7, #12]
 81055dc:	681b      	ldr	r3, [r3, #0]
 81055de:	4a35      	ldr	r2, [pc, #212]	@ (81056b4 <DMA_SetConfig+0x228>)
 81055e0:	4293      	cmp	r3, r2
 81055e2:	d03b      	beq.n	810565c <DMA_SetConfig+0x1d0>
 81055e4:	68fb      	ldr	r3, [r7, #12]
 81055e6:	681b      	ldr	r3, [r3, #0]
 81055e8:	4a33      	ldr	r2, [pc, #204]	@ (81056b8 <DMA_SetConfig+0x22c>)
 81055ea:	4293      	cmp	r3, r2
 81055ec:	d036      	beq.n	810565c <DMA_SetConfig+0x1d0>
 81055ee:	68fb      	ldr	r3, [r7, #12]
 81055f0:	681b      	ldr	r3, [r3, #0]
 81055f2:	4a32      	ldr	r2, [pc, #200]	@ (81056bc <DMA_SetConfig+0x230>)
 81055f4:	4293      	cmp	r3, r2
 81055f6:	d031      	beq.n	810565c <DMA_SetConfig+0x1d0>
 81055f8:	68fb      	ldr	r3, [r7, #12]
 81055fa:	681b      	ldr	r3, [r3, #0]
 81055fc:	4a30      	ldr	r2, [pc, #192]	@ (81056c0 <DMA_SetConfig+0x234>)
 81055fe:	4293      	cmp	r3, r2
 8105600:	d02c      	beq.n	810565c <DMA_SetConfig+0x1d0>
 8105602:	68fb      	ldr	r3, [r7, #12]
 8105604:	681b      	ldr	r3, [r3, #0]
 8105606:	4a2f      	ldr	r2, [pc, #188]	@ (81056c4 <DMA_SetConfig+0x238>)
 8105608:	4293      	cmp	r3, r2
 810560a:	d027      	beq.n	810565c <DMA_SetConfig+0x1d0>
 810560c:	68fb      	ldr	r3, [r7, #12]
 810560e:	681b      	ldr	r3, [r3, #0]
 8105610:	4a2d      	ldr	r2, [pc, #180]	@ (81056c8 <DMA_SetConfig+0x23c>)
 8105612:	4293      	cmp	r3, r2
 8105614:	d022      	beq.n	810565c <DMA_SetConfig+0x1d0>
 8105616:	68fb      	ldr	r3, [r7, #12]
 8105618:	681b      	ldr	r3, [r3, #0]
 810561a:	4a2c      	ldr	r2, [pc, #176]	@ (81056cc <DMA_SetConfig+0x240>)
 810561c:	4293      	cmp	r3, r2
 810561e:	d01d      	beq.n	810565c <DMA_SetConfig+0x1d0>
 8105620:	68fb      	ldr	r3, [r7, #12]
 8105622:	681b      	ldr	r3, [r3, #0]
 8105624:	4a2a      	ldr	r2, [pc, #168]	@ (81056d0 <DMA_SetConfig+0x244>)
 8105626:	4293      	cmp	r3, r2
 8105628:	d018      	beq.n	810565c <DMA_SetConfig+0x1d0>
 810562a:	68fb      	ldr	r3, [r7, #12]
 810562c:	681b      	ldr	r3, [r3, #0]
 810562e:	4a29      	ldr	r2, [pc, #164]	@ (81056d4 <DMA_SetConfig+0x248>)
 8105630:	4293      	cmp	r3, r2
 8105632:	d013      	beq.n	810565c <DMA_SetConfig+0x1d0>
 8105634:	68fb      	ldr	r3, [r7, #12]
 8105636:	681b      	ldr	r3, [r3, #0]
 8105638:	4a27      	ldr	r2, [pc, #156]	@ (81056d8 <DMA_SetConfig+0x24c>)
 810563a:	4293      	cmp	r3, r2
 810563c:	d00e      	beq.n	810565c <DMA_SetConfig+0x1d0>
 810563e:	68fb      	ldr	r3, [r7, #12]
 8105640:	681b      	ldr	r3, [r3, #0]
 8105642:	4a26      	ldr	r2, [pc, #152]	@ (81056dc <DMA_SetConfig+0x250>)
 8105644:	4293      	cmp	r3, r2
 8105646:	d009      	beq.n	810565c <DMA_SetConfig+0x1d0>
 8105648:	68fb      	ldr	r3, [r7, #12]
 810564a:	681b      	ldr	r3, [r3, #0]
 810564c:	4a24      	ldr	r2, [pc, #144]	@ (81056e0 <DMA_SetConfig+0x254>)
 810564e:	4293      	cmp	r3, r2
 8105650:	d004      	beq.n	810565c <DMA_SetConfig+0x1d0>
 8105652:	68fb      	ldr	r3, [r7, #12]
 8105654:	681b      	ldr	r3, [r3, #0]
 8105656:	4a23      	ldr	r2, [pc, #140]	@ (81056e4 <DMA_SetConfig+0x258>)
 8105658:	4293      	cmp	r3, r2
 810565a:	d101      	bne.n	8105660 <DMA_SetConfig+0x1d4>
 810565c:	2301      	movs	r3, #1
 810565e:	e000      	b.n	8105662 <DMA_SetConfig+0x1d6>
 8105660:	2300      	movs	r3, #0
 8105662:	2b00      	cmp	r3, #0
 8105664:	d059      	beq.n	810571a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8105666:	68fb      	ldr	r3, [r7, #12]
 8105668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810566a:	f003 031f 	and.w	r3, r3, #31
 810566e:	223f      	movs	r2, #63	@ 0x3f
 8105670:	409a      	lsls	r2, r3
 8105672:	697b      	ldr	r3, [r7, #20]
 8105674:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8105676:	68fb      	ldr	r3, [r7, #12]
 8105678:	681b      	ldr	r3, [r3, #0]
 810567a:	681a      	ldr	r2, [r3, #0]
 810567c:	68fb      	ldr	r3, [r7, #12]
 810567e:	681b      	ldr	r3, [r3, #0]
 8105680:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8105684:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8105686:	68fb      	ldr	r3, [r7, #12]
 8105688:	681b      	ldr	r3, [r3, #0]
 810568a:	683a      	ldr	r2, [r7, #0]
 810568c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 810568e:	68fb      	ldr	r3, [r7, #12]
 8105690:	689b      	ldr	r3, [r3, #8]
 8105692:	2b40      	cmp	r3, #64	@ 0x40
 8105694:	d138      	bne.n	8105708 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8105696:	68fb      	ldr	r3, [r7, #12]
 8105698:	681b      	ldr	r3, [r3, #0]
 810569a:	687a      	ldr	r2, [r7, #4]
 810569c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 810569e:	68fb      	ldr	r3, [r7, #12]
 81056a0:	681b      	ldr	r3, [r3, #0]
 81056a2:	68ba      	ldr	r2, [r7, #8]
 81056a4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 81056a6:	e086      	b.n	81057b6 <DMA_SetConfig+0x32a>
 81056a8:	40020010 	.word	0x40020010
 81056ac:	40020028 	.word	0x40020028
 81056b0:	40020040 	.word	0x40020040
 81056b4:	40020058 	.word	0x40020058
 81056b8:	40020070 	.word	0x40020070
 81056bc:	40020088 	.word	0x40020088
 81056c0:	400200a0 	.word	0x400200a0
 81056c4:	400200b8 	.word	0x400200b8
 81056c8:	40020410 	.word	0x40020410
 81056cc:	40020428 	.word	0x40020428
 81056d0:	40020440 	.word	0x40020440
 81056d4:	40020458 	.word	0x40020458
 81056d8:	40020470 	.word	0x40020470
 81056dc:	40020488 	.word	0x40020488
 81056e0:	400204a0 	.word	0x400204a0
 81056e4:	400204b8 	.word	0x400204b8
 81056e8:	58025408 	.word	0x58025408
 81056ec:	5802541c 	.word	0x5802541c
 81056f0:	58025430 	.word	0x58025430
 81056f4:	58025444 	.word	0x58025444
 81056f8:	58025458 	.word	0x58025458
 81056fc:	5802546c 	.word	0x5802546c
 8105700:	58025480 	.word	0x58025480
 8105704:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8105708:	68fb      	ldr	r3, [r7, #12]
 810570a:	681b      	ldr	r3, [r3, #0]
 810570c:	68ba      	ldr	r2, [r7, #8]
 810570e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8105710:	68fb      	ldr	r3, [r7, #12]
 8105712:	681b      	ldr	r3, [r3, #0]
 8105714:	687a      	ldr	r2, [r7, #4]
 8105716:	60da      	str	r2, [r3, #12]
}
 8105718:	e04d      	b.n	81057b6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 810571a:	68fb      	ldr	r3, [r7, #12]
 810571c:	681b      	ldr	r3, [r3, #0]
 810571e:	4a29      	ldr	r2, [pc, #164]	@ (81057c4 <DMA_SetConfig+0x338>)
 8105720:	4293      	cmp	r3, r2
 8105722:	d022      	beq.n	810576a <DMA_SetConfig+0x2de>
 8105724:	68fb      	ldr	r3, [r7, #12]
 8105726:	681b      	ldr	r3, [r3, #0]
 8105728:	4a27      	ldr	r2, [pc, #156]	@ (81057c8 <DMA_SetConfig+0x33c>)
 810572a:	4293      	cmp	r3, r2
 810572c:	d01d      	beq.n	810576a <DMA_SetConfig+0x2de>
 810572e:	68fb      	ldr	r3, [r7, #12]
 8105730:	681b      	ldr	r3, [r3, #0]
 8105732:	4a26      	ldr	r2, [pc, #152]	@ (81057cc <DMA_SetConfig+0x340>)
 8105734:	4293      	cmp	r3, r2
 8105736:	d018      	beq.n	810576a <DMA_SetConfig+0x2de>
 8105738:	68fb      	ldr	r3, [r7, #12]
 810573a:	681b      	ldr	r3, [r3, #0]
 810573c:	4a24      	ldr	r2, [pc, #144]	@ (81057d0 <DMA_SetConfig+0x344>)
 810573e:	4293      	cmp	r3, r2
 8105740:	d013      	beq.n	810576a <DMA_SetConfig+0x2de>
 8105742:	68fb      	ldr	r3, [r7, #12]
 8105744:	681b      	ldr	r3, [r3, #0]
 8105746:	4a23      	ldr	r2, [pc, #140]	@ (81057d4 <DMA_SetConfig+0x348>)
 8105748:	4293      	cmp	r3, r2
 810574a:	d00e      	beq.n	810576a <DMA_SetConfig+0x2de>
 810574c:	68fb      	ldr	r3, [r7, #12]
 810574e:	681b      	ldr	r3, [r3, #0]
 8105750:	4a21      	ldr	r2, [pc, #132]	@ (81057d8 <DMA_SetConfig+0x34c>)
 8105752:	4293      	cmp	r3, r2
 8105754:	d009      	beq.n	810576a <DMA_SetConfig+0x2de>
 8105756:	68fb      	ldr	r3, [r7, #12]
 8105758:	681b      	ldr	r3, [r3, #0]
 810575a:	4a20      	ldr	r2, [pc, #128]	@ (81057dc <DMA_SetConfig+0x350>)
 810575c:	4293      	cmp	r3, r2
 810575e:	d004      	beq.n	810576a <DMA_SetConfig+0x2de>
 8105760:	68fb      	ldr	r3, [r7, #12]
 8105762:	681b      	ldr	r3, [r3, #0]
 8105764:	4a1e      	ldr	r2, [pc, #120]	@ (81057e0 <DMA_SetConfig+0x354>)
 8105766:	4293      	cmp	r3, r2
 8105768:	d101      	bne.n	810576e <DMA_SetConfig+0x2e2>
 810576a:	2301      	movs	r3, #1
 810576c:	e000      	b.n	8105770 <DMA_SetConfig+0x2e4>
 810576e:	2300      	movs	r3, #0
 8105770:	2b00      	cmp	r3, #0
 8105772:	d020      	beq.n	81057b6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8105774:	68fb      	ldr	r3, [r7, #12]
 8105776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105778:	f003 031f 	and.w	r3, r3, #31
 810577c:	2201      	movs	r2, #1
 810577e:	409a      	lsls	r2, r3
 8105780:	693b      	ldr	r3, [r7, #16]
 8105782:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8105784:	68fb      	ldr	r3, [r7, #12]
 8105786:	681b      	ldr	r3, [r3, #0]
 8105788:	683a      	ldr	r2, [r7, #0]
 810578a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 810578c:	68fb      	ldr	r3, [r7, #12]
 810578e:	689b      	ldr	r3, [r3, #8]
 8105790:	2b40      	cmp	r3, #64	@ 0x40
 8105792:	d108      	bne.n	81057a6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8105794:	68fb      	ldr	r3, [r7, #12]
 8105796:	681b      	ldr	r3, [r3, #0]
 8105798:	687a      	ldr	r2, [r7, #4]
 810579a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 810579c:	68fb      	ldr	r3, [r7, #12]
 810579e:	681b      	ldr	r3, [r3, #0]
 81057a0:	68ba      	ldr	r2, [r7, #8]
 81057a2:	60da      	str	r2, [r3, #12]
}
 81057a4:	e007      	b.n	81057b6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 81057a6:	68fb      	ldr	r3, [r7, #12]
 81057a8:	681b      	ldr	r3, [r3, #0]
 81057aa:	68ba      	ldr	r2, [r7, #8]
 81057ac:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 81057ae:	68fb      	ldr	r3, [r7, #12]
 81057b0:	681b      	ldr	r3, [r3, #0]
 81057b2:	687a      	ldr	r2, [r7, #4]
 81057b4:	60da      	str	r2, [r3, #12]
}
 81057b6:	bf00      	nop
 81057b8:	371c      	adds	r7, #28
 81057ba:	46bd      	mov	sp, r7
 81057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81057c0:	4770      	bx	lr
 81057c2:	bf00      	nop
 81057c4:	58025408 	.word	0x58025408
 81057c8:	5802541c 	.word	0x5802541c
 81057cc:	58025430 	.word	0x58025430
 81057d0:	58025444 	.word	0x58025444
 81057d4:	58025458 	.word	0x58025458
 81057d8:	5802546c 	.word	0x5802546c
 81057dc:	58025480 	.word	0x58025480
 81057e0:	58025494 	.word	0x58025494

081057e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 81057e4:	b480      	push	{r7}
 81057e6:	b085      	sub	sp, #20
 81057e8:	af00      	add	r7, sp, #0
 81057ea:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81057ec:	687b      	ldr	r3, [r7, #4]
 81057ee:	681b      	ldr	r3, [r3, #0]
 81057f0:	4a43      	ldr	r2, [pc, #268]	@ (8105900 <DMA_CalcBaseAndBitshift+0x11c>)
 81057f2:	4293      	cmp	r3, r2
 81057f4:	d04a      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 81057f6:	687b      	ldr	r3, [r7, #4]
 81057f8:	681b      	ldr	r3, [r3, #0]
 81057fa:	4a42      	ldr	r2, [pc, #264]	@ (8105904 <DMA_CalcBaseAndBitshift+0x120>)
 81057fc:	4293      	cmp	r3, r2
 81057fe:	d045      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 8105800:	687b      	ldr	r3, [r7, #4]
 8105802:	681b      	ldr	r3, [r3, #0]
 8105804:	4a40      	ldr	r2, [pc, #256]	@ (8105908 <DMA_CalcBaseAndBitshift+0x124>)
 8105806:	4293      	cmp	r3, r2
 8105808:	d040      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 810580a:	687b      	ldr	r3, [r7, #4]
 810580c:	681b      	ldr	r3, [r3, #0]
 810580e:	4a3f      	ldr	r2, [pc, #252]	@ (810590c <DMA_CalcBaseAndBitshift+0x128>)
 8105810:	4293      	cmp	r3, r2
 8105812:	d03b      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 8105814:	687b      	ldr	r3, [r7, #4]
 8105816:	681b      	ldr	r3, [r3, #0]
 8105818:	4a3d      	ldr	r2, [pc, #244]	@ (8105910 <DMA_CalcBaseAndBitshift+0x12c>)
 810581a:	4293      	cmp	r3, r2
 810581c:	d036      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 810581e:	687b      	ldr	r3, [r7, #4]
 8105820:	681b      	ldr	r3, [r3, #0]
 8105822:	4a3c      	ldr	r2, [pc, #240]	@ (8105914 <DMA_CalcBaseAndBitshift+0x130>)
 8105824:	4293      	cmp	r3, r2
 8105826:	d031      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 8105828:	687b      	ldr	r3, [r7, #4]
 810582a:	681b      	ldr	r3, [r3, #0]
 810582c:	4a3a      	ldr	r2, [pc, #232]	@ (8105918 <DMA_CalcBaseAndBitshift+0x134>)
 810582e:	4293      	cmp	r3, r2
 8105830:	d02c      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 8105832:	687b      	ldr	r3, [r7, #4]
 8105834:	681b      	ldr	r3, [r3, #0]
 8105836:	4a39      	ldr	r2, [pc, #228]	@ (810591c <DMA_CalcBaseAndBitshift+0x138>)
 8105838:	4293      	cmp	r3, r2
 810583a:	d027      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 810583c:	687b      	ldr	r3, [r7, #4]
 810583e:	681b      	ldr	r3, [r3, #0]
 8105840:	4a37      	ldr	r2, [pc, #220]	@ (8105920 <DMA_CalcBaseAndBitshift+0x13c>)
 8105842:	4293      	cmp	r3, r2
 8105844:	d022      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 8105846:	687b      	ldr	r3, [r7, #4]
 8105848:	681b      	ldr	r3, [r3, #0]
 810584a:	4a36      	ldr	r2, [pc, #216]	@ (8105924 <DMA_CalcBaseAndBitshift+0x140>)
 810584c:	4293      	cmp	r3, r2
 810584e:	d01d      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 8105850:	687b      	ldr	r3, [r7, #4]
 8105852:	681b      	ldr	r3, [r3, #0]
 8105854:	4a34      	ldr	r2, [pc, #208]	@ (8105928 <DMA_CalcBaseAndBitshift+0x144>)
 8105856:	4293      	cmp	r3, r2
 8105858:	d018      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 810585a:	687b      	ldr	r3, [r7, #4]
 810585c:	681b      	ldr	r3, [r3, #0]
 810585e:	4a33      	ldr	r2, [pc, #204]	@ (810592c <DMA_CalcBaseAndBitshift+0x148>)
 8105860:	4293      	cmp	r3, r2
 8105862:	d013      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 8105864:	687b      	ldr	r3, [r7, #4]
 8105866:	681b      	ldr	r3, [r3, #0]
 8105868:	4a31      	ldr	r2, [pc, #196]	@ (8105930 <DMA_CalcBaseAndBitshift+0x14c>)
 810586a:	4293      	cmp	r3, r2
 810586c:	d00e      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 810586e:	687b      	ldr	r3, [r7, #4]
 8105870:	681b      	ldr	r3, [r3, #0]
 8105872:	4a30      	ldr	r2, [pc, #192]	@ (8105934 <DMA_CalcBaseAndBitshift+0x150>)
 8105874:	4293      	cmp	r3, r2
 8105876:	d009      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 8105878:	687b      	ldr	r3, [r7, #4]
 810587a:	681b      	ldr	r3, [r3, #0]
 810587c:	4a2e      	ldr	r2, [pc, #184]	@ (8105938 <DMA_CalcBaseAndBitshift+0x154>)
 810587e:	4293      	cmp	r3, r2
 8105880:	d004      	beq.n	810588c <DMA_CalcBaseAndBitshift+0xa8>
 8105882:	687b      	ldr	r3, [r7, #4]
 8105884:	681b      	ldr	r3, [r3, #0]
 8105886:	4a2d      	ldr	r2, [pc, #180]	@ (810593c <DMA_CalcBaseAndBitshift+0x158>)
 8105888:	4293      	cmp	r3, r2
 810588a:	d101      	bne.n	8105890 <DMA_CalcBaseAndBitshift+0xac>
 810588c:	2301      	movs	r3, #1
 810588e:	e000      	b.n	8105892 <DMA_CalcBaseAndBitshift+0xae>
 8105890:	2300      	movs	r3, #0
 8105892:	2b00      	cmp	r3, #0
 8105894:	d026      	beq.n	81058e4 <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8105896:	687b      	ldr	r3, [r7, #4]
 8105898:	681b      	ldr	r3, [r3, #0]
 810589a:	b2db      	uxtb	r3, r3
 810589c:	3b10      	subs	r3, #16
 810589e:	4a28      	ldr	r2, [pc, #160]	@ (8105940 <DMA_CalcBaseAndBitshift+0x15c>)
 81058a0:	fba2 2303 	umull	r2, r3, r2, r3
 81058a4:	091b      	lsrs	r3, r3, #4
 81058a6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 81058a8:	68fb      	ldr	r3, [r7, #12]
 81058aa:	f003 0307 	and.w	r3, r3, #7
 81058ae:	4a25      	ldr	r2, [pc, #148]	@ (8105944 <DMA_CalcBaseAndBitshift+0x160>)
 81058b0:	5cd3      	ldrb	r3, [r2, r3]
 81058b2:	461a      	mov	r2, r3
 81058b4:	687b      	ldr	r3, [r7, #4]
 81058b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 81058b8:	68fb      	ldr	r3, [r7, #12]
 81058ba:	2b03      	cmp	r3, #3
 81058bc:	d909      	bls.n	81058d2 <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 81058be:	687b      	ldr	r3, [r7, #4]
 81058c0:	681b      	ldr	r3, [r3, #0]
 81058c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 81058c6:	f023 0303 	bic.w	r3, r3, #3
 81058ca:	1d1a      	adds	r2, r3, #4
 81058cc:	687b      	ldr	r3, [r7, #4]
 81058ce:	659a      	str	r2, [r3, #88]	@ 0x58
 81058d0:	e00e      	b.n	81058f0 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 81058d2:	687b      	ldr	r3, [r7, #4]
 81058d4:	681b      	ldr	r3, [r3, #0]
 81058d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 81058da:	f023 0303 	bic.w	r3, r3, #3
 81058de:	687a      	ldr	r2, [r7, #4]
 81058e0:	6593      	str	r3, [r2, #88]	@ 0x58
 81058e2:	e005      	b.n	81058f0 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 81058e4:	687b      	ldr	r3, [r7, #4]
 81058e6:	681b      	ldr	r3, [r3, #0]
 81058e8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 81058ec:	687b      	ldr	r3, [r7, #4]
 81058ee:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 81058f0:	687b      	ldr	r3, [r7, #4]
 81058f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 81058f4:	4618      	mov	r0, r3
 81058f6:	3714      	adds	r7, #20
 81058f8:	46bd      	mov	sp, r7
 81058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81058fe:	4770      	bx	lr
 8105900:	40020010 	.word	0x40020010
 8105904:	40020028 	.word	0x40020028
 8105908:	40020040 	.word	0x40020040
 810590c:	40020058 	.word	0x40020058
 8105910:	40020070 	.word	0x40020070
 8105914:	40020088 	.word	0x40020088
 8105918:	400200a0 	.word	0x400200a0
 810591c:	400200b8 	.word	0x400200b8
 8105920:	40020410 	.word	0x40020410
 8105924:	40020428 	.word	0x40020428
 8105928:	40020440 	.word	0x40020440
 810592c:	40020458 	.word	0x40020458
 8105930:	40020470 	.word	0x40020470
 8105934:	40020488 	.word	0x40020488
 8105938:	400204a0 	.word	0x400204a0
 810593c:	400204b8 	.word	0x400204b8
 8105940:	aaaaaaab 	.word	0xaaaaaaab
 8105944:	0810cd70 	.word	0x0810cd70

08105948 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8105948:	b480      	push	{r7}
 810594a:	b085      	sub	sp, #20
 810594c:	af00      	add	r7, sp, #0
 810594e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8105950:	2300      	movs	r3, #0
 8105952:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8105954:	687b      	ldr	r3, [r7, #4]
 8105956:	699b      	ldr	r3, [r3, #24]
 8105958:	2b00      	cmp	r3, #0
 810595a:	d120      	bne.n	810599e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 810595c:	687b      	ldr	r3, [r7, #4]
 810595e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105960:	2b03      	cmp	r3, #3
 8105962:	d858      	bhi.n	8105a16 <DMA_CheckFifoParam+0xce>
 8105964:	a201      	add	r2, pc, #4	@ (adr r2, 810596c <DMA_CheckFifoParam+0x24>)
 8105966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810596a:	bf00      	nop
 810596c:	0810597d 	.word	0x0810597d
 8105970:	0810598f 	.word	0x0810598f
 8105974:	0810597d 	.word	0x0810597d
 8105978:	08105a17 	.word	0x08105a17
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810597c:	687b      	ldr	r3, [r7, #4]
 810597e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105980:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8105984:	2b00      	cmp	r3, #0
 8105986:	d048      	beq.n	8105a1a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8105988:	2301      	movs	r3, #1
 810598a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810598c:	e045      	b.n	8105a1a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 810598e:	687b      	ldr	r3, [r7, #4]
 8105990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105992:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8105996:	d142      	bne.n	8105a1e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8105998:	2301      	movs	r3, #1
 810599a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810599c:	e03f      	b.n	8105a1e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 810599e:	687b      	ldr	r3, [r7, #4]
 81059a0:	699b      	ldr	r3, [r3, #24]
 81059a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81059a6:	d123      	bne.n	81059f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 81059a8:	687b      	ldr	r3, [r7, #4]
 81059aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81059ac:	2b03      	cmp	r3, #3
 81059ae:	d838      	bhi.n	8105a22 <DMA_CheckFifoParam+0xda>
 81059b0:	a201      	add	r2, pc, #4	@ (adr r2, 81059b8 <DMA_CheckFifoParam+0x70>)
 81059b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81059b6:	bf00      	nop
 81059b8:	081059c9 	.word	0x081059c9
 81059bc:	081059cf 	.word	0x081059cf
 81059c0:	081059c9 	.word	0x081059c9
 81059c4:	081059e1 	.word	0x081059e1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 81059c8:	2301      	movs	r3, #1
 81059ca:	73fb      	strb	r3, [r7, #15]
        break;
 81059cc:	e030      	b.n	8105a30 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 81059ce:	687b      	ldr	r3, [r7, #4]
 81059d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81059d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 81059d6:	2b00      	cmp	r3, #0
 81059d8:	d025      	beq.n	8105a26 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 81059da:	2301      	movs	r3, #1
 81059dc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 81059de:	e022      	b.n	8105a26 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 81059e0:	687b      	ldr	r3, [r7, #4]
 81059e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81059e4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 81059e8:	d11f      	bne.n	8105a2a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 81059ea:	2301      	movs	r3, #1
 81059ec:	73fb      	strb	r3, [r7, #15]
        }
        break;
 81059ee:	e01c      	b.n	8105a2a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 81059f0:	687b      	ldr	r3, [r7, #4]
 81059f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81059f4:	2b02      	cmp	r3, #2
 81059f6:	d902      	bls.n	81059fe <DMA_CheckFifoParam+0xb6>
 81059f8:	2b03      	cmp	r3, #3
 81059fa:	d003      	beq.n	8105a04 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 81059fc:	e018      	b.n	8105a30 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 81059fe:	2301      	movs	r3, #1
 8105a00:	73fb      	strb	r3, [r7, #15]
        break;
 8105a02:	e015      	b.n	8105a30 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8105a04:	687b      	ldr	r3, [r7, #4]
 8105a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105a08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8105a0c:	2b00      	cmp	r3, #0
 8105a0e:	d00e      	beq.n	8105a2e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8105a10:	2301      	movs	r3, #1
 8105a12:	73fb      	strb	r3, [r7, #15]
    break;
 8105a14:	e00b      	b.n	8105a2e <DMA_CheckFifoParam+0xe6>
        break;
 8105a16:	bf00      	nop
 8105a18:	e00a      	b.n	8105a30 <DMA_CheckFifoParam+0xe8>
        break;
 8105a1a:	bf00      	nop
 8105a1c:	e008      	b.n	8105a30 <DMA_CheckFifoParam+0xe8>
        break;
 8105a1e:	bf00      	nop
 8105a20:	e006      	b.n	8105a30 <DMA_CheckFifoParam+0xe8>
        break;
 8105a22:	bf00      	nop
 8105a24:	e004      	b.n	8105a30 <DMA_CheckFifoParam+0xe8>
        break;
 8105a26:	bf00      	nop
 8105a28:	e002      	b.n	8105a30 <DMA_CheckFifoParam+0xe8>
        break;
 8105a2a:	bf00      	nop
 8105a2c:	e000      	b.n	8105a30 <DMA_CheckFifoParam+0xe8>
    break;
 8105a2e:	bf00      	nop
    }
  }

  return status;
 8105a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8105a32:	4618      	mov	r0, r3
 8105a34:	3714      	adds	r7, #20
 8105a36:	46bd      	mov	sp, r7
 8105a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a3c:	4770      	bx	lr
 8105a3e:	bf00      	nop

08105a40 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8105a40:	b480      	push	{r7}
 8105a42:	b085      	sub	sp, #20
 8105a44:	af00      	add	r7, sp, #0
 8105a46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8105a48:	687b      	ldr	r3, [r7, #4]
 8105a4a:	681b      	ldr	r3, [r3, #0]
 8105a4c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8105a4e:	687b      	ldr	r3, [r7, #4]
 8105a50:	681b      	ldr	r3, [r3, #0]
 8105a52:	4a3a      	ldr	r2, [pc, #232]	@ (8105b3c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8105a54:	4293      	cmp	r3, r2
 8105a56:	d022      	beq.n	8105a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8105a58:	687b      	ldr	r3, [r7, #4]
 8105a5a:	681b      	ldr	r3, [r3, #0]
 8105a5c:	4a38      	ldr	r2, [pc, #224]	@ (8105b40 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8105a5e:	4293      	cmp	r3, r2
 8105a60:	d01d      	beq.n	8105a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8105a62:	687b      	ldr	r3, [r7, #4]
 8105a64:	681b      	ldr	r3, [r3, #0]
 8105a66:	4a37      	ldr	r2, [pc, #220]	@ (8105b44 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8105a68:	4293      	cmp	r3, r2
 8105a6a:	d018      	beq.n	8105a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8105a6c:	687b      	ldr	r3, [r7, #4]
 8105a6e:	681b      	ldr	r3, [r3, #0]
 8105a70:	4a35      	ldr	r2, [pc, #212]	@ (8105b48 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8105a72:	4293      	cmp	r3, r2
 8105a74:	d013      	beq.n	8105a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8105a76:	687b      	ldr	r3, [r7, #4]
 8105a78:	681b      	ldr	r3, [r3, #0]
 8105a7a:	4a34      	ldr	r2, [pc, #208]	@ (8105b4c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8105a7c:	4293      	cmp	r3, r2
 8105a7e:	d00e      	beq.n	8105a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8105a80:	687b      	ldr	r3, [r7, #4]
 8105a82:	681b      	ldr	r3, [r3, #0]
 8105a84:	4a32      	ldr	r2, [pc, #200]	@ (8105b50 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8105a86:	4293      	cmp	r3, r2
 8105a88:	d009      	beq.n	8105a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8105a8a:	687b      	ldr	r3, [r7, #4]
 8105a8c:	681b      	ldr	r3, [r3, #0]
 8105a8e:	4a31      	ldr	r2, [pc, #196]	@ (8105b54 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8105a90:	4293      	cmp	r3, r2
 8105a92:	d004      	beq.n	8105a9e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8105a94:	687b      	ldr	r3, [r7, #4]
 8105a96:	681b      	ldr	r3, [r3, #0]
 8105a98:	4a2f      	ldr	r2, [pc, #188]	@ (8105b58 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8105a9a:	4293      	cmp	r3, r2
 8105a9c:	d101      	bne.n	8105aa2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8105a9e:	2301      	movs	r3, #1
 8105aa0:	e000      	b.n	8105aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8105aa2:	2300      	movs	r3, #0
 8105aa4:	2b00      	cmp	r3, #0
 8105aa6:	d01c      	beq.n	8105ae2 <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8105aa8:	687b      	ldr	r3, [r7, #4]
 8105aaa:	681b      	ldr	r3, [r3, #0]
 8105aac:	b2db      	uxtb	r3, r3
 8105aae:	3b08      	subs	r3, #8
 8105ab0:	4a2a      	ldr	r2, [pc, #168]	@ (8105b5c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8105ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8105ab6:	091b      	lsrs	r3, r3, #4
 8105ab8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8105aba:	68fb      	ldr	r3, [r7, #12]
 8105abc:	f103 53b0 	add.w	r3, r3, #369098752	@ 0x16000000
 8105ac0:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 8105ac4:	009b      	lsls	r3, r3, #2
 8105ac6:	461a      	mov	r2, r3
 8105ac8:	687b      	ldr	r3, [r7, #4]
 8105aca:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8105acc:	687b      	ldr	r3, [r7, #4]
 8105ace:	4a24      	ldr	r2, [pc, #144]	@ (8105b60 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8105ad0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8105ad2:	68fb      	ldr	r3, [r7, #12]
 8105ad4:	f003 031f 	and.w	r3, r3, #31
 8105ad8:	2201      	movs	r2, #1
 8105ada:	409a      	lsls	r2, r3
 8105adc:	687b      	ldr	r3, [r7, #4]
 8105ade:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8105ae0:	e026      	b.n	8105b30 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8105ae2:	687b      	ldr	r3, [r7, #4]
 8105ae4:	681b      	ldr	r3, [r3, #0]
 8105ae6:	b2db      	uxtb	r3, r3
 8105ae8:	3b10      	subs	r3, #16
 8105aea:	4a1e      	ldr	r2, [pc, #120]	@ (8105b64 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8105aec:	fba2 2303 	umull	r2, r3, r2, r3
 8105af0:	091b      	lsrs	r3, r3, #4
 8105af2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8105af4:	68bb      	ldr	r3, [r7, #8]
 8105af6:	4a1c      	ldr	r2, [pc, #112]	@ (8105b68 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8105af8:	4293      	cmp	r3, r2
 8105afa:	d806      	bhi.n	8105b0a <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 8105afc:	68bb      	ldr	r3, [r7, #8]
 8105afe:	4a1b      	ldr	r2, [pc, #108]	@ (8105b6c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8105b00:	4293      	cmp	r3, r2
 8105b02:	d902      	bls.n	8105b0a <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 8105b04:	68fb      	ldr	r3, [r7, #12]
 8105b06:	3308      	adds	r3, #8
 8105b08:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8105b0a:	68fb      	ldr	r3, [r7, #12]
 8105b0c:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8105b10:	f503 4302 	add.w	r3, r3, #33280	@ 0x8200
 8105b14:	009b      	lsls	r3, r3, #2
 8105b16:	461a      	mov	r2, r3
 8105b18:	687b      	ldr	r3, [r7, #4]
 8105b1a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8105b1c:	687b      	ldr	r3, [r7, #4]
 8105b1e:	4a14      	ldr	r2, [pc, #80]	@ (8105b70 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8105b20:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8105b22:	68fb      	ldr	r3, [r7, #12]
 8105b24:	f003 031f 	and.w	r3, r3, #31
 8105b28:	2201      	movs	r2, #1
 8105b2a:	409a      	lsls	r2, r3
 8105b2c:	687b      	ldr	r3, [r7, #4]
 8105b2e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8105b30:	bf00      	nop
 8105b32:	3714      	adds	r7, #20
 8105b34:	46bd      	mov	sp, r7
 8105b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105b3a:	4770      	bx	lr
 8105b3c:	58025408 	.word	0x58025408
 8105b40:	5802541c 	.word	0x5802541c
 8105b44:	58025430 	.word	0x58025430
 8105b48:	58025444 	.word	0x58025444
 8105b4c:	58025458 	.word	0x58025458
 8105b50:	5802546c 	.word	0x5802546c
 8105b54:	58025480 	.word	0x58025480
 8105b58:	58025494 	.word	0x58025494
 8105b5c:	cccccccd 	.word	0xcccccccd
 8105b60:	58025880 	.word	0x58025880
 8105b64:	aaaaaaab 	.word	0xaaaaaaab
 8105b68:	400204b8 	.word	0x400204b8
 8105b6c:	4002040f 	.word	0x4002040f
 8105b70:	40020880 	.word	0x40020880

08105b74 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8105b74:	b480      	push	{r7}
 8105b76:	b085      	sub	sp, #20
 8105b78:	af00      	add	r7, sp, #0
 8105b7a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8105b7c:	687b      	ldr	r3, [r7, #4]
 8105b7e:	685b      	ldr	r3, [r3, #4]
 8105b80:	b2db      	uxtb	r3, r3
 8105b82:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8105b84:	68fb      	ldr	r3, [r7, #12]
 8105b86:	2b00      	cmp	r3, #0
 8105b88:	d04a      	beq.n	8105c20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8105b8a:	68fb      	ldr	r3, [r7, #12]
 8105b8c:	2b08      	cmp	r3, #8
 8105b8e:	d847      	bhi.n	8105c20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8105b90:	687b      	ldr	r3, [r7, #4]
 8105b92:	681b      	ldr	r3, [r3, #0]
 8105b94:	4a25      	ldr	r2, [pc, #148]	@ (8105c2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8105b96:	4293      	cmp	r3, r2
 8105b98:	d022      	beq.n	8105be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105b9a:	687b      	ldr	r3, [r7, #4]
 8105b9c:	681b      	ldr	r3, [r3, #0]
 8105b9e:	4a24      	ldr	r2, [pc, #144]	@ (8105c30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8105ba0:	4293      	cmp	r3, r2
 8105ba2:	d01d      	beq.n	8105be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105ba4:	687b      	ldr	r3, [r7, #4]
 8105ba6:	681b      	ldr	r3, [r3, #0]
 8105ba8:	4a22      	ldr	r2, [pc, #136]	@ (8105c34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8105baa:	4293      	cmp	r3, r2
 8105bac:	d018      	beq.n	8105be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105bae:	687b      	ldr	r3, [r7, #4]
 8105bb0:	681b      	ldr	r3, [r3, #0]
 8105bb2:	4a21      	ldr	r2, [pc, #132]	@ (8105c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8105bb4:	4293      	cmp	r3, r2
 8105bb6:	d013      	beq.n	8105be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105bb8:	687b      	ldr	r3, [r7, #4]
 8105bba:	681b      	ldr	r3, [r3, #0]
 8105bbc:	4a1f      	ldr	r2, [pc, #124]	@ (8105c3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8105bbe:	4293      	cmp	r3, r2
 8105bc0:	d00e      	beq.n	8105be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105bc2:	687b      	ldr	r3, [r7, #4]
 8105bc4:	681b      	ldr	r3, [r3, #0]
 8105bc6:	4a1e      	ldr	r2, [pc, #120]	@ (8105c40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8105bc8:	4293      	cmp	r3, r2
 8105bca:	d009      	beq.n	8105be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105bcc:	687b      	ldr	r3, [r7, #4]
 8105bce:	681b      	ldr	r3, [r3, #0]
 8105bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8105c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8105bd2:	4293      	cmp	r3, r2
 8105bd4:	d004      	beq.n	8105be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8105bd6:	687b      	ldr	r3, [r7, #4]
 8105bd8:	681b      	ldr	r3, [r3, #0]
 8105bda:	4a1b      	ldr	r2, [pc, #108]	@ (8105c48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8105bdc:	4293      	cmp	r3, r2
 8105bde:	d101      	bne.n	8105be4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8105be0:	2301      	movs	r3, #1
 8105be2:	e000      	b.n	8105be6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8105be4:	2300      	movs	r3, #0
 8105be6:	2b00      	cmp	r3, #0
 8105be8:	d00a      	beq.n	8105c00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8105bea:	68fa      	ldr	r2, [r7, #12]
 8105bec:	4b17      	ldr	r3, [pc, #92]	@ (8105c4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8105bee:	4413      	add	r3, r2
 8105bf0:	009b      	lsls	r3, r3, #2
 8105bf2:	461a      	mov	r2, r3
 8105bf4:	687b      	ldr	r3, [r7, #4]
 8105bf6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8105bf8:	687b      	ldr	r3, [r7, #4]
 8105bfa:	4a15      	ldr	r2, [pc, #84]	@ (8105c50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8105bfc:	671a      	str	r2, [r3, #112]	@ 0x70
 8105bfe:	e009      	b.n	8105c14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8105c00:	68fa      	ldr	r2, [r7, #12]
 8105c02:	4b14      	ldr	r3, [pc, #80]	@ (8105c54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8105c04:	4413      	add	r3, r2
 8105c06:	009b      	lsls	r3, r3, #2
 8105c08:	461a      	mov	r2, r3
 8105c0a:	687b      	ldr	r3, [r7, #4]
 8105c0c:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8105c0e:	687b      	ldr	r3, [r7, #4]
 8105c10:	4a11      	ldr	r2, [pc, #68]	@ (8105c58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8105c12:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8105c14:	68fb      	ldr	r3, [r7, #12]
 8105c16:	3b01      	subs	r3, #1
 8105c18:	2201      	movs	r2, #1
 8105c1a:	409a      	lsls	r2, r3
 8105c1c:	687b      	ldr	r3, [r7, #4]
 8105c1e:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8105c20:	bf00      	nop
 8105c22:	3714      	adds	r7, #20
 8105c24:	46bd      	mov	sp, r7
 8105c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105c2a:	4770      	bx	lr
 8105c2c:	58025408 	.word	0x58025408
 8105c30:	5802541c 	.word	0x5802541c
 8105c34:	58025430 	.word	0x58025430
 8105c38:	58025444 	.word	0x58025444
 8105c3c:	58025458 	.word	0x58025458
 8105c40:	5802546c 	.word	0x5802546c
 8105c44:	58025480 	.word	0x58025480
 8105c48:	58025494 	.word	0x58025494
 8105c4c:	1600963f 	.word	0x1600963f
 8105c50:	58025940 	.word	0x58025940
 8105c54:	1000823f 	.word	0x1000823f
 8105c58:	40020940 	.word	0x40020940

08105c5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8105c5c:	b480      	push	{r7}
 8105c5e:	b089      	sub	sp, #36	@ 0x24
 8105c60:	af00      	add	r7, sp, #0
 8105c62:	6078      	str	r0, [r7, #4]
 8105c64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8105c66:	2300      	movs	r3, #0
 8105c68:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8105c6a:	4b89      	ldr	r3, [pc, #548]	@ (8105e90 <HAL_GPIO_Init+0x234>)
 8105c6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8105c6e:	e194      	b.n	8105f9a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8105c70:	683b      	ldr	r3, [r7, #0]
 8105c72:	681a      	ldr	r2, [r3, #0]
 8105c74:	2101      	movs	r1, #1
 8105c76:	69fb      	ldr	r3, [r7, #28]
 8105c78:	fa01 f303 	lsl.w	r3, r1, r3
 8105c7c:	4013      	ands	r3, r2
 8105c7e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8105c80:	693b      	ldr	r3, [r7, #16]
 8105c82:	2b00      	cmp	r3, #0
 8105c84:	f000 8186 	beq.w	8105f94 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8105c88:	683b      	ldr	r3, [r7, #0]
 8105c8a:	685b      	ldr	r3, [r3, #4]
 8105c8c:	f003 0303 	and.w	r3, r3, #3
 8105c90:	2b01      	cmp	r3, #1
 8105c92:	d005      	beq.n	8105ca0 <HAL_GPIO_Init+0x44>
 8105c94:	683b      	ldr	r3, [r7, #0]
 8105c96:	685b      	ldr	r3, [r3, #4]
 8105c98:	f003 0303 	and.w	r3, r3, #3
 8105c9c:	2b02      	cmp	r3, #2
 8105c9e:	d130      	bne.n	8105d02 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8105ca0:	687b      	ldr	r3, [r7, #4]
 8105ca2:	689b      	ldr	r3, [r3, #8]
 8105ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8105ca6:	69fb      	ldr	r3, [r7, #28]
 8105ca8:	005b      	lsls	r3, r3, #1
 8105caa:	2203      	movs	r2, #3
 8105cac:	fa02 f303 	lsl.w	r3, r2, r3
 8105cb0:	43db      	mvns	r3, r3
 8105cb2:	69ba      	ldr	r2, [r7, #24]
 8105cb4:	4013      	ands	r3, r2
 8105cb6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8105cb8:	683b      	ldr	r3, [r7, #0]
 8105cba:	68da      	ldr	r2, [r3, #12]
 8105cbc:	69fb      	ldr	r3, [r7, #28]
 8105cbe:	005b      	lsls	r3, r3, #1
 8105cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8105cc4:	69ba      	ldr	r2, [r7, #24]
 8105cc6:	4313      	orrs	r3, r2
 8105cc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8105cca:	687b      	ldr	r3, [r7, #4]
 8105ccc:	69ba      	ldr	r2, [r7, #24]
 8105cce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8105cd0:	687b      	ldr	r3, [r7, #4]
 8105cd2:	685b      	ldr	r3, [r3, #4]
 8105cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8105cd6:	2201      	movs	r2, #1
 8105cd8:	69fb      	ldr	r3, [r7, #28]
 8105cda:	fa02 f303 	lsl.w	r3, r2, r3
 8105cde:	43db      	mvns	r3, r3
 8105ce0:	69ba      	ldr	r2, [r7, #24]
 8105ce2:	4013      	ands	r3, r2
 8105ce4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8105ce6:	683b      	ldr	r3, [r7, #0]
 8105ce8:	685b      	ldr	r3, [r3, #4]
 8105cea:	091b      	lsrs	r3, r3, #4
 8105cec:	f003 0201 	and.w	r2, r3, #1
 8105cf0:	69fb      	ldr	r3, [r7, #28]
 8105cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8105cf6:	69ba      	ldr	r2, [r7, #24]
 8105cf8:	4313      	orrs	r3, r2
 8105cfa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8105cfc:	687b      	ldr	r3, [r7, #4]
 8105cfe:	69ba      	ldr	r2, [r7, #24]
 8105d00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8105d02:	683b      	ldr	r3, [r7, #0]
 8105d04:	685b      	ldr	r3, [r3, #4]
 8105d06:	f003 0303 	and.w	r3, r3, #3
 8105d0a:	2b03      	cmp	r3, #3
 8105d0c:	d017      	beq.n	8105d3e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8105d0e:	687b      	ldr	r3, [r7, #4]
 8105d10:	68db      	ldr	r3, [r3, #12]
 8105d12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8105d14:	69fb      	ldr	r3, [r7, #28]
 8105d16:	005b      	lsls	r3, r3, #1
 8105d18:	2203      	movs	r2, #3
 8105d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8105d1e:	43db      	mvns	r3, r3
 8105d20:	69ba      	ldr	r2, [r7, #24]
 8105d22:	4013      	ands	r3, r2
 8105d24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8105d26:	683b      	ldr	r3, [r7, #0]
 8105d28:	689a      	ldr	r2, [r3, #8]
 8105d2a:	69fb      	ldr	r3, [r7, #28]
 8105d2c:	005b      	lsls	r3, r3, #1
 8105d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8105d32:	69ba      	ldr	r2, [r7, #24]
 8105d34:	4313      	orrs	r3, r2
 8105d36:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8105d38:	687b      	ldr	r3, [r7, #4]
 8105d3a:	69ba      	ldr	r2, [r7, #24]
 8105d3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8105d3e:	683b      	ldr	r3, [r7, #0]
 8105d40:	685b      	ldr	r3, [r3, #4]
 8105d42:	f003 0303 	and.w	r3, r3, #3
 8105d46:	2b02      	cmp	r3, #2
 8105d48:	d123      	bne.n	8105d92 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8105d4a:	69fb      	ldr	r3, [r7, #28]
 8105d4c:	08da      	lsrs	r2, r3, #3
 8105d4e:	687b      	ldr	r3, [r7, #4]
 8105d50:	3208      	adds	r2, #8
 8105d52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8105d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8105d58:	69fb      	ldr	r3, [r7, #28]
 8105d5a:	f003 0307 	and.w	r3, r3, #7
 8105d5e:	009b      	lsls	r3, r3, #2
 8105d60:	220f      	movs	r2, #15
 8105d62:	fa02 f303 	lsl.w	r3, r2, r3
 8105d66:	43db      	mvns	r3, r3
 8105d68:	69ba      	ldr	r2, [r7, #24]
 8105d6a:	4013      	ands	r3, r2
 8105d6c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8105d6e:	683b      	ldr	r3, [r7, #0]
 8105d70:	691a      	ldr	r2, [r3, #16]
 8105d72:	69fb      	ldr	r3, [r7, #28]
 8105d74:	f003 0307 	and.w	r3, r3, #7
 8105d78:	009b      	lsls	r3, r3, #2
 8105d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8105d7e:	69ba      	ldr	r2, [r7, #24]
 8105d80:	4313      	orrs	r3, r2
 8105d82:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8105d84:	69fb      	ldr	r3, [r7, #28]
 8105d86:	08da      	lsrs	r2, r3, #3
 8105d88:	687b      	ldr	r3, [r7, #4]
 8105d8a:	3208      	adds	r2, #8
 8105d8c:	69b9      	ldr	r1, [r7, #24]
 8105d8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8105d92:	687b      	ldr	r3, [r7, #4]
 8105d94:	681b      	ldr	r3, [r3, #0]
 8105d96:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8105d98:	69fb      	ldr	r3, [r7, #28]
 8105d9a:	005b      	lsls	r3, r3, #1
 8105d9c:	2203      	movs	r2, #3
 8105d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8105da2:	43db      	mvns	r3, r3
 8105da4:	69ba      	ldr	r2, [r7, #24]
 8105da6:	4013      	ands	r3, r2
 8105da8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8105daa:	683b      	ldr	r3, [r7, #0]
 8105dac:	685b      	ldr	r3, [r3, #4]
 8105dae:	f003 0203 	and.w	r2, r3, #3
 8105db2:	69fb      	ldr	r3, [r7, #28]
 8105db4:	005b      	lsls	r3, r3, #1
 8105db6:	fa02 f303 	lsl.w	r3, r2, r3
 8105dba:	69ba      	ldr	r2, [r7, #24]
 8105dbc:	4313      	orrs	r3, r2
 8105dbe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8105dc0:	687b      	ldr	r3, [r7, #4]
 8105dc2:	69ba      	ldr	r2, [r7, #24]
 8105dc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8105dc6:	683b      	ldr	r3, [r7, #0]
 8105dc8:	685b      	ldr	r3, [r3, #4]
 8105dca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8105dce:	2b00      	cmp	r3, #0
 8105dd0:	f000 80e0 	beq.w	8105f94 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8105dd4:	4b2f      	ldr	r3, [pc, #188]	@ (8105e94 <HAL_GPIO_Init+0x238>)
 8105dd6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8105dda:	4a2e      	ldr	r2, [pc, #184]	@ (8105e94 <HAL_GPIO_Init+0x238>)
 8105ddc:	f043 0302 	orr.w	r3, r3, #2
 8105de0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8105de4:	4b2b      	ldr	r3, [pc, #172]	@ (8105e94 <HAL_GPIO_Init+0x238>)
 8105de6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8105dea:	f003 0302 	and.w	r3, r3, #2
 8105dee:	60fb      	str	r3, [r7, #12]
 8105df0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8105df2:	4a29      	ldr	r2, [pc, #164]	@ (8105e98 <HAL_GPIO_Init+0x23c>)
 8105df4:	69fb      	ldr	r3, [r7, #28]
 8105df6:	089b      	lsrs	r3, r3, #2
 8105df8:	3302      	adds	r3, #2
 8105dfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8105dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8105e00:	69fb      	ldr	r3, [r7, #28]
 8105e02:	f003 0303 	and.w	r3, r3, #3
 8105e06:	009b      	lsls	r3, r3, #2
 8105e08:	220f      	movs	r2, #15
 8105e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8105e0e:	43db      	mvns	r3, r3
 8105e10:	69ba      	ldr	r2, [r7, #24]
 8105e12:	4013      	ands	r3, r2
 8105e14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8105e16:	687b      	ldr	r3, [r7, #4]
 8105e18:	4a20      	ldr	r2, [pc, #128]	@ (8105e9c <HAL_GPIO_Init+0x240>)
 8105e1a:	4293      	cmp	r3, r2
 8105e1c:	d052      	beq.n	8105ec4 <HAL_GPIO_Init+0x268>
 8105e1e:	687b      	ldr	r3, [r7, #4]
 8105e20:	4a1f      	ldr	r2, [pc, #124]	@ (8105ea0 <HAL_GPIO_Init+0x244>)
 8105e22:	4293      	cmp	r3, r2
 8105e24:	d031      	beq.n	8105e8a <HAL_GPIO_Init+0x22e>
 8105e26:	687b      	ldr	r3, [r7, #4]
 8105e28:	4a1e      	ldr	r2, [pc, #120]	@ (8105ea4 <HAL_GPIO_Init+0x248>)
 8105e2a:	4293      	cmp	r3, r2
 8105e2c:	d02b      	beq.n	8105e86 <HAL_GPIO_Init+0x22a>
 8105e2e:	687b      	ldr	r3, [r7, #4]
 8105e30:	4a1d      	ldr	r2, [pc, #116]	@ (8105ea8 <HAL_GPIO_Init+0x24c>)
 8105e32:	4293      	cmp	r3, r2
 8105e34:	d025      	beq.n	8105e82 <HAL_GPIO_Init+0x226>
 8105e36:	687b      	ldr	r3, [r7, #4]
 8105e38:	4a1c      	ldr	r2, [pc, #112]	@ (8105eac <HAL_GPIO_Init+0x250>)
 8105e3a:	4293      	cmp	r3, r2
 8105e3c:	d01f      	beq.n	8105e7e <HAL_GPIO_Init+0x222>
 8105e3e:	687b      	ldr	r3, [r7, #4]
 8105e40:	4a1b      	ldr	r2, [pc, #108]	@ (8105eb0 <HAL_GPIO_Init+0x254>)
 8105e42:	4293      	cmp	r3, r2
 8105e44:	d019      	beq.n	8105e7a <HAL_GPIO_Init+0x21e>
 8105e46:	687b      	ldr	r3, [r7, #4]
 8105e48:	4a1a      	ldr	r2, [pc, #104]	@ (8105eb4 <HAL_GPIO_Init+0x258>)
 8105e4a:	4293      	cmp	r3, r2
 8105e4c:	d013      	beq.n	8105e76 <HAL_GPIO_Init+0x21a>
 8105e4e:	687b      	ldr	r3, [r7, #4]
 8105e50:	4a19      	ldr	r2, [pc, #100]	@ (8105eb8 <HAL_GPIO_Init+0x25c>)
 8105e52:	4293      	cmp	r3, r2
 8105e54:	d00d      	beq.n	8105e72 <HAL_GPIO_Init+0x216>
 8105e56:	687b      	ldr	r3, [r7, #4]
 8105e58:	4a18      	ldr	r2, [pc, #96]	@ (8105ebc <HAL_GPIO_Init+0x260>)
 8105e5a:	4293      	cmp	r3, r2
 8105e5c:	d007      	beq.n	8105e6e <HAL_GPIO_Init+0x212>
 8105e5e:	687b      	ldr	r3, [r7, #4]
 8105e60:	4a17      	ldr	r2, [pc, #92]	@ (8105ec0 <HAL_GPIO_Init+0x264>)
 8105e62:	4293      	cmp	r3, r2
 8105e64:	d101      	bne.n	8105e6a <HAL_GPIO_Init+0x20e>
 8105e66:	2309      	movs	r3, #9
 8105e68:	e02d      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e6a:	230a      	movs	r3, #10
 8105e6c:	e02b      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e6e:	2308      	movs	r3, #8
 8105e70:	e029      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e72:	2307      	movs	r3, #7
 8105e74:	e027      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e76:	2306      	movs	r3, #6
 8105e78:	e025      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e7a:	2305      	movs	r3, #5
 8105e7c:	e023      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e7e:	2304      	movs	r3, #4
 8105e80:	e021      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e82:	2303      	movs	r3, #3
 8105e84:	e01f      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e86:	2302      	movs	r3, #2
 8105e88:	e01d      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e8a:	2301      	movs	r3, #1
 8105e8c:	e01b      	b.n	8105ec6 <HAL_GPIO_Init+0x26a>
 8105e8e:	bf00      	nop
 8105e90:	580000c0 	.word	0x580000c0
 8105e94:	58024400 	.word	0x58024400
 8105e98:	58000400 	.word	0x58000400
 8105e9c:	58020000 	.word	0x58020000
 8105ea0:	58020400 	.word	0x58020400
 8105ea4:	58020800 	.word	0x58020800
 8105ea8:	58020c00 	.word	0x58020c00
 8105eac:	58021000 	.word	0x58021000
 8105eb0:	58021400 	.word	0x58021400
 8105eb4:	58021800 	.word	0x58021800
 8105eb8:	58021c00 	.word	0x58021c00
 8105ebc:	58022000 	.word	0x58022000
 8105ec0:	58022400 	.word	0x58022400
 8105ec4:	2300      	movs	r3, #0
 8105ec6:	69fa      	ldr	r2, [r7, #28]
 8105ec8:	f002 0203 	and.w	r2, r2, #3
 8105ecc:	0092      	lsls	r2, r2, #2
 8105ece:	4093      	lsls	r3, r2
 8105ed0:	69ba      	ldr	r2, [r7, #24]
 8105ed2:	4313      	orrs	r3, r2
 8105ed4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8105ed6:	4938      	ldr	r1, [pc, #224]	@ (8105fb8 <HAL_GPIO_Init+0x35c>)
 8105ed8:	69fb      	ldr	r3, [r7, #28]
 8105eda:	089b      	lsrs	r3, r3, #2
 8105edc:	3302      	adds	r3, #2
 8105ede:	69ba      	ldr	r2, [r7, #24]
 8105ee0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8105ee4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8105ee8:	681b      	ldr	r3, [r3, #0]
 8105eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105eec:	693b      	ldr	r3, [r7, #16]
 8105eee:	43db      	mvns	r3, r3
 8105ef0:	69ba      	ldr	r2, [r7, #24]
 8105ef2:	4013      	ands	r3, r2
 8105ef4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8105ef6:	683b      	ldr	r3, [r7, #0]
 8105ef8:	685b      	ldr	r3, [r3, #4]
 8105efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8105efe:	2b00      	cmp	r3, #0
 8105f00:	d003      	beq.n	8105f0a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8105f02:	69ba      	ldr	r2, [r7, #24]
 8105f04:	693b      	ldr	r3, [r7, #16]
 8105f06:	4313      	orrs	r3, r2
 8105f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8105f0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8105f0e:	69bb      	ldr	r3, [r7, #24]
 8105f10:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8105f12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8105f16:	685b      	ldr	r3, [r3, #4]
 8105f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105f1a:	693b      	ldr	r3, [r7, #16]
 8105f1c:	43db      	mvns	r3, r3
 8105f1e:	69ba      	ldr	r2, [r7, #24]
 8105f20:	4013      	ands	r3, r2
 8105f22:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8105f24:	683b      	ldr	r3, [r7, #0]
 8105f26:	685b      	ldr	r3, [r3, #4]
 8105f28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8105f2c:	2b00      	cmp	r3, #0
 8105f2e:	d003      	beq.n	8105f38 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8105f30:	69ba      	ldr	r2, [r7, #24]
 8105f32:	693b      	ldr	r3, [r7, #16]
 8105f34:	4313      	orrs	r3, r2
 8105f36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8105f38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8105f3c:	69bb      	ldr	r3, [r7, #24]
 8105f3e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8105f40:	697b      	ldr	r3, [r7, #20]
 8105f42:	685b      	ldr	r3, [r3, #4]
 8105f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105f46:	693b      	ldr	r3, [r7, #16]
 8105f48:	43db      	mvns	r3, r3
 8105f4a:	69ba      	ldr	r2, [r7, #24]
 8105f4c:	4013      	ands	r3, r2
 8105f4e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8105f50:	683b      	ldr	r3, [r7, #0]
 8105f52:	685b      	ldr	r3, [r3, #4]
 8105f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8105f58:	2b00      	cmp	r3, #0
 8105f5a:	d003      	beq.n	8105f64 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8105f5c:	69ba      	ldr	r2, [r7, #24]
 8105f5e:	693b      	ldr	r3, [r7, #16]
 8105f60:	4313      	orrs	r3, r2
 8105f62:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8105f64:	697b      	ldr	r3, [r7, #20]
 8105f66:	69ba      	ldr	r2, [r7, #24]
 8105f68:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8105f6a:	697b      	ldr	r3, [r7, #20]
 8105f6c:	681b      	ldr	r3, [r3, #0]
 8105f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105f70:	693b      	ldr	r3, [r7, #16]
 8105f72:	43db      	mvns	r3, r3
 8105f74:	69ba      	ldr	r2, [r7, #24]
 8105f76:	4013      	ands	r3, r2
 8105f78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8105f7a:	683b      	ldr	r3, [r7, #0]
 8105f7c:	685b      	ldr	r3, [r3, #4]
 8105f7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8105f82:	2b00      	cmp	r3, #0
 8105f84:	d003      	beq.n	8105f8e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8105f86:	69ba      	ldr	r2, [r7, #24]
 8105f88:	693b      	ldr	r3, [r7, #16]
 8105f8a:	4313      	orrs	r3, r2
 8105f8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8105f8e:	697b      	ldr	r3, [r7, #20]
 8105f90:	69ba      	ldr	r2, [r7, #24]
 8105f92:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8105f94:	69fb      	ldr	r3, [r7, #28]
 8105f96:	3301      	adds	r3, #1
 8105f98:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8105f9a:	683b      	ldr	r3, [r7, #0]
 8105f9c:	681a      	ldr	r2, [r3, #0]
 8105f9e:	69fb      	ldr	r3, [r7, #28]
 8105fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8105fa4:	2b00      	cmp	r3, #0
 8105fa6:	f47f ae63 	bne.w	8105c70 <HAL_GPIO_Init+0x14>
  }
}
 8105faa:	bf00      	nop
 8105fac:	bf00      	nop
 8105fae:	3724      	adds	r7, #36	@ 0x24
 8105fb0:	46bd      	mov	sp, r7
 8105fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105fb6:	4770      	bx	lr
 8105fb8:	58000400 	.word	0x58000400

08105fbc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8105fbc:	b480      	push	{r7}
 8105fbe:	b085      	sub	sp, #20
 8105fc0:	af00      	add	r7, sp, #0
 8105fc2:	6078      	str	r0, [r7, #4]
 8105fc4:	460b      	mov	r3, r1
 8105fc6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8105fc8:	687b      	ldr	r3, [r7, #4]
 8105fca:	691a      	ldr	r2, [r3, #16]
 8105fcc:	887b      	ldrh	r3, [r7, #2]
 8105fce:	4013      	ands	r3, r2
 8105fd0:	2b00      	cmp	r3, #0
 8105fd2:	d002      	beq.n	8105fda <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8105fd4:	2301      	movs	r3, #1
 8105fd6:	73fb      	strb	r3, [r7, #15]
 8105fd8:	e001      	b.n	8105fde <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8105fda:	2300      	movs	r3, #0
 8105fdc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8105fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8105fe0:	4618      	mov	r0, r3
 8105fe2:	3714      	adds	r7, #20
 8105fe4:	46bd      	mov	sp, r7
 8105fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105fea:	4770      	bx	lr

08105fec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8105fec:	b480      	push	{r7}
 8105fee:	b083      	sub	sp, #12
 8105ff0:	af00      	add	r7, sp, #0
 8105ff2:	6078      	str	r0, [r7, #4]
 8105ff4:	460b      	mov	r3, r1
 8105ff6:	807b      	strh	r3, [r7, #2]
 8105ff8:	4613      	mov	r3, r2
 8105ffa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8105ffc:	787b      	ldrb	r3, [r7, #1]
 8105ffe:	2b00      	cmp	r3, #0
 8106000:	d003      	beq.n	810600a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8106002:	887a      	ldrh	r2, [r7, #2]
 8106004:	687b      	ldr	r3, [r7, #4]
 8106006:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8106008:	e003      	b.n	8106012 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 810600a:	887b      	ldrh	r3, [r7, #2]
 810600c:	041a      	lsls	r2, r3, #16
 810600e:	687b      	ldr	r3, [r7, #4]
 8106010:	619a      	str	r2, [r3, #24]
}
 8106012:	bf00      	nop
 8106014:	370c      	adds	r7, #12
 8106016:	46bd      	mov	sp, r7
 8106018:	f85d 7b04 	ldr.w	r7, [sp], #4
 810601c:	4770      	bx	lr
	...

08106020 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8106020:	b480      	push	{r7}
 8106022:	b083      	sub	sp, #12
 8106024:	af00      	add	r7, sp, #0
 8106026:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8106028:	4a08      	ldr	r2, [pc, #32]	@ (810604c <HAL_HSEM_FastTake+0x2c>)
 810602a:	687b      	ldr	r3, [r7, #4]
 810602c:	3320      	adds	r3, #32
 810602e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8106032:	4a07      	ldr	r2, [pc, #28]	@ (8106050 <HAL_HSEM_FastTake+0x30>)
 8106034:	4293      	cmp	r3, r2
 8106036:	d101      	bne.n	810603c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8106038:	2300      	movs	r3, #0
 810603a:	e000      	b.n	810603e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 810603c:	2301      	movs	r3, #1
}
 810603e:	4618      	mov	r0, r3
 8106040:	370c      	adds	r7, #12
 8106042:	46bd      	mov	sp, r7
 8106044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106048:	4770      	bx	lr
 810604a:	bf00      	nop
 810604c:	58026400 	.word	0x58026400
 8106050:	80000100 	.word	0x80000100

08106054 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8106054:	b480      	push	{r7}
 8106056:	b083      	sub	sp, #12
 8106058:	af00      	add	r7, sp, #0
 810605a:	6078      	str	r0, [r7, #4]
 810605c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 810605e:	4906      	ldr	r1, [pc, #24]	@ (8106078 <HAL_HSEM_Release+0x24>)
 8106060:	683b      	ldr	r3, [r7, #0]
 8106062:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8106066:	687b      	ldr	r3, [r7, #4]
 8106068:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 810606c:	bf00      	nop
 810606e:	370c      	adds	r7, #12
 8106070:	46bd      	mov	sp, r7
 8106072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106076:	4770      	bx	lr
 8106078:	58026400 	.word	0x58026400

0810607c <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 810607c:	b480      	push	{r7}
 810607e:	b083      	sub	sp, #12
 8106080:	af00      	add	r7, sp, #0
 8106082:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8106084:	4b05      	ldr	r3, [pc, #20]	@ (810609c <HAL_HSEM_ActivateNotification+0x20>)
 8106086:	681a      	ldr	r2, [r3, #0]
 8106088:	4904      	ldr	r1, [pc, #16]	@ (810609c <HAL_HSEM_ActivateNotification+0x20>)
 810608a:	687b      	ldr	r3, [r7, #4]
 810608c:	4313      	orrs	r3, r2
 810608e:	600b      	str	r3, [r1, #0]
#endif
}
 8106090:	bf00      	nop
 8106092:	370c      	adds	r7, #12
 8106094:	46bd      	mov	sp, r7
 8106096:	f85d 7b04 	ldr.w	r7, [sp], #4
 810609a:	4770      	bx	lr
 810609c:	58026510 	.word	0x58026510

081060a0 <HAL_HSEM_DeactivateNotification>:
  * @brief  Deactivate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_DeactivateNotification(uint32_t SemMask)
{
 81060a0:	b480      	push	{r7}
 81060a2:	b083      	sub	sp, #12
 81060a4:	af00      	add	r7, sp, #0
 81060a6:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER &= ~SemMask;
  }
#else
  HSEM_COMMON->IER &= ~SemMask;
 81060a8:	4b06      	ldr	r3, [pc, #24]	@ (81060c4 <HAL_HSEM_DeactivateNotification+0x24>)
 81060aa:	681a      	ldr	r2, [r3, #0]
 81060ac:	687b      	ldr	r3, [r7, #4]
 81060ae:	43db      	mvns	r3, r3
 81060b0:	4904      	ldr	r1, [pc, #16]	@ (81060c4 <HAL_HSEM_DeactivateNotification+0x24>)
 81060b2:	4013      	ands	r3, r2
 81060b4:	600b      	str	r3, [r1, #0]
#endif
}
 81060b6:	bf00      	nop
 81060b8:	370c      	adds	r7, #12
 81060ba:	46bd      	mov	sp, r7
 81060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81060c0:	4770      	bx	lr
 81060c2:	bf00      	nop
 81060c4:	58026510 	.word	0x58026510

081060c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 81060c8:	b580      	push	{r7, lr}
 81060ca:	b082      	sub	sp, #8
 81060cc:	af00      	add	r7, sp, #0
 81060ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 81060d0:	687b      	ldr	r3, [r7, #4]
 81060d2:	2b00      	cmp	r3, #0
 81060d4:	d101      	bne.n	81060da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 81060d6:	2301      	movs	r3, #1
 81060d8:	e08d      	b.n	81061f6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 81060da:	687b      	ldr	r3, [r7, #4]
 81060dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81060e0:	b2db      	uxtb	r3, r3
 81060e2:	2b00      	cmp	r3, #0
 81060e4:	d106      	bne.n	81060f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 81060e6:	687b      	ldr	r3, [r7, #4]
 81060e8:	2200      	movs	r2, #0
 81060ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 81060ee:	6878      	ldr	r0, [r7, #4]
 81060f0:	f7fc fc88 	bl	8102a04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 81060f4:	687b      	ldr	r3, [r7, #4]
 81060f6:	2224      	movs	r2, #36	@ 0x24
 81060f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 81060fc:	687b      	ldr	r3, [r7, #4]
 81060fe:	681b      	ldr	r3, [r3, #0]
 8106100:	681a      	ldr	r2, [r3, #0]
 8106102:	687b      	ldr	r3, [r7, #4]
 8106104:	681b      	ldr	r3, [r3, #0]
 8106106:	f022 0201 	bic.w	r2, r2, #1
 810610a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 810610c:	687b      	ldr	r3, [r7, #4]
 810610e:	685a      	ldr	r2, [r3, #4]
 8106110:	687b      	ldr	r3, [r7, #4]
 8106112:	681b      	ldr	r3, [r3, #0]
 8106114:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8106118:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 810611a:	687b      	ldr	r3, [r7, #4]
 810611c:	681b      	ldr	r3, [r3, #0]
 810611e:	689a      	ldr	r2, [r3, #8]
 8106120:	687b      	ldr	r3, [r7, #4]
 8106122:	681b      	ldr	r3, [r3, #0]
 8106124:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8106128:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 810612a:	687b      	ldr	r3, [r7, #4]
 810612c:	68db      	ldr	r3, [r3, #12]
 810612e:	2b01      	cmp	r3, #1
 8106130:	d107      	bne.n	8106142 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8106132:	687b      	ldr	r3, [r7, #4]
 8106134:	689a      	ldr	r2, [r3, #8]
 8106136:	687b      	ldr	r3, [r7, #4]
 8106138:	681b      	ldr	r3, [r3, #0]
 810613a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 810613e:	609a      	str	r2, [r3, #8]
 8106140:	e006      	b.n	8106150 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8106142:	687b      	ldr	r3, [r7, #4]
 8106144:	689a      	ldr	r2, [r3, #8]
 8106146:	687b      	ldr	r3, [r7, #4]
 8106148:	681b      	ldr	r3, [r3, #0]
 810614a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 810614e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8106150:	687b      	ldr	r3, [r7, #4]
 8106152:	68db      	ldr	r3, [r3, #12]
 8106154:	2b02      	cmp	r3, #2
 8106156:	d108      	bne.n	810616a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8106158:	687b      	ldr	r3, [r7, #4]
 810615a:	681b      	ldr	r3, [r3, #0]
 810615c:	685a      	ldr	r2, [r3, #4]
 810615e:	687b      	ldr	r3, [r7, #4]
 8106160:	681b      	ldr	r3, [r3, #0]
 8106162:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8106166:	605a      	str	r2, [r3, #4]
 8106168:	e007      	b.n	810617a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 810616a:	687b      	ldr	r3, [r7, #4]
 810616c:	681b      	ldr	r3, [r3, #0]
 810616e:	685a      	ldr	r2, [r3, #4]
 8106170:	687b      	ldr	r3, [r7, #4]
 8106172:	681b      	ldr	r3, [r3, #0]
 8106174:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8106178:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 810617a:	687b      	ldr	r3, [r7, #4]
 810617c:	681b      	ldr	r3, [r3, #0]
 810617e:	685b      	ldr	r3, [r3, #4]
 8106180:	687a      	ldr	r2, [r7, #4]
 8106182:	6812      	ldr	r2, [r2, #0]
 8106184:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8106188:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 810618c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 810618e:	687b      	ldr	r3, [r7, #4]
 8106190:	681b      	ldr	r3, [r3, #0]
 8106192:	68da      	ldr	r2, [r3, #12]
 8106194:	687b      	ldr	r3, [r7, #4]
 8106196:	681b      	ldr	r3, [r3, #0]
 8106198:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 810619c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 810619e:	687b      	ldr	r3, [r7, #4]
 81061a0:	691a      	ldr	r2, [r3, #16]
 81061a2:	687b      	ldr	r3, [r7, #4]
 81061a4:	695b      	ldr	r3, [r3, #20]
 81061a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 81061aa:	687b      	ldr	r3, [r7, #4]
 81061ac:	699b      	ldr	r3, [r3, #24]
 81061ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 81061b0:	687b      	ldr	r3, [r7, #4]
 81061b2:	681b      	ldr	r3, [r3, #0]
 81061b4:	430a      	orrs	r2, r1
 81061b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 81061b8:	687b      	ldr	r3, [r7, #4]
 81061ba:	69d9      	ldr	r1, [r3, #28]
 81061bc:	687b      	ldr	r3, [r7, #4]
 81061be:	6a1a      	ldr	r2, [r3, #32]
 81061c0:	687b      	ldr	r3, [r7, #4]
 81061c2:	681b      	ldr	r3, [r3, #0]
 81061c4:	430a      	orrs	r2, r1
 81061c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 81061c8:	687b      	ldr	r3, [r7, #4]
 81061ca:	681b      	ldr	r3, [r3, #0]
 81061cc:	681a      	ldr	r2, [r3, #0]
 81061ce:	687b      	ldr	r3, [r7, #4]
 81061d0:	681b      	ldr	r3, [r3, #0]
 81061d2:	f042 0201 	orr.w	r2, r2, #1
 81061d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81061d8:	687b      	ldr	r3, [r7, #4]
 81061da:	2200      	movs	r2, #0
 81061dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 81061de:	687b      	ldr	r3, [r7, #4]
 81061e0:	2220      	movs	r2, #32
 81061e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 81061e6:	687b      	ldr	r3, [r7, #4]
 81061e8:	2200      	movs	r2, #0
 81061ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 81061ec:	687b      	ldr	r3, [r7, #4]
 81061ee:	2200      	movs	r2, #0
 81061f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 81061f4:	2300      	movs	r3, #0
}
 81061f6:	4618      	mov	r0, r3
 81061f8:	3708      	adds	r7, #8
 81061fa:	46bd      	mov	sp, r7
 81061fc:	bd80      	pop	{r7, pc}
	...

08106200 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8106200:	b580      	push	{r7, lr}
 8106202:	b088      	sub	sp, #32
 8106204:	af02      	add	r7, sp, #8
 8106206:	60f8      	str	r0, [r7, #12]
 8106208:	4608      	mov	r0, r1
 810620a:	4611      	mov	r1, r2
 810620c:	461a      	mov	r2, r3
 810620e:	4603      	mov	r3, r0
 8106210:	817b      	strh	r3, [r7, #10]
 8106212:	460b      	mov	r3, r1
 8106214:	813b      	strh	r3, [r7, #8]
 8106216:	4613      	mov	r3, r2
 8106218:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810621a:	68fb      	ldr	r3, [r7, #12]
 810621c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106220:	b2db      	uxtb	r3, r3
 8106222:	2b20      	cmp	r3, #32
 8106224:	f040 80f9 	bne.w	810641a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8106228:	6a3b      	ldr	r3, [r7, #32]
 810622a:	2b00      	cmp	r3, #0
 810622c:	d002      	beq.n	8106234 <HAL_I2C_Mem_Write+0x34>
 810622e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8106230:	2b00      	cmp	r3, #0
 8106232:	d105      	bne.n	8106240 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8106234:	68fb      	ldr	r3, [r7, #12]
 8106236:	f44f 7200 	mov.w	r2, #512	@ 0x200
 810623a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 810623c:	2301      	movs	r3, #1
 810623e:	e0ed      	b.n	810641c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8106240:	68fb      	ldr	r3, [r7, #12]
 8106242:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8106246:	2b01      	cmp	r3, #1
 8106248:	d101      	bne.n	810624e <HAL_I2C_Mem_Write+0x4e>
 810624a:	2302      	movs	r3, #2
 810624c:	e0e6      	b.n	810641c <HAL_I2C_Mem_Write+0x21c>
 810624e:	68fb      	ldr	r3, [r7, #12]
 8106250:	2201      	movs	r2, #1
 8106252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8106256:	f7fd f85d 	bl	8103314 <HAL_GetTick>
 810625a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 810625c:	697b      	ldr	r3, [r7, #20]
 810625e:	9300      	str	r3, [sp, #0]
 8106260:	2319      	movs	r3, #25
 8106262:	2201      	movs	r2, #1
 8106264:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8106268:	68f8      	ldr	r0, [r7, #12]
 810626a:	f002 f8a9 	bl	81083c0 <I2C_WaitOnFlagUntilTimeout>
 810626e:	4603      	mov	r3, r0
 8106270:	2b00      	cmp	r3, #0
 8106272:	d001      	beq.n	8106278 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8106274:	2301      	movs	r3, #1
 8106276:	e0d1      	b.n	810641c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8106278:	68fb      	ldr	r3, [r7, #12]
 810627a:	2221      	movs	r2, #33	@ 0x21
 810627c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8106280:	68fb      	ldr	r3, [r7, #12]
 8106282:	2240      	movs	r2, #64	@ 0x40
 8106284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8106288:	68fb      	ldr	r3, [r7, #12]
 810628a:	2200      	movs	r2, #0
 810628c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 810628e:	68fb      	ldr	r3, [r7, #12]
 8106290:	6a3a      	ldr	r2, [r7, #32]
 8106292:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8106294:	68fb      	ldr	r3, [r7, #12]
 8106296:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8106298:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 810629a:	68fb      	ldr	r3, [r7, #12]
 810629c:	2200      	movs	r2, #0
 810629e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 81062a0:	88f8      	ldrh	r0, [r7, #6]
 81062a2:	893a      	ldrh	r2, [r7, #8]
 81062a4:	8979      	ldrh	r1, [r7, #10]
 81062a6:	697b      	ldr	r3, [r7, #20]
 81062a8:	9301      	str	r3, [sp, #4]
 81062aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81062ac:	9300      	str	r3, [sp, #0]
 81062ae:	4603      	mov	r3, r0
 81062b0:	68f8      	ldr	r0, [r7, #12]
 81062b2:	f001 f871 	bl	8107398 <I2C_RequestMemoryWrite>
 81062b6:	4603      	mov	r3, r0
 81062b8:	2b00      	cmp	r3, #0
 81062ba:	d005      	beq.n	81062c8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 81062bc:	68fb      	ldr	r3, [r7, #12]
 81062be:	2200      	movs	r2, #0
 81062c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 81062c4:	2301      	movs	r3, #1
 81062c6:	e0a9      	b.n	810641c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81062c8:	68fb      	ldr	r3, [r7, #12]
 81062ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81062cc:	b29b      	uxth	r3, r3
 81062ce:	2bff      	cmp	r3, #255	@ 0xff
 81062d0:	d90e      	bls.n	81062f0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 81062d2:	68fb      	ldr	r3, [r7, #12]
 81062d4:	22ff      	movs	r2, #255	@ 0xff
 81062d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 81062d8:	68fb      	ldr	r3, [r7, #12]
 81062da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81062dc:	b2da      	uxtb	r2, r3
 81062de:	8979      	ldrh	r1, [r7, #10]
 81062e0:	2300      	movs	r3, #0
 81062e2:	9300      	str	r3, [sp, #0]
 81062e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 81062e8:	68f8      	ldr	r0, [r7, #12]
 81062ea:	f002 fa2d 	bl	8108748 <I2C_TransferConfig>
 81062ee:	e00f      	b.n	8106310 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 81062f0:	68fb      	ldr	r3, [r7, #12]
 81062f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81062f4:	b29a      	uxth	r2, r3
 81062f6:	68fb      	ldr	r3, [r7, #12]
 81062f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 81062fa:	68fb      	ldr	r3, [r7, #12]
 81062fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81062fe:	b2da      	uxtb	r2, r3
 8106300:	8979      	ldrh	r1, [r7, #10]
 8106302:	2300      	movs	r3, #0
 8106304:	9300      	str	r3, [sp, #0]
 8106306:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 810630a:	68f8      	ldr	r0, [r7, #12]
 810630c:	f002 fa1c 	bl	8108748 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8106310:	697a      	ldr	r2, [r7, #20]
 8106312:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8106314:	68f8      	ldr	r0, [r7, #12]
 8106316:	f002 f8ac 	bl	8108472 <I2C_WaitOnTXISFlagUntilTimeout>
 810631a:	4603      	mov	r3, r0
 810631c:	2b00      	cmp	r3, #0
 810631e:	d001      	beq.n	8106324 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8106320:	2301      	movs	r3, #1
 8106322:	e07b      	b.n	810641c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8106324:	68fb      	ldr	r3, [r7, #12]
 8106326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106328:	781a      	ldrb	r2, [r3, #0]
 810632a:	68fb      	ldr	r3, [r7, #12]
 810632c:	681b      	ldr	r3, [r3, #0]
 810632e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8106330:	68fb      	ldr	r3, [r7, #12]
 8106332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106334:	1c5a      	adds	r2, r3, #1
 8106336:	68fb      	ldr	r3, [r7, #12]
 8106338:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 810633a:	68fb      	ldr	r3, [r7, #12]
 810633c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810633e:	b29b      	uxth	r3, r3
 8106340:	3b01      	subs	r3, #1
 8106342:	b29a      	uxth	r2, r3
 8106344:	68fb      	ldr	r3, [r7, #12]
 8106346:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8106348:	68fb      	ldr	r3, [r7, #12]
 810634a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810634c:	3b01      	subs	r3, #1
 810634e:	b29a      	uxth	r2, r3
 8106350:	68fb      	ldr	r3, [r7, #12]
 8106352:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8106354:	68fb      	ldr	r3, [r7, #12]
 8106356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106358:	b29b      	uxth	r3, r3
 810635a:	2b00      	cmp	r3, #0
 810635c:	d034      	beq.n	81063c8 <HAL_I2C_Mem_Write+0x1c8>
 810635e:	68fb      	ldr	r3, [r7, #12]
 8106360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106362:	2b00      	cmp	r3, #0
 8106364:	d130      	bne.n	81063c8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8106366:	697b      	ldr	r3, [r7, #20]
 8106368:	9300      	str	r3, [sp, #0]
 810636a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810636c:	2200      	movs	r2, #0
 810636e:	2180      	movs	r1, #128	@ 0x80
 8106370:	68f8      	ldr	r0, [r7, #12]
 8106372:	f002 f825 	bl	81083c0 <I2C_WaitOnFlagUntilTimeout>
 8106376:	4603      	mov	r3, r0
 8106378:	2b00      	cmp	r3, #0
 810637a:	d001      	beq.n	8106380 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 810637c:	2301      	movs	r3, #1
 810637e:	e04d      	b.n	810641c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8106380:	68fb      	ldr	r3, [r7, #12]
 8106382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106384:	b29b      	uxth	r3, r3
 8106386:	2bff      	cmp	r3, #255	@ 0xff
 8106388:	d90e      	bls.n	81063a8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 810638a:	68fb      	ldr	r3, [r7, #12]
 810638c:	22ff      	movs	r2, #255	@ 0xff
 810638e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8106390:	68fb      	ldr	r3, [r7, #12]
 8106392:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106394:	b2da      	uxtb	r2, r3
 8106396:	8979      	ldrh	r1, [r7, #10]
 8106398:	2300      	movs	r3, #0
 810639a:	9300      	str	r3, [sp, #0]
 810639c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 81063a0:	68f8      	ldr	r0, [r7, #12]
 81063a2:	f002 f9d1 	bl	8108748 <I2C_TransferConfig>
 81063a6:	e00f      	b.n	81063c8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 81063a8:	68fb      	ldr	r3, [r7, #12]
 81063aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81063ac:	b29a      	uxth	r2, r3
 81063ae:	68fb      	ldr	r3, [r7, #12]
 81063b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 81063b2:	68fb      	ldr	r3, [r7, #12]
 81063b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81063b6:	b2da      	uxtb	r2, r3
 81063b8:	8979      	ldrh	r1, [r7, #10]
 81063ba:	2300      	movs	r3, #0
 81063bc:	9300      	str	r3, [sp, #0]
 81063be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 81063c2:	68f8      	ldr	r0, [r7, #12]
 81063c4:	f002 f9c0 	bl	8108748 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 81063c8:	68fb      	ldr	r3, [r7, #12]
 81063ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81063cc:	b29b      	uxth	r3, r3
 81063ce:	2b00      	cmp	r3, #0
 81063d0:	d19e      	bne.n	8106310 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 81063d2:	697a      	ldr	r2, [r7, #20]
 81063d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 81063d6:	68f8      	ldr	r0, [r7, #12]
 81063d8:	f002 f892 	bl	8108500 <I2C_WaitOnSTOPFlagUntilTimeout>
 81063dc:	4603      	mov	r3, r0
 81063de:	2b00      	cmp	r3, #0
 81063e0:	d001      	beq.n	81063e6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 81063e2:	2301      	movs	r3, #1
 81063e4:	e01a      	b.n	810641c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81063e6:	68fb      	ldr	r3, [r7, #12]
 81063e8:	681b      	ldr	r3, [r3, #0]
 81063ea:	2220      	movs	r2, #32
 81063ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 81063ee:	68fb      	ldr	r3, [r7, #12]
 81063f0:	681b      	ldr	r3, [r3, #0]
 81063f2:	6859      	ldr	r1, [r3, #4]
 81063f4:	68fb      	ldr	r3, [r7, #12]
 81063f6:	681a      	ldr	r2, [r3, #0]
 81063f8:	4b0a      	ldr	r3, [pc, #40]	@ (8106424 <HAL_I2C_Mem_Write+0x224>)
 81063fa:	400b      	ands	r3, r1
 81063fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 81063fe:	68fb      	ldr	r3, [r7, #12]
 8106400:	2220      	movs	r2, #32
 8106402:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8106406:	68fb      	ldr	r3, [r7, #12]
 8106408:	2200      	movs	r2, #0
 810640a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810640e:	68fb      	ldr	r3, [r7, #12]
 8106410:	2200      	movs	r2, #0
 8106412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8106416:	2300      	movs	r3, #0
 8106418:	e000      	b.n	810641c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 810641a:	2302      	movs	r3, #2
  }
}
 810641c:	4618      	mov	r0, r3
 810641e:	3718      	adds	r7, #24
 8106420:	46bd      	mov	sp, r7
 8106422:	bd80      	pop	{r7, pc}
 8106424:	fe00e800 	.word	0xfe00e800

08106428 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8106428:	b580      	push	{r7, lr}
 810642a:	b088      	sub	sp, #32
 810642c:	af02      	add	r7, sp, #8
 810642e:	60f8      	str	r0, [r7, #12]
 8106430:	4608      	mov	r0, r1
 8106432:	4611      	mov	r1, r2
 8106434:	461a      	mov	r2, r3
 8106436:	4603      	mov	r3, r0
 8106438:	817b      	strh	r3, [r7, #10]
 810643a:	460b      	mov	r3, r1
 810643c:	813b      	strh	r3, [r7, #8]
 810643e:	4613      	mov	r3, r2
 8106440:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8106442:	68fb      	ldr	r3, [r7, #12]
 8106444:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106448:	b2db      	uxtb	r3, r3
 810644a:	2b20      	cmp	r3, #32
 810644c:	f040 80fd 	bne.w	810664a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8106450:	6a3b      	ldr	r3, [r7, #32]
 8106452:	2b00      	cmp	r3, #0
 8106454:	d002      	beq.n	810645c <HAL_I2C_Mem_Read+0x34>
 8106456:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8106458:	2b00      	cmp	r3, #0
 810645a:	d105      	bne.n	8106468 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 810645c:	68fb      	ldr	r3, [r7, #12]
 810645e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8106462:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8106464:	2301      	movs	r3, #1
 8106466:	e0f1      	b.n	810664c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8106468:	68fb      	ldr	r3, [r7, #12]
 810646a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 810646e:	2b01      	cmp	r3, #1
 8106470:	d101      	bne.n	8106476 <HAL_I2C_Mem_Read+0x4e>
 8106472:	2302      	movs	r3, #2
 8106474:	e0ea      	b.n	810664c <HAL_I2C_Mem_Read+0x224>
 8106476:	68fb      	ldr	r3, [r7, #12]
 8106478:	2201      	movs	r2, #1
 810647a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 810647e:	f7fc ff49 	bl	8103314 <HAL_GetTick>
 8106482:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8106484:	697b      	ldr	r3, [r7, #20]
 8106486:	9300      	str	r3, [sp, #0]
 8106488:	2319      	movs	r3, #25
 810648a:	2201      	movs	r2, #1
 810648c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8106490:	68f8      	ldr	r0, [r7, #12]
 8106492:	f001 ff95 	bl	81083c0 <I2C_WaitOnFlagUntilTimeout>
 8106496:	4603      	mov	r3, r0
 8106498:	2b00      	cmp	r3, #0
 810649a:	d001      	beq.n	81064a0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 810649c:	2301      	movs	r3, #1
 810649e:	e0d5      	b.n	810664c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 81064a0:	68fb      	ldr	r3, [r7, #12]
 81064a2:	2222      	movs	r2, #34	@ 0x22
 81064a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 81064a8:	68fb      	ldr	r3, [r7, #12]
 81064aa:	2240      	movs	r2, #64	@ 0x40
 81064ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 81064b0:	68fb      	ldr	r3, [r7, #12]
 81064b2:	2200      	movs	r2, #0
 81064b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 81064b6:	68fb      	ldr	r3, [r7, #12]
 81064b8:	6a3a      	ldr	r2, [r7, #32]
 81064ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 81064bc:	68fb      	ldr	r3, [r7, #12]
 81064be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 81064c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 81064c2:	68fb      	ldr	r3, [r7, #12]
 81064c4:	2200      	movs	r2, #0
 81064c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 81064c8:	88f8      	ldrh	r0, [r7, #6]
 81064ca:	893a      	ldrh	r2, [r7, #8]
 81064cc:	8979      	ldrh	r1, [r7, #10]
 81064ce:	697b      	ldr	r3, [r7, #20]
 81064d0:	9301      	str	r3, [sp, #4]
 81064d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81064d4:	9300      	str	r3, [sp, #0]
 81064d6:	4603      	mov	r3, r0
 81064d8:	68f8      	ldr	r0, [r7, #12]
 81064da:	f000 ffb1 	bl	8107440 <I2C_RequestMemoryRead>
 81064de:	4603      	mov	r3, r0
 81064e0:	2b00      	cmp	r3, #0
 81064e2:	d005      	beq.n	81064f0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 81064e4:	68fb      	ldr	r3, [r7, #12]
 81064e6:	2200      	movs	r2, #0
 81064e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 81064ec:	2301      	movs	r3, #1
 81064ee:	e0ad      	b.n	810664c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81064f0:	68fb      	ldr	r3, [r7, #12]
 81064f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81064f4:	b29b      	uxth	r3, r3
 81064f6:	2bff      	cmp	r3, #255	@ 0xff
 81064f8:	d90e      	bls.n	8106518 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 81064fa:	68fb      	ldr	r3, [r7, #12]
 81064fc:	22ff      	movs	r2, #255	@ 0xff
 81064fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8106500:	68fb      	ldr	r3, [r7, #12]
 8106502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106504:	b2da      	uxtb	r2, r3
 8106506:	8979      	ldrh	r1, [r7, #10]
 8106508:	4b52      	ldr	r3, [pc, #328]	@ (8106654 <HAL_I2C_Mem_Read+0x22c>)
 810650a:	9300      	str	r3, [sp, #0]
 810650c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8106510:	68f8      	ldr	r0, [r7, #12]
 8106512:	f002 f919 	bl	8108748 <I2C_TransferConfig>
 8106516:	e00f      	b.n	8106538 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8106518:	68fb      	ldr	r3, [r7, #12]
 810651a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810651c:	b29a      	uxth	r2, r3
 810651e:	68fb      	ldr	r3, [r7, #12]
 8106520:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8106522:	68fb      	ldr	r3, [r7, #12]
 8106524:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106526:	b2da      	uxtb	r2, r3
 8106528:	8979      	ldrh	r1, [r7, #10]
 810652a:	4b4a      	ldr	r3, [pc, #296]	@ (8106654 <HAL_I2C_Mem_Read+0x22c>)
 810652c:	9300      	str	r3, [sp, #0]
 810652e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8106532:	68f8      	ldr	r0, [r7, #12]
 8106534:	f002 f908 	bl	8108748 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8106538:	697b      	ldr	r3, [r7, #20]
 810653a:	9300      	str	r3, [sp, #0]
 810653c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810653e:	2200      	movs	r2, #0
 8106540:	2104      	movs	r1, #4
 8106542:	68f8      	ldr	r0, [r7, #12]
 8106544:	f001 ff3c 	bl	81083c0 <I2C_WaitOnFlagUntilTimeout>
 8106548:	4603      	mov	r3, r0
 810654a:	2b00      	cmp	r3, #0
 810654c:	d001      	beq.n	8106552 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 810654e:	2301      	movs	r3, #1
 8106550:	e07c      	b.n	810664c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8106552:	68fb      	ldr	r3, [r7, #12]
 8106554:	681b      	ldr	r3, [r3, #0]
 8106556:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8106558:	68fb      	ldr	r3, [r7, #12]
 810655a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810655c:	b2d2      	uxtb	r2, r2
 810655e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8106560:	68fb      	ldr	r3, [r7, #12]
 8106562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106564:	1c5a      	adds	r2, r3, #1
 8106566:	68fb      	ldr	r3, [r7, #12]
 8106568:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 810656a:	68fb      	ldr	r3, [r7, #12]
 810656c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 810656e:	3b01      	subs	r3, #1
 8106570:	b29a      	uxth	r2, r3
 8106572:	68fb      	ldr	r3, [r7, #12]
 8106574:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8106576:	68fb      	ldr	r3, [r7, #12]
 8106578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810657a:	b29b      	uxth	r3, r3
 810657c:	3b01      	subs	r3, #1
 810657e:	b29a      	uxth	r2, r3
 8106580:	68fb      	ldr	r3, [r7, #12]
 8106582:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8106584:	68fb      	ldr	r3, [r7, #12]
 8106586:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106588:	b29b      	uxth	r3, r3
 810658a:	2b00      	cmp	r3, #0
 810658c:	d034      	beq.n	81065f8 <HAL_I2C_Mem_Read+0x1d0>
 810658e:	68fb      	ldr	r3, [r7, #12]
 8106590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106592:	2b00      	cmp	r3, #0
 8106594:	d130      	bne.n	81065f8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8106596:	697b      	ldr	r3, [r7, #20]
 8106598:	9300      	str	r3, [sp, #0]
 810659a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810659c:	2200      	movs	r2, #0
 810659e:	2180      	movs	r1, #128	@ 0x80
 81065a0:	68f8      	ldr	r0, [r7, #12]
 81065a2:	f001 ff0d 	bl	81083c0 <I2C_WaitOnFlagUntilTimeout>
 81065a6:	4603      	mov	r3, r0
 81065a8:	2b00      	cmp	r3, #0
 81065aa:	d001      	beq.n	81065b0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 81065ac:	2301      	movs	r3, #1
 81065ae:	e04d      	b.n	810664c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81065b0:	68fb      	ldr	r3, [r7, #12]
 81065b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81065b4:	b29b      	uxth	r3, r3
 81065b6:	2bff      	cmp	r3, #255	@ 0xff
 81065b8:	d90e      	bls.n	81065d8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 81065ba:	68fb      	ldr	r3, [r7, #12]
 81065bc:	22ff      	movs	r2, #255	@ 0xff
 81065be:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 81065c0:	68fb      	ldr	r3, [r7, #12]
 81065c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81065c4:	b2da      	uxtb	r2, r3
 81065c6:	8979      	ldrh	r1, [r7, #10]
 81065c8:	2300      	movs	r3, #0
 81065ca:	9300      	str	r3, [sp, #0]
 81065cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 81065d0:	68f8      	ldr	r0, [r7, #12]
 81065d2:	f002 f8b9 	bl	8108748 <I2C_TransferConfig>
 81065d6:	e00f      	b.n	81065f8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 81065d8:	68fb      	ldr	r3, [r7, #12]
 81065da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81065dc:	b29a      	uxth	r2, r3
 81065de:	68fb      	ldr	r3, [r7, #12]
 81065e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 81065e2:	68fb      	ldr	r3, [r7, #12]
 81065e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 81065e6:	b2da      	uxtb	r2, r3
 81065e8:	8979      	ldrh	r1, [r7, #10]
 81065ea:	2300      	movs	r3, #0
 81065ec:	9300      	str	r3, [sp, #0]
 81065ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 81065f2:	68f8      	ldr	r0, [r7, #12]
 81065f4:	f002 f8a8 	bl	8108748 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 81065f8:	68fb      	ldr	r3, [r7, #12]
 81065fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81065fc:	b29b      	uxth	r3, r3
 81065fe:	2b00      	cmp	r3, #0
 8106600:	d19a      	bne.n	8106538 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8106602:	697a      	ldr	r2, [r7, #20]
 8106604:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8106606:	68f8      	ldr	r0, [r7, #12]
 8106608:	f001 ff7a 	bl	8108500 <I2C_WaitOnSTOPFlagUntilTimeout>
 810660c:	4603      	mov	r3, r0
 810660e:	2b00      	cmp	r3, #0
 8106610:	d001      	beq.n	8106616 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8106612:	2301      	movs	r3, #1
 8106614:	e01a      	b.n	810664c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8106616:	68fb      	ldr	r3, [r7, #12]
 8106618:	681b      	ldr	r3, [r3, #0]
 810661a:	2220      	movs	r2, #32
 810661c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 810661e:	68fb      	ldr	r3, [r7, #12]
 8106620:	681b      	ldr	r3, [r3, #0]
 8106622:	6859      	ldr	r1, [r3, #4]
 8106624:	68fb      	ldr	r3, [r7, #12]
 8106626:	681a      	ldr	r2, [r3, #0]
 8106628:	4b0b      	ldr	r3, [pc, #44]	@ (8106658 <HAL_I2C_Mem_Read+0x230>)
 810662a:	400b      	ands	r3, r1
 810662c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 810662e:	68fb      	ldr	r3, [r7, #12]
 8106630:	2220      	movs	r2, #32
 8106632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8106636:	68fb      	ldr	r3, [r7, #12]
 8106638:	2200      	movs	r2, #0
 810663a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810663e:	68fb      	ldr	r3, [r7, #12]
 8106640:	2200      	movs	r2, #0
 8106642:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8106646:	2300      	movs	r3, #0
 8106648:	e000      	b.n	810664c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 810664a:	2302      	movs	r3, #2
  }
}
 810664c:	4618      	mov	r0, r3
 810664e:	3718      	adds	r7, #24
 8106650:	46bd      	mov	sp, r7
 8106652:	bd80      	pop	{r7, pc}
 8106654:	80002400 	.word	0x80002400
 8106658:	fe00e800 	.word	0xfe00e800

0810665c <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 810665c:	b580      	push	{r7, lr}
 810665e:	b088      	sub	sp, #32
 8106660:	af02      	add	r7, sp, #8
 8106662:	60f8      	str	r0, [r7, #12]
 8106664:	4608      	mov	r0, r1
 8106666:	4611      	mov	r1, r2
 8106668:	461a      	mov	r2, r3
 810666a:	4603      	mov	r3, r0
 810666c:	817b      	strh	r3, [r7, #10]
 810666e:	460b      	mov	r3, r1
 8106670:	813b      	strh	r3, [r7, #8]
 8106672:	4613      	mov	r3, r2
 8106674:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8106676:	68fb      	ldr	r3, [r7, #12]
 8106678:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 810667c:	b2db      	uxtb	r3, r3
 810667e:	2b20      	cmp	r3, #32
 8106680:	f040 80c2 	bne.w	8106808 <HAL_I2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 8106684:	6a3b      	ldr	r3, [r7, #32]
 8106686:	2b00      	cmp	r3, #0
 8106688:	d002      	beq.n	8106690 <HAL_I2C_Mem_Read_DMA+0x34>
 810668a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 810668c:	2b00      	cmp	r3, #0
 810668e:	d105      	bne.n	810669c <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8106690:	68fb      	ldr	r3, [r7, #12]
 8106692:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8106696:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8106698:	2301      	movs	r3, #1
 810669a:	e0b6      	b.n	810680a <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 810669c:	68fb      	ldr	r3, [r7, #12]
 810669e:	681b      	ldr	r3, [r3, #0]
 81066a0:	699b      	ldr	r3, [r3, #24]
 81066a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81066a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81066aa:	d101      	bne.n	81066b0 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 81066ac:	2302      	movs	r3, #2
 81066ae:	e0ac      	b.n	810680a <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 81066b0:	68fb      	ldr	r3, [r7, #12]
 81066b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81066b6:	2b01      	cmp	r3, #1
 81066b8:	d101      	bne.n	81066be <HAL_I2C_Mem_Read_DMA+0x62>
 81066ba:	2302      	movs	r3, #2
 81066bc:	e0a5      	b.n	810680a <HAL_I2C_Mem_Read_DMA+0x1ae>
 81066be:	68fb      	ldr	r3, [r7, #12]
 81066c0:	2201      	movs	r2, #1
 81066c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 81066c6:	68fb      	ldr	r3, [r7, #12]
 81066c8:	2222      	movs	r2, #34	@ 0x22
 81066ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 81066ce:	68fb      	ldr	r3, [r7, #12]
 81066d0:	2240      	movs	r2, #64	@ 0x40
 81066d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 81066d6:	68fb      	ldr	r3, [r7, #12]
 81066d8:	2200      	movs	r2, #0
 81066da:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 81066dc:	68fb      	ldr	r3, [r7, #12]
 81066de:	6a3a      	ldr	r2, [r7, #32]
 81066e0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 81066e2:	68fb      	ldr	r3, [r7, #12]
 81066e4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 81066e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 81066e8:	68fb      	ldr	r3, [r7, #12]
 81066ea:	4a4a      	ldr	r2, [pc, #296]	@ (8106814 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 81066ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 81066ee:	68fb      	ldr	r3, [r7, #12]
 81066f0:	4a49      	ldr	r2, [pc, #292]	@ (8106818 <HAL_I2C_Mem_Read_DMA+0x1bc>)
 81066f2:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 81066f4:	897a      	ldrh	r2, [r7, #10]
 81066f6:	68fb      	ldr	r3, [r7, #12]
 81066f8:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81066fa:	68fb      	ldr	r3, [r7, #12]
 81066fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81066fe:	b29b      	uxth	r3, r3
 8106700:	2bff      	cmp	r3, #255	@ 0xff
 8106702:	d903      	bls.n	810670c <HAL_I2C_Mem_Read_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8106704:	68fb      	ldr	r3, [r7, #12]
 8106706:	22ff      	movs	r2, #255	@ 0xff
 8106708:	851a      	strh	r2, [r3, #40]	@ 0x28
 810670a:	e004      	b.n	8106716 <HAL_I2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 810670c:	68fb      	ldr	r3, [r7, #12]
 810670e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106710:	b29a      	uxth	r2, r3
 8106712:	68fb      	ldr	r3, [r7, #12]
 8106714:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8106716:	88fb      	ldrh	r3, [r7, #6]
 8106718:	2b01      	cmp	r3, #1
 810671a:	d109      	bne.n	8106730 <HAL_I2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 810671c:	893b      	ldrh	r3, [r7, #8]
 810671e:	b2da      	uxtb	r2, r3
 8106720:	68fb      	ldr	r3, [r7, #12]
 8106722:	681b      	ldr	r3, [r3, #0]
 8106724:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8106726:	68fb      	ldr	r3, [r7, #12]
 8106728:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 810672c:	651a      	str	r2, [r3, #80]	@ 0x50
 810672e:	e00b      	b.n	8106748 <HAL_I2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8106730:	893b      	ldrh	r3, [r7, #8]
 8106732:	0a1b      	lsrs	r3, r3, #8
 8106734:	b29b      	uxth	r3, r3
 8106736:	b2da      	uxtb	r2, r3
 8106738:	68fb      	ldr	r3, [r7, #12]
 810673a:	681b      	ldr	r3, [r3, #0]
 810673c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 810673e:	893b      	ldrh	r3, [r7, #8]
 8106740:	b2db      	uxtb	r3, r3
 8106742:	461a      	mov	r2, r3
 8106744:	68fb      	ldr	r3, [r7, #12]
 8106746:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 8106748:	68fb      	ldr	r3, [r7, #12]
 810674a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810674c:	2b00      	cmp	r3, #0
 810674e:	d020      	beq.n	8106792 <HAL_I2C_Mem_Read_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8106750:	68fb      	ldr	r3, [r7, #12]
 8106752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8106754:	4a31      	ldr	r2, [pc, #196]	@ (810681c <HAL_I2C_Mem_Read_DMA+0x1c0>)
 8106756:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8106758:	68fb      	ldr	r3, [r7, #12]
 810675a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810675c:	4a30      	ldr	r2, [pc, #192]	@ (8106820 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 810675e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8106760:	68fb      	ldr	r3, [r7, #12]
 8106762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8106764:	2200      	movs	r2, #0
 8106766:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 8106768:	68fb      	ldr	r3, [r7, #12]
 810676a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810676c:	2200      	movs	r2, #0
 810676e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8106770:	68fb      	ldr	r3, [r7, #12]
 8106772:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8106774:	68fb      	ldr	r3, [r7, #12]
 8106776:	681b      	ldr	r3, [r3, #0]
 8106778:	3324      	adds	r3, #36	@ 0x24
 810677a:	4619      	mov	r1, r3
 810677c:	6a3a      	ldr	r2, [r7, #32]
                                       hi2c->XferSize);
 810677e:	68fb      	ldr	r3, [r7, #12]
 8106780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8106782:	f7fd fa8f 	bl	8103ca4 <HAL_DMA_Start_IT>
 8106786:	4603      	mov	r3, r0
 8106788:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 810678a:	7dfb      	ldrb	r3, [r7, #23]
 810678c:	2b00      	cmp	r3, #0
 810678e:	d127      	bne.n	81067e0 <HAL_I2C_Mem_Read_DMA+0x184>
 8106790:	e013      	b.n	81067ba <HAL_I2C_Mem_Read_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8106792:	68fb      	ldr	r3, [r7, #12]
 8106794:	2220      	movs	r2, #32
 8106796:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 810679a:	68fb      	ldr	r3, [r7, #12]
 810679c:	2200      	movs	r2, #0
 810679e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 81067a2:	68fb      	ldr	r3, [r7, #12]
 81067a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81067a6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 81067aa:	68fb      	ldr	r3, [r7, #12]
 81067ac:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 81067ae:	68fb      	ldr	r3, [r7, #12]
 81067b0:	2200      	movs	r2, #0
 81067b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 81067b6:	2301      	movs	r3, #1
 81067b8:	e027      	b.n	810680a <HAL_I2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 81067ba:	88fb      	ldrh	r3, [r7, #6]
 81067bc:	b2da      	uxtb	r2, r3
 81067be:	8979      	ldrh	r1, [r7, #10]
 81067c0:	4b18      	ldr	r3, [pc, #96]	@ (8106824 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 81067c2:	9300      	str	r3, [sp, #0]
 81067c4:	2300      	movs	r3, #0
 81067c6:	68f8      	ldr	r0, [r7, #12]
 81067c8:	f001 ffbe 	bl	8108748 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 81067cc:	68fb      	ldr	r3, [r7, #12]
 81067ce:	2200      	movs	r2, #0
 81067d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 81067d4:	2101      	movs	r1, #1
 81067d6:	68f8      	ldr	r0, [r7, #12]
 81067d8:	f001 ffe8 	bl	81087ac <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 81067dc:	2300      	movs	r3, #0
 81067de:	e014      	b.n	810680a <HAL_I2C_Mem_Read_DMA+0x1ae>
      hi2c->State     = HAL_I2C_STATE_READY;
 81067e0:	68fb      	ldr	r3, [r7, #12]
 81067e2:	2220      	movs	r2, #32
 81067e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 81067e8:	68fb      	ldr	r3, [r7, #12]
 81067ea:	2200      	movs	r2, #0
 81067ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 81067f0:	68fb      	ldr	r3, [r7, #12]
 81067f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81067f4:	f043 0210 	orr.w	r2, r3, #16
 81067f8:	68fb      	ldr	r3, [r7, #12]
 81067fa:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 81067fc:	68fb      	ldr	r3, [r7, #12]
 81067fe:	2200      	movs	r2, #0
 8106800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8106804:	2301      	movs	r3, #1
 8106806:	e000      	b.n	810680a <HAL_I2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 8106808:	2302      	movs	r3, #2
  }
}
 810680a:	4618      	mov	r0, r3
 810680c:	3718      	adds	r7, #24
 810680e:	46bd      	mov	sp, r7
 8106810:	bd80      	pop	{r7, pc}
 8106812:	bf00      	nop
 8106814:	ffff0000 	.word	0xffff0000
 8106818:	08106d99 	.word	0x08106d99
 810681c:	0810807b 	.word	0x0810807b
 8106820:	08108111 	.word	0x08108111
 8106824:	80002000 	.word	0x80002000

08106828 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8106828:	b580      	push	{r7, lr}
 810682a:	b084      	sub	sp, #16
 810682c:	af00      	add	r7, sp, #0
 810682e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8106830:	687b      	ldr	r3, [r7, #4]
 8106832:	681b      	ldr	r3, [r3, #0]
 8106834:	699b      	ldr	r3, [r3, #24]
 8106836:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8106838:	687b      	ldr	r3, [r7, #4]
 810683a:	681b      	ldr	r3, [r3, #0]
 810683c:	681b      	ldr	r3, [r3, #0]
 810683e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8106840:	687b      	ldr	r3, [r7, #4]
 8106842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8106844:	2b00      	cmp	r3, #0
 8106846:	d005      	beq.n	8106854 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8106848:	687b      	ldr	r3, [r7, #4]
 810684a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810684c:	68ba      	ldr	r2, [r7, #8]
 810684e:	68f9      	ldr	r1, [r7, #12]
 8106850:	6878      	ldr	r0, [r7, #4]
 8106852:	4798      	blx	r3
  }
}
 8106854:	bf00      	nop
 8106856:	3710      	adds	r7, #16
 8106858:	46bd      	mov	sp, r7
 810685a:	bd80      	pop	{r7, pc}

0810685c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 810685c:	b580      	push	{r7, lr}
 810685e:	b086      	sub	sp, #24
 8106860:	af00      	add	r7, sp, #0
 8106862:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8106864:	687b      	ldr	r3, [r7, #4]
 8106866:	681b      	ldr	r3, [r3, #0]
 8106868:	699b      	ldr	r3, [r3, #24]
 810686a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 810686c:	687b      	ldr	r3, [r7, #4]
 810686e:	681b      	ldr	r3, [r3, #0]
 8106870:	681b      	ldr	r3, [r3, #0]
 8106872:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8106874:	697b      	ldr	r3, [r7, #20]
 8106876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810687a:	2b00      	cmp	r3, #0
 810687c:	d00f      	beq.n	810689e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 810687e:	693b      	ldr	r3, [r7, #16]
 8106880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8106884:	2b00      	cmp	r3, #0
 8106886:	d00a      	beq.n	810689e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8106888:	687b      	ldr	r3, [r7, #4]
 810688a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810688c:	f043 0201 	orr.w	r2, r3, #1
 8106890:	687b      	ldr	r3, [r7, #4]
 8106892:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8106894:	687b      	ldr	r3, [r7, #4]
 8106896:	681b      	ldr	r3, [r3, #0]
 8106898:	f44f 7280 	mov.w	r2, #256	@ 0x100
 810689c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 810689e:	697b      	ldr	r3, [r7, #20]
 81068a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 81068a4:	2b00      	cmp	r3, #0
 81068a6:	d00f      	beq.n	81068c8 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 81068a8:	693b      	ldr	r3, [r7, #16]
 81068aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 81068ae:	2b00      	cmp	r3, #0
 81068b0:	d00a      	beq.n	81068c8 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 81068b2:	687b      	ldr	r3, [r7, #4]
 81068b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81068b6:	f043 0208 	orr.w	r2, r3, #8
 81068ba:	687b      	ldr	r3, [r7, #4]
 81068bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 81068be:	687b      	ldr	r3, [r7, #4]
 81068c0:	681b      	ldr	r3, [r3, #0]
 81068c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 81068c6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 81068c8:	697b      	ldr	r3, [r7, #20]
 81068ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 81068ce:	2b00      	cmp	r3, #0
 81068d0:	d00f      	beq.n	81068f2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 81068d2:	693b      	ldr	r3, [r7, #16]
 81068d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 81068d8:	2b00      	cmp	r3, #0
 81068da:	d00a      	beq.n	81068f2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 81068dc:	687b      	ldr	r3, [r7, #4]
 81068de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81068e0:	f043 0202 	orr.w	r2, r3, #2
 81068e4:	687b      	ldr	r3, [r7, #4]
 81068e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 81068e8:	687b      	ldr	r3, [r7, #4]
 81068ea:	681b      	ldr	r3, [r3, #0]
 81068ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 81068f0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 81068f2:	687b      	ldr	r3, [r7, #4]
 81068f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81068f6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 81068f8:	68fb      	ldr	r3, [r7, #12]
 81068fa:	f003 030b 	and.w	r3, r3, #11
 81068fe:	2b00      	cmp	r3, #0
 8106900:	d003      	beq.n	810690a <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8106902:	68f9      	ldr	r1, [r7, #12]
 8106904:	6878      	ldr	r0, [r7, #4]
 8106906:	f001 fa7d 	bl	8107e04 <I2C_ITError>
  }
}
 810690a:	bf00      	nop
 810690c:	3718      	adds	r7, #24
 810690e:	46bd      	mov	sp, r7
 8106910:	bd80      	pop	{r7, pc}

08106912 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8106912:	b480      	push	{r7}
 8106914:	b083      	sub	sp, #12
 8106916:	af00      	add	r7, sp, #0
 8106918:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 810691a:	bf00      	nop
 810691c:	370c      	adds	r7, #12
 810691e:	46bd      	mov	sp, r7
 8106920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106924:	4770      	bx	lr

08106926 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8106926:	b480      	push	{r7}
 8106928:	b083      	sub	sp, #12
 810692a:	af00      	add	r7, sp, #0
 810692c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 810692e:	bf00      	nop
 8106930:	370c      	adds	r7, #12
 8106932:	46bd      	mov	sp, r7
 8106934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106938:	4770      	bx	lr

0810693a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 810693a:	b480      	push	{r7}
 810693c:	b083      	sub	sp, #12
 810693e:	af00      	add	r7, sp, #0
 8106940:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8106942:	bf00      	nop
 8106944:	370c      	adds	r7, #12
 8106946:	46bd      	mov	sp, r7
 8106948:	f85d 7b04 	ldr.w	r7, [sp], #4
 810694c:	4770      	bx	lr

0810694e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 810694e:	b480      	push	{r7}
 8106950:	b083      	sub	sp, #12
 8106952:	af00      	add	r7, sp, #0
 8106954:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8106956:	bf00      	nop
 8106958:	370c      	adds	r7, #12
 810695a:	46bd      	mov	sp, r7
 810695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106960:	4770      	bx	lr

08106962 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8106962:	b480      	push	{r7}
 8106964:	b083      	sub	sp, #12
 8106966:	af00      	add	r7, sp, #0
 8106968:	6078      	str	r0, [r7, #4]
 810696a:	460b      	mov	r3, r1
 810696c:	70fb      	strb	r3, [r7, #3]
 810696e:	4613      	mov	r3, r2
 8106970:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8106972:	bf00      	nop
 8106974:	370c      	adds	r7, #12
 8106976:	46bd      	mov	sp, r7
 8106978:	f85d 7b04 	ldr.w	r7, [sp], #4
 810697c:	4770      	bx	lr

0810697e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 810697e:	b480      	push	{r7}
 8106980:	b083      	sub	sp, #12
 8106982:	af00      	add	r7, sp, #0
 8106984:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8106986:	bf00      	nop
 8106988:	370c      	adds	r7, #12
 810698a:	46bd      	mov	sp, r7
 810698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106990:	4770      	bx	lr

08106992 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8106992:	b480      	push	{r7}
 8106994:	b083      	sub	sp, #12
 8106996:	af00      	add	r7, sp, #0
 8106998:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 810699a:	bf00      	nop
 810699c:	370c      	adds	r7, #12
 810699e:	46bd      	mov	sp, r7
 81069a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81069a4:	4770      	bx	lr

081069a6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 81069a6:	b480      	push	{r7}
 81069a8:	b083      	sub	sp, #12
 81069aa:	af00      	add	r7, sp, #0
 81069ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 81069ae:	bf00      	nop
 81069b0:	370c      	adds	r7, #12
 81069b2:	46bd      	mov	sp, r7
 81069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81069b8:	4770      	bx	lr

081069ba <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 81069ba:	b480      	push	{r7}
 81069bc:	b083      	sub	sp, #12
 81069be:	af00      	add	r7, sp, #0
 81069c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 81069c2:	bf00      	nop
 81069c4:	370c      	adds	r7, #12
 81069c6:	46bd      	mov	sp, r7
 81069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81069cc:	4770      	bx	lr

081069ce <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 81069ce:	b580      	push	{r7, lr}
 81069d0:	b086      	sub	sp, #24
 81069d2:	af00      	add	r7, sp, #0
 81069d4:	60f8      	str	r0, [r7, #12]
 81069d6:	60b9      	str	r1, [r7, #8]
 81069d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 81069da:	68fb      	ldr	r3, [r7, #12]
 81069dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81069de:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 81069e0:	68bb      	ldr	r3, [r7, #8]
 81069e2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 81069e4:	68fb      	ldr	r3, [r7, #12]
 81069e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 81069ea:	2b01      	cmp	r3, #1
 81069ec:	d101      	bne.n	81069f2 <I2C_Slave_ISR_IT+0x24>
 81069ee:	2302      	movs	r3, #2
 81069f0:	e0e2      	b.n	8106bb8 <I2C_Slave_ISR_IT+0x1ea>
 81069f2:	68fb      	ldr	r3, [r7, #12]
 81069f4:	2201      	movs	r2, #1
 81069f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 81069fa:	693b      	ldr	r3, [r7, #16]
 81069fc:	f003 0320 	and.w	r3, r3, #32
 8106a00:	2b00      	cmp	r3, #0
 8106a02:	d009      	beq.n	8106a18 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8106a04:	687b      	ldr	r3, [r7, #4]
 8106a06:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8106a0a:	2b00      	cmp	r3, #0
 8106a0c:	d004      	beq.n	8106a18 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8106a0e:	6939      	ldr	r1, [r7, #16]
 8106a10:	68f8      	ldr	r0, [r7, #12]
 8106a12:	f000 ff4f 	bl	81078b4 <I2C_ITSlaveCplt>
 8106a16:	e0ca      	b.n	8106bae <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8106a18:	693b      	ldr	r3, [r7, #16]
 8106a1a:	f003 0310 	and.w	r3, r3, #16
 8106a1e:	2b00      	cmp	r3, #0
 8106a20:	d04b      	beq.n	8106aba <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8106a22:	687b      	ldr	r3, [r7, #4]
 8106a24:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8106a28:	2b00      	cmp	r3, #0
 8106a2a:	d046      	beq.n	8106aba <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8106a2c:	68fb      	ldr	r3, [r7, #12]
 8106a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106a30:	b29b      	uxth	r3, r3
 8106a32:	2b00      	cmp	r3, #0
 8106a34:	d128      	bne.n	8106a88 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8106a36:	68fb      	ldr	r3, [r7, #12]
 8106a38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106a3c:	b2db      	uxtb	r3, r3
 8106a3e:	2b28      	cmp	r3, #40	@ 0x28
 8106a40:	d108      	bne.n	8106a54 <I2C_Slave_ISR_IT+0x86>
 8106a42:	697b      	ldr	r3, [r7, #20]
 8106a44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106a48:	d104      	bne.n	8106a54 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8106a4a:	6939      	ldr	r1, [r7, #16]
 8106a4c:	68f8      	ldr	r0, [r7, #12]
 8106a4e:	f001 f985 	bl	8107d5c <I2C_ITListenCplt>
 8106a52:	e031      	b.n	8106ab8 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8106a54:	68fb      	ldr	r3, [r7, #12]
 8106a56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106a5a:	b2db      	uxtb	r3, r3
 8106a5c:	2b29      	cmp	r3, #41	@ 0x29
 8106a5e:	d10e      	bne.n	8106a7e <I2C_Slave_ISR_IT+0xb0>
 8106a60:	697b      	ldr	r3, [r7, #20]
 8106a62:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8106a66:	d00a      	beq.n	8106a7e <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8106a68:	68fb      	ldr	r3, [r7, #12]
 8106a6a:	681b      	ldr	r3, [r3, #0]
 8106a6c:	2210      	movs	r2, #16
 8106a6e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8106a70:	68f8      	ldr	r0, [r7, #12]
 8106a72:	f001 fade 	bl	8108032 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8106a76:	68f8      	ldr	r0, [r7, #12]
 8106a78:	f000 fdf7 	bl	810766a <I2C_ITSlaveSeqCplt>
 8106a7c:	e01c      	b.n	8106ab8 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8106a7e:	68fb      	ldr	r3, [r7, #12]
 8106a80:	681b      	ldr	r3, [r3, #0]
 8106a82:	2210      	movs	r2, #16
 8106a84:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8106a86:	e08f      	b.n	8106ba8 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8106a88:	68fb      	ldr	r3, [r7, #12]
 8106a8a:	681b      	ldr	r3, [r3, #0]
 8106a8c:	2210      	movs	r2, #16
 8106a8e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8106a90:	68fb      	ldr	r3, [r7, #12]
 8106a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8106a94:	f043 0204 	orr.w	r2, r3, #4
 8106a98:	68fb      	ldr	r3, [r7, #12]
 8106a9a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8106a9c:	697b      	ldr	r3, [r7, #20]
 8106a9e:	2b00      	cmp	r3, #0
 8106aa0:	d003      	beq.n	8106aaa <I2C_Slave_ISR_IT+0xdc>
 8106aa2:	697b      	ldr	r3, [r7, #20]
 8106aa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8106aa8:	d17e      	bne.n	8106ba8 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8106aaa:	68fb      	ldr	r3, [r7, #12]
 8106aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8106aae:	4619      	mov	r1, r3
 8106ab0:	68f8      	ldr	r0, [r7, #12]
 8106ab2:	f001 f9a7 	bl	8107e04 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8106ab6:	e077      	b.n	8106ba8 <I2C_Slave_ISR_IT+0x1da>
 8106ab8:	e076      	b.n	8106ba8 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8106aba:	693b      	ldr	r3, [r7, #16]
 8106abc:	f003 0304 	and.w	r3, r3, #4
 8106ac0:	2b00      	cmp	r3, #0
 8106ac2:	d02f      	beq.n	8106b24 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8106ac4:	687b      	ldr	r3, [r7, #4]
 8106ac6:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8106aca:	2b00      	cmp	r3, #0
 8106acc:	d02a      	beq.n	8106b24 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8106ace:	68fb      	ldr	r3, [r7, #12]
 8106ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106ad2:	b29b      	uxth	r3, r3
 8106ad4:	2b00      	cmp	r3, #0
 8106ad6:	d018      	beq.n	8106b0a <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8106ad8:	68fb      	ldr	r3, [r7, #12]
 8106ada:	681b      	ldr	r3, [r3, #0]
 8106adc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8106ade:	68fb      	ldr	r3, [r7, #12]
 8106ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106ae2:	b2d2      	uxtb	r2, r2
 8106ae4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8106ae6:	68fb      	ldr	r3, [r7, #12]
 8106ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106aea:	1c5a      	adds	r2, r3, #1
 8106aec:	68fb      	ldr	r3, [r7, #12]
 8106aee:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8106af0:	68fb      	ldr	r3, [r7, #12]
 8106af2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106af4:	3b01      	subs	r3, #1
 8106af6:	b29a      	uxth	r2, r3
 8106af8:	68fb      	ldr	r3, [r7, #12]
 8106afa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8106afc:	68fb      	ldr	r3, [r7, #12]
 8106afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106b00:	b29b      	uxth	r3, r3
 8106b02:	3b01      	subs	r3, #1
 8106b04:	b29a      	uxth	r2, r3
 8106b06:	68fb      	ldr	r3, [r7, #12]
 8106b08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8106b0a:	68fb      	ldr	r3, [r7, #12]
 8106b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106b0e:	b29b      	uxth	r3, r3
 8106b10:	2b00      	cmp	r3, #0
 8106b12:	d14b      	bne.n	8106bac <I2C_Slave_ISR_IT+0x1de>
 8106b14:	697b      	ldr	r3, [r7, #20]
 8106b16:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8106b1a:	d047      	beq.n	8106bac <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8106b1c:	68f8      	ldr	r0, [r7, #12]
 8106b1e:	f000 fda4 	bl	810766a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8106b22:	e043      	b.n	8106bac <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8106b24:	693b      	ldr	r3, [r7, #16]
 8106b26:	f003 0308 	and.w	r3, r3, #8
 8106b2a:	2b00      	cmp	r3, #0
 8106b2c:	d009      	beq.n	8106b42 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8106b2e:	687b      	ldr	r3, [r7, #4]
 8106b30:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8106b34:	2b00      	cmp	r3, #0
 8106b36:	d004      	beq.n	8106b42 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8106b38:	6939      	ldr	r1, [r7, #16]
 8106b3a:	68f8      	ldr	r0, [r7, #12]
 8106b3c:	f000 fcd4 	bl	81074e8 <I2C_ITAddrCplt>
 8106b40:	e035      	b.n	8106bae <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8106b42:	693b      	ldr	r3, [r7, #16]
 8106b44:	f003 0302 	and.w	r3, r3, #2
 8106b48:	2b00      	cmp	r3, #0
 8106b4a:	d030      	beq.n	8106bae <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8106b4c:	687b      	ldr	r3, [r7, #4]
 8106b4e:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8106b52:	2b00      	cmp	r3, #0
 8106b54:	d02b      	beq.n	8106bae <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8106b56:	68fb      	ldr	r3, [r7, #12]
 8106b58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106b5a:	b29b      	uxth	r3, r3
 8106b5c:	2b00      	cmp	r3, #0
 8106b5e:	d018      	beq.n	8106b92 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8106b60:	68fb      	ldr	r3, [r7, #12]
 8106b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106b64:	781a      	ldrb	r2, [r3, #0]
 8106b66:	68fb      	ldr	r3, [r7, #12]
 8106b68:	681b      	ldr	r3, [r3, #0]
 8106b6a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8106b6c:	68fb      	ldr	r3, [r7, #12]
 8106b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8106b70:	1c5a      	adds	r2, r3, #1
 8106b72:	68fb      	ldr	r3, [r7, #12]
 8106b74:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8106b76:	68fb      	ldr	r3, [r7, #12]
 8106b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106b7a:	b29b      	uxth	r3, r3
 8106b7c:	3b01      	subs	r3, #1
 8106b7e:	b29a      	uxth	r2, r3
 8106b80:	68fb      	ldr	r3, [r7, #12]
 8106b82:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8106b84:	68fb      	ldr	r3, [r7, #12]
 8106b86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106b88:	3b01      	subs	r3, #1
 8106b8a:	b29a      	uxth	r2, r3
 8106b8c:	68fb      	ldr	r3, [r7, #12]
 8106b8e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8106b90:	e00d      	b.n	8106bae <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8106b92:	697b      	ldr	r3, [r7, #20]
 8106b94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8106b98:	d002      	beq.n	8106ba0 <I2C_Slave_ISR_IT+0x1d2>
 8106b9a:	697b      	ldr	r3, [r7, #20]
 8106b9c:	2b00      	cmp	r3, #0
 8106b9e:	d106      	bne.n	8106bae <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8106ba0:	68f8      	ldr	r0, [r7, #12]
 8106ba2:	f000 fd62 	bl	810766a <I2C_ITSlaveSeqCplt>
 8106ba6:	e002      	b.n	8106bae <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8106ba8:	bf00      	nop
 8106baa:	e000      	b.n	8106bae <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8106bac:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8106bae:	68fb      	ldr	r3, [r7, #12]
 8106bb0:	2200      	movs	r2, #0
 8106bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8106bb6:	2300      	movs	r3, #0
}
 8106bb8:	4618      	mov	r0, r3
 8106bba:	3718      	adds	r7, #24
 8106bbc:	46bd      	mov	sp, r7
 8106bbe:	bd80      	pop	{r7, pc}

08106bc0 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8106bc0:	b580      	push	{r7, lr}
 8106bc2:	b088      	sub	sp, #32
 8106bc4:	af02      	add	r7, sp, #8
 8106bc6:	60f8      	str	r0, [r7, #12]
 8106bc8:	60b9      	str	r1, [r7, #8]
 8106bca:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8106bcc:	68fb      	ldr	r3, [r7, #12]
 8106bce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8106bd2:	2b01      	cmp	r3, #1
 8106bd4:	d101      	bne.n	8106bda <I2C_Master_ISR_DMA+0x1a>
 8106bd6:	2302      	movs	r3, #2
 8106bd8:	e0d9      	b.n	8106d8e <I2C_Master_ISR_DMA+0x1ce>
 8106bda:	68fb      	ldr	r3, [r7, #12]
 8106bdc:	2201      	movs	r2, #1
 8106bde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8106be2:	68bb      	ldr	r3, [r7, #8]
 8106be4:	f003 0310 	and.w	r3, r3, #16
 8106be8:	2b00      	cmp	r3, #0
 8106bea:	d016      	beq.n	8106c1a <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8106bec:	687b      	ldr	r3, [r7, #4]
 8106bee:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8106bf2:	2b00      	cmp	r3, #0
 8106bf4:	d011      	beq.n	8106c1a <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8106bf6:	68fb      	ldr	r3, [r7, #12]
 8106bf8:	681b      	ldr	r3, [r3, #0]
 8106bfa:	2210      	movs	r2, #16
 8106bfc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8106bfe:	68fb      	ldr	r3, [r7, #12]
 8106c00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8106c02:	f043 0204 	orr.w	r2, r3, #4
 8106c06:	68fb      	ldr	r3, [r7, #12]
 8106c08:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8106c0a:	2120      	movs	r1, #32
 8106c0c:	68f8      	ldr	r0, [r7, #12]
 8106c0e:	f001 fdcd 	bl	81087ac <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8106c12:	68f8      	ldr	r0, [r7, #12]
 8106c14:	f001 fa0d 	bl	8108032 <I2C_Flush_TXDR>
 8106c18:	e0b4      	b.n	8106d84 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8106c1a:	68bb      	ldr	r3, [r7, #8]
 8106c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8106c20:	2b00      	cmp	r3, #0
 8106c22:	d071      	beq.n	8106d08 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8106c24:	687b      	ldr	r3, [r7, #4]
 8106c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8106c2a:	2b00      	cmp	r3, #0
 8106c2c:	d06c      	beq.n	8106d08 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8106c2e:	68fb      	ldr	r3, [r7, #12]
 8106c30:	681b      	ldr	r3, [r3, #0]
 8106c32:	681a      	ldr	r2, [r3, #0]
 8106c34:	68fb      	ldr	r3, [r7, #12]
 8106c36:	681b      	ldr	r3, [r3, #0]
 8106c38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8106c3c:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8106c3e:	68fb      	ldr	r3, [r7, #12]
 8106c40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106c42:	b29b      	uxth	r3, r3
 8106c44:	2b00      	cmp	r3, #0
 8106c46:	d04e      	beq.n	8106ce6 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8106c48:	68fb      	ldr	r3, [r7, #12]
 8106c4a:	681b      	ldr	r3, [r3, #0]
 8106c4c:	685b      	ldr	r3, [r3, #4]
 8106c4e:	b29b      	uxth	r3, r3
 8106c50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8106c54:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8106c56:	68fb      	ldr	r3, [r7, #12]
 8106c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106c5a:	b29b      	uxth	r3, r3
 8106c5c:	2bff      	cmp	r3, #255	@ 0xff
 8106c5e:	d906      	bls.n	8106c6e <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8106c60:	68fb      	ldr	r3, [r7, #12]
 8106c62:	22ff      	movs	r2, #255	@ 0xff
 8106c64:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8106c66:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8106c6a:	617b      	str	r3, [r7, #20]
 8106c6c:	e010      	b.n	8106c90 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8106c6e:	68fb      	ldr	r3, [r7, #12]
 8106c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106c72:	b29a      	uxth	r2, r3
 8106c74:	68fb      	ldr	r3, [r7, #12]
 8106c76:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8106c78:	68fb      	ldr	r3, [r7, #12]
 8106c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106c7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8106c80:	d003      	beq.n	8106c8a <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8106c82:	68fb      	ldr	r3, [r7, #12]
 8106c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106c86:	617b      	str	r3, [r7, #20]
 8106c88:	e002      	b.n	8106c90 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8106c8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8106c8e:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8106c90:	68fb      	ldr	r3, [r7, #12]
 8106c92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106c94:	b2da      	uxtb	r2, r3
 8106c96:	8a79      	ldrh	r1, [r7, #18]
 8106c98:	2300      	movs	r3, #0
 8106c9a:	9300      	str	r3, [sp, #0]
 8106c9c:	697b      	ldr	r3, [r7, #20]
 8106c9e:	68f8      	ldr	r0, [r7, #12]
 8106ca0:	f001 fd52 	bl	8108748 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8106ca4:	68fb      	ldr	r3, [r7, #12]
 8106ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106ca8:	b29a      	uxth	r2, r3
 8106caa:	68fb      	ldr	r3, [r7, #12]
 8106cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106cae:	1ad3      	subs	r3, r2, r3
 8106cb0:	b29a      	uxth	r2, r3
 8106cb2:	68fb      	ldr	r3, [r7, #12]
 8106cb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8106cb6:	68fb      	ldr	r3, [r7, #12]
 8106cb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106cbc:	b2db      	uxtb	r3, r3
 8106cbe:	2b22      	cmp	r3, #34	@ 0x22
 8106cc0:	d108      	bne.n	8106cd4 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8106cc2:	68fb      	ldr	r3, [r7, #12]
 8106cc4:	681b      	ldr	r3, [r3, #0]
 8106cc6:	681a      	ldr	r2, [r3, #0]
 8106cc8:	68fb      	ldr	r3, [r7, #12]
 8106cca:	681b      	ldr	r3, [r3, #0]
 8106ccc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8106cd0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8106cd2:	e057      	b.n	8106d84 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8106cd4:	68fb      	ldr	r3, [r7, #12]
 8106cd6:	681b      	ldr	r3, [r3, #0]
 8106cd8:	681a      	ldr	r2, [r3, #0]
 8106cda:	68fb      	ldr	r3, [r7, #12]
 8106cdc:	681b      	ldr	r3, [r3, #0]
 8106cde:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8106ce2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8106ce4:	e04e      	b.n	8106d84 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8106ce6:	68fb      	ldr	r3, [r7, #12]
 8106ce8:	681b      	ldr	r3, [r3, #0]
 8106cea:	685b      	ldr	r3, [r3, #4]
 8106cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106cf0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106cf4:	d003      	beq.n	8106cfe <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8106cf6:	68f8      	ldr	r0, [r7, #12]
 8106cf8:	f000 fc7a 	bl	81075f0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8106cfc:	e042      	b.n	8106d84 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8106cfe:	2140      	movs	r1, #64	@ 0x40
 8106d00:	68f8      	ldr	r0, [r7, #12]
 8106d02:	f001 f87f 	bl	8107e04 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8106d06:	e03d      	b.n	8106d84 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8106d08:	68bb      	ldr	r3, [r7, #8]
 8106d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8106d0e:	2b00      	cmp	r3, #0
 8106d10:	d028      	beq.n	8106d64 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8106d12:	687b      	ldr	r3, [r7, #4]
 8106d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8106d18:	2b00      	cmp	r3, #0
 8106d1a:	d023      	beq.n	8106d64 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8106d1c:	68fb      	ldr	r3, [r7, #12]
 8106d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106d20:	b29b      	uxth	r3, r3
 8106d22:	2b00      	cmp	r3, #0
 8106d24:	d119      	bne.n	8106d5a <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8106d26:	68fb      	ldr	r3, [r7, #12]
 8106d28:	681b      	ldr	r3, [r3, #0]
 8106d2a:	685b      	ldr	r3, [r3, #4]
 8106d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106d30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106d34:	d025      	beq.n	8106d82 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8106d36:	68fb      	ldr	r3, [r7, #12]
 8106d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106d3a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8106d3e:	d108      	bne.n	8106d52 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8106d40:	68fb      	ldr	r3, [r7, #12]
 8106d42:	681b      	ldr	r3, [r3, #0]
 8106d44:	685a      	ldr	r2, [r3, #4]
 8106d46:	68fb      	ldr	r3, [r7, #12]
 8106d48:	681b      	ldr	r3, [r3, #0]
 8106d4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8106d4e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8106d50:	e017      	b.n	8106d82 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8106d52:	68f8      	ldr	r0, [r7, #12]
 8106d54:	f000 fc4c 	bl	81075f0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8106d58:	e013      	b.n	8106d82 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8106d5a:	2140      	movs	r1, #64	@ 0x40
 8106d5c:	68f8      	ldr	r0, [r7, #12]
 8106d5e:	f001 f851 	bl	8107e04 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8106d62:	e00e      	b.n	8106d82 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8106d64:	68bb      	ldr	r3, [r7, #8]
 8106d66:	f003 0320 	and.w	r3, r3, #32
 8106d6a:	2b00      	cmp	r3, #0
 8106d6c:	d00a      	beq.n	8106d84 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8106d6e:	687b      	ldr	r3, [r7, #4]
 8106d70:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8106d74:	2b00      	cmp	r3, #0
 8106d76:	d005      	beq.n	8106d84 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8106d78:	68b9      	ldr	r1, [r7, #8]
 8106d7a:	68f8      	ldr	r0, [r7, #12]
 8106d7c:	f000 fcd2 	bl	8107724 <I2C_ITMasterCplt>
 8106d80:	e000      	b.n	8106d84 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8106d82:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8106d84:	68fb      	ldr	r3, [r7, #12]
 8106d86:	2200      	movs	r2, #0
 8106d88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8106d8c:	2300      	movs	r3, #0
}
 8106d8e:	4618      	mov	r0, r3
 8106d90:	3718      	adds	r7, #24
 8106d92:	46bd      	mov	sp, r7
 8106d94:	bd80      	pop	{r7, pc}
	...

08106d98 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8106d98:	b580      	push	{r7, lr}
 8106d9a:	b088      	sub	sp, #32
 8106d9c:	af02      	add	r7, sp, #8
 8106d9e:	60f8      	str	r0, [r7, #12]
 8106da0:	60b9      	str	r1, [r7, #8]
 8106da2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8106da4:	4b8d      	ldr	r3, [pc, #564]	@ (8106fdc <I2C_Mem_ISR_DMA+0x244>)
 8106da6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8106da8:	68fb      	ldr	r3, [r7, #12]
 8106daa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8106dae:	2b01      	cmp	r3, #1
 8106db0:	d101      	bne.n	8106db6 <I2C_Mem_ISR_DMA+0x1e>
 8106db2:	2302      	movs	r3, #2
 8106db4:	e10e      	b.n	8106fd4 <I2C_Mem_ISR_DMA+0x23c>
 8106db6:	68fb      	ldr	r3, [r7, #12]
 8106db8:	2201      	movs	r2, #1
 8106dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8106dbe:	68bb      	ldr	r3, [r7, #8]
 8106dc0:	f003 0310 	and.w	r3, r3, #16
 8106dc4:	2b00      	cmp	r3, #0
 8106dc6:	d016      	beq.n	8106df6 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8106dc8:	687b      	ldr	r3, [r7, #4]
 8106dca:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8106dce:	2b00      	cmp	r3, #0
 8106dd0:	d011      	beq.n	8106df6 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8106dd2:	68fb      	ldr	r3, [r7, #12]
 8106dd4:	681b      	ldr	r3, [r3, #0]
 8106dd6:	2210      	movs	r2, #16
 8106dd8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8106dda:	68fb      	ldr	r3, [r7, #12]
 8106ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8106dde:	f043 0204 	orr.w	r2, r3, #4
 8106de2:	68fb      	ldr	r3, [r7, #12]
 8106de4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8106de6:	2120      	movs	r1, #32
 8106de8:	68f8      	ldr	r0, [r7, #12]
 8106dea:	f001 fcdf 	bl	81087ac <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8106dee:	68f8      	ldr	r0, [r7, #12]
 8106df0:	f001 f91f 	bl	8108032 <I2C_Flush_TXDR>
 8106df4:	e0e9      	b.n	8106fca <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8106df6:	68bb      	ldr	r3, [r7, #8]
 8106df8:	f003 0302 	and.w	r3, r3, #2
 8106dfc:	2b00      	cmp	r3, #0
 8106dfe:	d00e      	beq.n	8106e1e <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8106e00:	687b      	ldr	r3, [r7, #4]
 8106e02:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8106e06:	2b00      	cmp	r3, #0
 8106e08:	d009      	beq.n	8106e1e <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8106e0a:	68fb      	ldr	r3, [r7, #12]
 8106e0c:	681b      	ldr	r3, [r3, #0]
 8106e0e:	68fa      	ldr	r2, [r7, #12]
 8106e10:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8106e12:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8106e14:	68fb      	ldr	r3, [r7, #12]
 8106e16:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8106e1a:	651a      	str	r2, [r3, #80]	@ 0x50
 8106e1c:	e0d5      	b.n	8106fca <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8106e1e:	68bb      	ldr	r3, [r7, #8]
 8106e20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8106e24:	2b00      	cmp	r3, #0
 8106e26:	d05f      	beq.n	8106ee8 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8106e28:	687b      	ldr	r3, [r7, #4]
 8106e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8106e2e:	2b00      	cmp	r3, #0
 8106e30:	d05a      	beq.n	8106ee8 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8106e32:	2101      	movs	r1, #1
 8106e34:	68f8      	ldr	r0, [r7, #12]
 8106e36:	f001 fd3d 	bl	81088b4 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8106e3a:	2110      	movs	r1, #16
 8106e3c:	68f8      	ldr	r0, [r7, #12]
 8106e3e:	f001 fcb5 	bl	81087ac <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8106e42:	68fb      	ldr	r3, [r7, #12]
 8106e44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106e46:	b29b      	uxth	r3, r3
 8106e48:	2b00      	cmp	r3, #0
 8106e4a:	d048      	beq.n	8106ede <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8106e4c:	68fb      	ldr	r3, [r7, #12]
 8106e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106e50:	b29b      	uxth	r3, r3
 8106e52:	2bff      	cmp	r3, #255	@ 0xff
 8106e54:	d910      	bls.n	8106e78 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8106e56:	68fb      	ldr	r3, [r7, #12]
 8106e58:	22ff      	movs	r2, #255	@ 0xff
 8106e5a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8106e5c:	68fb      	ldr	r3, [r7, #12]
 8106e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106e60:	b299      	uxth	r1, r3
 8106e62:	68fb      	ldr	r3, [r7, #12]
 8106e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106e66:	b2da      	uxtb	r2, r3
 8106e68:	2300      	movs	r3, #0
 8106e6a:	9300      	str	r3, [sp, #0]
 8106e6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8106e70:	68f8      	ldr	r0, [r7, #12]
 8106e72:	f001 fc69 	bl	8108748 <I2C_TransferConfig>
 8106e76:	e011      	b.n	8106e9c <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8106e78:	68fb      	ldr	r3, [r7, #12]
 8106e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106e7c:	b29a      	uxth	r2, r3
 8106e7e:	68fb      	ldr	r3, [r7, #12]
 8106e80:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8106e82:	68fb      	ldr	r3, [r7, #12]
 8106e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106e86:	b299      	uxth	r1, r3
 8106e88:	68fb      	ldr	r3, [r7, #12]
 8106e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106e8c:	b2da      	uxtb	r2, r3
 8106e8e:	2300      	movs	r3, #0
 8106e90:	9300      	str	r3, [sp, #0]
 8106e92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8106e96:	68f8      	ldr	r0, [r7, #12]
 8106e98:	f001 fc56 	bl	8108748 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8106e9c:	68fb      	ldr	r3, [r7, #12]
 8106e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106ea0:	b29a      	uxth	r2, r3
 8106ea2:	68fb      	ldr	r3, [r7, #12]
 8106ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106ea6:	1ad3      	subs	r3, r2, r3
 8106ea8:	b29a      	uxth	r2, r3
 8106eaa:	68fb      	ldr	r3, [r7, #12]
 8106eac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8106eae:	68fb      	ldr	r3, [r7, #12]
 8106eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106eb4:	b2db      	uxtb	r3, r3
 8106eb6:	2b22      	cmp	r3, #34	@ 0x22
 8106eb8:	d108      	bne.n	8106ecc <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8106eba:	68fb      	ldr	r3, [r7, #12]
 8106ebc:	681b      	ldr	r3, [r3, #0]
 8106ebe:	681a      	ldr	r2, [r3, #0]
 8106ec0:	68fb      	ldr	r3, [r7, #12]
 8106ec2:	681b      	ldr	r3, [r3, #0]
 8106ec4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8106ec8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8106eca:	e07e      	b.n	8106fca <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8106ecc:	68fb      	ldr	r3, [r7, #12]
 8106ece:	681b      	ldr	r3, [r3, #0]
 8106ed0:	681a      	ldr	r2, [r3, #0]
 8106ed2:	68fb      	ldr	r3, [r7, #12]
 8106ed4:	681b      	ldr	r3, [r3, #0]
 8106ed6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8106eda:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8106edc:	e075      	b.n	8106fca <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8106ede:	2140      	movs	r1, #64	@ 0x40
 8106ee0:	68f8      	ldr	r0, [r7, #12]
 8106ee2:	f000 ff8f 	bl	8107e04 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8106ee6:	e070      	b.n	8106fca <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8106ee8:	68bb      	ldr	r3, [r7, #8]
 8106eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8106eee:	2b00      	cmp	r3, #0
 8106ef0:	d05d      	beq.n	8106fae <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8106ef2:	687b      	ldr	r3, [r7, #4]
 8106ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8106ef8:	2b00      	cmp	r3, #0
 8106efa:	d058      	beq.n	8106fae <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8106efc:	2101      	movs	r1, #1
 8106efe:	68f8      	ldr	r0, [r7, #12]
 8106f00:	f001 fcd8 	bl	81088b4 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8106f04:	2110      	movs	r1, #16
 8106f06:	68f8      	ldr	r0, [r7, #12]
 8106f08:	f001 fc50 	bl	81087ac <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8106f0c:	68fb      	ldr	r3, [r7, #12]
 8106f0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106f12:	b2db      	uxtb	r3, r3
 8106f14:	2b22      	cmp	r3, #34	@ 0x22
 8106f16:	d101      	bne.n	8106f1c <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8106f18:	4b31      	ldr	r3, [pc, #196]	@ (8106fe0 <I2C_Mem_ISR_DMA+0x248>)
 8106f1a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8106f1c:	68fb      	ldr	r3, [r7, #12]
 8106f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106f20:	b29b      	uxth	r3, r3
 8106f22:	2bff      	cmp	r3, #255	@ 0xff
 8106f24:	d910      	bls.n	8106f48 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8106f26:	68fb      	ldr	r3, [r7, #12]
 8106f28:	22ff      	movs	r2, #255	@ 0xff
 8106f2a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8106f2c:	68fb      	ldr	r3, [r7, #12]
 8106f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106f30:	b299      	uxth	r1, r3
 8106f32:	68fb      	ldr	r3, [r7, #12]
 8106f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106f36:	b2da      	uxtb	r2, r3
 8106f38:	697b      	ldr	r3, [r7, #20]
 8106f3a:	9300      	str	r3, [sp, #0]
 8106f3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8106f40:	68f8      	ldr	r0, [r7, #12]
 8106f42:	f001 fc01 	bl	8108748 <I2C_TransferConfig>
 8106f46:	e011      	b.n	8106f6c <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8106f48:	68fb      	ldr	r3, [r7, #12]
 8106f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106f4c:	b29a      	uxth	r2, r3
 8106f4e:	68fb      	ldr	r3, [r7, #12]
 8106f50:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8106f52:	68fb      	ldr	r3, [r7, #12]
 8106f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106f56:	b299      	uxth	r1, r3
 8106f58:	68fb      	ldr	r3, [r7, #12]
 8106f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106f5c:	b2da      	uxtb	r2, r3
 8106f5e:	697b      	ldr	r3, [r7, #20]
 8106f60:	9300      	str	r3, [sp, #0]
 8106f62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8106f66:	68f8      	ldr	r0, [r7, #12]
 8106f68:	f001 fbee 	bl	8108748 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8106f6c:	68fb      	ldr	r3, [r7, #12]
 8106f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8106f70:	b29a      	uxth	r2, r3
 8106f72:	68fb      	ldr	r3, [r7, #12]
 8106f74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8106f76:	1ad3      	subs	r3, r2, r3
 8106f78:	b29a      	uxth	r2, r3
 8106f7a:	68fb      	ldr	r3, [r7, #12]
 8106f7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8106f7e:	68fb      	ldr	r3, [r7, #12]
 8106f80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8106f84:	b2db      	uxtb	r3, r3
 8106f86:	2b22      	cmp	r3, #34	@ 0x22
 8106f88:	d108      	bne.n	8106f9c <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8106f8a:	68fb      	ldr	r3, [r7, #12]
 8106f8c:	681b      	ldr	r3, [r3, #0]
 8106f8e:	681a      	ldr	r2, [r3, #0]
 8106f90:	68fb      	ldr	r3, [r7, #12]
 8106f92:	681b      	ldr	r3, [r3, #0]
 8106f94:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8106f98:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8106f9a:	e016      	b.n	8106fca <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8106f9c:	68fb      	ldr	r3, [r7, #12]
 8106f9e:	681b      	ldr	r3, [r3, #0]
 8106fa0:	681a      	ldr	r2, [r3, #0]
 8106fa2:	68fb      	ldr	r3, [r7, #12]
 8106fa4:	681b      	ldr	r3, [r3, #0]
 8106fa6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8106faa:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8106fac:	e00d      	b.n	8106fca <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8106fae:	68bb      	ldr	r3, [r7, #8]
 8106fb0:	f003 0320 	and.w	r3, r3, #32
 8106fb4:	2b00      	cmp	r3, #0
 8106fb6:	d008      	beq.n	8106fca <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8106fb8:	687b      	ldr	r3, [r7, #4]
 8106fba:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8106fbe:	2b00      	cmp	r3, #0
 8106fc0:	d003      	beq.n	8106fca <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8106fc2:	68b9      	ldr	r1, [r7, #8]
 8106fc4:	68f8      	ldr	r0, [r7, #12]
 8106fc6:	f000 fbad 	bl	8107724 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8106fca:	68fb      	ldr	r3, [r7, #12]
 8106fcc:	2200      	movs	r2, #0
 8106fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8106fd2:	2300      	movs	r3, #0
}
 8106fd4:	4618      	mov	r0, r3
 8106fd6:	3718      	adds	r7, #24
 8106fd8:	46bd      	mov	sp, r7
 8106fda:	bd80      	pop	{r7, pc}
 8106fdc:	80002000 	.word	0x80002000
 8106fe0:	80002400 	.word	0x80002400

08106fe4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8106fe4:	b580      	push	{r7, lr}
 8106fe6:	b088      	sub	sp, #32
 8106fe8:	af00      	add	r7, sp, #0
 8106fea:	60f8      	str	r0, [r7, #12]
 8106fec:	60b9      	str	r1, [r7, #8]
 8106fee:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8106ff0:	68fb      	ldr	r3, [r7, #12]
 8106ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106ff4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8106ff6:	2300      	movs	r3, #0
 8106ff8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8106ffa:	68fb      	ldr	r3, [r7, #12]
 8106ffc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8107000:	2b01      	cmp	r3, #1
 8107002:	d101      	bne.n	8107008 <I2C_Slave_ISR_DMA+0x24>
 8107004:	2302      	movs	r3, #2
 8107006:	e1c2      	b.n	810738e <I2C_Slave_ISR_DMA+0x3aa>
 8107008:	68fb      	ldr	r3, [r7, #12]
 810700a:	2201      	movs	r2, #1
 810700c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8107010:	68bb      	ldr	r3, [r7, #8]
 8107012:	f003 0320 	and.w	r3, r3, #32
 8107016:	2b00      	cmp	r3, #0
 8107018:	d009      	beq.n	810702e <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 810701a:	687b      	ldr	r3, [r7, #4]
 810701c:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8107020:	2b00      	cmp	r3, #0
 8107022:	d004      	beq.n	810702e <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8107024:	68b9      	ldr	r1, [r7, #8]
 8107026:	68f8      	ldr	r0, [r7, #12]
 8107028:	f000 fc44 	bl	81078b4 <I2C_ITSlaveCplt>
 810702c:	e1aa      	b.n	8107384 <I2C_Slave_ISR_DMA+0x3a0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 810702e:	68bb      	ldr	r3, [r7, #8]
 8107030:	f003 0310 	and.w	r3, r3, #16
 8107034:	2b00      	cmp	r3, #0
 8107036:	f000 8197 	beq.w	8107368 <I2C_Slave_ISR_DMA+0x384>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 810703a:	687b      	ldr	r3, [r7, #4]
 810703c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8107040:	2b00      	cmp	r3, #0
 8107042:	f000 8191 	beq.w	8107368 <I2C_Slave_ISR_DMA+0x384>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8107046:	687b      	ldr	r3, [r7, #4]
 8107048:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 810704c:	2b00      	cmp	r3, #0
 810704e:	d105      	bne.n	810705c <I2C_Slave_ISR_DMA+0x78>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8107050:	687b      	ldr	r3, [r7, #4]
 8107052:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8107056:	2b00      	cmp	r3, #0
 8107058:	f000 817f 	beq.w	810735a <I2C_Slave_ISR_DMA+0x376>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 810705c:	68fb      	ldr	r3, [r7, #12]
 810705e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107060:	2b00      	cmp	r3, #0
 8107062:	d07b      	beq.n	810715c <I2C_Slave_ISR_DMA+0x178>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8107064:	687b      	ldr	r3, [r7, #4]
 8107066:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810706a:	2b00      	cmp	r3, #0
 810706c:	d076      	beq.n	810715c <I2C_Slave_ISR_DMA+0x178>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 810706e:	68fb      	ldr	r3, [r7, #12]
 8107070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107072:	681b      	ldr	r3, [r3, #0]
 8107074:	4a74      	ldr	r2, [pc, #464]	@ (8107248 <I2C_Slave_ISR_DMA+0x264>)
 8107076:	4293      	cmp	r3, r2
 8107078:	d059      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 810707a:	68fb      	ldr	r3, [r7, #12]
 810707c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810707e:	681b      	ldr	r3, [r3, #0]
 8107080:	4a72      	ldr	r2, [pc, #456]	@ (810724c <I2C_Slave_ISR_DMA+0x268>)
 8107082:	4293      	cmp	r3, r2
 8107084:	d053      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 8107086:	68fb      	ldr	r3, [r7, #12]
 8107088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810708a:	681b      	ldr	r3, [r3, #0]
 810708c:	4a70      	ldr	r2, [pc, #448]	@ (8107250 <I2C_Slave_ISR_DMA+0x26c>)
 810708e:	4293      	cmp	r3, r2
 8107090:	d04d      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 8107092:	68fb      	ldr	r3, [r7, #12]
 8107094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107096:	681b      	ldr	r3, [r3, #0]
 8107098:	4a6e      	ldr	r2, [pc, #440]	@ (8107254 <I2C_Slave_ISR_DMA+0x270>)
 810709a:	4293      	cmp	r3, r2
 810709c:	d047      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 810709e:	68fb      	ldr	r3, [r7, #12]
 81070a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81070a2:	681b      	ldr	r3, [r3, #0]
 81070a4:	4a6c      	ldr	r2, [pc, #432]	@ (8107258 <I2C_Slave_ISR_DMA+0x274>)
 81070a6:	4293      	cmp	r3, r2
 81070a8:	d041      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 81070aa:	68fb      	ldr	r3, [r7, #12]
 81070ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81070ae:	681b      	ldr	r3, [r3, #0]
 81070b0:	4a6a      	ldr	r2, [pc, #424]	@ (810725c <I2C_Slave_ISR_DMA+0x278>)
 81070b2:	4293      	cmp	r3, r2
 81070b4:	d03b      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 81070b6:	68fb      	ldr	r3, [r7, #12]
 81070b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81070ba:	681b      	ldr	r3, [r3, #0]
 81070bc:	4a68      	ldr	r2, [pc, #416]	@ (8107260 <I2C_Slave_ISR_DMA+0x27c>)
 81070be:	4293      	cmp	r3, r2
 81070c0:	d035      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 81070c2:	68fb      	ldr	r3, [r7, #12]
 81070c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81070c6:	681b      	ldr	r3, [r3, #0]
 81070c8:	4a66      	ldr	r2, [pc, #408]	@ (8107264 <I2C_Slave_ISR_DMA+0x280>)
 81070ca:	4293      	cmp	r3, r2
 81070cc:	d02f      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 81070ce:	68fb      	ldr	r3, [r7, #12]
 81070d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81070d2:	681b      	ldr	r3, [r3, #0]
 81070d4:	4a64      	ldr	r2, [pc, #400]	@ (8107268 <I2C_Slave_ISR_DMA+0x284>)
 81070d6:	4293      	cmp	r3, r2
 81070d8:	d029      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 81070da:	68fb      	ldr	r3, [r7, #12]
 81070dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81070de:	681b      	ldr	r3, [r3, #0]
 81070e0:	4a62      	ldr	r2, [pc, #392]	@ (810726c <I2C_Slave_ISR_DMA+0x288>)
 81070e2:	4293      	cmp	r3, r2
 81070e4:	d023      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 81070e6:	68fb      	ldr	r3, [r7, #12]
 81070e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81070ea:	681b      	ldr	r3, [r3, #0]
 81070ec:	4a60      	ldr	r2, [pc, #384]	@ (8107270 <I2C_Slave_ISR_DMA+0x28c>)
 81070ee:	4293      	cmp	r3, r2
 81070f0:	d01d      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 81070f2:	68fb      	ldr	r3, [r7, #12]
 81070f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81070f6:	681b      	ldr	r3, [r3, #0]
 81070f8:	4a5e      	ldr	r2, [pc, #376]	@ (8107274 <I2C_Slave_ISR_DMA+0x290>)
 81070fa:	4293      	cmp	r3, r2
 81070fc:	d017      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 81070fe:	68fb      	ldr	r3, [r7, #12]
 8107100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107102:	681b      	ldr	r3, [r3, #0]
 8107104:	4a5c      	ldr	r2, [pc, #368]	@ (8107278 <I2C_Slave_ISR_DMA+0x294>)
 8107106:	4293      	cmp	r3, r2
 8107108:	d011      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 810710a:	68fb      	ldr	r3, [r7, #12]
 810710c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810710e:	681b      	ldr	r3, [r3, #0]
 8107110:	4a5a      	ldr	r2, [pc, #360]	@ (810727c <I2C_Slave_ISR_DMA+0x298>)
 8107112:	4293      	cmp	r3, r2
 8107114:	d00b      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 8107116:	68fb      	ldr	r3, [r7, #12]
 8107118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810711a:	681b      	ldr	r3, [r3, #0]
 810711c:	4a58      	ldr	r2, [pc, #352]	@ (8107280 <I2C_Slave_ISR_DMA+0x29c>)
 810711e:	4293      	cmp	r3, r2
 8107120:	d005      	beq.n	810712e <I2C_Slave_ISR_DMA+0x14a>
 8107122:	68fb      	ldr	r3, [r7, #12]
 8107124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107126:	681b      	ldr	r3, [r3, #0]
 8107128:	4a56      	ldr	r2, [pc, #344]	@ (8107284 <I2C_Slave_ISR_DMA+0x2a0>)
 810712a:	4293      	cmp	r3, r2
 810712c:	d109      	bne.n	8107142 <I2C_Slave_ISR_DMA+0x15e>
 810712e:	68fb      	ldr	r3, [r7, #12]
 8107130:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107132:	681b      	ldr	r3, [r3, #0]
 8107134:	685b      	ldr	r3, [r3, #4]
 8107136:	2b00      	cmp	r3, #0
 8107138:	bf0c      	ite	eq
 810713a:	2301      	moveq	r3, #1
 810713c:	2300      	movne	r3, #0
 810713e:	b2db      	uxtb	r3, r3
 8107140:	e008      	b.n	8107154 <I2C_Slave_ISR_DMA+0x170>
 8107142:	68fb      	ldr	r3, [r7, #12]
 8107144:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107146:	681b      	ldr	r3, [r3, #0]
 8107148:	685b      	ldr	r3, [r3, #4]
 810714a:	2b00      	cmp	r3, #0
 810714c:	bf0c      	ite	eq
 810714e:	2301      	moveq	r3, #1
 8107150:	2300      	movne	r3, #0
 8107152:	b2db      	uxtb	r3, r3
 8107154:	2b00      	cmp	r3, #0
 8107156:	d001      	beq.n	810715c <I2C_Slave_ISR_DMA+0x178>
          {
            treatdmanack = 1U;
 8107158:	2301      	movs	r3, #1
 810715a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 810715c:	68fb      	ldr	r3, [r7, #12]
 810715e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107160:	2b00      	cmp	r3, #0
 8107162:	f000 809e 	beq.w	81072a2 <I2C_Slave_ISR_DMA+0x2be>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8107166:	687b      	ldr	r3, [r7, #4]
 8107168:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 810716c:	2b00      	cmp	r3, #0
 810716e:	f000 8098 	beq.w	81072a2 <I2C_Slave_ISR_DMA+0x2be>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8107172:	68fb      	ldr	r3, [r7, #12]
 8107174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107176:	681b      	ldr	r3, [r3, #0]
 8107178:	4a33      	ldr	r2, [pc, #204]	@ (8107248 <I2C_Slave_ISR_DMA+0x264>)
 810717a:	4293      	cmp	r3, r2
 810717c:	d059      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 810717e:	68fb      	ldr	r3, [r7, #12]
 8107180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107182:	681b      	ldr	r3, [r3, #0]
 8107184:	4a31      	ldr	r2, [pc, #196]	@ (810724c <I2C_Slave_ISR_DMA+0x268>)
 8107186:	4293      	cmp	r3, r2
 8107188:	d053      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 810718a:	68fb      	ldr	r3, [r7, #12]
 810718c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810718e:	681b      	ldr	r3, [r3, #0]
 8107190:	4a2f      	ldr	r2, [pc, #188]	@ (8107250 <I2C_Slave_ISR_DMA+0x26c>)
 8107192:	4293      	cmp	r3, r2
 8107194:	d04d      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 8107196:	68fb      	ldr	r3, [r7, #12]
 8107198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810719a:	681b      	ldr	r3, [r3, #0]
 810719c:	4a2d      	ldr	r2, [pc, #180]	@ (8107254 <I2C_Slave_ISR_DMA+0x270>)
 810719e:	4293      	cmp	r3, r2
 81071a0:	d047      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 81071a2:	68fb      	ldr	r3, [r7, #12]
 81071a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81071a6:	681b      	ldr	r3, [r3, #0]
 81071a8:	4a2b      	ldr	r2, [pc, #172]	@ (8107258 <I2C_Slave_ISR_DMA+0x274>)
 81071aa:	4293      	cmp	r3, r2
 81071ac:	d041      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 81071ae:	68fb      	ldr	r3, [r7, #12]
 81071b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81071b2:	681b      	ldr	r3, [r3, #0]
 81071b4:	4a29      	ldr	r2, [pc, #164]	@ (810725c <I2C_Slave_ISR_DMA+0x278>)
 81071b6:	4293      	cmp	r3, r2
 81071b8:	d03b      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 81071ba:	68fb      	ldr	r3, [r7, #12]
 81071bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81071be:	681b      	ldr	r3, [r3, #0]
 81071c0:	4a27      	ldr	r2, [pc, #156]	@ (8107260 <I2C_Slave_ISR_DMA+0x27c>)
 81071c2:	4293      	cmp	r3, r2
 81071c4:	d035      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 81071c6:	68fb      	ldr	r3, [r7, #12]
 81071c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81071ca:	681b      	ldr	r3, [r3, #0]
 81071cc:	4a25      	ldr	r2, [pc, #148]	@ (8107264 <I2C_Slave_ISR_DMA+0x280>)
 81071ce:	4293      	cmp	r3, r2
 81071d0:	d02f      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 81071d2:	68fb      	ldr	r3, [r7, #12]
 81071d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81071d6:	681b      	ldr	r3, [r3, #0]
 81071d8:	4a23      	ldr	r2, [pc, #140]	@ (8107268 <I2C_Slave_ISR_DMA+0x284>)
 81071da:	4293      	cmp	r3, r2
 81071dc:	d029      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 81071de:	68fb      	ldr	r3, [r7, #12]
 81071e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81071e2:	681b      	ldr	r3, [r3, #0]
 81071e4:	4a21      	ldr	r2, [pc, #132]	@ (810726c <I2C_Slave_ISR_DMA+0x288>)
 81071e6:	4293      	cmp	r3, r2
 81071e8:	d023      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 81071ea:	68fb      	ldr	r3, [r7, #12]
 81071ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81071ee:	681b      	ldr	r3, [r3, #0]
 81071f0:	4a1f      	ldr	r2, [pc, #124]	@ (8107270 <I2C_Slave_ISR_DMA+0x28c>)
 81071f2:	4293      	cmp	r3, r2
 81071f4:	d01d      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 81071f6:	68fb      	ldr	r3, [r7, #12]
 81071f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81071fa:	681b      	ldr	r3, [r3, #0]
 81071fc:	4a1d      	ldr	r2, [pc, #116]	@ (8107274 <I2C_Slave_ISR_DMA+0x290>)
 81071fe:	4293      	cmp	r3, r2
 8107200:	d017      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 8107202:	68fb      	ldr	r3, [r7, #12]
 8107204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107206:	681b      	ldr	r3, [r3, #0]
 8107208:	4a1b      	ldr	r2, [pc, #108]	@ (8107278 <I2C_Slave_ISR_DMA+0x294>)
 810720a:	4293      	cmp	r3, r2
 810720c:	d011      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 810720e:	68fb      	ldr	r3, [r7, #12]
 8107210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107212:	681b      	ldr	r3, [r3, #0]
 8107214:	4a19      	ldr	r2, [pc, #100]	@ (810727c <I2C_Slave_ISR_DMA+0x298>)
 8107216:	4293      	cmp	r3, r2
 8107218:	d00b      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 810721a:	68fb      	ldr	r3, [r7, #12]
 810721c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810721e:	681b      	ldr	r3, [r3, #0]
 8107220:	4a17      	ldr	r2, [pc, #92]	@ (8107280 <I2C_Slave_ISR_DMA+0x29c>)
 8107222:	4293      	cmp	r3, r2
 8107224:	d005      	beq.n	8107232 <I2C_Slave_ISR_DMA+0x24e>
 8107226:	68fb      	ldr	r3, [r7, #12]
 8107228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810722a:	681b      	ldr	r3, [r3, #0]
 810722c:	4a15      	ldr	r2, [pc, #84]	@ (8107284 <I2C_Slave_ISR_DMA+0x2a0>)
 810722e:	4293      	cmp	r3, r2
 8107230:	d12a      	bne.n	8107288 <I2C_Slave_ISR_DMA+0x2a4>
 8107232:	68fb      	ldr	r3, [r7, #12]
 8107234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107236:	681b      	ldr	r3, [r3, #0]
 8107238:	685b      	ldr	r3, [r3, #4]
 810723a:	2b00      	cmp	r3, #0
 810723c:	bf0c      	ite	eq
 810723e:	2301      	moveq	r3, #1
 8107240:	2300      	movne	r3, #0
 8107242:	b2db      	uxtb	r3, r3
 8107244:	e029      	b.n	810729a <I2C_Slave_ISR_DMA+0x2b6>
 8107246:	bf00      	nop
 8107248:	40020010 	.word	0x40020010
 810724c:	40020028 	.word	0x40020028
 8107250:	40020040 	.word	0x40020040
 8107254:	40020058 	.word	0x40020058
 8107258:	40020070 	.word	0x40020070
 810725c:	40020088 	.word	0x40020088
 8107260:	400200a0 	.word	0x400200a0
 8107264:	400200b8 	.word	0x400200b8
 8107268:	40020410 	.word	0x40020410
 810726c:	40020428 	.word	0x40020428
 8107270:	40020440 	.word	0x40020440
 8107274:	40020458 	.word	0x40020458
 8107278:	40020470 	.word	0x40020470
 810727c:	40020488 	.word	0x40020488
 8107280:	400204a0 	.word	0x400204a0
 8107284:	400204b8 	.word	0x400204b8
 8107288:	68fb      	ldr	r3, [r7, #12]
 810728a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810728c:	681b      	ldr	r3, [r3, #0]
 810728e:	685b      	ldr	r3, [r3, #4]
 8107290:	2b00      	cmp	r3, #0
 8107292:	bf0c      	ite	eq
 8107294:	2301      	moveq	r3, #1
 8107296:	2300      	movne	r3, #0
 8107298:	b2db      	uxtb	r3, r3
 810729a:	2b00      	cmp	r3, #0
 810729c:	d001      	beq.n	81072a2 <I2C_Slave_ISR_DMA+0x2be>
          {
            treatdmanack = 1U;
 810729e:	2301      	movs	r3, #1
 81072a0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 81072a2:	69fb      	ldr	r3, [r7, #28]
 81072a4:	2b01      	cmp	r3, #1
 81072a6:	d128      	bne.n	81072fa <I2C_Slave_ISR_DMA+0x316>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 81072a8:	68fb      	ldr	r3, [r7, #12]
 81072aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81072ae:	b2db      	uxtb	r3, r3
 81072b0:	2b28      	cmp	r3, #40	@ 0x28
 81072b2:	d108      	bne.n	81072c6 <I2C_Slave_ISR_DMA+0x2e2>
 81072b4:	69bb      	ldr	r3, [r7, #24]
 81072b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81072ba:	d104      	bne.n	81072c6 <I2C_Slave_ISR_DMA+0x2e2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 81072bc:	68b9      	ldr	r1, [r7, #8]
 81072be:	68f8      	ldr	r0, [r7, #12]
 81072c0:	f000 fd4c 	bl	8107d5c <I2C_ITListenCplt>
 81072c4:	e048      	b.n	8107358 <I2C_Slave_ISR_DMA+0x374>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 81072c6:	68fb      	ldr	r3, [r7, #12]
 81072c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81072cc:	b2db      	uxtb	r3, r3
 81072ce:	2b29      	cmp	r3, #41	@ 0x29
 81072d0:	d10e      	bne.n	81072f0 <I2C_Slave_ISR_DMA+0x30c>
 81072d2:	69bb      	ldr	r3, [r7, #24]
 81072d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 81072d8:	d00a      	beq.n	81072f0 <I2C_Slave_ISR_DMA+0x30c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81072da:	68fb      	ldr	r3, [r7, #12]
 81072dc:	681b      	ldr	r3, [r3, #0]
 81072de:	2210      	movs	r2, #16
 81072e0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 81072e2:	68f8      	ldr	r0, [r7, #12]
 81072e4:	f000 fea5 	bl	8108032 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 81072e8:	68f8      	ldr	r0, [r7, #12]
 81072ea:	f000 f9be 	bl	810766a <I2C_ITSlaveSeqCplt>
 81072ee:	e033      	b.n	8107358 <I2C_Slave_ISR_DMA+0x374>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81072f0:	68fb      	ldr	r3, [r7, #12]
 81072f2:	681b      	ldr	r3, [r3, #0]
 81072f4:	2210      	movs	r2, #16
 81072f6:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 81072f8:	e034      	b.n	8107364 <I2C_Slave_ISR_DMA+0x380>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81072fa:	68fb      	ldr	r3, [r7, #12]
 81072fc:	681b      	ldr	r3, [r3, #0]
 81072fe:	2210      	movs	r2, #16
 8107300:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8107302:	68fb      	ldr	r3, [r7, #12]
 8107304:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107306:	f043 0204 	orr.w	r2, r3, #4
 810730a:	68fb      	ldr	r3, [r7, #12]
 810730c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 810730e:	68fb      	ldr	r3, [r7, #12]
 8107310:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107314:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8107316:	69bb      	ldr	r3, [r7, #24]
 8107318:	2b00      	cmp	r3, #0
 810731a:	d003      	beq.n	8107324 <I2C_Slave_ISR_DMA+0x340>
 810731c:	69bb      	ldr	r3, [r7, #24]
 810731e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8107322:	d11f      	bne.n	8107364 <I2C_Slave_ISR_DMA+0x380>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8107324:	7dfb      	ldrb	r3, [r7, #23]
 8107326:	2b21      	cmp	r3, #33	@ 0x21
 8107328:	d002      	beq.n	8107330 <I2C_Slave_ISR_DMA+0x34c>
 810732a:	7dfb      	ldrb	r3, [r7, #23]
 810732c:	2b29      	cmp	r3, #41	@ 0x29
 810732e:	d103      	bne.n	8107338 <I2C_Slave_ISR_DMA+0x354>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8107330:	68fb      	ldr	r3, [r7, #12]
 8107332:	2221      	movs	r2, #33	@ 0x21
 8107334:	631a      	str	r2, [r3, #48]	@ 0x30
 8107336:	e008      	b.n	810734a <I2C_Slave_ISR_DMA+0x366>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8107338:	7dfb      	ldrb	r3, [r7, #23]
 810733a:	2b22      	cmp	r3, #34	@ 0x22
 810733c:	d002      	beq.n	8107344 <I2C_Slave_ISR_DMA+0x360>
 810733e:	7dfb      	ldrb	r3, [r7, #23]
 8107340:	2b2a      	cmp	r3, #42	@ 0x2a
 8107342:	d102      	bne.n	810734a <I2C_Slave_ISR_DMA+0x366>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8107344:	68fb      	ldr	r3, [r7, #12]
 8107346:	2222      	movs	r2, #34	@ 0x22
 8107348:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 810734a:	68fb      	ldr	r3, [r7, #12]
 810734c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810734e:	4619      	mov	r1, r3
 8107350:	68f8      	ldr	r0, [r7, #12]
 8107352:	f000 fd57 	bl	8107e04 <I2C_ITError>
      if (treatdmanack == 1U)
 8107356:	e005      	b.n	8107364 <I2C_Slave_ISR_DMA+0x380>
 8107358:	e004      	b.n	8107364 <I2C_Slave_ISR_DMA+0x380>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 810735a:	68fb      	ldr	r3, [r7, #12]
 810735c:	681b      	ldr	r3, [r3, #0]
 810735e:	2210      	movs	r2, #16
 8107360:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8107362:	e00f      	b.n	8107384 <I2C_Slave_ISR_DMA+0x3a0>
      if (treatdmanack == 1U)
 8107364:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8107366:	e00d      	b.n	8107384 <I2C_Slave_ISR_DMA+0x3a0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8107368:	68bb      	ldr	r3, [r7, #8]
 810736a:	f003 0308 	and.w	r3, r3, #8
 810736e:	2b00      	cmp	r3, #0
 8107370:	d008      	beq.n	8107384 <I2C_Slave_ISR_DMA+0x3a0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8107372:	687b      	ldr	r3, [r7, #4]
 8107374:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8107378:	2b00      	cmp	r3, #0
 810737a:	d003      	beq.n	8107384 <I2C_Slave_ISR_DMA+0x3a0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 810737c:	68b9      	ldr	r1, [r7, #8]
 810737e:	68f8      	ldr	r0, [r7, #12]
 8107380:	f000 f8b2 	bl	81074e8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8107384:	68fb      	ldr	r3, [r7, #12]
 8107386:	2200      	movs	r2, #0
 8107388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 810738c:	2300      	movs	r3, #0
}
 810738e:	4618      	mov	r0, r3
 8107390:	3720      	adds	r7, #32
 8107392:	46bd      	mov	sp, r7
 8107394:	bd80      	pop	{r7, pc}
 8107396:	bf00      	nop

08107398 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8107398:	b580      	push	{r7, lr}
 810739a:	b086      	sub	sp, #24
 810739c:	af02      	add	r7, sp, #8
 810739e:	60f8      	str	r0, [r7, #12]
 81073a0:	4608      	mov	r0, r1
 81073a2:	4611      	mov	r1, r2
 81073a4:	461a      	mov	r2, r3
 81073a6:	4603      	mov	r3, r0
 81073a8:	817b      	strh	r3, [r7, #10]
 81073aa:	460b      	mov	r3, r1
 81073ac:	813b      	strh	r3, [r7, #8]
 81073ae:	4613      	mov	r3, r2
 81073b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 81073b2:	88fb      	ldrh	r3, [r7, #6]
 81073b4:	b2da      	uxtb	r2, r3
 81073b6:	8979      	ldrh	r1, [r7, #10]
 81073b8:	4b20      	ldr	r3, [pc, #128]	@ (810743c <I2C_RequestMemoryWrite+0xa4>)
 81073ba:	9300      	str	r3, [sp, #0]
 81073bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 81073c0:	68f8      	ldr	r0, [r7, #12]
 81073c2:	f001 f9c1 	bl	8108748 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81073c6:	69fa      	ldr	r2, [r7, #28]
 81073c8:	69b9      	ldr	r1, [r7, #24]
 81073ca:	68f8      	ldr	r0, [r7, #12]
 81073cc:	f001 f851 	bl	8108472 <I2C_WaitOnTXISFlagUntilTimeout>
 81073d0:	4603      	mov	r3, r0
 81073d2:	2b00      	cmp	r3, #0
 81073d4:	d001      	beq.n	81073da <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 81073d6:	2301      	movs	r3, #1
 81073d8:	e02c      	b.n	8107434 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 81073da:	88fb      	ldrh	r3, [r7, #6]
 81073dc:	2b01      	cmp	r3, #1
 81073de:	d105      	bne.n	81073ec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 81073e0:	893b      	ldrh	r3, [r7, #8]
 81073e2:	b2da      	uxtb	r2, r3
 81073e4:	68fb      	ldr	r3, [r7, #12]
 81073e6:	681b      	ldr	r3, [r3, #0]
 81073e8:	629a      	str	r2, [r3, #40]	@ 0x28
 81073ea:	e015      	b.n	8107418 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 81073ec:	893b      	ldrh	r3, [r7, #8]
 81073ee:	0a1b      	lsrs	r3, r3, #8
 81073f0:	b29b      	uxth	r3, r3
 81073f2:	b2da      	uxtb	r2, r3
 81073f4:	68fb      	ldr	r3, [r7, #12]
 81073f6:	681b      	ldr	r3, [r3, #0]
 81073f8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81073fa:	69fa      	ldr	r2, [r7, #28]
 81073fc:	69b9      	ldr	r1, [r7, #24]
 81073fe:	68f8      	ldr	r0, [r7, #12]
 8107400:	f001 f837 	bl	8108472 <I2C_WaitOnTXISFlagUntilTimeout>
 8107404:	4603      	mov	r3, r0
 8107406:	2b00      	cmp	r3, #0
 8107408:	d001      	beq.n	810740e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 810740a:	2301      	movs	r3, #1
 810740c:	e012      	b.n	8107434 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 810740e:	893b      	ldrh	r3, [r7, #8]
 8107410:	b2da      	uxtb	r2, r3
 8107412:	68fb      	ldr	r3, [r7, #12]
 8107414:	681b      	ldr	r3, [r3, #0]
 8107416:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8107418:	69fb      	ldr	r3, [r7, #28]
 810741a:	9300      	str	r3, [sp, #0]
 810741c:	69bb      	ldr	r3, [r7, #24]
 810741e:	2200      	movs	r2, #0
 8107420:	2180      	movs	r1, #128	@ 0x80
 8107422:	68f8      	ldr	r0, [r7, #12]
 8107424:	f000 ffcc 	bl	81083c0 <I2C_WaitOnFlagUntilTimeout>
 8107428:	4603      	mov	r3, r0
 810742a:	2b00      	cmp	r3, #0
 810742c:	d001      	beq.n	8107432 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 810742e:	2301      	movs	r3, #1
 8107430:	e000      	b.n	8107434 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8107432:	2300      	movs	r3, #0
}
 8107434:	4618      	mov	r0, r3
 8107436:	3710      	adds	r7, #16
 8107438:	46bd      	mov	sp, r7
 810743a:	bd80      	pop	{r7, pc}
 810743c:	80002000 	.word	0x80002000

08107440 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8107440:	b580      	push	{r7, lr}
 8107442:	b086      	sub	sp, #24
 8107444:	af02      	add	r7, sp, #8
 8107446:	60f8      	str	r0, [r7, #12]
 8107448:	4608      	mov	r0, r1
 810744a:	4611      	mov	r1, r2
 810744c:	461a      	mov	r2, r3
 810744e:	4603      	mov	r3, r0
 8107450:	817b      	strh	r3, [r7, #10]
 8107452:	460b      	mov	r3, r1
 8107454:	813b      	strh	r3, [r7, #8]
 8107456:	4613      	mov	r3, r2
 8107458:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 810745a:	88fb      	ldrh	r3, [r7, #6]
 810745c:	b2da      	uxtb	r2, r3
 810745e:	8979      	ldrh	r1, [r7, #10]
 8107460:	4b20      	ldr	r3, [pc, #128]	@ (81074e4 <I2C_RequestMemoryRead+0xa4>)
 8107462:	9300      	str	r3, [sp, #0]
 8107464:	2300      	movs	r3, #0
 8107466:	68f8      	ldr	r0, [r7, #12]
 8107468:	f001 f96e 	bl	8108748 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 810746c:	69fa      	ldr	r2, [r7, #28]
 810746e:	69b9      	ldr	r1, [r7, #24]
 8107470:	68f8      	ldr	r0, [r7, #12]
 8107472:	f000 fffe 	bl	8108472 <I2C_WaitOnTXISFlagUntilTimeout>
 8107476:	4603      	mov	r3, r0
 8107478:	2b00      	cmp	r3, #0
 810747a:	d001      	beq.n	8107480 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 810747c:	2301      	movs	r3, #1
 810747e:	e02c      	b.n	81074da <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8107480:	88fb      	ldrh	r3, [r7, #6]
 8107482:	2b01      	cmp	r3, #1
 8107484:	d105      	bne.n	8107492 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8107486:	893b      	ldrh	r3, [r7, #8]
 8107488:	b2da      	uxtb	r2, r3
 810748a:	68fb      	ldr	r3, [r7, #12]
 810748c:	681b      	ldr	r3, [r3, #0]
 810748e:	629a      	str	r2, [r3, #40]	@ 0x28
 8107490:	e015      	b.n	81074be <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8107492:	893b      	ldrh	r3, [r7, #8]
 8107494:	0a1b      	lsrs	r3, r3, #8
 8107496:	b29b      	uxth	r3, r3
 8107498:	b2da      	uxtb	r2, r3
 810749a:	68fb      	ldr	r3, [r7, #12]
 810749c:	681b      	ldr	r3, [r3, #0]
 810749e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 81074a0:	69fa      	ldr	r2, [r7, #28]
 81074a2:	69b9      	ldr	r1, [r7, #24]
 81074a4:	68f8      	ldr	r0, [r7, #12]
 81074a6:	f000 ffe4 	bl	8108472 <I2C_WaitOnTXISFlagUntilTimeout>
 81074aa:	4603      	mov	r3, r0
 81074ac:	2b00      	cmp	r3, #0
 81074ae:	d001      	beq.n	81074b4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 81074b0:	2301      	movs	r3, #1
 81074b2:	e012      	b.n	81074da <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 81074b4:	893b      	ldrh	r3, [r7, #8]
 81074b6:	b2da      	uxtb	r2, r3
 81074b8:	68fb      	ldr	r3, [r7, #12]
 81074ba:	681b      	ldr	r3, [r3, #0]
 81074bc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 81074be:	69fb      	ldr	r3, [r7, #28]
 81074c0:	9300      	str	r3, [sp, #0]
 81074c2:	69bb      	ldr	r3, [r7, #24]
 81074c4:	2200      	movs	r2, #0
 81074c6:	2140      	movs	r1, #64	@ 0x40
 81074c8:	68f8      	ldr	r0, [r7, #12]
 81074ca:	f000 ff79 	bl	81083c0 <I2C_WaitOnFlagUntilTimeout>
 81074ce:	4603      	mov	r3, r0
 81074d0:	2b00      	cmp	r3, #0
 81074d2:	d001      	beq.n	81074d8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 81074d4:	2301      	movs	r3, #1
 81074d6:	e000      	b.n	81074da <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 81074d8:	2300      	movs	r3, #0
}
 81074da:	4618      	mov	r0, r3
 81074dc:	3710      	adds	r7, #16
 81074de:	46bd      	mov	sp, r7
 81074e0:	bd80      	pop	{r7, pc}
 81074e2:	bf00      	nop
 81074e4:	80002000 	.word	0x80002000

081074e8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 81074e8:	b580      	push	{r7, lr}
 81074ea:	b084      	sub	sp, #16
 81074ec:	af00      	add	r7, sp, #0
 81074ee:	6078      	str	r0, [r7, #4]
 81074f0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 81074f2:	687b      	ldr	r3, [r7, #4]
 81074f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81074f8:	b2db      	uxtb	r3, r3
 81074fa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 81074fe:	2b28      	cmp	r3, #40	@ 0x28
 8107500:	d16a      	bne.n	81075d8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8107502:	687b      	ldr	r3, [r7, #4]
 8107504:	681b      	ldr	r3, [r3, #0]
 8107506:	699b      	ldr	r3, [r3, #24]
 8107508:	0c1b      	lsrs	r3, r3, #16
 810750a:	b2db      	uxtb	r3, r3
 810750c:	f003 0301 	and.w	r3, r3, #1
 8107510:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8107512:	687b      	ldr	r3, [r7, #4]
 8107514:	681b      	ldr	r3, [r3, #0]
 8107516:	699b      	ldr	r3, [r3, #24]
 8107518:	0c1b      	lsrs	r3, r3, #16
 810751a:	b29b      	uxth	r3, r3
 810751c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8107520:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8107522:	687b      	ldr	r3, [r7, #4]
 8107524:	681b      	ldr	r3, [r3, #0]
 8107526:	689b      	ldr	r3, [r3, #8]
 8107528:	b29b      	uxth	r3, r3
 810752a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 810752e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8107530:	687b      	ldr	r3, [r7, #4]
 8107532:	681b      	ldr	r3, [r3, #0]
 8107534:	68db      	ldr	r3, [r3, #12]
 8107536:	b29b      	uxth	r3, r3
 8107538:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 810753c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 810753e:	687b      	ldr	r3, [r7, #4]
 8107540:	68db      	ldr	r3, [r3, #12]
 8107542:	2b02      	cmp	r3, #2
 8107544:	d138      	bne.n	81075b8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8107546:	897b      	ldrh	r3, [r7, #10]
 8107548:	09db      	lsrs	r3, r3, #7
 810754a:	b29a      	uxth	r2, r3
 810754c:	89bb      	ldrh	r3, [r7, #12]
 810754e:	4053      	eors	r3, r2
 8107550:	b29b      	uxth	r3, r3
 8107552:	f003 0306 	and.w	r3, r3, #6
 8107556:	2b00      	cmp	r3, #0
 8107558:	d11c      	bne.n	8107594 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 810755a:	897b      	ldrh	r3, [r7, #10]
 810755c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 810755e:	687b      	ldr	r3, [r7, #4]
 8107560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8107562:	1c5a      	adds	r2, r3, #1
 8107564:	687b      	ldr	r3, [r7, #4]
 8107566:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8107568:	687b      	ldr	r3, [r7, #4]
 810756a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810756c:	2b02      	cmp	r3, #2
 810756e:	d13b      	bne.n	81075e8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8107570:	687b      	ldr	r3, [r7, #4]
 8107572:	2200      	movs	r2, #0
 8107574:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8107576:	687b      	ldr	r3, [r7, #4]
 8107578:	681b      	ldr	r3, [r3, #0]
 810757a:	2208      	movs	r2, #8
 810757c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 810757e:	687b      	ldr	r3, [r7, #4]
 8107580:	2200      	movs	r2, #0
 8107582:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8107586:	89ba      	ldrh	r2, [r7, #12]
 8107588:	7bfb      	ldrb	r3, [r7, #15]
 810758a:	4619      	mov	r1, r3
 810758c:	6878      	ldr	r0, [r7, #4]
 810758e:	f7ff f9e8 	bl	8106962 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8107592:	e029      	b.n	81075e8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8107594:	893b      	ldrh	r3, [r7, #8]
 8107596:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8107598:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 810759c:	6878      	ldr	r0, [r7, #4]
 810759e:	f001 f989 	bl	81088b4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 81075a2:	687b      	ldr	r3, [r7, #4]
 81075a4:	2200      	movs	r2, #0
 81075a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 81075aa:	89ba      	ldrh	r2, [r7, #12]
 81075ac:	7bfb      	ldrb	r3, [r7, #15]
 81075ae:	4619      	mov	r1, r3
 81075b0:	6878      	ldr	r0, [r7, #4]
 81075b2:	f7ff f9d6 	bl	8106962 <HAL_I2C_AddrCallback>
}
 81075b6:	e017      	b.n	81075e8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 81075b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 81075bc:	6878      	ldr	r0, [r7, #4]
 81075be:	f001 f979 	bl	81088b4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 81075c2:	687b      	ldr	r3, [r7, #4]
 81075c4:	2200      	movs	r2, #0
 81075c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 81075ca:	89ba      	ldrh	r2, [r7, #12]
 81075cc:	7bfb      	ldrb	r3, [r7, #15]
 81075ce:	4619      	mov	r1, r3
 81075d0:	6878      	ldr	r0, [r7, #4]
 81075d2:	f7ff f9c6 	bl	8106962 <HAL_I2C_AddrCallback>
}
 81075d6:	e007      	b.n	81075e8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 81075d8:	687b      	ldr	r3, [r7, #4]
 81075da:	681b      	ldr	r3, [r3, #0]
 81075dc:	2208      	movs	r2, #8
 81075de:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 81075e0:	687b      	ldr	r3, [r7, #4]
 81075e2:	2200      	movs	r2, #0
 81075e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 81075e8:	bf00      	nop
 81075ea:	3710      	adds	r7, #16
 81075ec:	46bd      	mov	sp, r7
 81075ee:	bd80      	pop	{r7, pc}

081075f0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 81075f0:	b580      	push	{r7, lr}
 81075f2:	b082      	sub	sp, #8
 81075f4:	af00      	add	r7, sp, #0
 81075f6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 81075f8:	687b      	ldr	r3, [r7, #4]
 81075fa:	2200      	movs	r2, #0
 81075fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8107600:	687b      	ldr	r3, [r7, #4]
 8107602:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107606:	b2db      	uxtb	r3, r3
 8107608:	2b21      	cmp	r3, #33	@ 0x21
 810760a:	d115      	bne.n	8107638 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 810760c:	687b      	ldr	r3, [r7, #4]
 810760e:	2220      	movs	r2, #32
 8107610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8107614:	687b      	ldr	r3, [r7, #4]
 8107616:	2211      	movs	r2, #17
 8107618:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 810761a:	687b      	ldr	r3, [r7, #4]
 810761c:	2200      	movs	r2, #0
 810761e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8107620:	2101      	movs	r1, #1
 8107622:	6878      	ldr	r0, [r7, #4]
 8107624:	f001 f946 	bl	81088b4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8107628:	687b      	ldr	r3, [r7, #4]
 810762a:	2200      	movs	r2, #0
 810762c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8107630:	6878      	ldr	r0, [r7, #4]
 8107632:	f7ff f96e 	bl	8106912 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8107636:	e014      	b.n	8107662 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8107638:	687b      	ldr	r3, [r7, #4]
 810763a:	2220      	movs	r2, #32
 810763c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8107640:	687b      	ldr	r3, [r7, #4]
 8107642:	2212      	movs	r2, #18
 8107644:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8107646:	687b      	ldr	r3, [r7, #4]
 8107648:	2200      	movs	r2, #0
 810764a:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 810764c:	2102      	movs	r1, #2
 810764e:	6878      	ldr	r0, [r7, #4]
 8107650:	f001 f930 	bl	81088b4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8107654:	687b      	ldr	r3, [r7, #4]
 8107656:	2200      	movs	r2, #0
 8107658:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 810765c:	6878      	ldr	r0, [r7, #4]
 810765e:	f7ff f962 	bl	8106926 <HAL_I2C_MasterRxCpltCallback>
}
 8107662:	bf00      	nop
 8107664:	3708      	adds	r7, #8
 8107666:	46bd      	mov	sp, r7
 8107668:	bd80      	pop	{r7, pc}

0810766a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 810766a:	b580      	push	{r7, lr}
 810766c:	b084      	sub	sp, #16
 810766e:	af00      	add	r7, sp, #0
 8107670:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8107672:	687b      	ldr	r3, [r7, #4]
 8107674:	681b      	ldr	r3, [r3, #0]
 8107676:	681b      	ldr	r3, [r3, #0]
 8107678:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 810767a:	687b      	ldr	r3, [r7, #4]
 810767c:	2200      	movs	r2, #0
 810767e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8107682:	68fb      	ldr	r3, [r7, #12]
 8107684:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8107688:	2b00      	cmp	r3, #0
 810768a:	d008      	beq.n	810769e <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 810768c:	687b      	ldr	r3, [r7, #4]
 810768e:	681b      	ldr	r3, [r3, #0]
 8107690:	681a      	ldr	r2, [r3, #0]
 8107692:	687b      	ldr	r3, [r7, #4]
 8107694:	681b      	ldr	r3, [r3, #0]
 8107696:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 810769a:	601a      	str	r2, [r3, #0]
 810769c:	e00c      	b.n	81076b8 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 810769e:	68fb      	ldr	r3, [r7, #12]
 81076a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81076a4:	2b00      	cmp	r3, #0
 81076a6:	d007      	beq.n	81076b8 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 81076a8:	687b      	ldr	r3, [r7, #4]
 81076aa:	681b      	ldr	r3, [r3, #0]
 81076ac:	681a      	ldr	r2, [r3, #0]
 81076ae:	687b      	ldr	r3, [r7, #4]
 81076b0:	681b      	ldr	r3, [r3, #0]
 81076b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 81076b6:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 81076b8:	687b      	ldr	r3, [r7, #4]
 81076ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81076be:	b2db      	uxtb	r3, r3
 81076c0:	2b29      	cmp	r3, #41	@ 0x29
 81076c2:	d112      	bne.n	81076ea <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 81076c4:	687b      	ldr	r3, [r7, #4]
 81076c6:	2228      	movs	r2, #40	@ 0x28
 81076c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 81076cc:	687b      	ldr	r3, [r7, #4]
 81076ce:	2221      	movs	r2, #33	@ 0x21
 81076d0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 81076d2:	2101      	movs	r1, #1
 81076d4:	6878      	ldr	r0, [r7, #4]
 81076d6:	f001 f8ed 	bl	81088b4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81076da:	687b      	ldr	r3, [r7, #4]
 81076dc:	2200      	movs	r2, #0
 81076de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 81076e2:	6878      	ldr	r0, [r7, #4]
 81076e4:	f7ff f929 	bl	810693a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 81076e8:	e017      	b.n	810771a <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 81076ea:	687b      	ldr	r3, [r7, #4]
 81076ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81076f0:	b2db      	uxtb	r3, r3
 81076f2:	2b2a      	cmp	r3, #42	@ 0x2a
 81076f4:	d111      	bne.n	810771a <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 81076f6:	687b      	ldr	r3, [r7, #4]
 81076f8:	2228      	movs	r2, #40	@ 0x28
 81076fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 81076fe:	687b      	ldr	r3, [r7, #4]
 8107700:	2222      	movs	r2, #34	@ 0x22
 8107702:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8107704:	2102      	movs	r1, #2
 8107706:	6878      	ldr	r0, [r7, #4]
 8107708:	f001 f8d4 	bl	81088b4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 810770c:	687b      	ldr	r3, [r7, #4]
 810770e:	2200      	movs	r2, #0
 8107710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8107714:	6878      	ldr	r0, [r7, #4]
 8107716:	f7ff f91a 	bl	810694e <HAL_I2C_SlaveRxCpltCallback>
}
 810771a:	bf00      	nop
 810771c:	3710      	adds	r7, #16
 810771e:	46bd      	mov	sp, r7
 8107720:	bd80      	pop	{r7, pc}
	...

08107724 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8107724:	b580      	push	{r7, lr}
 8107726:	b086      	sub	sp, #24
 8107728:	af00      	add	r7, sp, #0
 810772a:	6078      	str	r0, [r7, #4]
 810772c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 810772e:	683b      	ldr	r3, [r7, #0]
 8107730:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8107732:	687b      	ldr	r3, [r7, #4]
 8107734:	681b      	ldr	r3, [r3, #0]
 8107736:	2220      	movs	r2, #32
 8107738:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 810773a:	687b      	ldr	r3, [r7, #4]
 810773c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107740:	b2db      	uxtb	r3, r3
 8107742:	2b21      	cmp	r3, #33	@ 0x21
 8107744:	d107      	bne.n	8107756 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8107746:	2101      	movs	r1, #1
 8107748:	6878      	ldr	r0, [r7, #4]
 810774a:	f001 f8b3 	bl	81088b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 810774e:	687b      	ldr	r3, [r7, #4]
 8107750:	2211      	movs	r2, #17
 8107752:	631a      	str	r2, [r3, #48]	@ 0x30
 8107754:	e00c      	b.n	8107770 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8107756:	687b      	ldr	r3, [r7, #4]
 8107758:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 810775c:	b2db      	uxtb	r3, r3
 810775e:	2b22      	cmp	r3, #34	@ 0x22
 8107760:	d106      	bne.n	8107770 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8107762:	2102      	movs	r1, #2
 8107764:	6878      	ldr	r0, [r7, #4]
 8107766:	f001 f8a5 	bl	81088b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 810776a:	687b      	ldr	r3, [r7, #4]
 810776c:	2212      	movs	r2, #18
 810776e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8107770:	687b      	ldr	r3, [r7, #4]
 8107772:	681b      	ldr	r3, [r3, #0]
 8107774:	6859      	ldr	r1, [r3, #4]
 8107776:	687b      	ldr	r3, [r7, #4]
 8107778:	681a      	ldr	r2, [r3, #0]
 810777a:	4b4c      	ldr	r3, [pc, #304]	@ (81078ac <I2C_ITMasterCplt+0x188>)
 810777c:	400b      	ands	r3, r1
 810777e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8107780:	687b      	ldr	r3, [r7, #4]
 8107782:	2200      	movs	r2, #0
 8107784:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8107786:	687b      	ldr	r3, [r7, #4]
 8107788:	4a49      	ldr	r2, [pc, #292]	@ (81078b0 <I2C_ITMasterCplt+0x18c>)
 810778a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 810778c:	697b      	ldr	r3, [r7, #20]
 810778e:	f003 0310 	and.w	r3, r3, #16
 8107792:	2b00      	cmp	r3, #0
 8107794:	d009      	beq.n	81077aa <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8107796:	687b      	ldr	r3, [r7, #4]
 8107798:	681b      	ldr	r3, [r3, #0]
 810779a:	2210      	movs	r2, #16
 810779c:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 810779e:	687b      	ldr	r3, [r7, #4]
 81077a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81077a2:	f043 0204 	orr.w	r2, r3, #4
 81077a6:	687b      	ldr	r3, [r7, #4]
 81077a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 81077aa:	687b      	ldr	r3, [r7, #4]
 81077ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81077b0:	b2db      	uxtb	r3, r3
 81077b2:	2b60      	cmp	r3, #96	@ 0x60
 81077b4:	d10a      	bne.n	81077cc <I2C_ITMasterCplt+0xa8>
 81077b6:	697b      	ldr	r3, [r7, #20]
 81077b8:	f003 0304 	and.w	r3, r3, #4
 81077bc:	2b00      	cmp	r3, #0
 81077be:	d005      	beq.n	81077cc <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 81077c0:	687b      	ldr	r3, [r7, #4]
 81077c2:	681b      	ldr	r3, [r3, #0]
 81077c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81077c6:	b2db      	uxtb	r3, r3
 81077c8:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 81077ca:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 81077cc:	6878      	ldr	r0, [r7, #4]
 81077ce:	f000 fc30 	bl	8108032 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 81077d2:	687b      	ldr	r3, [r7, #4]
 81077d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81077d6:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 81077d8:	687b      	ldr	r3, [r7, #4]
 81077da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81077de:	b2db      	uxtb	r3, r3
 81077e0:	2b60      	cmp	r3, #96	@ 0x60
 81077e2:	d002      	beq.n	81077ea <I2C_ITMasterCplt+0xc6>
 81077e4:	693b      	ldr	r3, [r7, #16]
 81077e6:	2b00      	cmp	r3, #0
 81077e8:	d006      	beq.n	81077f8 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 81077ea:	687b      	ldr	r3, [r7, #4]
 81077ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81077ee:	4619      	mov	r1, r3
 81077f0:	6878      	ldr	r0, [r7, #4]
 81077f2:	f000 fb07 	bl	8107e04 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 81077f6:	e054      	b.n	81078a2 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 81077f8:	687b      	ldr	r3, [r7, #4]
 81077fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81077fe:	b2db      	uxtb	r3, r3
 8107800:	2b21      	cmp	r3, #33	@ 0x21
 8107802:	d124      	bne.n	810784e <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8107804:	687b      	ldr	r3, [r7, #4]
 8107806:	2220      	movs	r2, #32
 8107808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 810780c:	687b      	ldr	r3, [r7, #4]
 810780e:	2200      	movs	r2, #0
 8107810:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8107812:	687b      	ldr	r3, [r7, #4]
 8107814:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8107818:	b2db      	uxtb	r3, r3
 810781a:	2b40      	cmp	r3, #64	@ 0x40
 810781c:	d10b      	bne.n	8107836 <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 810781e:	687b      	ldr	r3, [r7, #4]
 8107820:	2200      	movs	r2, #0
 8107822:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8107826:	687b      	ldr	r3, [r7, #4]
 8107828:	2200      	movs	r2, #0
 810782a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 810782e:	6878      	ldr	r0, [r7, #4]
 8107830:	f7ff f8af 	bl	8106992 <HAL_I2C_MemTxCpltCallback>
}
 8107834:	e035      	b.n	81078a2 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8107836:	687b      	ldr	r3, [r7, #4]
 8107838:	2200      	movs	r2, #0
 810783a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 810783e:	687b      	ldr	r3, [r7, #4]
 8107840:	2200      	movs	r2, #0
 8107842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8107846:	6878      	ldr	r0, [r7, #4]
 8107848:	f7ff f863 	bl	8106912 <HAL_I2C_MasterTxCpltCallback>
}
 810784c:	e029      	b.n	81078a2 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 810784e:	687b      	ldr	r3, [r7, #4]
 8107850:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107854:	b2db      	uxtb	r3, r3
 8107856:	2b22      	cmp	r3, #34	@ 0x22
 8107858:	d123      	bne.n	81078a2 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 810785a:	687b      	ldr	r3, [r7, #4]
 810785c:	2220      	movs	r2, #32
 810785e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8107862:	687b      	ldr	r3, [r7, #4]
 8107864:	2200      	movs	r2, #0
 8107866:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8107868:	687b      	ldr	r3, [r7, #4]
 810786a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 810786e:	b2db      	uxtb	r3, r3
 8107870:	2b40      	cmp	r3, #64	@ 0x40
 8107872:	d10b      	bne.n	810788c <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8107874:	687b      	ldr	r3, [r7, #4]
 8107876:	2200      	movs	r2, #0
 8107878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 810787c:	687b      	ldr	r3, [r7, #4]
 810787e:	2200      	movs	r2, #0
 8107880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8107884:	6878      	ldr	r0, [r7, #4]
 8107886:	f7fb fa7f 	bl	8102d88 <HAL_I2C_MemRxCpltCallback>
}
 810788a:	e00a      	b.n	81078a2 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 810788c:	687b      	ldr	r3, [r7, #4]
 810788e:	2200      	movs	r2, #0
 8107890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8107894:	687b      	ldr	r3, [r7, #4]
 8107896:	2200      	movs	r2, #0
 8107898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 810789c:	6878      	ldr	r0, [r7, #4]
 810789e:	f7ff f842 	bl	8106926 <HAL_I2C_MasterRxCpltCallback>
}
 81078a2:	bf00      	nop
 81078a4:	3718      	adds	r7, #24
 81078a6:	46bd      	mov	sp, r7
 81078a8:	bd80      	pop	{r7, pc}
 81078aa:	bf00      	nop
 81078ac:	fe00e800 	.word	0xfe00e800
 81078b0:	ffff0000 	.word	0xffff0000

081078b4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 81078b4:	b580      	push	{r7, lr}
 81078b6:	b086      	sub	sp, #24
 81078b8:	af00      	add	r7, sp, #0
 81078ba:	6078      	str	r0, [r7, #4]
 81078bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 81078be:	687b      	ldr	r3, [r7, #4]
 81078c0:	681b      	ldr	r3, [r3, #0]
 81078c2:	681b      	ldr	r3, [r3, #0]
 81078c4:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 81078c6:	683b      	ldr	r3, [r7, #0]
 81078c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 81078ca:	687b      	ldr	r3, [r7, #4]
 81078cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81078ce:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 81078d0:	687b      	ldr	r3, [r7, #4]
 81078d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81078d6:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 81078d8:	687b      	ldr	r3, [r7, #4]
 81078da:	681b      	ldr	r3, [r3, #0]
 81078dc:	2220      	movs	r2, #32
 81078de:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 81078e0:	7afb      	ldrb	r3, [r7, #11]
 81078e2:	2b21      	cmp	r3, #33	@ 0x21
 81078e4:	d002      	beq.n	81078ec <I2C_ITSlaveCplt+0x38>
 81078e6:	7afb      	ldrb	r3, [r7, #11]
 81078e8:	2b29      	cmp	r3, #41	@ 0x29
 81078ea:	d108      	bne.n	81078fe <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 81078ec:	f248 0101 	movw	r1, #32769	@ 0x8001
 81078f0:	6878      	ldr	r0, [r7, #4]
 81078f2:	f000 ffdf 	bl	81088b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 81078f6:	687b      	ldr	r3, [r7, #4]
 81078f8:	2221      	movs	r2, #33	@ 0x21
 81078fa:	631a      	str	r2, [r3, #48]	@ 0x30
 81078fc:	e019      	b.n	8107932 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 81078fe:	7afb      	ldrb	r3, [r7, #11]
 8107900:	2b22      	cmp	r3, #34	@ 0x22
 8107902:	d002      	beq.n	810790a <I2C_ITSlaveCplt+0x56>
 8107904:	7afb      	ldrb	r3, [r7, #11]
 8107906:	2b2a      	cmp	r3, #42	@ 0x2a
 8107908:	d108      	bne.n	810791c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 810790a:	f248 0102 	movw	r1, #32770	@ 0x8002
 810790e:	6878      	ldr	r0, [r7, #4]
 8107910:	f000 ffd0 	bl	81088b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8107914:	687b      	ldr	r3, [r7, #4]
 8107916:	2222      	movs	r2, #34	@ 0x22
 8107918:	631a      	str	r2, [r3, #48]	@ 0x30
 810791a:	e00a      	b.n	8107932 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 810791c:	7afb      	ldrb	r3, [r7, #11]
 810791e:	2b28      	cmp	r3, #40	@ 0x28
 8107920:	d107      	bne.n	8107932 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8107922:	f248 0103 	movw	r1, #32771	@ 0x8003
 8107926:	6878      	ldr	r0, [r7, #4]
 8107928:	f000 ffc4 	bl	81088b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 810792c:	687b      	ldr	r3, [r7, #4]
 810792e:	2200      	movs	r2, #0
 8107930:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8107932:	687b      	ldr	r3, [r7, #4]
 8107934:	681b      	ldr	r3, [r3, #0]
 8107936:	685a      	ldr	r2, [r3, #4]
 8107938:	687b      	ldr	r3, [r7, #4]
 810793a:	681b      	ldr	r3, [r3, #0]
 810793c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8107940:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8107942:	687b      	ldr	r3, [r7, #4]
 8107944:	681b      	ldr	r3, [r3, #0]
 8107946:	6859      	ldr	r1, [r3, #4]
 8107948:	687b      	ldr	r3, [r7, #4]
 810794a:	681a      	ldr	r2, [r3, #0]
 810794c:	4b7f      	ldr	r3, [pc, #508]	@ (8107b4c <I2C_ITSlaveCplt+0x298>)
 810794e:	400b      	ands	r3, r1
 8107950:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8107952:	6878      	ldr	r0, [r7, #4]
 8107954:	f000 fb6d 	bl	8108032 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8107958:	693b      	ldr	r3, [r7, #16]
 810795a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 810795e:	2b00      	cmp	r3, #0
 8107960:	d07a      	beq.n	8107a58 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8107962:	687b      	ldr	r3, [r7, #4]
 8107964:	681b      	ldr	r3, [r3, #0]
 8107966:	681a      	ldr	r2, [r3, #0]
 8107968:	687b      	ldr	r3, [r7, #4]
 810796a:	681b      	ldr	r3, [r3, #0]
 810796c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8107970:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8107972:	687b      	ldr	r3, [r7, #4]
 8107974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107976:	2b00      	cmp	r3, #0
 8107978:	f000 8111 	beq.w	8107b9e <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 810797c:	687b      	ldr	r3, [r7, #4]
 810797e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107980:	681b      	ldr	r3, [r3, #0]
 8107982:	4a73      	ldr	r2, [pc, #460]	@ (8107b50 <I2C_ITSlaveCplt+0x29c>)
 8107984:	4293      	cmp	r3, r2
 8107986:	d059      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 8107988:	687b      	ldr	r3, [r7, #4]
 810798a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810798c:	681b      	ldr	r3, [r3, #0]
 810798e:	4a71      	ldr	r2, [pc, #452]	@ (8107b54 <I2C_ITSlaveCplt+0x2a0>)
 8107990:	4293      	cmp	r3, r2
 8107992:	d053      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 8107994:	687b      	ldr	r3, [r7, #4]
 8107996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107998:	681b      	ldr	r3, [r3, #0]
 810799a:	4a6f      	ldr	r2, [pc, #444]	@ (8107b58 <I2C_ITSlaveCplt+0x2a4>)
 810799c:	4293      	cmp	r3, r2
 810799e:	d04d      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 81079a0:	687b      	ldr	r3, [r7, #4]
 81079a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81079a4:	681b      	ldr	r3, [r3, #0]
 81079a6:	4a6d      	ldr	r2, [pc, #436]	@ (8107b5c <I2C_ITSlaveCplt+0x2a8>)
 81079a8:	4293      	cmp	r3, r2
 81079aa:	d047      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 81079ac:	687b      	ldr	r3, [r7, #4]
 81079ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81079b0:	681b      	ldr	r3, [r3, #0]
 81079b2:	4a6b      	ldr	r2, [pc, #428]	@ (8107b60 <I2C_ITSlaveCplt+0x2ac>)
 81079b4:	4293      	cmp	r3, r2
 81079b6:	d041      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 81079b8:	687b      	ldr	r3, [r7, #4]
 81079ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81079bc:	681b      	ldr	r3, [r3, #0]
 81079be:	4a69      	ldr	r2, [pc, #420]	@ (8107b64 <I2C_ITSlaveCplt+0x2b0>)
 81079c0:	4293      	cmp	r3, r2
 81079c2:	d03b      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 81079c4:	687b      	ldr	r3, [r7, #4]
 81079c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81079c8:	681b      	ldr	r3, [r3, #0]
 81079ca:	4a67      	ldr	r2, [pc, #412]	@ (8107b68 <I2C_ITSlaveCplt+0x2b4>)
 81079cc:	4293      	cmp	r3, r2
 81079ce:	d035      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 81079d0:	687b      	ldr	r3, [r7, #4]
 81079d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81079d4:	681b      	ldr	r3, [r3, #0]
 81079d6:	4a65      	ldr	r2, [pc, #404]	@ (8107b6c <I2C_ITSlaveCplt+0x2b8>)
 81079d8:	4293      	cmp	r3, r2
 81079da:	d02f      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 81079dc:	687b      	ldr	r3, [r7, #4]
 81079de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81079e0:	681b      	ldr	r3, [r3, #0]
 81079e2:	4a63      	ldr	r2, [pc, #396]	@ (8107b70 <I2C_ITSlaveCplt+0x2bc>)
 81079e4:	4293      	cmp	r3, r2
 81079e6:	d029      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 81079e8:	687b      	ldr	r3, [r7, #4]
 81079ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81079ec:	681b      	ldr	r3, [r3, #0]
 81079ee:	4a61      	ldr	r2, [pc, #388]	@ (8107b74 <I2C_ITSlaveCplt+0x2c0>)
 81079f0:	4293      	cmp	r3, r2
 81079f2:	d023      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 81079f4:	687b      	ldr	r3, [r7, #4]
 81079f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81079f8:	681b      	ldr	r3, [r3, #0]
 81079fa:	4a5f      	ldr	r2, [pc, #380]	@ (8107b78 <I2C_ITSlaveCplt+0x2c4>)
 81079fc:	4293      	cmp	r3, r2
 81079fe:	d01d      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 8107a00:	687b      	ldr	r3, [r7, #4]
 8107a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107a04:	681b      	ldr	r3, [r3, #0]
 8107a06:	4a5d      	ldr	r2, [pc, #372]	@ (8107b7c <I2C_ITSlaveCplt+0x2c8>)
 8107a08:	4293      	cmp	r3, r2
 8107a0a:	d017      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 8107a0c:	687b      	ldr	r3, [r7, #4]
 8107a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107a10:	681b      	ldr	r3, [r3, #0]
 8107a12:	4a5b      	ldr	r2, [pc, #364]	@ (8107b80 <I2C_ITSlaveCplt+0x2cc>)
 8107a14:	4293      	cmp	r3, r2
 8107a16:	d011      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 8107a18:	687b      	ldr	r3, [r7, #4]
 8107a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107a1c:	681b      	ldr	r3, [r3, #0]
 8107a1e:	4a59      	ldr	r2, [pc, #356]	@ (8107b84 <I2C_ITSlaveCplt+0x2d0>)
 8107a20:	4293      	cmp	r3, r2
 8107a22:	d00b      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 8107a24:	687b      	ldr	r3, [r7, #4]
 8107a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107a28:	681b      	ldr	r3, [r3, #0]
 8107a2a:	4a57      	ldr	r2, [pc, #348]	@ (8107b88 <I2C_ITSlaveCplt+0x2d4>)
 8107a2c:	4293      	cmp	r3, r2
 8107a2e:	d005      	beq.n	8107a3c <I2C_ITSlaveCplt+0x188>
 8107a30:	687b      	ldr	r3, [r7, #4]
 8107a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107a34:	681b      	ldr	r3, [r3, #0]
 8107a36:	4a55      	ldr	r2, [pc, #340]	@ (8107b8c <I2C_ITSlaveCplt+0x2d8>)
 8107a38:	4293      	cmp	r3, r2
 8107a3a:	d105      	bne.n	8107a48 <I2C_ITSlaveCplt+0x194>
 8107a3c:	687b      	ldr	r3, [r7, #4]
 8107a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107a40:	681b      	ldr	r3, [r3, #0]
 8107a42:	685b      	ldr	r3, [r3, #4]
 8107a44:	b29b      	uxth	r3, r3
 8107a46:	e004      	b.n	8107a52 <I2C_ITSlaveCplt+0x19e>
 8107a48:	687b      	ldr	r3, [r7, #4]
 8107a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107a4c:	681b      	ldr	r3, [r3, #0]
 8107a4e:	685b      	ldr	r3, [r3, #4]
 8107a50:	b29b      	uxth	r3, r3
 8107a52:	687a      	ldr	r2, [r7, #4]
 8107a54:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8107a56:	e0a2      	b.n	8107b9e <I2C_ITSlaveCplt+0x2ea>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8107a58:	693b      	ldr	r3, [r7, #16]
 8107a5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8107a5e:	2b00      	cmp	r3, #0
 8107a60:	f000 809d 	beq.w	8107b9e <I2C_ITSlaveCplt+0x2ea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8107a64:	687b      	ldr	r3, [r7, #4]
 8107a66:	681b      	ldr	r3, [r3, #0]
 8107a68:	681a      	ldr	r2, [r3, #0]
 8107a6a:	687b      	ldr	r3, [r7, #4]
 8107a6c:	681b      	ldr	r3, [r3, #0]
 8107a6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8107a72:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8107a74:	687b      	ldr	r3, [r7, #4]
 8107a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107a78:	2b00      	cmp	r3, #0
 8107a7a:	f000 8090 	beq.w	8107b9e <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8107a7e:	687b      	ldr	r3, [r7, #4]
 8107a80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107a82:	681b      	ldr	r3, [r3, #0]
 8107a84:	4a32      	ldr	r2, [pc, #200]	@ (8107b50 <I2C_ITSlaveCplt+0x29c>)
 8107a86:	4293      	cmp	r3, r2
 8107a88:	d059      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107a8a:	687b      	ldr	r3, [r7, #4]
 8107a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107a8e:	681b      	ldr	r3, [r3, #0]
 8107a90:	4a30      	ldr	r2, [pc, #192]	@ (8107b54 <I2C_ITSlaveCplt+0x2a0>)
 8107a92:	4293      	cmp	r3, r2
 8107a94:	d053      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107a96:	687b      	ldr	r3, [r7, #4]
 8107a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107a9a:	681b      	ldr	r3, [r3, #0]
 8107a9c:	4a2e      	ldr	r2, [pc, #184]	@ (8107b58 <I2C_ITSlaveCplt+0x2a4>)
 8107a9e:	4293      	cmp	r3, r2
 8107aa0:	d04d      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107aa2:	687b      	ldr	r3, [r7, #4]
 8107aa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107aa6:	681b      	ldr	r3, [r3, #0]
 8107aa8:	4a2c      	ldr	r2, [pc, #176]	@ (8107b5c <I2C_ITSlaveCplt+0x2a8>)
 8107aaa:	4293      	cmp	r3, r2
 8107aac:	d047      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107aae:	687b      	ldr	r3, [r7, #4]
 8107ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107ab2:	681b      	ldr	r3, [r3, #0]
 8107ab4:	4a2a      	ldr	r2, [pc, #168]	@ (8107b60 <I2C_ITSlaveCplt+0x2ac>)
 8107ab6:	4293      	cmp	r3, r2
 8107ab8:	d041      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107aba:	687b      	ldr	r3, [r7, #4]
 8107abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107abe:	681b      	ldr	r3, [r3, #0]
 8107ac0:	4a28      	ldr	r2, [pc, #160]	@ (8107b64 <I2C_ITSlaveCplt+0x2b0>)
 8107ac2:	4293      	cmp	r3, r2
 8107ac4:	d03b      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107ac6:	687b      	ldr	r3, [r7, #4]
 8107ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107aca:	681b      	ldr	r3, [r3, #0]
 8107acc:	4a26      	ldr	r2, [pc, #152]	@ (8107b68 <I2C_ITSlaveCplt+0x2b4>)
 8107ace:	4293      	cmp	r3, r2
 8107ad0:	d035      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107ad2:	687b      	ldr	r3, [r7, #4]
 8107ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107ad6:	681b      	ldr	r3, [r3, #0]
 8107ad8:	4a24      	ldr	r2, [pc, #144]	@ (8107b6c <I2C_ITSlaveCplt+0x2b8>)
 8107ada:	4293      	cmp	r3, r2
 8107adc:	d02f      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107ade:	687b      	ldr	r3, [r7, #4]
 8107ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107ae2:	681b      	ldr	r3, [r3, #0]
 8107ae4:	4a22      	ldr	r2, [pc, #136]	@ (8107b70 <I2C_ITSlaveCplt+0x2bc>)
 8107ae6:	4293      	cmp	r3, r2
 8107ae8:	d029      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107aea:	687b      	ldr	r3, [r7, #4]
 8107aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107aee:	681b      	ldr	r3, [r3, #0]
 8107af0:	4a20      	ldr	r2, [pc, #128]	@ (8107b74 <I2C_ITSlaveCplt+0x2c0>)
 8107af2:	4293      	cmp	r3, r2
 8107af4:	d023      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107af6:	687b      	ldr	r3, [r7, #4]
 8107af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107afa:	681b      	ldr	r3, [r3, #0]
 8107afc:	4a1e      	ldr	r2, [pc, #120]	@ (8107b78 <I2C_ITSlaveCplt+0x2c4>)
 8107afe:	4293      	cmp	r3, r2
 8107b00:	d01d      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107b02:	687b      	ldr	r3, [r7, #4]
 8107b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107b06:	681b      	ldr	r3, [r3, #0]
 8107b08:	4a1c      	ldr	r2, [pc, #112]	@ (8107b7c <I2C_ITSlaveCplt+0x2c8>)
 8107b0a:	4293      	cmp	r3, r2
 8107b0c:	d017      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107b0e:	687b      	ldr	r3, [r7, #4]
 8107b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107b12:	681b      	ldr	r3, [r3, #0]
 8107b14:	4a1a      	ldr	r2, [pc, #104]	@ (8107b80 <I2C_ITSlaveCplt+0x2cc>)
 8107b16:	4293      	cmp	r3, r2
 8107b18:	d011      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107b1a:	687b      	ldr	r3, [r7, #4]
 8107b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107b1e:	681b      	ldr	r3, [r3, #0]
 8107b20:	4a18      	ldr	r2, [pc, #96]	@ (8107b84 <I2C_ITSlaveCplt+0x2d0>)
 8107b22:	4293      	cmp	r3, r2
 8107b24:	d00b      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107b26:	687b      	ldr	r3, [r7, #4]
 8107b28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107b2a:	681b      	ldr	r3, [r3, #0]
 8107b2c:	4a16      	ldr	r2, [pc, #88]	@ (8107b88 <I2C_ITSlaveCplt+0x2d4>)
 8107b2e:	4293      	cmp	r3, r2
 8107b30:	d005      	beq.n	8107b3e <I2C_ITSlaveCplt+0x28a>
 8107b32:	687b      	ldr	r3, [r7, #4]
 8107b34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107b36:	681b      	ldr	r3, [r3, #0]
 8107b38:	4a14      	ldr	r2, [pc, #80]	@ (8107b8c <I2C_ITSlaveCplt+0x2d8>)
 8107b3a:	4293      	cmp	r3, r2
 8107b3c:	d128      	bne.n	8107b90 <I2C_ITSlaveCplt+0x2dc>
 8107b3e:	687b      	ldr	r3, [r7, #4]
 8107b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107b42:	681b      	ldr	r3, [r3, #0]
 8107b44:	685b      	ldr	r3, [r3, #4]
 8107b46:	b29b      	uxth	r3, r3
 8107b48:	e027      	b.n	8107b9a <I2C_ITSlaveCplt+0x2e6>
 8107b4a:	bf00      	nop
 8107b4c:	fe00e800 	.word	0xfe00e800
 8107b50:	40020010 	.word	0x40020010
 8107b54:	40020028 	.word	0x40020028
 8107b58:	40020040 	.word	0x40020040
 8107b5c:	40020058 	.word	0x40020058
 8107b60:	40020070 	.word	0x40020070
 8107b64:	40020088 	.word	0x40020088
 8107b68:	400200a0 	.word	0x400200a0
 8107b6c:	400200b8 	.word	0x400200b8
 8107b70:	40020410 	.word	0x40020410
 8107b74:	40020428 	.word	0x40020428
 8107b78:	40020440 	.word	0x40020440
 8107b7c:	40020458 	.word	0x40020458
 8107b80:	40020470 	.word	0x40020470
 8107b84:	40020488 	.word	0x40020488
 8107b88:	400204a0 	.word	0x400204a0
 8107b8c:	400204b8 	.word	0x400204b8
 8107b90:	687b      	ldr	r3, [r7, #4]
 8107b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107b94:	681b      	ldr	r3, [r3, #0]
 8107b96:	685b      	ldr	r3, [r3, #4]
 8107b98:	b29b      	uxth	r3, r3
 8107b9a:	687a      	ldr	r2, [r7, #4]
 8107b9c:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8107b9e:	697b      	ldr	r3, [r7, #20]
 8107ba0:	f003 0304 	and.w	r3, r3, #4
 8107ba4:	2b00      	cmp	r3, #0
 8107ba6:	d020      	beq.n	8107bea <I2C_ITSlaveCplt+0x336>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8107ba8:	697b      	ldr	r3, [r7, #20]
 8107baa:	f023 0304 	bic.w	r3, r3, #4
 8107bae:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8107bb0:	687b      	ldr	r3, [r7, #4]
 8107bb2:	681b      	ldr	r3, [r3, #0]
 8107bb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8107bb6:	687b      	ldr	r3, [r7, #4]
 8107bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107bba:	b2d2      	uxtb	r2, r2
 8107bbc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8107bbe:	687b      	ldr	r3, [r7, #4]
 8107bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107bc2:	1c5a      	adds	r2, r3, #1
 8107bc4:	687b      	ldr	r3, [r7, #4]
 8107bc6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8107bc8:	687b      	ldr	r3, [r7, #4]
 8107bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8107bcc:	2b00      	cmp	r3, #0
 8107bce:	d00c      	beq.n	8107bea <I2C_ITSlaveCplt+0x336>
    {
      hi2c->XferSize--;
 8107bd0:	687b      	ldr	r3, [r7, #4]
 8107bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8107bd4:	3b01      	subs	r3, #1
 8107bd6:	b29a      	uxth	r2, r3
 8107bd8:	687b      	ldr	r3, [r7, #4]
 8107bda:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8107bdc:	687b      	ldr	r3, [r7, #4]
 8107bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8107be0:	b29b      	uxth	r3, r3
 8107be2:	3b01      	subs	r3, #1
 8107be4:	b29a      	uxth	r2, r3
 8107be6:	687b      	ldr	r3, [r7, #4]
 8107be8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8107bea:	687b      	ldr	r3, [r7, #4]
 8107bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8107bee:	b29b      	uxth	r3, r3
 8107bf0:	2b00      	cmp	r3, #0
 8107bf2:	d005      	beq.n	8107c00 <I2C_ITSlaveCplt+0x34c>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8107bf4:	687b      	ldr	r3, [r7, #4]
 8107bf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107bf8:	f043 0204 	orr.w	r2, r3, #4
 8107bfc:	687b      	ldr	r3, [r7, #4]
 8107bfe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8107c00:	697b      	ldr	r3, [r7, #20]
 8107c02:	f003 0310 	and.w	r3, r3, #16
 8107c06:	2b00      	cmp	r3, #0
 8107c08:	d049      	beq.n	8107c9e <I2C_ITSlaveCplt+0x3ea>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8107c0a:	693b      	ldr	r3, [r7, #16]
 8107c0c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8107c10:	2b00      	cmp	r3, #0
 8107c12:	d044      	beq.n	8107c9e <I2C_ITSlaveCplt+0x3ea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8107c14:	687b      	ldr	r3, [r7, #4]
 8107c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8107c18:	b29b      	uxth	r3, r3
 8107c1a:	2b00      	cmp	r3, #0
 8107c1c:	d128      	bne.n	8107c70 <I2C_ITSlaveCplt+0x3bc>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8107c1e:	687b      	ldr	r3, [r7, #4]
 8107c20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107c24:	b2db      	uxtb	r3, r3
 8107c26:	2b28      	cmp	r3, #40	@ 0x28
 8107c28:	d108      	bne.n	8107c3c <I2C_ITSlaveCplt+0x388>
 8107c2a:	68fb      	ldr	r3, [r7, #12]
 8107c2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8107c30:	d104      	bne.n	8107c3c <I2C_ITSlaveCplt+0x388>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8107c32:	6979      	ldr	r1, [r7, #20]
 8107c34:	6878      	ldr	r0, [r7, #4]
 8107c36:	f000 f891 	bl	8107d5c <I2C_ITListenCplt>
 8107c3a:	e030      	b.n	8107c9e <I2C_ITSlaveCplt+0x3ea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8107c3c:	687b      	ldr	r3, [r7, #4]
 8107c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107c42:	b2db      	uxtb	r3, r3
 8107c44:	2b29      	cmp	r3, #41	@ 0x29
 8107c46:	d10e      	bne.n	8107c66 <I2C_ITSlaveCplt+0x3b2>
 8107c48:	68fb      	ldr	r3, [r7, #12]
 8107c4a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8107c4e:	d00a      	beq.n	8107c66 <I2C_ITSlaveCplt+0x3b2>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8107c50:	687b      	ldr	r3, [r7, #4]
 8107c52:	681b      	ldr	r3, [r3, #0]
 8107c54:	2210      	movs	r2, #16
 8107c56:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8107c58:	6878      	ldr	r0, [r7, #4]
 8107c5a:	f000 f9ea 	bl	8108032 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8107c5e:	6878      	ldr	r0, [r7, #4]
 8107c60:	f7ff fd03 	bl	810766a <I2C_ITSlaveSeqCplt>
 8107c64:	e01b      	b.n	8107c9e <I2C_ITSlaveCplt+0x3ea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8107c66:	687b      	ldr	r3, [r7, #4]
 8107c68:	681b      	ldr	r3, [r3, #0]
 8107c6a:	2210      	movs	r2, #16
 8107c6c:	61da      	str	r2, [r3, #28]
 8107c6e:	e016      	b.n	8107c9e <I2C_ITSlaveCplt+0x3ea>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8107c70:	687b      	ldr	r3, [r7, #4]
 8107c72:	681b      	ldr	r3, [r3, #0]
 8107c74:	2210      	movs	r2, #16
 8107c76:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8107c78:	687b      	ldr	r3, [r7, #4]
 8107c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107c7c:	f043 0204 	orr.w	r2, r3, #4
 8107c80:	687b      	ldr	r3, [r7, #4]
 8107c82:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8107c84:	68fb      	ldr	r3, [r7, #12]
 8107c86:	2b00      	cmp	r3, #0
 8107c88:	d003      	beq.n	8107c92 <I2C_ITSlaveCplt+0x3de>
 8107c8a:	68fb      	ldr	r3, [r7, #12]
 8107c8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8107c90:	d105      	bne.n	8107c9e <I2C_ITSlaveCplt+0x3ea>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8107c92:	687b      	ldr	r3, [r7, #4]
 8107c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107c96:	4619      	mov	r1, r3
 8107c98:	6878      	ldr	r0, [r7, #4]
 8107c9a:	f000 f8b3 	bl	8107e04 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8107c9e:	687b      	ldr	r3, [r7, #4]
 8107ca0:	2200      	movs	r2, #0
 8107ca2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8107ca6:	687b      	ldr	r3, [r7, #4]
 8107ca8:	2200      	movs	r2, #0
 8107caa:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8107cac:	687b      	ldr	r3, [r7, #4]
 8107cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107cb0:	2b00      	cmp	r3, #0
 8107cb2:	d010      	beq.n	8107cd6 <I2C_ITSlaveCplt+0x422>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8107cb4:	687b      	ldr	r3, [r7, #4]
 8107cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107cb8:	4619      	mov	r1, r3
 8107cba:	6878      	ldr	r0, [r7, #4]
 8107cbc:	f000 f8a2 	bl	8107e04 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8107cc0:	687b      	ldr	r3, [r7, #4]
 8107cc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107cc6:	b2db      	uxtb	r3, r3
 8107cc8:	2b28      	cmp	r3, #40	@ 0x28
 8107cca:	d141      	bne.n	8107d50 <I2C_ITSlaveCplt+0x49c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8107ccc:	6979      	ldr	r1, [r7, #20]
 8107cce:	6878      	ldr	r0, [r7, #4]
 8107cd0:	f000 f844 	bl	8107d5c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8107cd4:	e03c      	b.n	8107d50 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8107cd6:	687b      	ldr	r3, [r7, #4]
 8107cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107cda:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8107cde:	d014      	beq.n	8107d0a <I2C_ITSlaveCplt+0x456>
    I2C_ITSlaveSeqCplt(hi2c);
 8107ce0:	6878      	ldr	r0, [r7, #4]
 8107ce2:	f7ff fcc2 	bl	810766a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8107ce6:	687b      	ldr	r3, [r7, #4]
 8107ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8107d58 <I2C_ITSlaveCplt+0x4a4>)
 8107cea:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8107cec:	687b      	ldr	r3, [r7, #4]
 8107cee:	2220      	movs	r2, #32
 8107cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8107cf4:	687b      	ldr	r3, [r7, #4]
 8107cf6:	2200      	movs	r2, #0
 8107cf8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8107cfa:	687b      	ldr	r3, [r7, #4]
 8107cfc:	2200      	movs	r2, #0
 8107cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8107d02:	6878      	ldr	r0, [r7, #4]
 8107d04:	f7fe fe3b 	bl	810697e <HAL_I2C_ListenCpltCallback>
}
 8107d08:	e022      	b.n	8107d50 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8107d0a:	687b      	ldr	r3, [r7, #4]
 8107d0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107d10:	b2db      	uxtb	r3, r3
 8107d12:	2b22      	cmp	r3, #34	@ 0x22
 8107d14:	d10e      	bne.n	8107d34 <I2C_ITSlaveCplt+0x480>
    hi2c->State = HAL_I2C_STATE_READY;
 8107d16:	687b      	ldr	r3, [r7, #4]
 8107d18:	2220      	movs	r2, #32
 8107d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8107d1e:	687b      	ldr	r3, [r7, #4]
 8107d20:	2200      	movs	r2, #0
 8107d22:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8107d24:	687b      	ldr	r3, [r7, #4]
 8107d26:	2200      	movs	r2, #0
 8107d28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8107d2c:	6878      	ldr	r0, [r7, #4]
 8107d2e:	f7fe fe0e 	bl	810694e <HAL_I2C_SlaveRxCpltCallback>
}
 8107d32:	e00d      	b.n	8107d50 <I2C_ITSlaveCplt+0x49c>
    hi2c->State = HAL_I2C_STATE_READY;
 8107d34:	687b      	ldr	r3, [r7, #4]
 8107d36:	2220      	movs	r2, #32
 8107d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8107d3c:	687b      	ldr	r3, [r7, #4]
 8107d3e:	2200      	movs	r2, #0
 8107d40:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8107d42:	687b      	ldr	r3, [r7, #4]
 8107d44:	2200      	movs	r2, #0
 8107d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8107d4a:	6878      	ldr	r0, [r7, #4]
 8107d4c:	f7fe fdf5 	bl	810693a <HAL_I2C_SlaveTxCpltCallback>
}
 8107d50:	bf00      	nop
 8107d52:	3718      	adds	r7, #24
 8107d54:	46bd      	mov	sp, r7
 8107d56:	bd80      	pop	{r7, pc}
 8107d58:	ffff0000 	.word	0xffff0000

08107d5c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8107d5c:	b580      	push	{r7, lr}
 8107d5e:	b082      	sub	sp, #8
 8107d60:	af00      	add	r7, sp, #0
 8107d62:	6078      	str	r0, [r7, #4]
 8107d64:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8107d66:	687b      	ldr	r3, [r7, #4]
 8107d68:	4a25      	ldr	r2, [pc, #148]	@ (8107e00 <I2C_ITListenCplt+0xa4>)
 8107d6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8107d6c:	687b      	ldr	r3, [r7, #4]
 8107d6e:	2200      	movs	r2, #0
 8107d70:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8107d72:	687b      	ldr	r3, [r7, #4]
 8107d74:	2220      	movs	r2, #32
 8107d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8107d7a:	687b      	ldr	r3, [r7, #4]
 8107d7c:	2200      	movs	r2, #0
 8107d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8107d82:	687b      	ldr	r3, [r7, #4]
 8107d84:	2200      	movs	r2, #0
 8107d86:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8107d88:	683b      	ldr	r3, [r7, #0]
 8107d8a:	f003 0304 	and.w	r3, r3, #4
 8107d8e:	2b00      	cmp	r3, #0
 8107d90:	d022      	beq.n	8107dd8 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8107d92:	687b      	ldr	r3, [r7, #4]
 8107d94:	681b      	ldr	r3, [r3, #0]
 8107d96:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8107d98:	687b      	ldr	r3, [r7, #4]
 8107d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107d9c:	b2d2      	uxtb	r2, r2
 8107d9e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8107da0:	687b      	ldr	r3, [r7, #4]
 8107da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107da4:	1c5a      	adds	r2, r3, #1
 8107da6:	687b      	ldr	r3, [r7, #4]
 8107da8:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8107daa:	687b      	ldr	r3, [r7, #4]
 8107dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8107dae:	2b00      	cmp	r3, #0
 8107db0:	d012      	beq.n	8107dd8 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8107db2:	687b      	ldr	r3, [r7, #4]
 8107db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8107db6:	3b01      	subs	r3, #1
 8107db8:	b29a      	uxth	r2, r3
 8107dba:	687b      	ldr	r3, [r7, #4]
 8107dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8107dbe:	687b      	ldr	r3, [r7, #4]
 8107dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8107dc2:	b29b      	uxth	r3, r3
 8107dc4:	3b01      	subs	r3, #1
 8107dc6:	b29a      	uxth	r2, r3
 8107dc8:	687b      	ldr	r3, [r7, #4]
 8107dca:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8107dcc:	687b      	ldr	r3, [r7, #4]
 8107dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107dd0:	f043 0204 	orr.w	r2, r3, #4
 8107dd4:	687b      	ldr	r3, [r7, #4]
 8107dd6:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8107dd8:	f248 0103 	movw	r1, #32771	@ 0x8003
 8107ddc:	6878      	ldr	r0, [r7, #4]
 8107dde:	f000 fd69 	bl	81088b4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8107de2:	687b      	ldr	r3, [r7, #4]
 8107de4:	681b      	ldr	r3, [r3, #0]
 8107de6:	2210      	movs	r2, #16
 8107de8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8107dea:	687b      	ldr	r3, [r7, #4]
 8107dec:	2200      	movs	r2, #0
 8107dee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8107df2:	6878      	ldr	r0, [r7, #4]
 8107df4:	f7fe fdc3 	bl	810697e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8107df8:	bf00      	nop
 8107dfa:	3708      	adds	r7, #8
 8107dfc:	46bd      	mov	sp, r7
 8107dfe:	bd80      	pop	{r7, pc}
 8107e00:	ffff0000 	.word	0xffff0000

08107e04 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8107e04:	b580      	push	{r7, lr}
 8107e06:	b084      	sub	sp, #16
 8107e08:	af00      	add	r7, sp, #0
 8107e0a:	6078      	str	r0, [r7, #4]
 8107e0c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8107e0e:	687b      	ldr	r3, [r7, #4]
 8107e10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107e14:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8107e16:	687b      	ldr	r3, [r7, #4]
 8107e18:	2200      	movs	r2, #0
 8107e1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8107e1e:	687b      	ldr	r3, [r7, #4]
 8107e20:	4a6d      	ldr	r2, [pc, #436]	@ (8107fd8 <I2C_ITError+0x1d4>)
 8107e22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8107e24:	687b      	ldr	r3, [r7, #4]
 8107e26:	2200      	movs	r2, #0
 8107e28:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8107e2a:	687b      	ldr	r3, [r7, #4]
 8107e2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8107e2e:	683b      	ldr	r3, [r7, #0]
 8107e30:	431a      	orrs	r2, r3
 8107e32:	687b      	ldr	r3, [r7, #4]
 8107e34:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8107e36:	7bfb      	ldrb	r3, [r7, #15]
 8107e38:	2b28      	cmp	r3, #40	@ 0x28
 8107e3a:	d005      	beq.n	8107e48 <I2C_ITError+0x44>
 8107e3c:	7bfb      	ldrb	r3, [r7, #15]
 8107e3e:	2b29      	cmp	r3, #41	@ 0x29
 8107e40:	d002      	beq.n	8107e48 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8107e42:	7bfb      	ldrb	r3, [r7, #15]
 8107e44:	2b2a      	cmp	r3, #42	@ 0x2a
 8107e46:	d10b      	bne.n	8107e60 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8107e48:	2103      	movs	r1, #3
 8107e4a:	6878      	ldr	r0, [r7, #4]
 8107e4c:	f000 fd32 	bl	81088b4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8107e50:	687b      	ldr	r3, [r7, #4]
 8107e52:	2228      	movs	r2, #40	@ 0x28
 8107e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8107e58:	687b      	ldr	r3, [r7, #4]
 8107e5a:	4a60      	ldr	r2, [pc, #384]	@ (8107fdc <I2C_ITError+0x1d8>)
 8107e5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8107e5e:	e030      	b.n	8107ec2 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8107e60:	f248 0103 	movw	r1, #32771	@ 0x8003
 8107e64:	6878      	ldr	r0, [r7, #4]
 8107e66:	f000 fd25 	bl	81088b4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8107e6a:	6878      	ldr	r0, [r7, #4]
 8107e6c:	f000 f8e1 	bl	8108032 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8107e70:	687b      	ldr	r3, [r7, #4]
 8107e72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107e76:	b2db      	uxtb	r3, r3
 8107e78:	2b60      	cmp	r3, #96	@ 0x60
 8107e7a:	d01f      	beq.n	8107ebc <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8107e7c:	687b      	ldr	r3, [r7, #4]
 8107e7e:	2220      	movs	r2, #32
 8107e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8107e84:	687b      	ldr	r3, [r7, #4]
 8107e86:	681b      	ldr	r3, [r3, #0]
 8107e88:	699b      	ldr	r3, [r3, #24]
 8107e8a:	f003 0320 	and.w	r3, r3, #32
 8107e8e:	2b20      	cmp	r3, #32
 8107e90:	d114      	bne.n	8107ebc <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8107e92:	687b      	ldr	r3, [r7, #4]
 8107e94:	681b      	ldr	r3, [r3, #0]
 8107e96:	699b      	ldr	r3, [r3, #24]
 8107e98:	f003 0310 	and.w	r3, r3, #16
 8107e9c:	2b10      	cmp	r3, #16
 8107e9e:	d109      	bne.n	8107eb4 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8107ea0:	687b      	ldr	r3, [r7, #4]
 8107ea2:	681b      	ldr	r3, [r3, #0]
 8107ea4:	2210      	movs	r2, #16
 8107ea6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8107ea8:	687b      	ldr	r3, [r7, #4]
 8107eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107eac:	f043 0204 	orr.w	r2, r3, #4
 8107eb0:	687b      	ldr	r3, [r7, #4]
 8107eb2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8107eb4:	687b      	ldr	r3, [r7, #4]
 8107eb6:	681b      	ldr	r3, [r3, #0]
 8107eb8:	2220      	movs	r2, #32
 8107eba:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8107ebc:	687b      	ldr	r3, [r7, #4]
 8107ebe:	2200      	movs	r2, #0
 8107ec0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8107ec2:	687b      	ldr	r3, [r7, #4]
 8107ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107ec6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8107ec8:	687b      	ldr	r3, [r7, #4]
 8107eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107ecc:	2b00      	cmp	r3, #0
 8107ece:	d039      	beq.n	8107f44 <I2C_ITError+0x140>
 8107ed0:	68bb      	ldr	r3, [r7, #8]
 8107ed2:	2b11      	cmp	r3, #17
 8107ed4:	d002      	beq.n	8107edc <I2C_ITError+0xd8>
 8107ed6:	68bb      	ldr	r3, [r7, #8]
 8107ed8:	2b21      	cmp	r3, #33	@ 0x21
 8107eda:	d133      	bne.n	8107f44 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8107edc:	687b      	ldr	r3, [r7, #4]
 8107ede:	681b      	ldr	r3, [r3, #0]
 8107ee0:	681b      	ldr	r3, [r3, #0]
 8107ee2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8107ee6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8107eea:	d107      	bne.n	8107efc <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8107eec:	687b      	ldr	r3, [r7, #4]
 8107eee:	681b      	ldr	r3, [r3, #0]
 8107ef0:	681a      	ldr	r2, [r3, #0]
 8107ef2:	687b      	ldr	r3, [r7, #4]
 8107ef4:	681b      	ldr	r3, [r3, #0]
 8107ef6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8107efa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8107efc:	687b      	ldr	r3, [r7, #4]
 8107efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107f00:	4618      	mov	r0, r3
 8107f02:	f7fd faa9 	bl	8105458 <HAL_DMA_GetState>
 8107f06:	4603      	mov	r3, r0
 8107f08:	2b01      	cmp	r3, #1
 8107f0a:	d017      	beq.n	8107f3c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8107f0c:	687b      	ldr	r3, [r7, #4]
 8107f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107f10:	4a33      	ldr	r2, [pc, #204]	@ (8107fe0 <I2C_ITError+0x1dc>)
 8107f12:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8107f14:	687b      	ldr	r3, [r7, #4]
 8107f16:	2200      	movs	r2, #0
 8107f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8107f1c:	687b      	ldr	r3, [r7, #4]
 8107f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107f20:	4618      	mov	r0, r3
 8107f22:	f7fc f929 	bl	8104178 <HAL_DMA_Abort_IT>
 8107f26:	4603      	mov	r3, r0
 8107f28:	2b00      	cmp	r3, #0
 8107f2a:	d04d      	beq.n	8107fc8 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8107f2c:	687b      	ldr	r3, [r7, #4]
 8107f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107f30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107f32:	687a      	ldr	r2, [r7, #4]
 8107f34:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8107f36:	4610      	mov	r0, r2
 8107f38:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8107f3a:	e045      	b.n	8107fc8 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8107f3c:	6878      	ldr	r0, [r7, #4]
 8107f3e:	f000 f851 	bl	8107fe4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8107f42:	e041      	b.n	8107fc8 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8107f44:	687b      	ldr	r3, [r7, #4]
 8107f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107f48:	2b00      	cmp	r3, #0
 8107f4a:	d039      	beq.n	8107fc0 <I2C_ITError+0x1bc>
 8107f4c:	68bb      	ldr	r3, [r7, #8]
 8107f4e:	2b12      	cmp	r3, #18
 8107f50:	d002      	beq.n	8107f58 <I2C_ITError+0x154>
 8107f52:	68bb      	ldr	r3, [r7, #8]
 8107f54:	2b22      	cmp	r3, #34	@ 0x22
 8107f56:	d133      	bne.n	8107fc0 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8107f58:	687b      	ldr	r3, [r7, #4]
 8107f5a:	681b      	ldr	r3, [r3, #0]
 8107f5c:	681b      	ldr	r3, [r3, #0]
 8107f5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8107f62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8107f66:	d107      	bne.n	8107f78 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8107f68:	687b      	ldr	r3, [r7, #4]
 8107f6a:	681b      	ldr	r3, [r3, #0]
 8107f6c:	681a      	ldr	r2, [r3, #0]
 8107f6e:	687b      	ldr	r3, [r7, #4]
 8107f70:	681b      	ldr	r3, [r3, #0]
 8107f72:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8107f76:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8107f78:	687b      	ldr	r3, [r7, #4]
 8107f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107f7c:	4618      	mov	r0, r3
 8107f7e:	f7fd fa6b 	bl	8105458 <HAL_DMA_GetState>
 8107f82:	4603      	mov	r3, r0
 8107f84:	2b01      	cmp	r3, #1
 8107f86:	d017      	beq.n	8107fb8 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8107f88:	687b      	ldr	r3, [r7, #4]
 8107f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107f8c:	4a14      	ldr	r2, [pc, #80]	@ (8107fe0 <I2C_ITError+0x1dc>)
 8107f8e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8107f90:	687b      	ldr	r3, [r7, #4]
 8107f92:	2200      	movs	r2, #0
 8107f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8107f98:	687b      	ldr	r3, [r7, #4]
 8107f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107f9c:	4618      	mov	r0, r3
 8107f9e:	f7fc f8eb 	bl	8104178 <HAL_DMA_Abort_IT>
 8107fa2:	4603      	mov	r3, r0
 8107fa4:	2b00      	cmp	r3, #0
 8107fa6:	d011      	beq.n	8107fcc <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8107fa8:	687b      	ldr	r3, [r7, #4]
 8107faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107fae:	687a      	ldr	r2, [r7, #4]
 8107fb0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8107fb2:	4610      	mov	r0, r2
 8107fb4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8107fb6:	e009      	b.n	8107fcc <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8107fb8:	6878      	ldr	r0, [r7, #4]
 8107fba:	f000 f813 	bl	8107fe4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8107fbe:	e005      	b.n	8107fcc <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8107fc0:	6878      	ldr	r0, [r7, #4]
 8107fc2:	f000 f80f 	bl	8107fe4 <I2C_TreatErrorCallback>
  }
}
 8107fc6:	e002      	b.n	8107fce <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8107fc8:	bf00      	nop
 8107fca:	e000      	b.n	8107fce <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8107fcc:	bf00      	nop
}
 8107fce:	bf00      	nop
 8107fd0:	3710      	adds	r7, #16
 8107fd2:	46bd      	mov	sp, r7
 8107fd4:	bd80      	pop	{r7, pc}
 8107fd6:	bf00      	nop
 8107fd8:	ffff0000 	.word	0xffff0000
 8107fdc:	081069cf 	.word	0x081069cf
 8107fe0:	08108385 	.word	0x08108385

08107fe4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8107fe4:	b580      	push	{r7, lr}
 8107fe6:	b082      	sub	sp, #8
 8107fe8:	af00      	add	r7, sp, #0
 8107fea:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8107fec:	687b      	ldr	r3, [r7, #4]
 8107fee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8107ff2:	b2db      	uxtb	r3, r3
 8107ff4:	2b60      	cmp	r3, #96	@ 0x60
 8107ff6:	d10e      	bne.n	8108016 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8107ff8:	687b      	ldr	r3, [r7, #4]
 8107ffa:	2220      	movs	r2, #32
 8107ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8108000:	687b      	ldr	r3, [r7, #4]
 8108002:	2200      	movs	r2, #0
 8108004:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8108006:	687b      	ldr	r3, [r7, #4]
 8108008:	2200      	movs	r2, #0
 810800a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 810800e:	6878      	ldr	r0, [r7, #4]
 8108010:	f7fe fcd3 	bl	81069ba <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8108014:	e009      	b.n	810802a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8108016:	687b      	ldr	r3, [r7, #4]
 8108018:	2200      	movs	r2, #0
 810801a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 810801c:	687b      	ldr	r3, [r7, #4]
 810801e:	2200      	movs	r2, #0
 8108020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8108024:	6878      	ldr	r0, [r7, #4]
 8108026:	f7fe fcbe 	bl	81069a6 <HAL_I2C_ErrorCallback>
}
 810802a:	bf00      	nop
 810802c:	3708      	adds	r7, #8
 810802e:	46bd      	mov	sp, r7
 8108030:	bd80      	pop	{r7, pc}

08108032 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8108032:	b480      	push	{r7}
 8108034:	b083      	sub	sp, #12
 8108036:	af00      	add	r7, sp, #0
 8108038:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 810803a:	687b      	ldr	r3, [r7, #4]
 810803c:	681b      	ldr	r3, [r3, #0]
 810803e:	699b      	ldr	r3, [r3, #24]
 8108040:	f003 0302 	and.w	r3, r3, #2
 8108044:	2b02      	cmp	r3, #2
 8108046:	d103      	bne.n	8108050 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8108048:	687b      	ldr	r3, [r7, #4]
 810804a:	681b      	ldr	r3, [r3, #0]
 810804c:	2200      	movs	r2, #0
 810804e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8108050:	687b      	ldr	r3, [r7, #4]
 8108052:	681b      	ldr	r3, [r3, #0]
 8108054:	699b      	ldr	r3, [r3, #24]
 8108056:	f003 0301 	and.w	r3, r3, #1
 810805a:	2b01      	cmp	r3, #1
 810805c:	d007      	beq.n	810806e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 810805e:	687b      	ldr	r3, [r7, #4]
 8108060:	681b      	ldr	r3, [r3, #0]
 8108062:	699a      	ldr	r2, [r3, #24]
 8108064:	687b      	ldr	r3, [r7, #4]
 8108066:	681b      	ldr	r3, [r3, #0]
 8108068:	f042 0201 	orr.w	r2, r2, #1
 810806c:	619a      	str	r2, [r3, #24]
  }
}
 810806e:	bf00      	nop
 8108070:	370c      	adds	r7, #12
 8108072:	46bd      	mov	sp, r7
 8108074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108078:	4770      	bx	lr

0810807a <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 810807a:	b580      	push	{r7, lr}
 810807c:	b084      	sub	sp, #16
 810807e:	af00      	add	r7, sp, #0
 8108080:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8108082:	687b      	ldr	r3, [r7, #4]
 8108084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108086:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8108088:	68fb      	ldr	r3, [r7, #12]
 810808a:	681b      	ldr	r3, [r3, #0]
 810808c:	681a      	ldr	r2, [r3, #0]
 810808e:	68fb      	ldr	r3, [r7, #12]
 8108090:	681b      	ldr	r3, [r3, #0]
 8108092:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8108096:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8108098:	68fb      	ldr	r3, [r7, #12]
 810809a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 810809c:	b29b      	uxth	r3, r3
 810809e:	2b00      	cmp	r3, #0
 81080a0:	d104      	bne.n	81080ac <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 81080a2:	2120      	movs	r1, #32
 81080a4:	68f8      	ldr	r0, [r7, #12]
 81080a6:	f000 fb81 	bl	81087ac <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 81080aa:	e02d      	b.n	8108108 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 81080ac:	68fb      	ldr	r3, [r7, #12]
 81080ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81080b0:	68fa      	ldr	r2, [r7, #12]
 81080b2:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 81080b4:	441a      	add	r2, r3
 81080b6:	68fb      	ldr	r3, [r7, #12]
 81080b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 81080ba:	68fb      	ldr	r3, [r7, #12]
 81080bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81080be:	b29b      	uxth	r3, r3
 81080c0:	2bff      	cmp	r3, #255	@ 0xff
 81080c2:	d903      	bls.n	81080cc <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 81080c4:	68fb      	ldr	r3, [r7, #12]
 81080c6:	22ff      	movs	r2, #255	@ 0xff
 81080c8:	851a      	strh	r2, [r3, #40]	@ 0x28
 81080ca:	e004      	b.n	81080d6 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 81080cc:	68fb      	ldr	r3, [r7, #12]
 81080ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 81080d0:	b29a      	uxth	r2, r3
 81080d2:	68fb      	ldr	r3, [r7, #12]
 81080d4:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 81080d6:	68fb      	ldr	r3, [r7, #12]
 81080d8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 81080da:	68fb      	ldr	r3, [r7, #12]
 81080dc:	681b      	ldr	r3, [r3, #0]
 81080de:	3324      	adds	r3, #36	@ 0x24
 81080e0:	4619      	mov	r1, r3
 81080e2:	68fb      	ldr	r3, [r7, #12]
 81080e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81080e6:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 81080e8:	68fb      	ldr	r3, [r7, #12]
 81080ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 81080ec:	f7fb fdda 	bl	8103ca4 <HAL_DMA_Start_IT>
 81080f0:	4603      	mov	r3, r0
 81080f2:	2b00      	cmp	r3, #0
 81080f4:	d004      	beq.n	8108100 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 81080f6:	2110      	movs	r1, #16
 81080f8:	68f8      	ldr	r0, [r7, #12]
 81080fa:	f7ff fe83 	bl	8107e04 <I2C_ITError>
}
 81080fe:	e003      	b.n	8108108 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8108100:	2140      	movs	r1, #64	@ 0x40
 8108102:	68f8      	ldr	r0, [r7, #12]
 8108104:	f000 fb52 	bl	81087ac <I2C_Enable_IRQ>
}
 8108108:	bf00      	nop
 810810a:	3710      	adds	r7, #16
 810810c:	46bd      	mov	sp, r7
 810810e:	bd80      	pop	{r7, pc}

08108110 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8108110:	b580      	push	{r7, lr}
 8108112:	b084      	sub	sp, #16
 8108114:	af00      	add	r7, sp, #0
 8108116:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8108118:	2300      	movs	r3, #0
 810811a:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 810811c:	687b      	ldr	r3, [r7, #4]
 810811e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108120:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8108122:	68bb      	ldr	r3, [r7, #8]
 8108124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108126:	2b00      	cmp	r3, #0
 8108128:	d076      	beq.n	8108218 <I2C_DMAError+0x108>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 810812a:	68bb      	ldr	r3, [r7, #8]
 810812c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810812e:	681b      	ldr	r3, [r3, #0]
 8108130:	4a71      	ldr	r2, [pc, #452]	@ (81082f8 <I2C_DMAError+0x1e8>)
 8108132:	4293      	cmp	r3, r2
 8108134:	d059      	beq.n	81081ea <I2C_DMAError+0xda>
 8108136:	68bb      	ldr	r3, [r7, #8]
 8108138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810813a:	681b      	ldr	r3, [r3, #0]
 810813c:	4a6f      	ldr	r2, [pc, #444]	@ (81082fc <I2C_DMAError+0x1ec>)
 810813e:	4293      	cmp	r3, r2
 8108140:	d053      	beq.n	81081ea <I2C_DMAError+0xda>
 8108142:	68bb      	ldr	r3, [r7, #8]
 8108144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108146:	681b      	ldr	r3, [r3, #0]
 8108148:	4a6d      	ldr	r2, [pc, #436]	@ (8108300 <I2C_DMAError+0x1f0>)
 810814a:	4293      	cmp	r3, r2
 810814c:	d04d      	beq.n	81081ea <I2C_DMAError+0xda>
 810814e:	68bb      	ldr	r3, [r7, #8]
 8108150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108152:	681b      	ldr	r3, [r3, #0]
 8108154:	4a6b      	ldr	r2, [pc, #428]	@ (8108304 <I2C_DMAError+0x1f4>)
 8108156:	4293      	cmp	r3, r2
 8108158:	d047      	beq.n	81081ea <I2C_DMAError+0xda>
 810815a:	68bb      	ldr	r3, [r7, #8]
 810815c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810815e:	681b      	ldr	r3, [r3, #0]
 8108160:	4a69      	ldr	r2, [pc, #420]	@ (8108308 <I2C_DMAError+0x1f8>)
 8108162:	4293      	cmp	r3, r2
 8108164:	d041      	beq.n	81081ea <I2C_DMAError+0xda>
 8108166:	68bb      	ldr	r3, [r7, #8]
 8108168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810816a:	681b      	ldr	r3, [r3, #0]
 810816c:	4a67      	ldr	r2, [pc, #412]	@ (810830c <I2C_DMAError+0x1fc>)
 810816e:	4293      	cmp	r3, r2
 8108170:	d03b      	beq.n	81081ea <I2C_DMAError+0xda>
 8108172:	68bb      	ldr	r3, [r7, #8]
 8108174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108176:	681b      	ldr	r3, [r3, #0]
 8108178:	4a65      	ldr	r2, [pc, #404]	@ (8108310 <I2C_DMAError+0x200>)
 810817a:	4293      	cmp	r3, r2
 810817c:	d035      	beq.n	81081ea <I2C_DMAError+0xda>
 810817e:	68bb      	ldr	r3, [r7, #8]
 8108180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108182:	681b      	ldr	r3, [r3, #0]
 8108184:	4a63      	ldr	r2, [pc, #396]	@ (8108314 <I2C_DMAError+0x204>)
 8108186:	4293      	cmp	r3, r2
 8108188:	d02f      	beq.n	81081ea <I2C_DMAError+0xda>
 810818a:	68bb      	ldr	r3, [r7, #8]
 810818c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810818e:	681b      	ldr	r3, [r3, #0]
 8108190:	4a61      	ldr	r2, [pc, #388]	@ (8108318 <I2C_DMAError+0x208>)
 8108192:	4293      	cmp	r3, r2
 8108194:	d029      	beq.n	81081ea <I2C_DMAError+0xda>
 8108196:	68bb      	ldr	r3, [r7, #8]
 8108198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810819a:	681b      	ldr	r3, [r3, #0]
 810819c:	4a5f      	ldr	r2, [pc, #380]	@ (810831c <I2C_DMAError+0x20c>)
 810819e:	4293      	cmp	r3, r2
 81081a0:	d023      	beq.n	81081ea <I2C_DMAError+0xda>
 81081a2:	68bb      	ldr	r3, [r7, #8]
 81081a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81081a6:	681b      	ldr	r3, [r3, #0]
 81081a8:	4a5d      	ldr	r2, [pc, #372]	@ (8108320 <I2C_DMAError+0x210>)
 81081aa:	4293      	cmp	r3, r2
 81081ac:	d01d      	beq.n	81081ea <I2C_DMAError+0xda>
 81081ae:	68bb      	ldr	r3, [r7, #8]
 81081b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81081b2:	681b      	ldr	r3, [r3, #0]
 81081b4:	4a5b      	ldr	r2, [pc, #364]	@ (8108324 <I2C_DMAError+0x214>)
 81081b6:	4293      	cmp	r3, r2
 81081b8:	d017      	beq.n	81081ea <I2C_DMAError+0xda>
 81081ba:	68bb      	ldr	r3, [r7, #8]
 81081bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81081be:	681b      	ldr	r3, [r3, #0]
 81081c0:	4a59      	ldr	r2, [pc, #356]	@ (8108328 <I2C_DMAError+0x218>)
 81081c2:	4293      	cmp	r3, r2
 81081c4:	d011      	beq.n	81081ea <I2C_DMAError+0xda>
 81081c6:	68bb      	ldr	r3, [r7, #8]
 81081c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81081ca:	681b      	ldr	r3, [r3, #0]
 81081cc:	4a57      	ldr	r2, [pc, #348]	@ (810832c <I2C_DMAError+0x21c>)
 81081ce:	4293      	cmp	r3, r2
 81081d0:	d00b      	beq.n	81081ea <I2C_DMAError+0xda>
 81081d2:	68bb      	ldr	r3, [r7, #8]
 81081d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81081d6:	681b      	ldr	r3, [r3, #0]
 81081d8:	4a55      	ldr	r2, [pc, #340]	@ (8108330 <I2C_DMAError+0x220>)
 81081da:	4293      	cmp	r3, r2
 81081dc:	d005      	beq.n	81081ea <I2C_DMAError+0xda>
 81081de:	68bb      	ldr	r3, [r7, #8]
 81081e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81081e2:	681b      	ldr	r3, [r3, #0]
 81081e4:	4a53      	ldr	r2, [pc, #332]	@ (8108334 <I2C_DMAError+0x224>)
 81081e6:	4293      	cmp	r3, r2
 81081e8:	d109      	bne.n	81081fe <I2C_DMAError+0xee>
 81081ea:	68bb      	ldr	r3, [r7, #8]
 81081ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81081ee:	681b      	ldr	r3, [r3, #0]
 81081f0:	685b      	ldr	r3, [r3, #4]
 81081f2:	2b00      	cmp	r3, #0
 81081f4:	bf0c      	ite	eq
 81081f6:	2301      	moveq	r3, #1
 81081f8:	2300      	movne	r3, #0
 81081fa:	b2db      	uxtb	r3, r3
 81081fc:	e008      	b.n	8108210 <I2C_DMAError+0x100>
 81081fe:	68bb      	ldr	r3, [r7, #8]
 8108200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108202:	681b      	ldr	r3, [r3, #0]
 8108204:	685b      	ldr	r3, [r3, #4]
 8108206:	2b00      	cmp	r3, #0
 8108208:	bf0c      	ite	eq
 810820a:	2301      	moveq	r3, #1
 810820c:	2300      	movne	r3, #0
 810820e:	b2db      	uxtb	r3, r3
 8108210:	2b00      	cmp	r3, #0
 8108212:	d001      	beq.n	8108218 <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 8108214:	2301      	movs	r3, #1
 8108216:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8108218:	68bb      	ldr	r3, [r7, #8]
 810821a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810821c:	2b00      	cmp	r3, #0
 810821e:	f000 8098 	beq.w	8108352 <I2C_DMAError+0x242>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8108222:	68bb      	ldr	r3, [r7, #8]
 8108224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108226:	681b      	ldr	r3, [r3, #0]
 8108228:	4a33      	ldr	r2, [pc, #204]	@ (81082f8 <I2C_DMAError+0x1e8>)
 810822a:	4293      	cmp	r3, r2
 810822c:	d059      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 810822e:	68bb      	ldr	r3, [r7, #8]
 8108230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108232:	681b      	ldr	r3, [r3, #0]
 8108234:	4a31      	ldr	r2, [pc, #196]	@ (81082fc <I2C_DMAError+0x1ec>)
 8108236:	4293      	cmp	r3, r2
 8108238:	d053      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 810823a:	68bb      	ldr	r3, [r7, #8]
 810823c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810823e:	681b      	ldr	r3, [r3, #0]
 8108240:	4a2f      	ldr	r2, [pc, #188]	@ (8108300 <I2C_DMAError+0x1f0>)
 8108242:	4293      	cmp	r3, r2
 8108244:	d04d      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 8108246:	68bb      	ldr	r3, [r7, #8]
 8108248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810824a:	681b      	ldr	r3, [r3, #0]
 810824c:	4a2d      	ldr	r2, [pc, #180]	@ (8108304 <I2C_DMAError+0x1f4>)
 810824e:	4293      	cmp	r3, r2
 8108250:	d047      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 8108252:	68bb      	ldr	r3, [r7, #8]
 8108254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108256:	681b      	ldr	r3, [r3, #0]
 8108258:	4a2b      	ldr	r2, [pc, #172]	@ (8108308 <I2C_DMAError+0x1f8>)
 810825a:	4293      	cmp	r3, r2
 810825c:	d041      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 810825e:	68bb      	ldr	r3, [r7, #8]
 8108260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108262:	681b      	ldr	r3, [r3, #0]
 8108264:	4a29      	ldr	r2, [pc, #164]	@ (810830c <I2C_DMAError+0x1fc>)
 8108266:	4293      	cmp	r3, r2
 8108268:	d03b      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 810826a:	68bb      	ldr	r3, [r7, #8]
 810826c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810826e:	681b      	ldr	r3, [r3, #0]
 8108270:	4a27      	ldr	r2, [pc, #156]	@ (8108310 <I2C_DMAError+0x200>)
 8108272:	4293      	cmp	r3, r2
 8108274:	d035      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 8108276:	68bb      	ldr	r3, [r7, #8]
 8108278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810827a:	681b      	ldr	r3, [r3, #0]
 810827c:	4a25      	ldr	r2, [pc, #148]	@ (8108314 <I2C_DMAError+0x204>)
 810827e:	4293      	cmp	r3, r2
 8108280:	d02f      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 8108282:	68bb      	ldr	r3, [r7, #8]
 8108284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108286:	681b      	ldr	r3, [r3, #0]
 8108288:	4a23      	ldr	r2, [pc, #140]	@ (8108318 <I2C_DMAError+0x208>)
 810828a:	4293      	cmp	r3, r2
 810828c:	d029      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 810828e:	68bb      	ldr	r3, [r7, #8]
 8108290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108292:	681b      	ldr	r3, [r3, #0]
 8108294:	4a21      	ldr	r2, [pc, #132]	@ (810831c <I2C_DMAError+0x20c>)
 8108296:	4293      	cmp	r3, r2
 8108298:	d023      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 810829a:	68bb      	ldr	r3, [r7, #8]
 810829c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810829e:	681b      	ldr	r3, [r3, #0]
 81082a0:	4a1f      	ldr	r2, [pc, #124]	@ (8108320 <I2C_DMAError+0x210>)
 81082a2:	4293      	cmp	r3, r2
 81082a4:	d01d      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 81082a6:	68bb      	ldr	r3, [r7, #8]
 81082a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81082aa:	681b      	ldr	r3, [r3, #0]
 81082ac:	4a1d      	ldr	r2, [pc, #116]	@ (8108324 <I2C_DMAError+0x214>)
 81082ae:	4293      	cmp	r3, r2
 81082b0:	d017      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 81082b2:	68bb      	ldr	r3, [r7, #8]
 81082b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81082b6:	681b      	ldr	r3, [r3, #0]
 81082b8:	4a1b      	ldr	r2, [pc, #108]	@ (8108328 <I2C_DMAError+0x218>)
 81082ba:	4293      	cmp	r3, r2
 81082bc:	d011      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 81082be:	68bb      	ldr	r3, [r7, #8]
 81082c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81082c2:	681b      	ldr	r3, [r3, #0]
 81082c4:	4a19      	ldr	r2, [pc, #100]	@ (810832c <I2C_DMAError+0x21c>)
 81082c6:	4293      	cmp	r3, r2
 81082c8:	d00b      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 81082ca:	68bb      	ldr	r3, [r7, #8]
 81082cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81082ce:	681b      	ldr	r3, [r3, #0]
 81082d0:	4a17      	ldr	r2, [pc, #92]	@ (8108330 <I2C_DMAError+0x220>)
 81082d2:	4293      	cmp	r3, r2
 81082d4:	d005      	beq.n	81082e2 <I2C_DMAError+0x1d2>
 81082d6:	68bb      	ldr	r3, [r7, #8]
 81082d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81082da:	681b      	ldr	r3, [r3, #0]
 81082dc:	4a15      	ldr	r2, [pc, #84]	@ (8108334 <I2C_DMAError+0x224>)
 81082de:	4293      	cmp	r3, r2
 81082e0:	d12a      	bne.n	8108338 <I2C_DMAError+0x228>
 81082e2:	68bb      	ldr	r3, [r7, #8]
 81082e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81082e6:	681b      	ldr	r3, [r3, #0]
 81082e8:	685b      	ldr	r3, [r3, #4]
 81082ea:	2b00      	cmp	r3, #0
 81082ec:	bf0c      	ite	eq
 81082ee:	2301      	moveq	r3, #1
 81082f0:	2300      	movne	r3, #0
 81082f2:	b2db      	uxtb	r3, r3
 81082f4:	e029      	b.n	810834a <I2C_DMAError+0x23a>
 81082f6:	bf00      	nop
 81082f8:	40020010 	.word	0x40020010
 81082fc:	40020028 	.word	0x40020028
 8108300:	40020040 	.word	0x40020040
 8108304:	40020058 	.word	0x40020058
 8108308:	40020070 	.word	0x40020070
 810830c:	40020088 	.word	0x40020088
 8108310:	400200a0 	.word	0x400200a0
 8108314:	400200b8 	.word	0x400200b8
 8108318:	40020410 	.word	0x40020410
 810831c:	40020428 	.word	0x40020428
 8108320:	40020440 	.word	0x40020440
 8108324:	40020458 	.word	0x40020458
 8108328:	40020470 	.word	0x40020470
 810832c:	40020488 	.word	0x40020488
 8108330:	400204a0 	.word	0x400204a0
 8108334:	400204b8 	.word	0x400204b8
 8108338:	68bb      	ldr	r3, [r7, #8]
 810833a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810833c:	681b      	ldr	r3, [r3, #0]
 810833e:	685b      	ldr	r3, [r3, #4]
 8108340:	2b00      	cmp	r3, #0
 8108342:	bf0c      	ite	eq
 8108344:	2301      	moveq	r3, #1
 8108346:	2300      	movne	r3, #0
 8108348:	b2db      	uxtb	r3, r3
 810834a:	2b00      	cmp	r3, #0
 810834c:	d001      	beq.n	8108352 <I2C_DMAError+0x242>
    {
      treatdmaerror = 1U;
 810834e:	2301      	movs	r3, #1
 8108350:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8108352:	6878      	ldr	r0, [r7, #4]
 8108354:	f7fd f88e 	bl	8105474 <HAL_DMA_GetError>
 8108358:	4603      	mov	r3, r0
 810835a:	2b02      	cmp	r3, #2
 810835c:	d00e      	beq.n	810837c <I2C_DMAError+0x26c>
 810835e:	68fb      	ldr	r3, [r7, #12]
 8108360:	2b00      	cmp	r3, #0
 8108362:	d00b      	beq.n	810837c <I2C_DMAError+0x26c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8108364:	68bb      	ldr	r3, [r7, #8]
 8108366:	681b      	ldr	r3, [r3, #0]
 8108368:	685a      	ldr	r2, [r3, #4]
 810836a:	68bb      	ldr	r3, [r7, #8]
 810836c:	681b      	ldr	r3, [r3, #0]
 810836e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8108372:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8108374:	2110      	movs	r1, #16
 8108376:	68b8      	ldr	r0, [r7, #8]
 8108378:	f7ff fd44 	bl	8107e04 <I2C_ITError>
  }
}
 810837c:	bf00      	nop
 810837e:	3710      	adds	r7, #16
 8108380:	46bd      	mov	sp, r7
 8108382:	bd80      	pop	{r7, pc}

08108384 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8108384:	b580      	push	{r7, lr}
 8108386:	b084      	sub	sp, #16
 8108388:	af00      	add	r7, sp, #0
 810838a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 810838c:	687b      	ldr	r3, [r7, #4]
 810838e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108390:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8108392:	68fb      	ldr	r3, [r7, #12]
 8108394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108396:	2b00      	cmp	r3, #0
 8108398:	d003      	beq.n	81083a2 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 810839a:	68fb      	ldr	r3, [r7, #12]
 810839c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810839e:	2200      	movs	r2, #0
 81083a0:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 81083a2:	68fb      	ldr	r3, [r7, #12]
 81083a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81083a6:	2b00      	cmp	r3, #0
 81083a8:	d003      	beq.n	81083b2 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 81083aa:	68fb      	ldr	r3, [r7, #12]
 81083ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81083ae:	2200      	movs	r2, #0
 81083b0:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 81083b2:	68f8      	ldr	r0, [r7, #12]
 81083b4:	f7ff fe16 	bl	8107fe4 <I2C_TreatErrorCallback>
}
 81083b8:	bf00      	nop
 81083ba:	3710      	adds	r7, #16
 81083bc:	46bd      	mov	sp, r7
 81083be:	bd80      	pop	{r7, pc}

081083c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 81083c0:	b580      	push	{r7, lr}
 81083c2:	b084      	sub	sp, #16
 81083c4:	af00      	add	r7, sp, #0
 81083c6:	60f8      	str	r0, [r7, #12]
 81083c8:	60b9      	str	r1, [r7, #8]
 81083ca:	603b      	str	r3, [r7, #0]
 81083cc:	4613      	mov	r3, r2
 81083ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 81083d0:	e03b      	b.n	810844a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 81083d2:	69ba      	ldr	r2, [r7, #24]
 81083d4:	6839      	ldr	r1, [r7, #0]
 81083d6:	68f8      	ldr	r0, [r7, #12]
 81083d8:	f000 f8d6 	bl	8108588 <I2C_IsErrorOccurred>
 81083dc:	4603      	mov	r3, r0
 81083de:	2b00      	cmp	r3, #0
 81083e0:	d001      	beq.n	81083e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 81083e2:	2301      	movs	r3, #1
 81083e4:	e041      	b.n	810846a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81083e6:	683b      	ldr	r3, [r7, #0]
 81083e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 81083ec:	d02d      	beq.n	810844a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81083ee:	f7fa ff91 	bl	8103314 <HAL_GetTick>
 81083f2:	4602      	mov	r2, r0
 81083f4:	69bb      	ldr	r3, [r7, #24]
 81083f6:	1ad3      	subs	r3, r2, r3
 81083f8:	683a      	ldr	r2, [r7, #0]
 81083fa:	429a      	cmp	r2, r3
 81083fc:	d302      	bcc.n	8108404 <I2C_WaitOnFlagUntilTimeout+0x44>
 81083fe:	683b      	ldr	r3, [r7, #0]
 8108400:	2b00      	cmp	r3, #0
 8108402:	d122      	bne.n	810844a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8108404:	68fb      	ldr	r3, [r7, #12]
 8108406:	681b      	ldr	r3, [r3, #0]
 8108408:	699a      	ldr	r2, [r3, #24]
 810840a:	68bb      	ldr	r3, [r7, #8]
 810840c:	4013      	ands	r3, r2
 810840e:	68ba      	ldr	r2, [r7, #8]
 8108410:	429a      	cmp	r2, r3
 8108412:	bf0c      	ite	eq
 8108414:	2301      	moveq	r3, #1
 8108416:	2300      	movne	r3, #0
 8108418:	b2db      	uxtb	r3, r3
 810841a:	461a      	mov	r2, r3
 810841c:	79fb      	ldrb	r3, [r7, #7]
 810841e:	429a      	cmp	r2, r3
 8108420:	d113      	bne.n	810844a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8108422:	68fb      	ldr	r3, [r7, #12]
 8108424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8108426:	f043 0220 	orr.w	r2, r3, #32
 810842a:	68fb      	ldr	r3, [r7, #12]
 810842c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 810842e:	68fb      	ldr	r3, [r7, #12]
 8108430:	2220      	movs	r2, #32
 8108432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8108436:	68fb      	ldr	r3, [r7, #12]
 8108438:	2200      	movs	r2, #0
 810843a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 810843e:	68fb      	ldr	r3, [r7, #12]
 8108440:	2200      	movs	r2, #0
 8108442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8108446:	2301      	movs	r3, #1
 8108448:	e00f      	b.n	810846a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 810844a:	68fb      	ldr	r3, [r7, #12]
 810844c:	681b      	ldr	r3, [r3, #0]
 810844e:	699a      	ldr	r2, [r3, #24]
 8108450:	68bb      	ldr	r3, [r7, #8]
 8108452:	4013      	ands	r3, r2
 8108454:	68ba      	ldr	r2, [r7, #8]
 8108456:	429a      	cmp	r2, r3
 8108458:	bf0c      	ite	eq
 810845a:	2301      	moveq	r3, #1
 810845c:	2300      	movne	r3, #0
 810845e:	b2db      	uxtb	r3, r3
 8108460:	461a      	mov	r2, r3
 8108462:	79fb      	ldrb	r3, [r7, #7]
 8108464:	429a      	cmp	r2, r3
 8108466:	d0b4      	beq.n	81083d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8108468:	2300      	movs	r3, #0
}
 810846a:	4618      	mov	r0, r3
 810846c:	3710      	adds	r7, #16
 810846e:	46bd      	mov	sp, r7
 8108470:	bd80      	pop	{r7, pc}

08108472 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8108472:	b580      	push	{r7, lr}
 8108474:	b084      	sub	sp, #16
 8108476:	af00      	add	r7, sp, #0
 8108478:	60f8      	str	r0, [r7, #12]
 810847a:	60b9      	str	r1, [r7, #8]
 810847c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 810847e:	e033      	b.n	81084e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8108480:	687a      	ldr	r2, [r7, #4]
 8108482:	68b9      	ldr	r1, [r7, #8]
 8108484:	68f8      	ldr	r0, [r7, #12]
 8108486:	f000 f87f 	bl	8108588 <I2C_IsErrorOccurred>
 810848a:	4603      	mov	r3, r0
 810848c:	2b00      	cmp	r3, #0
 810848e:	d001      	beq.n	8108494 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8108490:	2301      	movs	r3, #1
 8108492:	e031      	b.n	81084f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8108494:	68bb      	ldr	r3, [r7, #8]
 8108496:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810849a:	d025      	beq.n	81084e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810849c:	f7fa ff3a 	bl	8103314 <HAL_GetTick>
 81084a0:	4602      	mov	r2, r0
 81084a2:	687b      	ldr	r3, [r7, #4]
 81084a4:	1ad3      	subs	r3, r2, r3
 81084a6:	68ba      	ldr	r2, [r7, #8]
 81084a8:	429a      	cmp	r2, r3
 81084aa:	d302      	bcc.n	81084b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 81084ac:	68bb      	ldr	r3, [r7, #8]
 81084ae:	2b00      	cmp	r3, #0
 81084b0:	d11a      	bne.n	81084e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 81084b2:	68fb      	ldr	r3, [r7, #12]
 81084b4:	681b      	ldr	r3, [r3, #0]
 81084b6:	699b      	ldr	r3, [r3, #24]
 81084b8:	f003 0302 	and.w	r3, r3, #2
 81084bc:	2b02      	cmp	r3, #2
 81084be:	d013      	beq.n	81084e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81084c0:	68fb      	ldr	r3, [r7, #12]
 81084c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81084c4:	f043 0220 	orr.w	r2, r3, #32
 81084c8:	68fb      	ldr	r3, [r7, #12]
 81084ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 81084cc:	68fb      	ldr	r3, [r7, #12]
 81084ce:	2220      	movs	r2, #32
 81084d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 81084d4:	68fb      	ldr	r3, [r7, #12]
 81084d6:	2200      	movs	r2, #0
 81084d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 81084dc:	68fb      	ldr	r3, [r7, #12]
 81084de:	2200      	movs	r2, #0
 81084e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 81084e4:	2301      	movs	r3, #1
 81084e6:	e007      	b.n	81084f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81084e8:	68fb      	ldr	r3, [r7, #12]
 81084ea:	681b      	ldr	r3, [r3, #0]
 81084ec:	699b      	ldr	r3, [r3, #24]
 81084ee:	f003 0302 	and.w	r3, r3, #2
 81084f2:	2b02      	cmp	r3, #2
 81084f4:	d1c4      	bne.n	8108480 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 81084f6:	2300      	movs	r3, #0
}
 81084f8:	4618      	mov	r0, r3
 81084fa:	3710      	adds	r7, #16
 81084fc:	46bd      	mov	sp, r7
 81084fe:	bd80      	pop	{r7, pc}

08108500 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8108500:	b580      	push	{r7, lr}
 8108502:	b084      	sub	sp, #16
 8108504:	af00      	add	r7, sp, #0
 8108506:	60f8      	str	r0, [r7, #12]
 8108508:	60b9      	str	r1, [r7, #8]
 810850a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810850c:	e02f      	b.n	810856e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 810850e:	687a      	ldr	r2, [r7, #4]
 8108510:	68b9      	ldr	r1, [r7, #8]
 8108512:	68f8      	ldr	r0, [r7, #12]
 8108514:	f000 f838 	bl	8108588 <I2C_IsErrorOccurred>
 8108518:	4603      	mov	r3, r0
 810851a:	2b00      	cmp	r3, #0
 810851c:	d001      	beq.n	8108522 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 810851e:	2301      	movs	r3, #1
 8108520:	e02d      	b.n	810857e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8108522:	f7fa fef7 	bl	8103314 <HAL_GetTick>
 8108526:	4602      	mov	r2, r0
 8108528:	687b      	ldr	r3, [r7, #4]
 810852a:	1ad3      	subs	r3, r2, r3
 810852c:	68ba      	ldr	r2, [r7, #8]
 810852e:	429a      	cmp	r2, r3
 8108530:	d302      	bcc.n	8108538 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8108532:	68bb      	ldr	r3, [r7, #8]
 8108534:	2b00      	cmp	r3, #0
 8108536:	d11a      	bne.n	810856e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8108538:	68fb      	ldr	r3, [r7, #12]
 810853a:	681b      	ldr	r3, [r3, #0]
 810853c:	699b      	ldr	r3, [r3, #24]
 810853e:	f003 0320 	and.w	r3, r3, #32
 8108542:	2b20      	cmp	r3, #32
 8108544:	d013      	beq.n	810856e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8108546:	68fb      	ldr	r3, [r7, #12]
 8108548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810854a:	f043 0220 	orr.w	r2, r3, #32
 810854e:	68fb      	ldr	r3, [r7, #12]
 8108550:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8108552:	68fb      	ldr	r3, [r7, #12]
 8108554:	2220      	movs	r2, #32
 8108556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810855a:	68fb      	ldr	r3, [r7, #12]
 810855c:	2200      	movs	r2, #0
 810855e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8108562:	68fb      	ldr	r3, [r7, #12]
 8108564:	2200      	movs	r2, #0
 8108566:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 810856a:	2301      	movs	r3, #1
 810856c:	e007      	b.n	810857e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810856e:	68fb      	ldr	r3, [r7, #12]
 8108570:	681b      	ldr	r3, [r3, #0]
 8108572:	699b      	ldr	r3, [r3, #24]
 8108574:	f003 0320 	and.w	r3, r3, #32
 8108578:	2b20      	cmp	r3, #32
 810857a:	d1c8      	bne.n	810850e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 810857c:	2300      	movs	r3, #0
}
 810857e:	4618      	mov	r0, r3
 8108580:	3710      	adds	r7, #16
 8108582:	46bd      	mov	sp, r7
 8108584:	bd80      	pop	{r7, pc}
	...

08108588 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8108588:	b580      	push	{r7, lr}
 810858a:	b08a      	sub	sp, #40	@ 0x28
 810858c:	af00      	add	r7, sp, #0
 810858e:	60f8      	str	r0, [r7, #12]
 8108590:	60b9      	str	r1, [r7, #8]
 8108592:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8108594:	2300      	movs	r3, #0
 8108596:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 810859a:	68fb      	ldr	r3, [r7, #12]
 810859c:	681b      	ldr	r3, [r3, #0]
 810859e:	699b      	ldr	r3, [r3, #24]
 81085a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 81085a2:	2300      	movs	r3, #0
 81085a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 81085a6:	687b      	ldr	r3, [r7, #4]
 81085a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 81085aa:	69bb      	ldr	r3, [r7, #24]
 81085ac:	f003 0310 	and.w	r3, r3, #16
 81085b0:	2b00      	cmp	r3, #0
 81085b2:	d068      	beq.n	8108686 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81085b4:	68fb      	ldr	r3, [r7, #12]
 81085b6:	681b      	ldr	r3, [r3, #0]
 81085b8:	2210      	movs	r2, #16
 81085ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 81085bc:	e049      	b.n	8108652 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 81085be:	68bb      	ldr	r3, [r7, #8]
 81085c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 81085c4:	d045      	beq.n	8108652 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 81085c6:	f7fa fea5 	bl	8103314 <HAL_GetTick>
 81085ca:	4602      	mov	r2, r0
 81085cc:	69fb      	ldr	r3, [r7, #28]
 81085ce:	1ad3      	subs	r3, r2, r3
 81085d0:	68ba      	ldr	r2, [r7, #8]
 81085d2:	429a      	cmp	r2, r3
 81085d4:	d302      	bcc.n	81085dc <I2C_IsErrorOccurred+0x54>
 81085d6:	68bb      	ldr	r3, [r7, #8]
 81085d8:	2b00      	cmp	r3, #0
 81085da:	d13a      	bne.n	8108652 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 81085dc:	68fb      	ldr	r3, [r7, #12]
 81085de:	681b      	ldr	r3, [r3, #0]
 81085e0:	685b      	ldr	r3, [r3, #4]
 81085e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81085e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 81085e8:	68fb      	ldr	r3, [r7, #12]
 81085ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 81085ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 81085f0:	68fb      	ldr	r3, [r7, #12]
 81085f2:	681b      	ldr	r3, [r3, #0]
 81085f4:	699b      	ldr	r3, [r3, #24]
 81085f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81085fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81085fe:	d121      	bne.n	8108644 <I2C_IsErrorOccurred+0xbc>
 8108600:	697b      	ldr	r3, [r7, #20]
 8108602:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8108606:	d01d      	beq.n	8108644 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8108608:	7cfb      	ldrb	r3, [r7, #19]
 810860a:	2b20      	cmp	r3, #32
 810860c:	d01a      	beq.n	8108644 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 810860e:	68fb      	ldr	r3, [r7, #12]
 8108610:	681b      	ldr	r3, [r3, #0]
 8108612:	685a      	ldr	r2, [r3, #4]
 8108614:	68fb      	ldr	r3, [r7, #12]
 8108616:	681b      	ldr	r3, [r3, #0]
 8108618:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 810861c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 810861e:	f7fa fe79 	bl	8103314 <HAL_GetTick>
 8108622:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8108624:	e00e      	b.n	8108644 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8108626:	f7fa fe75 	bl	8103314 <HAL_GetTick>
 810862a:	4602      	mov	r2, r0
 810862c:	69fb      	ldr	r3, [r7, #28]
 810862e:	1ad3      	subs	r3, r2, r3
 8108630:	2b19      	cmp	r3, #25
 8108632:	d907      	bls.n	8108644 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8108634:	6a3b      	ldr	r3, [r7, #32]
 8108636:	f043 0320 	orr.w	r3, r3, #32
 810863a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 810863c:	2301      	movs	r3, #1
 810863e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8108642:	e006      	b.n	8108652 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8108644:	68fb      	ldr	r3, [r7, #12]
 8108646:	681b      	ldr	r3, [r3, #0]
 8108648:	699b      	ldr	r3, [r3, #24]
 810864a:	f003 0320 	and.w	r3, r3, #32
 810864e:	2b20      	cmp	r3, #32
 8108650:	d1e9      	bne.n	8108626 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8108652:	68fb      	ldr	r3, [r7, #12]
 8108654:	681b      	ldr	r3, [r3, #0]
 8108656:	699b      	ldr	r3, [r3, #24]
 8108658:	f003 0320 	and.w	r3, r3, #32
 810865c:	2b20      	cmp	r3, #32
 810865e:	d003      	beq.n	8108668 <I2C_IsErrorOccurred+0xe0>
 8108660:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8108664:	2b00      	cmp	r3, #0
 8108666:	d0aa      	beq.n	81085be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8108668:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 810866c:	2b00      	cmp	r3, #0
 810866e:	d103      	bne.n	8108678 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8108670:	68fb      	ldr	r3, [r7, #12]
 8108672:	681b      	ldr	r3, [r3, #0]
 8108674:	2220      	movs	r2, #32
 8108676:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8108678:	6a3b      	ldr	r3, [r7, #32]
 810867a:	f043 0304 	orr.w	r3, r3, #4
 810867e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8108680:	2301      	movs	r3, #1
 8108682:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8108686:	68fb      	ldr	r3, [r7, #12]
 8108688:	681b      	ldr	r3, [r3, #0]
 810868a:	699b      	ldr	r3, [r3, #24]
 810868c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 810868e:	69bb      	ldr	r3, [r7, #24]
 8108690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8108694:	2b00      	cmp	r3, #0
 8108696:	d00b      	beq.n	81086b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8108698:	6a3b      	ldr	r3, [r7, #32]
 810869a:	f043 0301 	orr.w	r3, r3, #1
 810869e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 81086a0:	68fb      	ldr	r3, [r7, #12]
 81086a2:	681b      	ldr	r3, [r3, #0]
 81086a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 81086a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81086aa:	2301      	movs	r3, #1
 81086ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 81086b0:	69bb      	ldr	r3, [r7, #24]
 81086b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 81086b6:	2b00      	cmp	r3, #0
 81086b8:	d00b      	beq.n	81086d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 81086ba:	6a3b      	ldr	r3, [r7, #32]
 81086bc:	f043 0308 	orr.w	r3, r3, #8
 81086c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 81086c2:	68fb      	ldr	r3, [r7, #12]
 81086c4:	681b      	ldr	r3, [r3, #0]
 81086c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 81086ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81086cc:	2301      	movs	r3, #1
 81086ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 81086d2:	69bb      	ldr	r3, [r7, #24]
 81086d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 81086d8:	2b00      	cmp	r3, #0
 81086da:	d00b      	beq.n	81086f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 81086dc:	6a3b      	ldr	r3, [r7, #32]
 81086de:	f043 0302 	orr.w	r3, r3, #2
 81086e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 81086e4:	68fb      	ldr	r3, [r7, #12]
 81086e6:	681b      	ldr	r3, [r3, #0]
 81086e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 81086ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81086ee:	2301      	movs	r3, #1
 81086f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 81086f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 81086f8:	2b00      	cmp	r3, #0
 81086fa:	d01c      	beq.n	8108736 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 81086fc:	68f8      	ldr	r0, [r7, #12]
 81086fe:	f7ff fc98 	bl	8108032 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8108702:	68fb      	ldr	r3, [r7, #12]
 8108704:	681b      	ldr	r3, [r3, #0]
 8108706:	6859      	ldr	r1, [r3, #4]
 8108708:	68fb      	ldr	r3, [r7, #12]
 810870a:	681a      	ldr	r2, [r3, #0]
 810870c:	4b0d      	ldr	r3, [pc, #52]	@ (8108744 <I2C_IsErrorOccurred+0x1bc>)
 810870e:	400b      	ands	r3, r1
 8108710:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8108712:	68fb      	ldr	r3, [r7, #12]
 8108714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8108716:	6a3b      	ldr	r3, [r7, #32]
 8108718:	431a      	orrs	r2, r3
 810871a:	68fb      	ldr	r3, [r7, #12]
 810871c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 810871e:	68fb      	ldr	r3, [r7, #12]
 8108720:	2220      	movs	r2, #32
 8108722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8108726:	68fb      	ldr	r3, [r7, #12]
 8108728:	2200      	movs	r2, #0
 810872a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 810872e:	68fb      	ldr	r3, [r7, #12]
 8108730:	2200      	movs	r2, #0
 8108732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8108736:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 810873a:	4618      	mov	r0, r3
 810873c:	3728      	adds	r7, #40	@ 0x28
 810873e:	46bd      	mov	sp, r7
 8108740:	bd80      	pop	{r7, pc}
 8108742:	bf00      	nop
 8108744:	fe00e800 	.word	0xfe00e800

08108748 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8108748:	b480      	push	{r7}
 810874a:	b087      	sub	sp, #28
 810874c:	af00      	add	r7, sp, #0
 810874e:	60f8      	str	r0, [r7, #12]
 8108750:	607b      	str	r3, [r7, #4]
 8108752:	460b      	mov	r3, r1
 8108754:	817b      	strh	r3, [r7, #10]
 8108756:	4613      	mov	r3, r2
 8108758:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810875a:	897b      	ldrh	r3, [r7, #10]
 810875c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8108760:	7a7b      	ldrb	r3, [r7, #9]
 8108762:	041b      	lsls	r3, r3, #16
 8108764:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8108768:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 810876a:	687b      	ldr	r3, [r7, #4]
 810876c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810876e:	6a3b      	ldr	r3, [r7, #32]
 8108770:	4313      	orrs	r3, r2
 8108772:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8108776:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8108778:	68fb      	ldr	r3, [r7, #12]
 810877a:	681b      	ldr	r3, [r3, #0]
 810877c:	685a      	ldr	r2, [r3, #4]
 810877e:	6a3b      	ldr	r3, [r7, #32]
 8108780:	0d5b      	lsrs	r3, r3, #21
 8108782:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8108786:	4b08      	ldr	r3, [pc, #32]	@ (81087a8 <I2C_TransferConfig+0x60>)
 8108788:	430b      	orrs	r3, r1
 810878a:	43db      	mvns	r3, r3
 810878c:	ea02 0103 	and.w	r1, r2, r3
 8108790:	68fb      	ldr	r3, [r7, #12]
 8108792:	681b      	ldr	r3, [r3, #0]
 8108794:	697a      	ldr	r2, [r7, #20]
 8108796:	430a      	orrs	r2, r1
 8108798:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 810879a:	bf00      	nop
 810879c:	371c      	adds	r7, #28
 810879e:	46bd      	mov	sp, r7
 81087a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81087a4:	4770      	bx	lr
 81087a6:	bf00      	nop
 81087a8:	03ff63ff 	.word	0x03ff63ff

081087ac <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 81087ac:	b480      	push	{r7}
 81087ae:	b085      	sub	sp, #20
 81087b0:	af00      	add	r7, sp, #0
 81087b2:	6078      	str	r0, [r7, #4]
 81087b4:	460b      	mov	r3, r1
 81087b6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 81087b8:	2300      	movs	r3, #0
 81087ba:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 81087bc:	687b      	ldr	r3, [r7, #4]
 81087be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81087c0:	4a39      	ldr	r2, [pc, #228]	@ (81088a8 <I2C_Enable_IRQ+0xfc>)
 81087c2:	4293      	cmp	r3, r2
 81087c4:	d032      	beq.n	810882c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 81087c6:	687b      	ldr	r3, [r7, #4]
 81087c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 81087ca:	4a38      	ldr	r2, [pc, #224]	@ (81088ac <I2C_Enable_IRQ+0x100>)
 81087cc:	4293      	cmp	r3, r2
 81087ce:	d02d      	beq.n	810882c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 81087d0:	687b      	ldr	r3, [r7, #4]
 81087d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 81087d4:	4a36      	ldr	r2, [pc, #216]	@ (81088b0 <I2C_Enable_IRQ+0x104>)
 81087d6:	4293      	cmp	r3, r2
 81087d8:	d028      	beq.n	810882c <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 81087da:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 81087de:	2b00      	cmp	r3, #0
 81087e0:	da03      	bge.n	81087ea <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 81087e2:	68fb      	ldr	r3, [r7, #12]
 81087e4:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 81087e8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 81087ea:	887b      	ldrh	r3, [r7, #2]
 81087ec:	f003 0301 	and.w	r3, r3, #1
 81087f0:	2b00      	cmp	r3, #0
 81087f2:	d003      	beq.n	81087fc <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 81087f4:	68fb      	ldr	r3, [r7, #12]
 81087f6:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 81087fa:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 81087fc:	887b      	ldrh	r3, [r7, #2]
 81087fe:	f003 0302 	and.w	r3, r3, #2
 8108802:	2b00      	cmp	r3, #0
 8108804:	d003      	beq.n	810880e <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8108806:	68fb      	ldr	r3, [r7, #12]
 8108808:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 810880c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 810880e:	887b      	ldrh	r3, [r7, #2]
 8108810:	2b10      	cmp	r3, #16
 8108812:	d103      	bne.n	810881c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8108814:	68fb      	ldr	r3, [r7, #12]
 8108816:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 810881a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 810881c:	887b      	ldrh	r3, [r7, #2]
 810881e:	2b20      	cmp	r3, #32
 8108820:	d133      	bne.n	810888a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8108822:	68fb      	ldr	r3, [r7, #12]
 8108824:	f043 0320 	orr.w	r3, r3, #32
 8108828:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 810882a:	e02e      	b.n	810888a <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 810882c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8108830:	2b00      	cmp	r3, #0
 8108832:	da03      	bge.n	810883c <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8108834:	68fb      	ldr	r3, [r7, #12]
 8108836:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 810883a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 810883c:	887b      	ldrh	r3, [r7, #2]
 810883e:	f003 0301 	and.w	r3, r3, #1
 8108842:	2b00      	cmp	r3, #0
 8108844:	d003      	beq.n	810884e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8108846:	68fb      	ldr	r3, [r7, #12]
 8108848:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 810884c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 810884e:	887b      	ldrh	r3, [r7, #2]
 8108850:	f003 0302 	and.w	r3, r3, #2
 8108854:	2b00      	cmp	r3, #0
 8108856:	d003      	beq.n	8108860 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8108858:	68fb      	ldr	r3, [r7, #12]
 810885a:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 810885e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8108860:	887b      	ldrh	r3, [r7, #2]
 8108862:	2b10      	cmp	r3, #16
 8108864:	d103      	bne.n	810886e <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8108866:	68fb      	ldr	r3, [r7, #12]
 8108868:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 810886c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 810886e:	887b      	ldrh	r3, [r7, #2]
 8108870:	2b20      	cmp	r3, #32
 8108872:	d103      	bne.n	810887c <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8108874:	68fb      	ldr	r3, [r7, #12]
 8108876:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 810887a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 810887c:	887b      	ldrh	r3, [r7, #2]
 810887e:	2b40      	cmp	r3, #64	@ 0x40
 8108880:	d103      	bne.n	810888a <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8108882:	68fb      	ldr	r3, [r7, #12]
 8108884:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8108888:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 810888a:	687b      	ldr	r3, [r7, #4]
 810888c:	681b      	ldr	r3, [r3, #0]
 810888e:	6819      	ldr	r1, [r3, #0]
 8108890:	687b      	ldr	r3, [r7, #4]
 8108892:	681b      	ldr	r3, [r3, #0]
 8108894:	68fa      	ldr	r2, [r7, #12]
 8108896:	430a      	orrs	r2, r1
 8108898:	601a      	str	r2, [r3, #0]
}
 810889a:	bf00      	nop
 810889c:	3714      	adds	r7, #20
 810889e:	46bd      	mov	sp, r7
 81088a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81088a4:	4770      	bx	lr
 81088a6:	bf00      	nop
 81088a8:	08106bc1 	.word	0x08106bc1
 81088ac:	08106fe5 	.word	0x08106fe5
 81088b0:	08106d99 	.word	0x08106d99

081088b4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 81088b4:	b480      	push	{r7}
 81088b6:	b085      	sub	sp, #20
 81088b8:	af00      	add	r7, sp, #0
 81088ba:	6078      	str	r0, [r7, #4]
 81088bc:	460b      	mov	r3, r1
 81088be:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 81088c0:	2300      	movs	r3, #0
 81088c2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 81088c4:	887b      	ldrh	r3, [r7, #2]
 81088c6:	f003 0301 	and.w	r3, r3, #1
 81088ca:	2b00      	cmp	r3, #0
 81088cc:	d00f      	beq.n	81088ee <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 81088ce:	68fb      	ldr	r3, [r7, #12]
 81088d0:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 81088d4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 81088d6:	687b      	ldr	r3, [r7, #4]
 81088d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 81088dc:	b2db      	uxtb	r3, r3
 81088de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 81088e2:	2b28      	cmp	r3, #40	@ 0x28
 81088e4:	d003      	beq.n	81088ee <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 81088e6:	68fb      	ldr	r3, [r7, #12]
 81088e8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 81088ec:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 81088ee:	887b      	ldrh	r3, [r7, #2]
 81088f0:	f003 0302 	and.w	r3, r3, #2
 81088f4:	2b00      	cmp	r3, #0
 81088f6:	d00f      	beq.n	8108918 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 81088f8:	68fb      	ldr	r3, [r7, #12]
 81088fa:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 81088fe:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8108900:	687b      	ldr	r3, [r7, #4]
 8108902:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8108906:	b2db      	uxtb	r3, r3
 8108908:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 810890c:	2b28      	cmp	r3, #40	@ 0x28
 810890e:	d003      	beq.n	8108918 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8108910:	68fb      	ldr	r3, [r7, #12]
 8108912:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8108916:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8108918:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 810891c:	2b00      	cmp	r3, #0
 810891e:	da03      	bge.n	8108928 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8108920:	68fb      	ldr	r3, [r7, #12]
 8108922:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8108926:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8108928:	887b      	ldrh	r3, [r7, #2]
 810892a:	2b10      	cmp	r3, #16
 810892c:	d103      	bne.n	8108936 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 810892e:	68fb      	ldr	r3, [r7, #12]
 8108930:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8108934:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8108936:	887b      	ldrh	r3, [r7, #2]
 8108938:	2b20      	cmp	r3, #32
 810893a:	d103      	bne.n	8108944 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 810893c:	68fb      	ldr	r3, [r7, #12]
 810893e:	f043 0320 	orr.w	r3, r3, #32
 8108942:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8108944:	887b      	ldrh	r3, [r7, #2]
 8108946:	2b40      	cmp	r3, #64	@ 0x40
 8108948:	d103      	bne.n	8108952 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 810894a:	68fb      	ldr	r3, [r7, #12]
 810894c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8108950:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8108952:	687b      	ldr	r3, [r7, #4]
 8108954:	681b      	ldr	r3, [r3, #0]
 8108956:	6819      	ldr	r1, [r3, #0]
 8108958:	68fb      	ldr	r3, [r7, #12]
 810895a:	43da      	mvns	r2, r3
 810895c:	687b      	ldr	r3, [r7, #4]
 810895e:	681b      	ldr	r3, [r3, #0]
 8108960:	400a      	ands	r2, r1
 8108962:	601a      	str	r2, [r3, #0]
}
 8108964:	bf00      	nop
 8108966:	3714      	adds	r7, #20
 8108968:	46bd      	mov	sp, r7
 810896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810896e:	4770      	bx	lr

08108970 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8108970:	b480      	push	{r7}
 8108972:	b083      	sub	sp, #12
 8108974:	af00      	add	r7, sp, #0
 8108976:	6078      	str	r0, [r7, #4]
 8108978:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810897a:	687b      	ldr	r3, [r7, #4]
 810897c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8108980:	b2db      	uxtb	r3, r3
 8108982:	2b20      	cmp	r3, #32
 8108984:	d138      	bne.n	81089f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8108986:	687b      	ldr	r3, [r7, #4]
 8108988:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 810898c:	2b01      	cmp	r3, #1
 810898e:	d101      	bne.n	8108994 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8108990:	2302      	movs	r3, #2
 8108992:	e032      	b.n	81089fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8108994:	687b      	ldr	r3, [r7, #4]
 8108996:	2201      	movs	r2, #1
 8108998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 810899c:	687b      	ldr	r3, [r7, #4]
 810899e:	2224      	movs	r2, #36	@ 0x24
 81089a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 81089a4:	687b      	ldr	r3, [r7, #4]
 81089a6:	681b      	ldr	r3, [r3, #0]
 81089a8:	681a      	ldr	r2, [r3, #0]
 81089aa:	687b      	ldr	r3, [r7, #4]
 81089ac:	681b      	ldr	r3, [r3, #0]
 81089ae:	f022 0201 	bic.w	r2, r2, #1
 81089b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 81089b4:	687b      	ldr	r3, [r7, #4]
 81089b6:	681b      	ldr	r3, [r3, #0]
 81089b8:	681a      	ldr	r2, [r3, #0]
 81089ba:	687b      	ldr	r3, [r7, #4]
 81089bc:	681b      	ldr	r3, [r3, #0]
 81089be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 81089c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 81089c4:	687b      	ldr	r3, [r7, #4]
 81089c6:	681b      	ldr	r3, [r3, #0]
 81089c8:	6819      	ldr	r1, [r3, #0]
 81089ca:	687b      	ldr	r3, [r7, #4]
 81089cc:	681b      	ldr	r3, [r3, #0]
 81089ce:	683a      	ldr	r2, [r7, #0]
 81089d0:	430a      	orrs	r2, r1
 81089d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81089d4:	687b      	ldr	r3, [r7, #4]
 81089d6:	681b      	ldr	r3, [r3, #0]
 81089d8:	681a      	ldr	r2, [r3, #0]
 81089da:	687b      	ldr	r3, [r7, #4]
 81089dc:	681b      	ldr	r3, [r3, #0]
 81089de:	f042 0201 	orr.w	r2, r2, #1
 81089e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81089e4:	687b      	ldr	r3, [r7, #4]
 81089e6:	2220      	movs	r2, #32
 81089e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81089ec:	687b      	ldr	r3, [r7, #4]
 81089ee:	2200      	movs	r2, #0
 81089f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 81089f4:	2300      	movs	r3, #0
 81089f6:	e000      	b.n	81089fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 81089f8:	2302      	movs	r3, #2
  }
}
 81089fa:	4618      	mov	r0, r3
 81089fc:	370c      	adds	r7, #12
 81089fe:	46bd      	mov	sp, r7
 8108a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108a04:	4770      	bx	lr

08108a06 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8108a06:	b480      	push	{r7}
 8108a08:	b085      	sub	sp, #20
 8108a0a:	af00      	add	r7, sp, #0
 8108a0c:	6078      	str	r0, [r7, #4]
 8108a0e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8108a10:	687b      	ldr	r3, [r7, #4]
 8108a12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8108a16:	b2db      	uxtb	r3, r3
 8108a18:	2b20      	cmp	r3, #32
 8108a1a:	d139      	bne.n	8108a90 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8108a1c:	687b      	ldr	r3, [r7, #4]
 8108a1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8108a22:	2b01      	cmp	r3, #1
 8108a24:	d101      	bne.n	8108a2a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8108a26:	2302      	movs	r3, #2
 8108a28:	e033      	b.n	8108a92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8108a2a:	687b      	ldr	r3, [r7, #4]
 8108a2c:	2201      	movs	r2, #1
 8108a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8108a32:	687b      	ldr	r3, [r7, #4]
 8108a34:	2224      	movs	r2, #36	@ 0x24
 8108a36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8108a3a:	687b      	ldr	r3, [r7, #4]
 8108a3c:	681b      	ldr	r3, [r3, #0]
 8108a3e:	681a      	ldr	r2, [r3, #0]
 8108a40:	687b      	ldr	r3, [r7, #4]
 8108a42:	681b      	ldr	r3, [r3, #0]
 8108a44:	f022 0201 	bic.w	r2, r2, #1
 8108a48:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8108a4a:	687b      	ldr	r3, [r7, #4]
 8108a4c:	681b      	ldr	r3, [r3, #0]
 8108a4e:	681b      	ldr	r3, [r3, #0]
 8108a50:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8108a52:	68fb      	ldr	r3, [r7, #12]
 8108a54:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8108a58:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8108a5a:	683b      	ldr	r3, [r7, #0]
 8108a5c:	021b      	lsls	r3, r3, #8
 8108a5e:	68fa      	ldr	r2, [r7, #12]
 8108a60:	4313      	orrs	r3, r2
 8108a62:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8108a64:	687b      	ldr	r3, [r7, #4]
 8108a66:	681b      	ldr	r3, [r3, #0]
 8108a68:	68fa      	ldr	r2, [r7, #12]
 8108a6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8108a6c:	687b      	ldr	r3, [r7, #4]
 8108a6e:	681b      	ldr	r3, [r3, #0]
 8108a70:	681a      	ldr	r2, [r3, #0]
 8108a72:	687b      	ldr	r3, [r7, #4]
 8108a74:	681b      	ldr	r3, [r3, #0]
 8108a76:	f042 0201 	orr.w	r2, r2, #1
 8108a7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8108a7c:	687b      	ldr	r3, [r7, #4]
 8108a7e:	2220      	movs	r2, #32
 8108a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8108a84:	687b      	ldr	r3, [r7, #4]
 8108a86:	2200      	movs	r2, #0
 8108a88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8108a8c:	2300      	movs	r3, #0
 8108a8e:	e000      	b.n	8108a92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8108a90:	2302      	movs	r3, #2
  }
}
 8108a92:	4618      	mov	r0, r3
 8108a94:	3714      	adds	r7, #20
 8108a96:	46bd      	mov	sp, r7
 8108a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108a9c:	4770      	bx	lr
	...

08108aa0 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8108aa0:	b580      	push	{r7, lr}
 8108aa2:	b084      	sub	sp, #16
 8108aa4:	af00      	add	r7, sp, #0
 8108aa6:	60f8      	str	r0, [r7, #12]
 8108aa8:	460b      	mov	r3, r1
 8108aaa:	607a      	str	r2, [r7, #4]
 8108aac:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8108aae:	4b37      	ldr	r3, [pc, #220]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108ab0:	681b      	ldr	r3, [r3, #0]
 8108ab2:	f023 0201 	bic.w	r2, r3, #1
 8108ab6:	4935      	ldr	r1, [pc, #212]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108ab8:	68fb      	ldr	r3, [r7, #12]
 8108aba:	4313      	orrs	r3, r2
 8108abc:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8108abe:	687b      	ldr	r3, [r7, #4]
 8108ac0:	2b00      	cmp	r3, #0
 8108ac2:	d123      	bne.n	8108b0c <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8108ac4:	f7fa fd80 	bl	81035c8 <HAL_GetCurrentCPUID>
 8108ac8:	4603      	mov	r3, r0
 8108aca:	2b03      	cmp	r3, #3
 8108acc:	d158      	bne.n	8108b80 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8108ace:	4b2f      	ldr	r3, [pc, #188]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108ad0:	691b      	ldr	r3, [r3, #16]
 8108ad2:	4a2e      	ldr	r2, [pc, #184]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108ad4:	f023 0301 	bic.w	r3, r3, #1
 8108ad8:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8108ada:	4b2d      	ldr	r3, [pc, #180]	@ (8108b90 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8108adc:	691b      	ldr	r3, [r3, #16]
 8108ade:	4a2c      	ldr	r2, [pc, #176]	@ (8108b90 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8108ae0:	f043 0304 	orr.w	r3, r3, #4
 8108ae4:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8108ae6:	f3bf 8f4f 	dsb	sy
}
 8108aea:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8108aec:	f3bf 8f6f 	isb	sy
}
 8108af0:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8108af2:	7afb      	ldrb	r3, [r7, #11]
 8108af4:	2b01      	cmp	r3, #1
 8108af6:	d101      	bne.n	8108afc <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8108af8:	bf30      	wfi
 8108afa:	e000      	b.n	8108afe <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8108afc:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8108afe:	4b24      	ldr	r3, [pc, #144]	@ (8108b90 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8108b00:	691b      	ldr	r3, [r3, #16]
 8108b02:	4a23      	ldr	r2, [pc, #140]	@ (8108b90 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8108b04:	f023 0304 	bic.w	r3, r3, #4
 8108b08:	6113      	str	r3, [r2, #16]
 8108b0a:	e03c      	b.n	8108b86 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8108b0c:	687b      	ldr	r3, [r7, #4]
 8108b0e:	2b01      	cmp	r3, #1
 8108b10:	d123      	bne.n	8108b5a <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8108b12:	f7fa fd59 	bl	81035c8 <HAL_GetCurrentCPUID>
 8108b16:	4603      	mov	r3, r0
 8108b18:	2b01      	cmp	r3, #1
 8108b1a:	d133      	bne.n	8108b84 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8108b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108b1e:	695b      	ldr	r3, [r3, #20]
 8108b20:	4a1a      	ldr	r2, [pc, #104]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108b22:	f023 0302 	bic.w	r3, r3, #2
 8108b26:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8108b28:	4b19      	ldr	r3, [pc, #100]	@ (8108b90 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8108b2a:	691b      	ldr	r3, [r3, #16]
 8108b2c:	4a18      	ldr	r2, [pc, #96]	@ (8108b90 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8108b2e:	f043 0304 	orr.w	r3, r3, #4
 8108b32:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8108b34:	f3bf 8f4f 	dsb	sy
}
 8108b38:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8108b3a:	f3bf 8f6f 	isb	sy
}
 8108b3e:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8108b40:	7afb      	ldrb	r3, [r7, #11]
 8108b42:	2b01      	cmp	r3, #1
 8108b44:	d101      	bne.n	8108b4a <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8108b46:	bf30      	wfi
 8108b48:	e000      	b.n	8108b4c <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8108b4a:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8108b4c:	4b10      	ldr	r3, [pc, #64]	@ (8108b90 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8108b4e:	691b      	ldr	r3, [r3, #16]
 8108b50:	4a0f      	ldr	r2, [pc, #60]	@ (8108b90 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8108b52:	f023 0304 	bic.w	r3, r3, #4
 8108b56:	6113      	str	r3, [r2, #16]
 8108b58:	e015      	b.n	8108b86 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8108b5a:	f7fa fd35 	bl	81035c8 <HAL_GetCurrentCPUID>
 8108b5e:	4603      	mov	r3, r0
 8108b60:	2b03      	cmp	r3, #3
 8108b62:	d106      	bne.n	8108b72 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8108b64:	4b09      	ldr	r3, [pc, #36]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108b66:	691b      	ldr	r3, [r3, #16]
 8108b68:	4a08      	ldr	r2, [pc, #32]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108b6a:	f023 0304 	bic.w	r3, r3, #4
 8108b6e:	6113      	str	r3, [r2, #16]
 8108b70:	e009      	b.n	8108b86 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8108b72:	4b06      	ldr	r3, [pc, #24]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108b74:	695b      	ldr	r3, [r3, #20]
 8108b76:	4a05      	ldr	r2, [pc, #20]	@ (8108b8c <HAL_PWREx_EnterSTOPMode+0xec>)
 8108b78:	f023 0304 	bic.w	r3, r3, #4
 8108b7c:	6153      	str	r3, [r2, #20]
 8108b7e:	e002      	b.n	8108b86 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8108b80:	bf00      	nop
 8108b82:	e000      	b.n	8108b86 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8108b84:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8108b86:	3710      	adds	r7, #16
 8108b88:	46bd      	mov	sp, r7
 8108b8a:	bd80      	pop	{r7, pc}
 8108b8c:	58024800 	.word	0x58024800
 8108b90:	e000ed00 	.word	0xe000ed00

08108b94 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8108b94:	b580      	push	{r7, lr}
 8108b96:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8108b98:	f7fa fd16 	bl	81035c8 <HAL_GetCurrentCPUID>
 8108b9c:	4603      	mov	r3, r0
 8108b9e:	2b03      	cmp	r3, #3
 8108ba0:	d101      	bne.n	8108ba6 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8108ba2:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8108ba4:	e001      	b.n	8108baa <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8108ba6:	bf40      	sev
    __WFE ();
 8108ba8:	bf20      	wfe
}
 8108baa:	bf00      	nop
 8108bac:	bd80      	pop	{r7, pc}
	...

08108bb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8108bb0:	b480      	push	{r7}
 8108bb2:	b089      	sub	sp, #36	@ 0x24
 8108bb4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8108bb6:	4bb3      	ldr	r3, [pc, #716]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108bb8:	691b      	ldr	r3, [r3, #16]
 8108bba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8108bbe:	2b18      	cmp	r3, #24
 8108bc0:	f200 8155 	bhi.w	8108e6e <HAL_RCC_GetSysClockFreq+0x2be>
 8108bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8108bcc <HAL_RCC_GetSysClockFreq+0x1c>)
 8108bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108bca:	bf00      	nop
 8108bcc:	08108c31 	.word	0x08108c31
 8108bd0:	08108e6f 	.word	0x08108e6f
 8108bd4:	08108e6f 	.word	0x08108e6f
 8108bd8:	08108e6f 	.word	0x08108e6f
 8108bdc:	08108e6f 	.word	0x08108e6f
 8108be0:	08108e6f 	.word	0x08108e6f
 8108be4:	08108e6f 	.word	0x08108e6f
 8108be8:	08108e6f 	.word	0x08108e6f
 8108bec:	08108c57 	.word	0x08108c57
 8108bf0:	08108e6f 	.word	0x08108e6f
 8108bf4:	08108e6f 	.word	0x08108e6f
 8108bf8:	08108e6f 	.word	0x08108e6f
 8108bfc:	08108e6f 	.word	0x08108e6f
 8108c00:	08108e6f 	.word	0x08108e6f
 8108c04:	08108e6f 	.word	0x08108e6f
 8108c08:	08108e6f 	.word	0x08108e6f
 8108c0c:	08108c5d 	.word	0x08108c5d
 8108c10:	08108e6f 	.word	0x08108e6f
 8108c14:	08108e6f 	.word	0x08108e6f
 8108c18:	08108e6f 	.word	0x08108e6f
 8108c1c:	08108e6f 	.word	0x08108e6f
 8108c20:	08108e6f 	.word	0x08108e6f
 8108c24:	08108e6f 	.word	0x08108e6f
 8108c28:	08108e6f 	.word	0x08108e6f
 8108c2c:	08108c63 	.word	0x08108c63
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108c30:	4b94      	ldr	r3, [pc, #592]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108c32:	681b      	ldr	r3, [r3, #0]
 8108c34:	f003 0320 	and.w	r3, r3, #32
 8108c38:	2b00      	cmp	r3, #0
 8108c3a:	d009      	beq.n	8108c50 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108c3c:	4b91      	ldr	r3, [pc, #580]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108c3e:	681b      	ldr	r3, [r3, #0]
 8108c40:	08db      	lsrs	r3, r3, #3
 8108c42:	f003 0303 	and.w	r3, r3, #3
 8108c46:	4a90      	ldr	r2, [pc, #576]	@ (8108e88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8108c48:	fa22 f303 	lsr.w	r3, r2, r3
 8108c4c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8108c4e:	e111      	b.n	8108e74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8108c50:	4b8d      	ldr	r3, [pc, #564]	@ (8108e88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8108c52:	61bb      	str	r3, [r7, #24]
      break;
 8108c54:	e10e      	b.n	8108e74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8108c56:	4b8d      	ldr	r3, [pc, #564]	@ (8108e8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8108c58:	61bb      	str	r3, [r7, #24]
      break;
 8108c5a:	e10b      	b.n	8108e74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8108c5c:	4b8c      	ldr	r3, [pc, #560]	@ (8108e90 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8108c5e:	61bb      	str	r3, [r7, #24]
      break;
 8108c60:	e108      	b.n	8108e74 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8108c62:	4b88      	ldr	r3, [pc, #544]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108c66:	f003 0303 	and.w	r3, r3, #3
 8108c6a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8108c6c:	4b85      	ldr	r3, [pc, #532]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108c70:	091b      	lsrs	r3, r3, #4
 8108c72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8108c76:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8108c78:	4b82      	ldr	r3, [pc, #520]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108c7c:	f003 0301 	and.w	r3, r3, #1
 8108c80:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8108c82:	4b80      	ldr	r3, [pc, #512]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108c84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108c86:	08db      	lsrs	r3, r3, #3
 8108c88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8108c8c:	68fa      	ldr	r2, [r7, #12]
 8108c8e:	fb02 f303 	mul.w	r3, r2, r3
 8108c92:	ee07 3a90 	vmov	s15, r3
 8108c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108c9a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8108c9e:	693b      	ldr	r3, [r7, #16]
 8108ca0:	2b00      	cmp	r3, #0
 8108ca2:	f000 80e1 	beq.w	8108e68 <HAL_RCC_GetSysClockFreq+0x2b8>
 8108ca6:	697b      	ldr	r3, [r7, #20]
 8108ca8:	2b02      	cmp	r3, #2
 8108caa:	f000 8083 	beq.w	8108db4 <HAL_RCC_GetSysClockFreq+0x204>
 8108cae:	697b      	ldr	r3, [r7, #20]
 8108cb0:	2b02      	cmp	r3, #2
 8108cb2:	f200 80a1 	bhi.w	8108df8 <HAL_RCC_GetSysClockFreq+0x248>
 8108cb6:	697b      	ldr	r3, [r7, #20]
 8108cb8:	2b00      	cmp	r3, #0
 8108cba:	d003      	beq.n	8108cc4 <HAL_RCC_GetSysClockFreq+0x114>
 8108cbc:	697b      	ldr	r3, [r7, #20]
 8108cbe:	2b01      	cmp	r3, #1
 8108cc0:	d056      	beq.n	8108d70 <HAL_RCC_GetSysClockFreq+0x1c0>
 8108cc2:	e099      	b.n	8108df8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108cc4:	4b6f      	ldr	r3, [pc, #444]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108cc6:	681b      	ldr	r3, [r3, #0]
 8108cc8:	f003 0320 	and.w	r3, r3, #32
 8108ccc:	2b00      	cmp	r3, #0
 8108cce:	d02d      	beq.n	8108d2c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108cd0:	4b6c      	ldr	r3, [pc, #432]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108cd2:	681b      	ldr	r3, [r3, #0]
 8108cd4:	08db      	lsrs	r3, r3, #3
 8108cd6:	f003 0303 	and.w	r3, r3, #3
 8108cda:	4a6b      	ldr	r2, [pc, #428]	@ (8108e88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8108cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8108ce0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108ce2:	687b      	ldr	r3, [r7, #4]
 8108ce4:	ee07 3a90 	vmov	s15, r3
 8108ce8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108cec:	693b      	ldr	r3, [r7, #16]
 8108cee:	ee07 3a90 	vmov	s15, r3
 8108cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108cf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108cfa:	4b62      	ldr	r3, [pc, #392]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108cfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108d02:	ee07 3a90 	vmov	s15, r3
 8108d06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108d0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8108d0e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8108e94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8108d12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108d16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108d1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108d1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108d26:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8108d2a:	e087      	b.n	8108e3c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108d2c:	693b      	ldr	r3, [r7, #16]
 8108d2e:	ee07 3a90 	vmov	s15, r3
 8108d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108d36:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8108e98 <HAL_RCC_GetSysClockFreq+0x2e8>
 8108d3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108d3e:	4b51      	ldr	r3, [pc, #324]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108d42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108d46:	ee07 3a90 	vmov	s15, r3
 8108d4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108d4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8108d52:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8108e94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8108d56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108d5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108d5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108d62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108d6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8108d6e:	e065      	b.n	8108e3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108d70:	693b      	ldr	r3, [r7, #16]
 8108d72:	ee07 3a90 	vmov	s15, r3
 8108d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108d7a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8108e9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8108d7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108d82:	4b40      	ldr	r3, [pc, #256]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108d86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108d8a:	ee07 3a90 	vmov	s15, r3
 8108d8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108d92:	ed97 6a02 	vldr	s12, [r7, #8]
 8108d96:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8108e94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8108d9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108d9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108da2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108da6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108daa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108dae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8108db2:	e043      	b.n	8108e3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108db4:	693b      	ldr	r3, [r7, #16]
 8108db6:	ee07 3a90 	vmov	s15, r3
 8108dba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108dbe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8108ea0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8108dc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108dc6:	4b2f      	ldr	r3, [pc, #188]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108dca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108dce:	ee07 3a90 	vmov	s15, r3
 8108dd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108dd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8108dda:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8108e94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8108dde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108de2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108de6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108dea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108dee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108df2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8108df6:	e021      	b.n	8108e3c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108df8:	693b      	ldr	r3, [r7, #16]
 8108dfa:	ee07 3a90 	vmov	s15, r3
 8108dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108e02:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8108e9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8108e06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108e12:	ee07 3a90 	vmov	s15, r3
 8108e16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108e1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8108e1e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8108e94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8108e22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108e26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108e2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108e36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8108e3a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8108e3c:	4b11      	ldr	r3, [pc, #68]	@ (8108e84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8108e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108e40:	0a5b      	lsrs	r3, r3, #9
 8108e42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8108e46:	3301      	adds	r3, #1
 8108e48:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8108e4a:	683b      	ldr	r3, [r7, #0]
 8108e4c:	ee07 3a90 	vmov	s15, r3
 8108e50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8108e54:	edd7 6a07 	vldr	s13, [r7, #28]
 8108e58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108e5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108e60:	ee17 3a90 	vmov	r3, s15
 8108e64:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8108e66:	e005      	b.n	8108e74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8108e68:	2300      	movs	r3, #0
 8108e6a:	61bb      	str	r3, [r7, #24]
      break;
 8108e6c:	e002      	b.n	8108e74 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8108e6e:	4b07      	ldr	r3, [pc, #28]	@ (8108e8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8108e70:	61bb      	str	r3, [r7, #24]
      break;
 8108e72:	bf00      	nop
  }

  return sysclockfreq;
 8108e74:	69bb      	ldr	r3, [r7, #24]
}
 8108e76:	4618      	mov	r0, r3
 8108e78:	3724      	adds	r7, #36	@ 0x24
 8108e7a:	46bd      	mov	sp, r7
 8108e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108e80:	4770      	bx	lr
 8108e82:	bf00      	nop
 8108e84:	58024400 	.word	0x58024400
 8108e88:	03d09000 	.word	0x03d09000
 8108e8c:	003d0900 	.word	0x003d0900
 8108e90:	017d7840 	.word	0x017d7840
 8108e94:	46000000 	.word	0x46000000
 8108e98:	4c742400 	.word	0x4c742400
 8108e9c:	4a742400 	.word	0x4a742400
 8108ea0:	4bbebc20 	.word	0x4bbebc20

08108ea4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8108ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8108ea8:	b0ca      	sub	sp, #296	@ 0x128
 8108eaa:	af00      	add	r7, sp, #0
 8108eac:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8108eb0:	2300      	movs	r3, #0
 8108eb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8108eb6:	2300      	movs	r3, #0
 8108eb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8108ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108ec4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8108ec8:	2500      	movs	r5, #0
 8108eca:	ea54 0305 	orrs.w	r3, r4, r5
 8108ece:	d049      	beq.n	8108f64 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8108ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108ed4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8108ed6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8108eda:	d02f      	beq.n	8108f3c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8108edc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8108ee0:	d828      	bhi.n	8108f34 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8108ee2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8108ee6:	d01a      	beq.n	8108f1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8108ee8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8108eec:	d822      	bhi.n	8108f34 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8108eee:	2b00      	cmp	r3, #0
 8108ef0:	d003      	beq.n	8108efa <HAL_RCCEx_PeriphCLKConfig+0x56>
 8108ef2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8108ef6:	d007      	beq.n	8108f08 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8108ef8:	e01c      	b.n	8108f34 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8108efa:	4bb8      	ldr	r3, [pc, #736]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8108efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108efe:	4ab7      	ldr	r2, [pc, #732]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8108f00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8108f04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8108f06:	e01a      	b.n	8108f3e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8108f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108f0c:	3308      	adds	r3, #8
 8108f0e:	2102      	movs	r1, #2
 8108f10:	4618      	mov	r0, r3
 8108f12:	f001 f9d1 	bl	810a2b8 <RCCEx_PLL2_Config>
 8108f16:	4603      	mov	r3, r0
 8108f18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8108f1c:	e00f      	b.n	8108f3e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8108f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108f22:	3328      	adds	r3, #40	@ 0x28
 8108f24:	2102      	movs	r1, #2
 8108f26:	4618      	mov	r0, r3
 8108f28:	f001 fa78 	bl	810a41c <RCCEx_PLL3_Config>
 8108f2c:	4603      	mov	r3, r0
 8108f2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8108f32:	e004      	b.n	8108f3e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8108f34:	2301      	movs	r3, #1
 8108f36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8108f3a:	e000      	b.n	8108f3e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8108f3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8108f3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8108f42:	2b00      	cmp	r3, #0
 8108f44:	d10a      	bne.n	8108f5c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8108f46:	4ba5      	ldr	r3, [pc, #660]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8108f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8108f4a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8108f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108f52:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8108f54:	4aa1      	ldr	r2, [pc, #644]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8108f56:	430b      	orrs	r3, r1
 8108f58:	6513      	str	r3, [r2, #80]	@ 0x50
 8108f5a:	e003      	b.n	8108f64 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8108f5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8108f60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8108f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8108f6c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8108f70:	f04f 0900 	mov.w	r9, #0
 8108f74:	ea58 0309 	orrs.w	r3, r8, r9
 8108f78:	d047      	beq.n	810900a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8108f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8108f80:	2b04      	cmp	r3, #4
 8108f82:	d82a      	bhi.n	8108fda <HAL_RCCEx_PeriphCLKConfig+0x136>
 8108f84:	a201      	add	r2, pc, #4	@ (adr r2, 8108f8c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8108f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108f8a:	bf00      	nop
 8108f8c:	08108fa1 	.word	0x08108fa1
 8108f90:	08108faf 	.word	0x08108faf
 8108f94:	08108fc5 	.word	0x08108fc5
 8108f98:	08108fe3 	.word	0x08108fe3
 8108f9c:	08108fe3 	.word	0x08108fe3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8108fa0:	4b8e      	ldr	r3, [pc, #568]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8108fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108fa4:	4a8d      	ldr	r2, [pc, #564]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8108fa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8108faa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8108fac:	e01a      	b.n	8108fe4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8108fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108fb2:	3308      	adds	r3, #8
 8108fb4:	2100      	movs	r1, #0
 8108fb6:	4618      	mov	r0, r3
 8108fb8:	f001 f97e 	bl	810a2b8 <RCCEx_PLL2_Config>
 8108fbc:	4603      	mov	r3, r0
 8108fbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8108fc2:	e00f      	b.n	8108fe4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8108fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108fc8:	3328      	adds	r3, #40	@ 0x28
 8108fca:	2100      	movs	r1, #0
 8108fcc:	4618      	mov	r0, r3
 8108fce:	f001 fa25 	bl	810a41c <RCCEx_PLL3_Config>
 8108fd2:	4603      	mov	r3, r0
 8108fd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8108fd8:	e004      	b.n	8108fe4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8108fda:	2301      	movs	r3, #1
 8108fdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8108fe0:	e000      	b.n	8108fe4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8108fe2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8108fe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8108fe8:	2b00      	cmp	r3, #0
 8108fea:	d10a      	bne.n	8109002 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8108fec:	4b7b      	ldr	r3, [pc, #492]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8108fee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8108ff0:	f023 0107 	bic.w	r1, r3, #7
 8108ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8108ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8108ffa:	4a78      	ldr	r2, [pc, #480]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8108ffc:	430b      	orrs	r3, r1
 8108ffe:	6513      	str	r3, [r2, #80]	@ 0x50
 8109000:	e003      	b.n	810900a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109002:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109006:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 810900a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810900e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109012:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8109016:	f04f 0b00 	mov.w	fp, #0
 810901a:	ea5a 030b 	orrs.w	r3, sl, fp
 810901e:	d04c      	beq.n	81090ba <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8109020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109024:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8109026:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810902a:	d030      	beq.n	810908e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 810902c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8109030:	d829      	bhi.n	8109086 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8109032:	2bc0      	cmp	r3, #192	@ 0xc0
 8109034:	d02d      	beq.n	8109092 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8109036:	2bc0      	cmp	r3, #192	@ 0xc0
 8109038:	d825      	bhi.n	8109086 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 810903a:	2b80      	cmp	r3, #128	@ 0x80
 810903c:	d018      	beq.n	8109070 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 810903e:	2b80      	cmp	r3, #128	@ 0x80
 8109040:	d821      	bhi.n	8109086 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8109042:	2b00      	cmp	r3, #0
 8109044:	d002      	beq.n	810904c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8109046:	2b40      	cmp	r3, #64	@ 0x40
 8109048:	d007      	beq.n	810905a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 810904a:	e01c      	b.n	8109086 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810904c:	4b63      	ldr	r3, [pc, #396]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810904e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109050:	4a62      	ldr	r2, [pc, #392]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8109052:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8109056:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8109058:	e01c      	b.n	8109094 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810905a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810905e:	3308      	adds	r3, #8
 8109060:	2100      	movs	r1, #0
 8109062:	4618      	mov	r0, r3
 8109064:	f001 f928 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109068:	4603      	mov	r3, r0
 810906a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 810906e:	e011      	b.n	8109094 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8109070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109074:	3328      	adds	r3, #40	@ 0x28
 8109076:	2100      	movs	r1, #0
 8109078:	4618      	mov	r0, r3
 810907a:	f001 f9cf 	bl	810a41c <RCCEx_PLL3_Config>
 810907e:	4603      	mov	r3, r0
 8109080:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8109084:	e006      	b.n	8109094 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109086:	2301      	movs	r3, #1
 8109088:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810908c:	e002      	b.n	8109094 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 810908e:	bf00      	nop
 8109090:	e000      	b.n	8109094 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8109092:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109094:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109098:	2b00      	cmp	r3, #0
 810909a:	d10a      	bne.n	81090b2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 810909c:	4b4f      	ldr	r3, [pc, #316]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810909e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81090a0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 81090a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81090a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81090aa:	4a4c      	ldr	r2, [pc, #304]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81090ac:	430b      	orrs	r3, r1
 81090ae:	6513      	str	r3, [r2, #80]	@ 0x50
 81090b0:	e003      	b.n	81090ba <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81090b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81090b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81090ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81090be:	e9d3 2300 	ldrd	r2, r3, [r3]
 81090c2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 81090c6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 81090ca:	2300      	movs	r3, #0
 81090cc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 81090d0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 81090d4:	460b      	mov	r3, r1
 81090d6:	4313      	orrs	r3, r2
 81090d8:	d053      	beq.n	8109182 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 81090da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81090de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 81090e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81090e6:	d035      	beq.n	8109154 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 81090e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 81090ec:	d82e      	bhi.n	810914c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81090ee:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81090f2:	d031      	beq.n	8109158 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 81090f4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81090f8:	d828      	bhi.n	810914c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81090fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81090fe:	d01a      	beq.n	8109136 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8109100:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8109104:	d822      	bhi.n	810914c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8109106:	2b00      	cmp	r3, #0
 8109108:	d003      	beq.n	8109112 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 810910a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810910e:	d007      	beq.n	8109120 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8109110:	e01c      	b.n	810914c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8109112:	4b32      	ldr	r3, [pc, #200]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8109114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109116:	4a31      	ldr	r2, [pc, #196]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8109118:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810911c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810911e:	e01c      	b.n	810915a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8109120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109124:	3308      	adds	r3, #8
 8109126:	2100      	movs	r1, #0
 8109128:	4618      	mov	r0, r3
 810912a:	f001 f8c5 	bl	810a2b8 <RCCEx_PLL2_Config>
 810912e:	4603      	mov	r3, r0
 8109130:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8109134:	e011      	b.n	810915a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8109136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810913a:	3328      	adds	r3, #40	@ 0x28
 810913c:	2100      	movs	r1, #0
 810913e:	4618      	mov	r0, r3
 8109140:	f001 f96c 	bl	810a41c <RCCEx_PLL3_Config>
 8109144:	4603      	mov	r3, r0
 8109146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810914a:	e006      	b.n	810915a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 810914c:	2301      	movs	r3, #1
 810914e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109152:	e002      	b.n	810915a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8109154:	bf00      	nop
 8109156:	e000      	b.n	810915a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8109158:	bf00      	nop
    }

    if (ret == HAL_OK)
 810915a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810915e:	2b00      	cmp	r3, #0
 8109160:	d10b      	bne.n	810917a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8109162:	4b1e      	ldr	r3, [pc, #120]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8109164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8109166:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 810916a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810916e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8109172:	4a1a      	ldr	r2, [pc, #104]	@ (81091dc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8109174:	430b      	orrs	r3, r1
 8109176:	6593      	str	r3, [r2, #88]	@ 0x58
 8109178:	e003      	b.n	8109182 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810917a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810917e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8109182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109186:	e9d3 2300 	ldrd	r2, r3, [r3]
 810918a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 810918e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8109192:	2300      	movs	r3, #0
 8109194:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8109198:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 810919c:	460b      	mov	r3, r1
 810919e:	4313      	orrs	r3, r2
 81091a0:	d056      	beq.n	8109250 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 81091a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81091a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 81091aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81091ae:	d038      	beq.n	8109222 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 81091b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81091b4:	d831      	bhi.n	810921a <HAL_RCCEx_PeriphCLKConfig+0x376>
 81091b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81091ba:	d034      	beq.n	8109226 <HAL_RCCEx_PeriphCLKConfig+0x382>
 81091bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81091c0:	d82b      	bhi.n	810921a <HAL_RCCEx_PeriphCLKConfig+0x376>
 81091c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81091c6:	d01d      	beq.n	8109204 <HAL_RCCEx_PeriphCLKConfig+0x360>
 81091c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81091cc:	d825      	bhi.n	810921a <HAL_RCCEx_PeriphCLKConfig+0x376>
 81091ce:	2b00      	cmp	r3, #0
 81091d0:	d006      	beq.n	81091e0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 81091d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81091d6:	d00a      	beq.n	81091ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
 81091d8:	e01f      	b.n	810921a <HAL_RCCEx_PeriphCLKConfig+0x376>
 81091da:	bf00      	nop
 81091dc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81091e0:	4ba2      	ldr	r3, [pc, #648]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81091e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81091e4:	4aa1      	ldr	r2, [pc, #644]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81091e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81091ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81091ec:	e01c      	b.n	8109228 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81091ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81091f2:	3308      	adds	r3, #8
 81091f4:	2100      	movs	r1, #0
 81091f6:	4618      	mov	r0, r3
 81091f8:	f001 f85e 	bl	810a2b8 <RCCEx_PLL2_Config>
 81091fc:	4603      	mov	r3, r0
 81091fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8109202:	e011      	b.n	8109228 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8109204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109208:	3328      	adds	r3, #40	@ 0x28
 810920a:	2100      	movs	r1, #0
 810920c:	4618      	mov	r0, r3
 810920e:	f001 f905 	bl	810a41c <RCCEx_PLL3_Config>
 8109212:	4603      	mov	r3, r0
 8109214:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8109218:	e006      	b.n	8109228 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 810921a:	2301      	movs	r3, #1
 810921c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109220:	e002      	b.n	8109228 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8109222:	bf00      	nop
 8109224:	e000      	b.n	8109228 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8109226:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109228:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810922c:	2b00      	cmp	r3, #0
 810922e:	d10b      	bne.n	8109248 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8109230:	4b8e      	ldr	r3, [pc, #568]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8109232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8109234:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8109238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810923c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8109240:	4a8a      	ldr	r2, [pc, #552]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8109242:	430b      	orrs	r3, r1
 8109244:	6593      	str	r3, [r2, #88]	@ 0x58
 8109246:	e003      	b.n	8109250 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109248:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810924c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8109250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109258:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 810925c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8109260:	2300      	movs	r3, #0
 8109262:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8109266:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 810926a:	460b      	mov	r3, r1
 810926c:	4313      	orrs	r3, r2
 810926e:	d03a      	beq.n	81092e6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8109270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8109276:	2b30      	cmp	r3, #48	@ 0x30
 8109278:	d01f      	beq.n	81092ba <HAL_RCCEx_PeriphCLKConfig+0x416>
 810927a:	2b30      	cmp	r3, #48	@ 0x30
 810927c:	d819      	bhi.n	81092b2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810927e:	2b20      	cmp	r3, #32
 8109280:	d00c      	beq.n	810929c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8109282:	2b20      	cmp	r3, #32
 8109284:	d815      	bhi.n	81092b2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8109286:	2b00      	cmp	r3, #0
 8109288:	d019      	beq.n	81092be <HAL_RCCEx_PeriphCLKConfig+0x41a>
 810928a:	2b10      	cmp	r3, #16
 810928c:	d111      	bne.n	81092b2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810928e:	4b77      	ldr	r3, [pc, #476]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8109290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109292:	4a76      	ldr	r2, [pc, #472]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8109294:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8109298:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 810929a:	e011      	b.n	81092c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810929c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81092a0:	3308      	adds	r3, #8
 81092a2:	2102      	movs	r1, #2
 81092a4:	4618      	mov	r0, r3
 81092a6:	f001 f807 	bl	810a2b8 <RCCEx_PLL2_Config>
 81092aa:	4603      	mov	r3, r0
 81092ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 81092b0:	e006      	b.n	81092c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 81092b2:	2301      	movs	r3, #1
 81092b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81092b8:	e002      	b.n	81092c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 81092ba:	bf00      	nop
 81092bc:	e000      	b.n	81092c0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 81092be:	bf00      	nop
    }

    if (ret == HAL_OK)
 81092c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81092c4:	2b00      	cmp	r3, #0
 81092c6:	d10a      	bne.n	81092de <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 81092c8:	4b68      	ldr	r3, [pc, #416]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81092ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81092cc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 81092d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81092d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81092d6:	4a65      	ldr	r2, [pc, #404]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81092d8:	430b      	orrs	r3, r1
 81092da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81092dc:	e003      	b.n	81092e6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81092de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81092e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 81092e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81092ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 81092ee:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 81092f2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 81092f6:	2300      	movs	r3, #0
 81092f8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 81092fc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8109300:	460b      	mov	r3, r1
 8109302:	4313      	orrs	r3, r2
 8109304:	d051      	beq.n	81093aa <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8109306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810930a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810930c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8109310:	d035      	beq.n	810937e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8109312:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8109316:	d82e      	bhi.n	8109376 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8109318:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 810931c:	d031      	beq.n	8109382 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 810931e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8109322:	d828      	bhi.n	8109376 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8109324:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8109328:	d01a      	beq.n	8109360 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 810932a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810932e:	d822      	bhi.n	8109376 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8109330:	2b00      	cmp	r3, #0
 8109332:	d003      	beq.n	810933c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8109334:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8109338:	d007      	beq.n	810934a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 810933a:	e01c      	b.n	8109376 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810933c:	4b4b      	ldr	r3, [pc, #300]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810933e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109340:	4a4a      	ldr	r2, [pc, #296]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8109342:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8109346:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8109348:	e01c      	b.n	8109384 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810934a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810934e:	3308      	adds	r3, #8
 8109350:	2100      	movs	r1, #0
 8109352:	4618      	mov	r0, r3
 8109354:	f000 ffb0 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109358:	4603      	mov	r3, r0
 810935a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 810935e:	e011      	b.n	8109384 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8109360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109364:	3328      	adds	r3, #40	@ 0x28
 8109366:	2100      	movs	r1, #0
 8109368:	4618      	mov	r0, r3
 810936a:	f001 f857 	bl	810a41c <RCCEx_PLL3_Config>
 810936e:	4603      	mov	r3, r0
 8109370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8109374:	e006      	b.n	8109384 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109376:	2301      	movs	r3, #1
 8109378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810937c:	e002      	b.n	8109384 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 810937e:	bf00      	nop
 8109380:	e000      	b.n	8109384 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8109382:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109384:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109388:	2b00      	cmp	r3, #0
 810938a:	d10a      	bne.n	81093a2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 810938c:	4b37      	ldr	r3, [pc, #220]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810938e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8109390:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8109394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810939a:	4a34      	ldr	r2, [pc, #208]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810939c:	430b      	orrs	r3, r1
 810939e:	6513      	str	r3, [r2, #80]	@ 0x50
 81093a0:	e003      	b.n	81093aa <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81093a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81093a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 81093aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81093ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 81093b2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 81093b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 81093ba:	2300      	movs	r3, #0
 81093bc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 81093c0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 81093c4:	460b      	mov	r3, r1
 81093c6:	4313      	orrs	r3, r2
 81093c8:	d056      	beq.n	8109478 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 81093ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81093ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81093d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81093d4:	d033      	beq.n	810943e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 81093d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 81093da:	d82c      	bhi.n	8109436 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81093dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81093e0:	d02f      	beq.n	8109442 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 81093e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81093e6:	d826      	bhi.n	8109436 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81093e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81093ec:	d02b      	beq.n	8109446 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 81093ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81093f2:	d820      	bhi.n	8109436 <HAL_RCCEx_PeriphCLKConfig+0x592>
 81093f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81093f8:	d012      	beq.n	8109420 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 81093fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81093fe:	d81a      	bhi.n	8109436 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8109400:	2b00      	cmp	r3, #0
 8109402:	d022      	beq.n	810944a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8109404:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8109408:	d115      	bne.n	8109436 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810940a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810940e:	3308      	adds	r3, #8
 8109410:	2101      	movs	r1, #1
 8109412:	4618      	mov	r0, r3
 8109414:	f000 ff50 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109418:	4603      	mov	r3, r0
 810941a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 810941e:	e015      	b.n	810944c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8109420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109424:	3328      	adds	r3, #40	@ 0x28
 8109426:	2101      	movs	r1, #1
 8109428:	4618      	mov	r0, r3
 810942a:	f000 fff7 	bl	810a41c <RCCEx_PLL3_Config>
 810942e:	4603      	mov	r3, r0
 8109430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8109434:	e00a      	b.n	810944c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109436:	2301      	movs	r3, #1
 8109438:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810943c:	e006      	b.n	810944c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810943e:	bf00      	nop
 8109440:	e004      	b.n	810944c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8109442:	bf00      	nop
 8109444:	e002      	b.n	810944c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8109446:	bf00      	nop
 8109448:	e000      	b.n	810944c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810944a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810944c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109450:	2b00      	cmp	r3, #0
 8109452:	d10d      	bne.n	8109470 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8109454:	4b05      	ldr	r3, [pc, #20]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8109456:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8109458:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 810945c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109460:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8109462:	4a02      	ldr	r2, [pc, #8]	@ (810946c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8109464:	430b      	orrs	r3, r1
 8109466:	6513      	str	r3, [r2, #80]	@ 0x50
 8109468:	e006      	b.n	8109478 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 810946a:	bf00      	nop
 810946c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109470:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109474:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8109478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810947c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109480:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8109484:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8109488:	2300      	movs	r3, #0
 810948a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 810948e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8109492:	460b      	mov	r3, r1
 8109494:	4313      	orrs	r3, r2
 8109496:	d055      	beq.n	8109544 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8109498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810949c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81094a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81094a4:	d033      	beq.n	810950e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 81094a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81094aa:	d82c      	bhi.n	8109506 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81094ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81094b0:	d02f      	beq.n	8109512 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 81094b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81094b6:	d826      	bhi.n	8109506 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81094b8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81094bc:	d02b      	beq.n	8109516 <HAL_RCCEx_PeriphCLKConfig+0x672>
 81094be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81094c2:	d820      	bhi.n	8109506 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81094c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81094c8:	d012      	beq.n	81094f0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 81094ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81094ce:	d81a      	bhi.n	8109506 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81094d0:	2b00      	cmp	r3, #0
 81094d2:	d022      	beq.n	810951a <HAL_RCCEx_PeriphCLKConfig+0x676>
 81094d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81094d8:	d115      	bne.n	8109506 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81094da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81094de:	3308      	adds	r3, #8
 81094e0:	2101      	movs	r1, #1
 81094e2:	4618      	mov	r0, r3
 81094e4:	f000 fee8 	bl	810a2b8 <RCCEx_PLL2_Config>
 81094e8:	4603      	mov	r3, r0
 81094ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81094ee:	e015      	b.n	810951c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81094f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81094f4:	3328      	adds	r3, #40	@ 0x28
 81094f6:	2101      	movs	r1, #1
 81094f8:	4618      	mov	r0, r3
 81094fa:	f000 ff8f 	bl	810a41c <RCCEx_PLL3_Config>
 81094fe:	4603      	mov	r3, r0
 8109500:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8109504:	e00a      	b.n	810951c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8109506:	2301      	movs	r3, #1
 8109508:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810950c:	e006      	b.n	810951c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810950e:	bf00      	nop
 8109510:	e004      	b.n	810951c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8109512:	bf00      	nop
 8109514:	e002      	b.n	810951c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8109516:	bf00      	nop
 8109518:	e000      	b.n	810951c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810951a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810951c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109520:	2b00      	cmp	r3, #0
 8109522:	d10b      	bne.n	810953c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8109524:	4ba4      	ldr	r3, [pc, #656]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8109528:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 810952c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109530:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8109534:	4aa0      	ldr	r2, [pc, #640]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109536:	430b      	orrs	r3, r1
 8109538:	6593      	str	r3, [r2, #88]	@ 0x58
 810953a:	e003      	b.n	8109544 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810953c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109540:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8109544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109548:	e9d3 2300 	ldrd	r2, r3, [r3]
 810954c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8109550:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8109554:	2300      	movs	r3, #0
 8109556:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 810955a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 810955e:	460b      	mov	r3, r1
 8109560:	4313      	orrs	r3, r2
 8109562:	d037      	beq.n	81095d4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8109564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109568:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810956a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810956e:	d00e      	beq.n	810958e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8109570:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8109574:	d816      	bhi.n	81095a4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8109576:	2b00      	cmp	r3, #0
 8109578:	d018      	beq.n	81095ac <HAL_RCCEx_PeriphCLKConfig+0x708>
 810957a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810957e:	d111      	bne.n	81095a4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8109580:	4b8d      	ldr	r3, [pc, #564]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109584:	4a8c      	ldr	r2, [pc, #560]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810958a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 810958c:	e00f      	b.n	81095ae <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810958e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109592:	3308      	adds	r3, #8
 8109594:	2101      	movs	r1, #1
 8109596:	4618      	mov	r0, r3
 8109598:	f000 fe8e 	bl	810a2b8 <RCCEx_PLL2_Config>
 810959c:	4603      	mov	r3, r0
 810959e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81095a2:	e004      	b.n	81095ae <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81095a4:	2301      	movs	r3, #1
 81095a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81095aa:	e000      	b.n	81095ae <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 81095ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 81095ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81095b2:	2b00      	cmp	r3, #0
 81095b4:	d10a      	bne.n	81095cc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81095b6:	4b80      	ldr	r3, [pc, #512]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81095b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81095ba:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81095be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81095c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81095c4:	4a7c      	ldr	r2, [pc, #496]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81095c6:	430b      	orrs	r3, r1
 81095c8:	6513      	str	r3, [r2, #80]	@ 0x50
 81095ca:	e003      	b.n	81095d4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81095cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81095d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81095d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81095d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81095dc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 81095e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 81095e4:	2300      	movs	r3, #0
 81095e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 81095ea:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 81095ee:	460b      	mov	r3, r1
 81095f0:	4313      	orrs	r3, r2
 81095f2:	d039      	beq.n	8109668 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 81095f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81095f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81095fa:	2b03      	cmp	r3, #3
 81095fc:	d81c      	bhi.n	8109638 <HAL_RCCEx_PeriphCLKConfig+0x794>
 81095fe:	a201      	add	r2, pc, #4	@ (adr r2, 8109604 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8109600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109604:	08109641 	.word	0x08109641
 8109608:	08109615 	.word	0x08109615
 810960c:	08109623 	.word	0x08109623
 8109610:	08109641 	.word	0x08109641
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8109614:	4b68      	ldr	r3, [pc, #416]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109618:	4a67      	ldr	r2, [pc, #412]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810961a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810961e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8109620:	e00f      	b.n	8109642 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8109622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109626:	3308      	adds	r3, #8
 8109628:	2102      	movs	r1, #2
 810962a:	4618      	mov	r0, r3
 810962c:	f000 fe44 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109630:	4603      	mov	r3, r0
 8109632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8109636:	e004      	b.n	8109642 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8109638:	2301      	movs	r3, #1
 810963a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810963e:	e000      	b.n	8109642 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8109640:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109646:	2b00      	cmp	r3, #0
 8109648:	d10a      	bne.n	8109660 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810964a:	4b5b      	ldr	r3, [pc, #364]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810964c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810964e:	f023 0103 	bic.w	r1, r3, #3
 8109652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109656:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8109658:	4a57      	ldr	r2, [pc, #348]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810965a:	430b      	orrs	r3, r1
 810965c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 810965e:	e003      	b.n	8109668 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109660:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109664:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8109668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810966c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109670:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8109674:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8109678:	2300      	movs	r3, #0
 810967a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 810967e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8109682:	460b      	mov	r3, r1
 8109684:	4313      	orrs	r3, r2
 8109686:	f000 809f 	beq.w	81097c8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 810968a:	4b4c      	ldr	r3, [pc, #304]	@ (81097bc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 810968c:	681b      	ldr	r3, [r3, #0]
 810968e:	4a4b      	ldr	r2, [pc, #300]	@ (81097bc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8109690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8109694:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8109696:	f7f9 fe3d 	bl	8103314 <HAL_GetTick>
 810969a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810969e:	e00b      	b.n	81096b8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81096a0:	f7f9 fe38 	bl	8103314 <HAL_GetTick>
 81096a4:	4602      	mov	r2, r0
 81096a6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81096aa:	1ad3      	subs	r3, r2, r3
 81096ac:	2b64      	cmp	r3, #100	@ 0x64
 81096ae:	d903      	bls.n	81096b8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 81096b0:	2303      	movs	r3, #3
 81096b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81096b6:	e005      	b.n	81096c4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81096b8:	4b40      	ldr	r3, [pc, #256]	@ (81097bc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81096ba:	681b      	ldr	r3, [r3, #0]
 81096bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81096c0:	2b00      	cmp	r3, #0
 81096c2:	d0ed      	beq.n	81096a0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 81096c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81096c8:	2b00      	cmp	r3, #0
 81096ca:	d179      	bne.n	81097c0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81096cc:	4b3a      	ldr	r3, [pc, #232]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81096ce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 81096d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81096d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81096d8:	4053      	eors	r3, r2
 81096da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81096de:	2b00      	cmp	r3, #0
 81096e0:	d015      	beq.n	810970e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81096e2:	4b35      	ldr	r3, [pc, #212]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81096e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81096e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81096ea:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81096ee:	4b32      	ldr	r3, [pc, #200]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81096f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81096f2:	4a31      	ldr	r2, [pc, #196]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81096f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 81096f8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81096fa:	4b2f      	ldr	r3, [pc, #188]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81096fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81096fe:	4a2e      	ldr	r2, [pc, #184]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109700:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8109704:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8109706:	4a2c      	ldr	r2, [pc, #176]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109708:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810970c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 810970e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109712:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8109716:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810971a:	d118      	bne.n	810974e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810971c:	f7f9 fdfa 	bl	8103314 <HAL_GetTick>
 8109720:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8109724:	e00d      	b.n	8109742 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8109726:	f7f9 fdf5 	bl	8103314 <HAL_GetTick>
 810972a:	4602      	mov	r2, r0
 810972c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8109730:	1ad2      	subs	r2, r2, r3
 8109732:	f241 3388 	movw	r3, #5000	@ 0x1388
 8109736:	429a      	cmp	r2, r3
 8109738:	d903      	bls.n	8109742 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 810973a:	2303      	movs	r3, #3
 810973c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8109740:	e005      	b.n	810974e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8109742:	4b1d      	ldr	r3, [pc, #116]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8109746:	f003 0302 	and.w	r3, r3, #2
 810974a:	2b00      	cmp	r3, #0
 810974c:	d0eb      	beq.n	8109726 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 810974e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109752:	2b00      	cmp	r3, #0
 8109754:	d12b      	bne.n	81097ae <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8109756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810975a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810975e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8109762:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8109766:	d110      	bne.n	810978a <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8109768:	4b13      	ldr	r3, [pc, #76]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810976a:	691b      	ldr	r3, [r3, #16]
 810976c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8109770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109774:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8109778:	091b      	lsrs	r3, r3, #4
 810977a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 810977e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8109782:	4a0d      	ldr	r2, [pc, #52]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109784:	430b      	orrs	r3, r1
 8109786:	6113      	str	r3, [r2, #16]
 8109788:	e005      	b.n	8109796 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 810978a:	4b0b      	ldr	r3, [pc, #44]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810978c:	691b      	ldr	r3, [r3, #16]
 810978e:	4a0a      	ldr	r2, [pc, #40]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109790:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8109794:	6113      	str	r3, [r2, #16]
 8109796:	4b08      	ldr	r3, [pc, #32]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8109798:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 810979a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810979e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81097a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81097a6:	4a04      	ldr	r2, [pc, #16]	@ (81097b8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81097a8:	430b      	orrs	r3, r1
 81097aa:	6713      	str	r3, [r2, #112]	@ 0x70
 81097ac:	e00c      	b.n	81097c8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81097ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81097b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 81097b6:	e007      	b.n	81097c8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 81097b8:	58024400 	.word	0x58024400
 81097bc:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81097c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81097c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81097c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81097cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81097d0:	f002 0301 	and.w	r3, r2, #1
 81097d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 81097d8:	2300      	movs	r3, #0
 81097da:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 81097de:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 81097e2:	460b      	mov	r3, r1
 81097e4:	4313      	orrs	r3, r2
 81097e6:	f000 8089 	beq.w	81098fc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 81097ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81097ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81097f0:	2b28      	cmp	r3, #40	@ 0x28
 81097f2:	d86b      	bhi.n	81098cc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 81097f4:	a201      	add	r2, pc, #4	@ (adr r2, 81097fc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 81097f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81097fa:	bf00      	nop
 81097fc:	081098d5 	.word	0x081098d5
 8109800:	081098cd 	.word	0x081098cd
 8109804:	081098cd 	.word	0x081098cd
 8109808:	081098cd 	.word	0x081098cd
 810980c:	081098cd 	.word	0x081098cd
 8109810:	081098cd 	.word	0x081098cd
 8109814:	081098cd 	.word	0x081098cd
 8109818:	081098cd 	.word	0x081098cd
 810981c:	081098a1 	.word	0x081098a1
 8109820:	081098cd 	.word	0x081098cd
 8109824:	081098cd 	.word	0x081098cd
 8109828:	081098cd 	.word	0x081098cd
 810982c:	081098cd 	.word	0x081098cd
 8109830:	081098cd 	.word	0x081098cd
 8109834:	081098cd 	.word	0x081098cd
 8109838:	081098cd 	.word	0x081098cd
 810983c:	081098b7 	.word	0x081098b7
 8109840:	081098cd 	.word	0x081098cd
 8109844:	081098cd 	.word	0x081098cd
 8109848:	081098cd 	.word	0x081098cd
 810984c:	081098cd 	.word	0x081098cd
 8109850:	081098cd 	.word	0x081098cd
 8109854:	081098cd 	.word	0x081098cd
 8109858:	081098cd 	.word	0x081098cd
 810985c:	081098d5 	.word	0x081098d5
 8109860:	081098cd 	.word	0x081098cd
 8109864:	081098cd 	.word	0x081098cd
 8109868:	081098cd 	.word	0x081098cd
 810986c:	081098cd 	.word	0x081098cd
 8109870:	081098cd 	.word	0x081098cd
 8109874:	081098cd 	.word	0x081098cd
 8109878:	081098cd 	.word	0x081098cd
 810987c:	081098d5 	.word	0x081098d5
 8109880:	081098cd 	.word	0x081098cd
 8109884:	081098cd 	.word	0x081098cd
 8109888:	081098cd 	.word	0x081098cd
 810988c:	081098cd 	.word	0x081098cd
 8109890:	081098cd 	.word	0x081098cd
 8109894:	081098cd 	.word	0x081098cd
 8109898:	081098cd 	.word	0x081098cd
 810989c:	081098d5 	.word	0x081098d5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81098a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81098a4:	3308      	adds	r3, #8
 81098a6:	2101      	movs	r1, #1
 81098a8:	4618      	mov	r0, r3
 81098aa:	f000 fd05 	bl	810a2b8 <RCCEx_PLL2_Config>
 81098ae:	4603      	mov	r3, r0
 81098b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81098b4:	e00f      	b.n	81098d6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81098b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81098ba:	3328      	adds	r3, #40	@ 0x28
 81098bc:	2101      	movs	r1, #1
 81098be:	4618      	mov	r0, r3
 81098c0:	f000 fdac 	bl	810a41c <RCCEx_PLL3_Config>
 81098c4:	4603      	mov	r3, r0
 81098c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81098ca:	e004      	b.n	81098d6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81098cc:	2301      	movs	r3, #1
 81098ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81098d2:	e000      	b.n	81098d6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 81098d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81098d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81098da:	2b00      	cmp	r3, #0
 81098dc:	d10a      	bne.n	81098f4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 81098de:	4bbf      	ldr	r3, [pc, #764]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81098e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81098e2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 81098e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81098ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 81098ec:	4abb      	ldr	r2, [pc, #748]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81098ee:	430b      	orrs	r3, r1
 81098f0:	6553      	str	r3, [r2, #84]	@ 0x54
 81098f2:	e003      	b.n	81098fc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81098f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81098f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 81098fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109904:	f002 0302 	and.w	r3, r2, #2
 8109908:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 810990c:	2300      	movs	r3, #0
 810990e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8109912:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8109916:	460b      	mov	r3, r1
 8109918:	4313      	orrs	r3, r2
 810991a:	d041      	beq.n	81099a0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 810991c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109920:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8109922:	2b05      	cmp	r3, #5
 8109924:	d824      	bhi.n	8109970 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8109926:	a201      	add	r2, pc, #4	@ (adr r2, 810992c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8109928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810992c:	08109979 	.word	0x08109979
 8109930:	08109945 	.word	0x08109945
 8109934:	0810995b 	.word	0x0810995b
 8109938:	08109979 	.word	0x08109979
 810993c:	08109979 	.word	0x08109979
 8109940:	08109979 	.word	0x08109979
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8109944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109948:	3308      	adds	r3, #8
 810994a:	2101      	movs	r1, #1
 810994c:	4618      	mov	r0, r3
 810994e:	f000 fcb3 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109952:	4603      	mov	r3, r0
 8109954:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8109958:	e00f      	b.n	810997a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810995a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810995e:	3328      	adds	r3, #40	@ 0x28
 8109960:	2101      	movs	r1, #1
 8109962:	4618      	mov	r0, r3
 8109964:	f000 fd5a 	bl	810a41c <RCCEx_PLL3_Config>
 8109968:	4603      	mov	r3, r0
 810996a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 810996e:	e004      	b.n	810997a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109970:	2301      	movs	r3, #1
 8109972:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109976:	e000      	b.n	810997a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8109978:	bf00      	nop
    }

    if (ret == HAL_OK)
 810997a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810997e:	2b00      	cmp	r3, #0
 8109980:	d10a      	bne.n	8109998 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8109982:	4b96      	ldr	r3, [pc, #600]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8109984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8109986:	f023 0107 	bic.w	r1, r3, #7
 810998a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810998e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8109990:	4a92      	ldr	r2, [pc, #584]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8109992:	430b      	orrs	r3, r1
 8109994:	6553      	str	r3, [r2, #84]	@ 0x54
 8109996:	e003      	b.n	81099a0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109998:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810999c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81099a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81099a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81099a8:	f002 0304 	and.w	r3, r2, #4
 81099ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 81099b0:	2300      	movs	r3, #0
 81099b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 81099b6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 81099ba:	460b      	mov	r3, r1
 81099bc:	4313      	orrs	r3, r2
 81099be:	d044      	beq.n	8109a4a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81099c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81099c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 81099c8:	2b05      	cmp	r3, #5
 81099ca:	d825      	bhi.n	8109a18 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 81099cc:	a201      	add	r2, pc, #4	@ (adr r2, 81099d4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 81099ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81099d2:	bf00      	nop
 81099d4:	08109a21 	.word	0x08109a21
 81099d8:	081099ed 	.word	0x081099ed
 81099dc:	08109a03 	.word	0x08109a03
 81099e0:	08109a21 	.word	0x08109a21
 81099e4:	08109a21 	.word	0x08109a21
 81099e8:	08109a21 	.word	0x08109a21
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81099ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81099f0:	3308      	adds	r3, #8
 81099f2:	2101      	movs	r1, #1
 81099f4:	4618      	mov	r0, r3
 81099f6:	f000 fc5f 	bl	810a2b8 <RCCEx_PLL2_Config>
 81099fa:	4603      	mov	r3, r0
 81099fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8109a00:	e00f      	b.n	8109a22 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8109a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109a06:	3328      	adds	r3, #40	@ 0x28
 8109a08:	2101      	movs	r1, #1
 8109a0a:	4618      	mov	r0, r3
 8109a0c:	f000 fd06 	bl	810a41c <RCCEx_PLL3_Config>
 8109a10:	4603      	mov	r3, r0
 8109a12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8109a16:	e004      	b.n	8109a22 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109a18:	2301      	movs	r3, #1
 8109a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109a1e:	e000      	b.n	8109a22 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8109a20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109a26:	2b00      	cmp	r3, #0
 8109a28:	d10b      	bne.n	8109a42 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8109a2a:	4b6c      	ldr	r3, [pc, #432]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8109a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8109a2e:	f023 0107 	bic.w	r1, r3, #7
 8109a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109a36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8109a3a:	4a68      	ldr	r2, [pc, #416]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8109a3c:	430b      	orrs	r3, r1
 8109a3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8109a40:	e003      	b.n	8109a4a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109a42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109a46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8109a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109a52:	f002 0320 	and.w	r3, r2, #32
 8109a56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8109a5a:	2300      	movs	r3, #0
 8109a5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8109a60:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8109a64:	460b      	mov	r3, r1
 8109a66:	4313      	orrs	r3, r2
 8109a68:	d055      	beq.n	8109b16 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8109a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8109a72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8109a76:	d033      	beq.n	8109ae0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8109a78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8109a7c:	d82c      	bhi.n	8109ad8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8109a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8109a82:	d02f      	beq.n	8109ae4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8109a84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8109a88:	d826      	bhi.n	8109ad8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8109a8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8109a8e:	d02b      	beq.n	8109ae8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8109a90:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8109a94:	d820      	bhi.n	8109ad8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8109a96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8109a9a:	d012      	beq.n	8109ac2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8109a9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8109aa0:	d81a      	bhi.n	8109ad8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8109aa2:	2b00      	cmp	r3, #0
 8109aa4:	d022      	beq.n	8109aec <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8109aa6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8109aaa:	d115      	bne.n	8109ad8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8109aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109ab0:	3308      	adds	r3, #8
 8109ab2:	2100      	movs	r1, #0
 8109ab4:	4618      	mov	r0, r3
 8109ab6:	f000 fbff 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109aba:	4603      	mov	r3, r0
 8109abc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8109ac0:	e015      	b.n	8109aee <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8109ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109ac6:	3328      	adds	r3, #40	@ 0x28
 8109ac8:	2102      	movs	r1, #2
 8109aca:	4618      	mov	r0, r3
 8109acc:	f000 fca6 	bl	810a41c <RCCEx_PLL3_Config>
 8109ad0:	4603      	mov	r3, r0
 8109ad2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8109ad6:	e00a      	b.n	8109aee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109ad8:	2301      	movs	r3, #1
 8109ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109ade:	e006      	b.n	8109aee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8109ae0:	bf00      	nop
 8109ae2:	e004      	b.n	8109aee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8109ae4:	bf00      	nop
 8109ae6:	e002      	b.n	8109aee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8109ae8:	bf00      	nop
 8109aea:	e000      	b.n	8109aee <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8109aec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109aee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109af2:	2b00      	cmp	r3, #0
 8109af4:	d10b      	bne.n	8109b0e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8109af6:	4b39      	ldr	r3, [pc, #228]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8109af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8109afa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8109afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8109b06:	4a35      	ldr	r2, [pc, #212]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8109b08:	430b      	orrs	r3, r1
 8109b0a:	6553      	str	r3, [r2, #84]	@ 0x54
 8109b0c:	e003      	b.n	8109b16 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109b0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109b12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8109b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109b1e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8109b22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8109b26:	2300      	movs	r3, #0
 8109b28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8109b2c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8109b30:	460b      	mov	r3, r1
 8109b32:	4313      	orrs	r3, r2
 8109b34:	d058      	beq.n	8109be8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8109b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109b3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8109b3e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8109b42:	d033      	beq.n	8109bac <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8109b44:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8109b48:	d82c      	bhi.n	8109ba4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8109b4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8109b4e:	d02f      	beq.n	8109bb0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8109b50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8109b54:	d826      	bhi.n	8109ba4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8109b56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8109b5a:	d02b      	beq.n	8109bb4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8109b5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8109b60:	d820      	bhi.n	8109ba4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8109b62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8109b66:	d012      	beq.n	8109b8e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8109b68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8109b6c:	d81a      	bhi.n	8109ba4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8109b6e:	2b00      	cmp	r3, #0
 8109b70:	d022      	beq.n	8109bb8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8109b72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8109b76:	d115      	bne.n	8109ba4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8109b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109b7c:	3308      	adds	r3, #8
 8109b7e:	2100      	movs	r1, #0
 8109b80:	4618      	mov	r0, r3
 8109b82:	f000 fb99 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109b86:	4603      	mov	r3, r0
 8109b88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8109b8c:	e015      	b.n	8109bba <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8109b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109b92:	3328      	adds	r3, #40	@ 0x28
 8109b94:	2102      	movs	r1, #2
 8109b96:	4618      	mov	r0, r3
 8109b98:	f000 fc40 	bl	810a41c <RCCEx_PLL3_Config>
 8109b9c:	4603      	mov	r3, r0
 8109b9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8109ba2:	e00a      	b.n	8109bba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109ba4:	2301      	movs	r3, #1
 8109ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109baa:	e006      	b.n	8109bba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8109bac:	bf00      	nop
 8109bae:	e004      	b.n	8109bba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8109bb0:	bf00      	nop
 8109bb2:	e002      	b.n	8109bba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8109bb4:	bf00      	nop
 8109bb6:	e000      	b.n	8109bba <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8109bb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109bba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109bbe:	2b00      	cmp	r3, #0
 8109bc0:	d10e      	bne.n	8109be0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8109bc2:	4b06      	ldr	r3, [pc, #24]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8109bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8109bc6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8109bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109bce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8109bd2:	4a02      	ldr	r2, [pc, #8]	@ (8109bdc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8109bd4:	430b      	orrs	r3, r1
 8109bd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8109bd8:	e006      	b.n	8109be8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8109bda:	bf00      	nop
 8109bdc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109be0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109be4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8109be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109bf0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8109bf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8109bf8:	2300      	movs	r3, #0
 8109bfa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8109bfe:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8109c02:	460b      	mov	r3, r1
 8109c04:	4313      	orrs	r3, r2
 8109c06:	d055      	beq.n	8109cb4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8109c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109c0c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8109c10:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8109c14:	d033      	beq.n	8109c7e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8109c16:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8109c1a:	d82c      	bhi.n	8109c76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8109c1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8109c20:	d02f      	beq.n	8109c82 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8109c22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8109c26:	d826      	bhi.n	8109c76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8109c28:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8109c2c:	d02b      	beq.n	8109c86 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8109c2e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8109c32:	d820      	bhi.n	8109c76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8109c34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8109c38:	d012      	beq.n	8109c60 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8109c3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8109c3e:	d81a      	bhi.n	8109c76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8109c40:	2b00      	cmp	r3, #0
 8109c42:	d022      	beq.n	8109c8a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8109c44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8109c48:	d115      	bne.n	8109c76 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8109c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109c4e:	3308      	adds	r3, #8
 8109c50:	2100      	movs	r1, #0
 8109c52:	4618      	mov	r0, r3
 8109c54:	f000 fb30 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109c58:	4603      	mov	r3, r0
 8109c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8109c5e:	e015      	b.n	8109c8c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8109c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109c64:	3328      	adds	r3, #40	@ 0x28
 8109c66:	2102      	movs	r1, #2
 8109c68:	4618      	mov	r0, r3
 8109c6a:	f000 fbd7 	bl	810a41c <RCCEx_PLL3_Config>
 8109c6e:	4603      	mov	r3, r0
 8109c70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8109c74:	e00a      	b.n	8109c8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109c76:	2301      	movs	r3, #1
 8109c78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109c7c:	e006      	b.n	8109c8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8109c7e:	bf00      	nop
 8109c80:	e004      	b.n	8109c8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8109c82:	bf00      	nop
 8109c84:	e002      	b.n	8109c8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8109c86:	bf00      	nop
 8109c88:	e000      	b.n	8109c8c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8109c8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109c8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109c90:	2b00      	cmp	r3, #0
 8109c92:	d10b      	bne.n	8109cac <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8109c94:	4ba1      	ldr	r3, [pc, #644]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8109c98:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8109c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109ca0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8109ca4:	4a9d      	ldr	r2, [pc, #628]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109ca6:	430b      	orrs	r3, r1
 8109ca8:	6593      	str	r3, [r2, #88]	@ 0x58
 8109caa:	e003      	b.n	8109cb4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109cac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109cb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8109cb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109cbc:	f002 0308 	and.w	r3, r2, #8
 8109cc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8109cc4:	2300      	movs	r3, #0
 8109cc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8109cca:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8109cce:	460b      	mov	r3, r1
 8109cd0:	4313      	orrs	r3, r2
 8109cd2:	d01e      	beq.n	8109d12 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8109cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109cd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8109cdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8109ce0:	d10c      	bne.n	8109cfc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8109ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109ce6:	3328      	adds	r3, #40	@ 0x28
 8109ce8:	2102      	movs	r1, #2
 8109cea:	4618      	mov	r0, r3
 8109cec:	f000 fb96 	bl	810a41c <RCCEx_PLL3_Config>
 8109cf0:	4603      	mov	r3, r0
 8109cf2:	2b00      	cmp	r3, #0
 8109cf4:	d002      	beq.n	8109cfc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8109cf6:	2301      	movs	r3, #1
 8109cf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8109cfc:	4b87      	ldr	r3, [pc, #540]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8109d00:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8109d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109d08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8109d0c:	4a83      	ldr	r2, [pc, #524]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109d0e:	430b      	orrs	r3, r1
 8109d10:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8109d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109d1a:	f002 0310 	and.w	r3, r2, #16
 8109d1e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8109d22:	2300      	movs	r3, #0
 8109d24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8109d28:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8109d2c:	460b      	mov	r3, r1
 8109d2e:	4313      	orrs	r3, r2
 8109d30:	d01e      	beq.n	8109d70 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8109d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109d36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8109d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8109d3e:	d10c      	bne.n	8109d5a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8109d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109d44:	3328      	adds	r3, #40	@ 0x28
 8109d46:	2102      	movs	r1, #2
 8109d48:	4618      	mov	r0, r3
 8109d4a:	f000 fb67 	bl	810a41c <RCCEx_PLL3_Config>
 8109d4e:	4603      	mov	r3, r0
 8109d50:	2b00      	cmp	r3, #0
 8109d52:	d002      	beq.n	8109d5a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8109d54:	2301      	movs	r3, #1
 8109d56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8109d5a:	4b70      	ldr	r3, [pc, #448]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8109d5e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8109d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109d66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8109d6a:	4a6c      	ldr	r2, [pc, #432]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109d6c:	430b      	orrs	r3, r1
 8109d6e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8109d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109d78:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8109d7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8109d80:	2300      	movs	r3, #0
 8109d82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8109d86:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8109d8a:	460b      	mov	r3, r1
 8109d8c:	4313      	orrs	r3, r2
 8109d8e:	d03e      	beq.n	8109e0e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8109d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109d94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8109d98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8109d9c:	d022      	beq.n	8109de4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8109d9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8109da2:	d81b      	bhi.n	8109ddc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8109da4:	2b00      	cmp	r3, #0
 8109da6:	d003      	beq.n	8109db0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8109da8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8109dac:	d00b      	beq.n	8109dc6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8109dae:	e015      	b.n	8109ddc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8109db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109db4:	3308      	adds	r3, #8
 8109db6:	2100      	movs	r1, #0
 8109db8:	4618      	mov	r0, r3
 8109dba:	f000 fa7d 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109dbe:	4603      	mov	r3, r0
 8109dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8109dc4:	e00f      	b.n	8109de6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8109dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109dca:	3328      	adds	r3, #40	@ 0x28
 8109dcc:	2102      	movs	r1, #2
 8109dce:	4618      	mov	r0, r3
 8109dd0:	f000 fb24 	bl	810a41c <RCCEx_PLL3_Config>
 8109dd4:	4603      	mov	r3, r0
 8109dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8109dda:	e004      	b.n	8109de6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109ddc:	2301      	movs	r3, #1
 8109dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109de2:	e000      	b.n	8109de6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8109de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109dea:	2b00      	cmp	r3, #0
 8109dec:	d10b      	bne.n	8109e06 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8109dee:	4b4b      	ldr	r3, [pc, #300]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8109df2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8109df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109dfa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8109dfe:	4a47      	ldr	r2, [pc, #284]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109e00:	430b      	orrs	r3, r1
 8109e02:	6593      	str	r3, [r2, #88]	@ 0x58
 8109e04:	e003      	b.n	8109e0e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109e06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109e0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8109e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109e16:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8109e1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8109e1c:	2300      	movs	r3, #0
 8109e1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8109e20:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8109e24:	460b      	mov	r3, r1
 8109e26:	4313      	orrs	r3, r2
 8109e28:	d03b      	beq.n	8109ea2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8109e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8109e32:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8109e36:	d01f      	beq.n	8109e78 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8109e38:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8109e3c:	d818      	bhi.n	8109e70 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8109e3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8109e42:	d003      	beq.n	8109e4c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8109e44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8109e48:	d007      	beq.n	8109e5a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8109e4a:	e011      	b.n	8109e70 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8109e4c:	4b33      	ldr	r3, [pc, #204]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109e50:	4a32      	ldr	r2, [pc, #200]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109e52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8109e56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8109e58:	e00f      	b.n	8109e7a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8109e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109e5e:	3328      	adds	r3, #40	@ 0x28
 8109e60:	2101      	movs	r1, #1
 8109e62:	4618      	mov	r0, r3
 8109e64:	f000 fada 	bl	810a41c <RCCEx_PLL3_Config>
 8109e68:	4603      	mov	r3, r0
 8109e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8109e6e:	e004      	b.n	8109e7a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109e70:	2301      	movs	r3, #1
 8109e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109e76:	e000      	b.n	8109e7a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8109e78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109e7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109e7e:	2b00      	cmp	r3, #0
 8109e80:	d10b      	bne.n	8109e9a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8109e82:	4b26      	ldr	r3, [pc, #152]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8109e86:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8109e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8109e92:	4a22      	ldr	r2, [pc, #136]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109e94:	430b      	orrs	r3, r1
 8109e96:	6553      	str	r3, [r2, #84]	@ 0x54
 8109e98:	e003      	b.n	8109ea2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109e9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109e9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8109ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109eaa:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8109eae:	673b      	str	r3, [r7, #112]	@ 0x70
 8109eb0:	2300      	movs	r3, #0
 8109eb2:	677b      	str	r3, [r7, #116]	@ 0x74
 8109eb4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8109eb8:	460b      	mov	r3, r1
 8109eba:	4313      	orrs	r3, r2
 8109ebc:	d034      	beq.n	8109f28 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8109ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8109ec4:	2b00      	cmp	r3, #0
 8109ec6:	d003      	beq.n	8109ed0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8109ec8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8109ecc:	d007      	beq.n	8109ede <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8109ece:	e011      	b.n	8109ef4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8109ed0:	4b12      	ldr	r3, [pc, #72]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109ed4:	4a11      	ldr	r2, [pc, #68]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109ed6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8109eda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8109edc:	e00e      	b.n	8109efc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8109ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109ee2:	3308      	adds	r3, #8
 8109ee4:	2102      	movs	r1, #2
 8109ee6:	4618      	mov	r0, r3
 8109ee8:	f000 f9e6 	bl	810a2b8 <RCCEx_PLL2_Config>
 8109eec:	4603      	mov	r3, r0
 8109eee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8109ef2:	e003      	b.n	8109efc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8109ef4:	2301      	movs	r3, #1
 8109ef6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109efa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109efc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109f00:	2b00      	cmp	r3, #0
 8109f02:	d10d      	bne.n	8109f20 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8109f04:	4b05      	ldr	r3, [pc, #20]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8109f08:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8109f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8109f12:	4a02      	ldr	r2, [pc, #8]	@ (8109f1c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8109f14:	430b      	orrs	r3, r1
 8109f16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8109f18:	e006      	b.n	8109f28 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8109f1a:	bf00      	nop
 8109f1c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109f20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109f24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8109f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f30:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8109f34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8109f36:	2300      	movs	r3, #0
 8109f38:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8109f3a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8109f3e:	460b      	mov	r3, r1
 8109f40:	4313      	orrs	r3, r2
 8109f42:	d00c      	beq.n	8109f5e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8109f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109f48:	3328      	adds	r3, #40	@ 0x28
 8109f4a:	2102      	movs	r1, #2
 8109f4c:	4618      	mov	r0, r3
 8109f4e:	f000 fa65 	bl	810a41c <RCCEx_PLL3_Config>
 8109f52:	4603      	mov	r3, r0
 8109f54:	2b00      	cmp	r3, #0
 8109f56:	d002      	beq.n	8109f5e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8109f58:	2301      	movs	r3, #1
 8109f5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8109f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f66:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8109f6a:	663b      	str	r3, [r7, #96]	@ 0x60
 8109f6c:	2300      	movs	r3, #0
 8109f6e:	667b      	str	r3, [r7, #100]	@ 0x64
 8109f70:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8109f74:	460b      	mov	r3, r1
 8109f76:	4313      	orrs	r3, r2
 8109f78:	d038      	beq.n	8109fec <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8109f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109f7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8109f82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8109f86:	d018      	beq.n	8109fba <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8109f88:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8109f8c:	d811      	bhi.n	8109fb2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8109f8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8109f92:	d014      	beq.n	8109fbe <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8109f94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8109f98:	d80b      	bhi.n	8109fb2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8109f9a:	2b00      	cmp	r3, #0
 8109f9c:	d011      	beq.n	8109fc2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8109f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8109fa2:	d106      	bne.n	8109fb2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8109fa4:	4bc3      	ldr	r3, [pc, #780]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8109fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8109fa8:	4ac2      	ldr	r2, [pc, #776]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8109faa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8109fae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8109fb0:	e008      	b.n	8109fc4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8109fb2:	2301      	movs	r3, #1
 8109fb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8109fb8:	e004      	b.n	8109fc4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8109fba:	bf00      	nop
 8109fbc:	e002      	b.n	8109fc4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8109fbe:	bf00      	nop
 8109fc0:	e000      	b.n	8109fc4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8109fc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8109fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109fc8:	2b00      	cmp	r3, #0
 8109fca:	d10b      	bne.n	8109fe4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8109fcc:	4bb9      	ldr	r3, [pc, #740]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8109fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8109fd0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8109fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8109fdc:	4ab5      	ldr	r2, [pc, #724]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8109fde:	430b      	orrs	r3, r1
 8109fe0:	6553      	str	r3, [r2, #84]	@ 0x54
 8109fe2:	e003      	b.n	8109fec <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8109fe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8109fe8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8109fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8109ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109ff4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8109ff8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8109ffa:	2300      	movs	r3, #0
 8109ffc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8109ffe:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 810a002:	460b      	mov	r3, r1
 810a004:	4313      	orrs	r3, r2
 810a006:	d009      	beq.n	810a01c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 810a008:	4baa      	ldr	r3, [pc, #680]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a00a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810a00c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 810a010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 810a016:	4aa7      	ldr	r2, [pc, #668]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a018:	430b      	orrs	r3, r1
 810a01a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 810a01c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a020:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a024:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 810a028:	653b      	str	r3, [r7, #80]	@ 0x50
 810a02a:	2300      	movs	r3, #0
 810a02c:	657b      	str	r3, [r7, #84]	@ 0x54
 810a02e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 810a032:	460b      	mov	r3, r1
 810a034:	4313      	orrs	r3, r2
 810a036:	d00a      	beq.n	810a04e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 810a038:	4b9e      	ldr	r3, [pc, #632]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a03a:	691b      	ldr	r3, [r3, #16]
 810a03c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 810a040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a044:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 810a048:	4a9a      	ldr	r2, [pc, #616]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a04a:	430b      	orrs	r3, r1
 810a04c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810a04e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a052:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a056:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 810a05a:	64bb      	str	r3, [r7, #72]	@ 0x48
 810a05c:	2300      	movs	r3, #0
 810a05e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810a060:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 810a064:	460b      	mov	r3, r1
 810a066:	4313      	orrs	r3, r2
 810a068:	d009      	beq.n	810a07e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810a06a:	4b92      	ldr	r3, [pc, #584]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a06c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810a06e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 810a072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810a078:	4a8e      	ldr	r2, [pc, #568]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a07a:	430b      	orrs	r3, r1
 810a07c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 810a07e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a082:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a086:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 810a08a:	643b      	str	r3, [r7, #64]	@ 0x40
 810a08c:	2300      	movs	r3, #0
 810a08e:	647b      	str	r3, [r7, #68]	@ 0x44
 810a090:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 810a094:	460b      	mov	r3, r1
 810a096:	4313      	orrs	r3, r2
 810a098:	d00e      	beq.n	810a0b8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 810a09a:	4b86      	ldr	r3, [pc, #536]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a09c:	691b      	ldr	r3, [r3, #16]
 810a09e:	4a85      	ldr	r2, [pc, #532]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a0a0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 810a0a4:	6113      	str	r3, [r2, #16]
 810a0a6:	4b83      	ldr	r3, [pc, #524]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a0a8:	6919      	ldr	r1, [r3, #16]
 810a0aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a0ae:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 810a0b2:	4a80      	ldr	r2, [pc, #512]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a0b4:	430b      	orrs	r3, r1
 810a0b6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 810a0b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a0c0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 810a0c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 810a0c6:	2300      	movs	r3, #0
 810a0c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810a0ca:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 810a0ce:	460b      	mov	r3, r1
 810a0d0:	4313      	orrs	r3, r2
 810a0d2:	d009      	beq.n	810a0e8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 810a0d4:	4b77      	ldr	r3, [pc, #476]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a0d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810a0d8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 810a0dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a0e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810a0e2:	4a74      	ldr	r2, [pc, #464]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a0e4:	430b      	orrs	r3, r1
 810a0e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810a0e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a0f0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 810a0f4:	633b      	str	r3, [r7, #48]	@ 0x30
 810a0f6:	2300      	movs	r3, #0
 810a0f8:	637b      	str	r3, [r7, #52]	@ 0x34
 810a0fa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 810a0fe:	460b      	mov	r3, r1
 810a100:	4313      	orrs	r3, r2
 810a102:	d00a      	beq.n	810a11a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 810a104:	4b6b      	ldr	r3, [pc, #428]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810a108:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 810a10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a110:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 810a114:	4a67      	ldr	r2, [pc, #412]	@ (810a2b4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810a116:	430b      	orrs	r3, r1
 810a118:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 810a11a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a122:	2100      	movs	r1, #0
 810a124:	62b9      	str	r1, [r7, #40]	@ 0x28
 810a126:	f003 0301 	and.w	r3, r3, #1
 810a12a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 810a12c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 810a130:	460b      	mov	r3, r1
 810a132:	4313      	orrs	r3, r2
 810a134:	d011      	beq.n	810a15a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810a136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a13a:	3308      	adds	r3, #8
 810a13c:	2100      	movs	r1, #0
 810a13e:	4618      	mov	r0, r3
 810a140:	f000 f8ba 	bl	810a2b8 <RCCEx_PLL2_Config>
 810a144:	4603      	mov	r3, r0
 810a146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810a14a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a14e:	2b00      	cmp	r3, #0
 810a150:	d003      	beq.n	810a15a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810a152:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a156:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 810a15a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a162:	2100      	movs	r1, #0
 810a164:	6239      	str	r1, [r7, #32]
 810a166:	f003 0302 	and.w	r3, r3, #2
 810a16a:	627b      	str	r3, [r7, #36]	@ 0x24
 810a16c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 810a170:	460b      	mov	r3, r1
 810a172:	4313      	orrs	r3, r2
 810a174:	d011      	beq.n	810a19a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810a176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a17a:	3308      	adds	r3, #8
 810a17c:	2101      	movs	r1, #1
 810a17e:	4618      	mov	r0, r3
 810a180:	f000 f89a 	bl	810a2b8 <RCCEx_PLL2_Config>
 810a184:	4603      	mov	r3, r0
 810a186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810a18a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a18e:	2b00      	cmp	r3, #0
 810a190:	d003      	beq.n	810a19a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810a192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a196:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 810a19a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a1a2:	2100      	movs	r1, #0
 810a1a4:	61b9      	str	r1, [r7, #24]
 810a1a6:	f003 0304 	and.w	r3, r3, #4
 810a1aa:	61fb      	str	r3, [r7, #28]
 810a1ac:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 810a1b0:	460b      	mov	r3, r1
 810a1b2:	4313      	orrs	r3, r2
 810a1b4:	d011      	beq.n	810a1da <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810a1b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a1ba:	3308      	adds	r3, #8
 810a1bc:	2102      	movs	r1, #2
 810a1be:	4618      	mov	r0, r3
 810a1c0:	f000 f87a 	bl	810a2b8 <RCCEx_PLL2_Config>
 810a1c4:	4603      	mov	r3, r0
 810a1c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810a1ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a1ce:	2b00      	cmp	r3, #0
 810a1d0:	d003      	beq.n	810a1da <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810a1d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a1d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 810a1da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a1e2:	2100      	movs	r1, #0
 810a1e4:	6139      	str	r1, [r7, #16]
 810a1e6:	f003 0308 	and.w	r3, r3, #8
 810a1ea:	617b      	str	r3, [r7, #20]
 810a1ec:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 810a1f0:	460b      	mov	r3, r1
 810a1f2:	4313      	orrs	r3, r2
 810a1f4:	d011      	beq.n	810a21a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810a1f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a1fa:	3328      	adds	r3, #40	@ 0x28
 810a1fc:	2100      	movs	r1, #0
 810a1fe:	4618      	mov	r0, r3
 810a200:	f000 f90c 	bl	810a41c <RCCEx_PLL3_Config>
 810a204:	4603      	mov	r3, r0
 810a206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 810a20a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a20e:	2b00      	cmp	r3, #0
 810a210:	d003      	beq.n	810a21a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810a212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a216:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 810a21a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a222:	2100      	movs	r1, #0
 810a224:	60b9      	str	r1, [r7, #8]
 810a226:	f003 0310 	and.w	r3, r3, #16
 810a22a:	60fb      	str	r3, [r7, #12]
 810a22c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 810a230:	460b      	mov	r3, r1
 810a232:	4313      	orrs	r3, r2
 810a234:	d011      	beq.n	810a25a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810a236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a23a:	3328      	adds	r3, #40	@ 0x28
 810a23c:	2101      	movs	r1, #1
 810a23e:	4618      	mov	r0, r3
 810a240:	f000 f8ec 	bl	810a41c <RCCEx_PLL3_Config>
 810a244:	4603      	mov	r3, r0
 810a246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810a24a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a24e:	2b00      	cmp	r3, #0
 810a250:	d003      	beq.n	810a25a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810a252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a256:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 810a25a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a262:	2100      	movs	r1, #0
 810a264:	6039      	str	r1, [r7, #0]
 810a266:	f003 0320 	and.w	r3, r3, #32
 810a26a:	607b      	str	r3, [r7, #4]
 810a26c:	e9d7 1200 	ldrd	r1, r2, [r7]
 810a270:	460b      	mov	r3, r1
 810a272:	4313      	orrs	r3, r2
 810a274:	d011      	beq.n	810a29a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810a276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810a27a:	3328      	adds	r3, #40	@ 0x28
 810a27c:	2102      	movs	r1, #2
 810a27e:	4618      	mov	r0, r3
 810a280:	f000 f8cc 	bl	810a41c <RCCEx_PLL3_Config>
 810a284:	4603      	mov	r3, r0
 810a286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 810a28a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a28e:	2b00      	cmp	r3, #0
 810a290:	d003      	beq.n	810a29a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810a292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810a296:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 810a29a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 810a29e:	2b00      	cmp	r3, #0
 810a2a0:	d101      	bne.n	810a2a6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 810a2a2:	2300      	movs	r3, #0
 810a2a4:	e000      	b.n	810a2a8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 810a2a6:	2301      	movs	r3, #1
}
 810a2a8:	4618      	mov	r0, r3
 810a2aa:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 810a2ae:	46bd      	mov	sp, r7
 810a2b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 810a2b4:	58024400 	.word	0x58024400

0810a2b8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 810a2b8:	b580      	push	{r7, lr}
 810a2ba:	b084      	sub	sp, #16
 810a2bc:	af00      	add	r7, sp, #0
 810a2be:	6078      	str	r0, [r7, #4]
 810a2c0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810a2c2:	2300      	movs	r3, #0
 810a2c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810a2c6:	4b54      	ldr	r3, [pc, #336]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a2c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810a2ca:	f003 0303 	and.w	r3, r3, #3
 810a2ce:	2b03      	cmp	r3, #3
 810a2d0:	d101      	bne.n	810a2d6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 810a2d2:	2301      	movs	r3, #1
 810a2d4:	e09b      	b.n	810a40e <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810a2d6:	4b50      	ldr	r3, [pc, #320]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a2d8:	681b      	ldr	r3, [r3, #0]
 810a2da:	4a4f      	ldr	r2, [pc, #316]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a2dc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 810a2e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810a2e2:	f7f9 f817 	bl	8103314 <HAL_GetTick>
 810a2e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810a2e8:	e008      	b.n	810a2fc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810a2ea:	f7f9 f813 	bl	8103314 <HAL_GetTick>
 810a2ee:	4602      	mov	r2, r0
 810a2f0:	68bb      	ldr	r3, [r7, #8]
 810a2f2:	1ad3      	subs	r3, r2, r3
 810a2f4:	2b02      	cmp	r3, #2
 810a2f6:	d901      	bls.n	810a2fc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 810a2f8:	2303      	movs	r3, #3
 810a2fa:	e088      	b.n	810a40e <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810a2fc:	4b46      	ldr	r3, [pc, #280]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a2fe:	681b      	ldr	r3, [r3, #0]
 810a300:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810a304:	2b00      	cmp	r3, #0
 810a306:	d1f0      	bne.n	810a2ea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 810a308:	4b43      	ldr	r3, [pc, #268]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a30a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810a30c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 810a310:	687b      	ldr	r3, [r7, #4]
 810a312:	681b      	ldr	r3, [r3, #0]
 810a314:	031b      	lsls	r3, r3, #12
 810a316:	4940      	ldr	r1, [pc, #256]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a318:	4313      	orrs	r3, r2
 810a31a:	628b      	str	r3, [r1, #40]	@ 0x28
 810a31c:	687b      	ldr	r3, [r7, #4]
 810a31e:	685b      	ldr	r3, [r3, #4]
 810a320:	3b01      	subs	r3, #1
 810a322:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810a326:	687b      	ldr	r3, [r7, #4]
 810a328:	689b      	ldr	r3, [r3, #8]
 810a32a:	3b01      	subs	r3, #1
 810a32c:	025b      	lsls	r3, r3, #9
 810a32e:	b29b      	uxth	r3, r3
 810a330:	431a      	orrs	r2, r3
 810a332:	687b      	ldr	r3, [r7, #4]
 810a334:	68db      	ldr	r3, [r3, #12]
 810a336:	3b01      	subs	r3, #1
 810a338:	041b      	lsls	r3, r3, #16
 810a33a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810a33e:	431a      	orrs	r2, r3
 810a340:	687b      	ldr	r3, [r7, #4]
 810a342:	691b      	ldr	r3, [r3, #16]
 810a344:	3b01      	subs	r3, #1
 810a346:	061b      	lsls	r3, r3, #24
 810a348:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 810a34c:	4932      	ldr	r1, [pc, #200]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a34e:	4313      	orrs	r3, r2
 810a350:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 810a352:	4b31      	ldr	r3, [pc, #196]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a356:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 810a35a:	687b      	ldr	r3, [r7, #4]
 810a35c:	695b      	ldr	r3, [r3, #20]
 810a35e:	492e      	ldr	r1, [pc, #184]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a360:	4313      	orrs	r3, r2
 810a362:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 810a364:	4b2c      	ldr	r3, [pc, #176]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a368:	f023 0220 	bic.w	r2, r3, #32
 810a36c:	687b      	ldr	r3, [r7, #4]
 810a36e:	699b      	ldr	r3, [r3, #24]
 810a370:	4929      	ldr	r1, [pc, #164]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a372:	4313      	orrs	r3, r2
 810a374:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810a376:	4b28      	ldr	r3, [pc, #160]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a37a:	4a27      	ldr	r2, [pc, #156]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a37c:	f023 0310 	bic.w	r3, r3, #16
 810a380:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 810a382:	4b25      	ldr	r3, [pc, #148]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810a386:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810a38a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810a38e:	687a      	ldr	r2, [r7, #4]
 810a390:	69d2      	ldr	r2, [r2, #28]
 810a392:	00d2      	lsls	r2, r2, #3
 810a394:	4920      	ldr	r1, [pc, #128]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a396:	4313      	orrs	r3, r2
 810a398:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810a39a:	4b1f      	ldr	r3, [pc, #124]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a39c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a39e:	4a1e      	ldr	r2, [pc, #120]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a3a0:	f043 0310 	orr.w	r3, r3, #16
 810a3a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810a3a6:	683b      	ldr	r3, [r7, #0]
 810a3a8:	2b00      	cmp	r3, #0
 810a3aa:	d106      	bne.n	810a3ba <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 810a3ac:	4b1a      	ldr	r3, [pc, #104]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a3ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a3b0:	4a19      	ldr	r2, [pc, #100]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a3b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 810a3b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810a3b8:	e00f      	b.n	810a3da <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810a3ba:	683b      	ldr	r3, [r7, #0]
 810a3bc:	2b01      	cmp	r3, #1
 810a3be:	d106      	bne.n	810a3ce <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 810a3c0:	4b15      	ldr	r3, [pc, #84]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a3c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a3c4:	4a14      	ldr	r2, [pc, #80]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a3c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810a3ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810a3cc:	e005      	b.n	810a3da <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 810a3ce:	4b12      	ldr	r3, [pc, #72]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a3d2:	4a11      	ldr	r2, [pc, #68]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a3d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 810a3d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810a3da:	4b0f      	ldr	r3, [pc, #60]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a3dc:	681b      	ldr	r3, [r3, #0]
 810a3de:	4a0e      	ldr	r2, [pc, #56]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a3e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 810a3e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810a3e6:	f7f8 ff95 	bl	8103314 <HAL_GetTick>
 810a3ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810a3ec:	e008      	b.n	810a400 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810a3ee:	f7f8 ff91 	bl	8103314 <HAL_GetTick>
 810a3f2:	4602      	mov	r2, r0
 810a3f4:	68bb      	ldr	r3, [r7, #8]
 810a3f6:	1ad3      	subs	r3, r2, r3
 810a3f8:	2b02      	cmp	r3, #2
 810a3fa:	d901      	bls.n	810a400 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 810a3fc:	2303      	movs	r3, #3
 810a3fe:	e006      	b.n	810a40e <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810a400:	4b05      	ldr	r3, [pc, #20]	@ (810a418 <RCCEx_PLL2_Config+0x160>)
 810a402:	681b      	ldr	r3, [r3, #0]
 810a404:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810a408:	2b00      	cmp	r3, #0
 810a40a:	d0f0      	beq.n	810a3ee <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 810a40c:	7bfb      	ldrb	r3, [r7, #15]
}
 810a40e:	4618      	mov	r0, r3
 810a410:	3710      	adds	r7, #16
 810a412:	46bd      	mov	sp, r7
 810a414:	bd80      	pop	{r7, pc}
 810a416:	bf00      	nop
 810a418:	58024400 	.word	0x58024400

0810a41c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 810a41c:	b580      	push	{r7, lr}
 810a41e:	b084      	sub	sp, #16
 810a420:	af00      	add	r7, sp, #0
 810a422:	6078      	str	r0, [r7, #4]
 810a424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810a426:	2300      	movs	r3, #0
 810a428:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810a42a:	4b54      	ldr	r3, [pc, #336]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a42c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810a42e:	f003 0303 	and.w	r3, r3, #3
 810a432:	2b03      	cmp	r3, #3
 810a434:	d101      	bne.n	810a43a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810a436:	2301      	movs	r3, #1
 810a438:	e09b      	b.n	810a572 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810a43a:	4b50      	ldr	r3, [pc, #320]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a43c:	681b      	ldr	r3, [r3, #0]
 810a43e:	4a4f      	ldr	r2, [pc, #316]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a440:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810a444:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810a446:	f7f8 ff65 	bl	8103314 <HAL_GetTick>
 810a44a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810a44c:	e008      	b.n	810a460 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810a44e:	f7f8 ff61 	bl	8103314 <HAL_GetTick>
 810a452:	4602      	mov	r2, r0
 810a454:	68bb      	ldr	r3, [r7, #8]
 810a456:	1ad3      	subs	r3, r2, r3
 810a458:	2b02      	cmp	r3, #2
 810a45a:	d901      	bls.n	810a460 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 810a45c:	2303      	movs	r3, #3
 810a45e:	e088      	b.n	810a572 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810a460:	4b46      	ldr	r3, [pc, #280]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a462:	681b      	ldr	r3, [r3, #0]
 810a464:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810a468:	2b00      	cmp	r3, #0
 810a46a:	d1f0      	bne.n	810a44e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 810a46c:	4b43      	ldr	r3, [pc, #268]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a46e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810a470:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 810a474:	687b      	ldr	r3, [r7, #4]
 810a476:	681b      	ldr	r3, [r3, #0]
 810a478:	051b      	lsls	r3, r3, #20
 810a47a:	4940      	ldr	r1, [pc, #256]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a47c:	4313      	orrs	r3, r2
 810a47e:	628b      	str	r3, [r1, #40]	@ 0x28
 810a480:	687b      	ldr	r3, [r7, #4]
 810a482:	685b      	ldr	r3, [r3, #4]
 810a484:	3b01      	subs	r3, #1
 810a486:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810a48a:	687b      	ldr	r3, [r7, #4]
 810a48c:	689b      	ldr	r3, [r3, #8]
 810a48e:	3b01      	subs	r3, #1
 810a490:	025b      	lsls	r3, r3, #9
 810a492:	b29b      	uxth	r3, r3
 810a494:	431a      	orrs	r2, r3
 810a496:	687b      	ldr	r3, [r7, #4]
 810a498:	68db      	ldr	r3, [r3, #12]
 810a49a:	3b01      	subs	r3, #1
 810a49c:	041b      	lsls	r3, r3, #16
 810a49e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810a4a2:	431a      	orrs	r2, r3
 810a4a4:	687b      	ldr	r3, [r7, #4]
 810a4a6:	691b      	ldr	r3, [r3, #16]
 810a4a8:	3b01      	subs	r3, #1
 810a4aa:	061b      	lsls	r3, r3, #24
 810a4ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 810a4b0:	4932      	ldr	r1, [pc, #200]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a4b2:	4313      	orrs	r3, r2
 810a4b4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810a4b6:	4b31      	ldr	r3, [pc, #196]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a4b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a4ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 810a4be:	687b      	ldr	r3, [r7, #4]
 810a4c0:	695b      	ldr	r3, [r3, #20]
 810a4c2:	492e      	ldr	r1, [pc, #184]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a4c4:	4313      	orrs	r3, r2
 810a4c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810a4c8:	4b2c      	ldr	r3, [pc, #176]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a4ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a4cc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 810a4d0:	687b      	ldr	r3, [r7, #4]
 810a4d2:	699b      	ldr	r3, [r3, #24]
 810a4d4:	4929      	ldr	r1, [pc, #164]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a4d6:	4313      	orrs	r3, r2
 810a4d8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810a4da:	4b28      	ldr	r3, [pc, #160]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a4dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a4de:	4a27      	ldr	r2, [pc, #156]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a4e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 810a4e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810a4e6:	4b25      	ldr	r3, [pc, #148]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a4e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810a4ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810a4ee:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810a4f2:	687a      	ldr	r2, [r7, #4]
 810a4f4:	69d2      	ldr	r2, [r2, #28]
 810a4f6:	00d2      	lsls	r2, r2, #3
 810a4f8:	4920      	ldr	r1, [pc, #128]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a4fa:	4313      	orrs	r3, r2
 810a4fc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810a4fe:	4b1f      	ldr	r3, [pc, #124]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a502:	4a1e      	ldr	r2, [pc, #120]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 810a508:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810a50a:	683b      	ldr	r3, [r7, #0]
 810a50c:	2b00      	cmp	r3, #0
 810a50e:	d106      	bne.n	810a51e <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 810a510:	4b1a      	ldr	r3, [pc, #104]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a514:	4a19      	ldr	r2, [pc, #100]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a516:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 810a51a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810a51c:	e00f      	b.n	810a53e <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810a51e:	683b      	ldr	r3, [r7, #0]
 810a520:	2b01      	cmp	r3, #1
 810a522:	d106      	bne.n	810a532 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810a524:	4b15      	ldr	r3, [pc, #84]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a528:	4a14      	ldr	r2, [pc, #80]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a52a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 810a52e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810a530:	e005      	b.n	810a53e <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810a532:	4b12      	ldr	r3, [pc, #72]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a536:	4a11      	ldr	r2, [pc, #68]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a538:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 810a53c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810a53e:	4b0f      	ldr	r3, [pc, #60]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a540:	681b      	ldr	r3, [r3, #0]
 810a542:	4a0e      	ldr	r2, [pc, #56]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 810a548:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810a54a:	f7f8 fee3 	bl	8103314 <HAL_GetTick>
 810a54e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810a550:	e008      	b.n	810a564 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810a552:	f7f8 fedf 	bl	8103314 <HAL_GetTick>
 810a556:	4602      	mov	r2, r0
 810a558:	68bb      	ldr	r3, [r7, #8]
 810a55a:	1ad3      	subs	r3, r2, r3
 810a55c:	2b02      	cmp	r3, #2
 810a55e:	d901      	bls.n	810a564 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 810a560:	2303      	movs	r3, #3
 810a562:	e006      	b.n	810a572 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810a564:	4b05      	ldr	r3, [pc, #20]	@ (810a57c <RCCEx_PLL3_Config+0x160>)
 810a566:	681b      	ldr	r3, [r3, #0]
 810a568:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810a56c:	2b00      	cmp	r3, #0
 810a56e:	d0f0      	beq.n	810a552 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 810a570:	7bfb      	ldrb	r3, [r7, #15]
}
 810a572:	4618      	mov	r0, r3
 810a574:	3710      	adds	r7, #16
 810a576:	46bd      	mov	sp, r7
 810a578:	bd80      	pop	{r7, pc}
 810a57a:	bf00      	nop
 810a57c:	58024400 	.word	0x58024400

0810a580 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 810a580:	b580      	push	{r7, lr}
 810a582:	b084      	sub	sp, #16
 810a584:	af00      	add	r7, sp, #0
 810a586:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 810a588:	687b      	ldr	r3, [r7, #4]
 810a58a:	2b00      	cmp	r3, #0
 810a58c:	d101      	bne.n	810a592 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 810a58e:	2301      	movs	r3, #1
 810a590:	e10f      	b.n	810a7b2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 810a592:	687b      	ldr	r3, [r7, #4]
 810a594:	2200      	movs	r2, #0
 810a596:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 810a598:	687b      	ldr	r3, [r7, #4]
 810a59a:	681b      	ldr	r3, [r3, #0]
 810a59c:	4a87      	ldr	r2, [pc, #540]	@ (810a7bc <HAL_SPI_Init+0x23c>)
 810a59e:	4293      	cmp	r3, r2
 810a5a0:	d00f      	beq.n	810a5c2 <HAL_SPI_Init+0x42>
 810a5a2:	687b      	ldr	r3, [r7, #4]
 810a5a4:	681b      	ldr	r3, [r3, #0]
 810a5a6:	4a86      	ldr	r2, [pc, #536]	@ (810a7c0 <HAL_SPI_Init+0x240>)
 810a5a8:	4293      	cmp	r3, r2
 810a5aa:	d00a      	beq.n	810a5c2 <HAL_SPI_Init+0x42>
 810a5ac:	687b      	ldr	r3, [r7, #4]
 810a5ae:	681b      	ldr	r3, [r3, #0]
 810a5b0:	4a84      	ldr	r2, [pc, #528]	@ (810a7c4 <HAL_SPI_Init+0x244>)
 810a5b2:	4293      	cmp	r3, r2
 810a5b4:	d005      	beq.n	810a5c2 <HAL_SPI_Init+0x42>
 810a5b6:	687b      	ldr	r3, [r7, #4]
 810a5b8:	68db      	ldr	r3, [r3, #12]
 810a5ba:	2b0f      	cmp	r3, #15
 810a5bc:	d901      	bls.n	810a5c2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 810a5be:	2301      	movs	r3, #1
 810a5c0:	e0f7      	b.n	810a7b2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 810a5c2:	6878      	ldr	r0, [r7, #4]
 810a5c4:	f000 fd14 	bl	810aff0 <SPI_GetPacketSize>
 810a5c8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810a5ca:	687b      	ldr	r3, [r7, #4]
 810a5cc:	681b      	ldr	r3, [r3, #0]
 810a5ce:	4a7b      	ldr	r2, [pc, #492]	@ (810a7bc <HAL_SPI_Init+0x23c>)
 810a5d0:	4293      	cmp	r3, r2
 810a5d2:	d00c      	beq.n	810a5ee <HAL_SPI_Init+0x6e>
 810a5d4:	687b      	ldr	r3, [r7, #4]
 810a5d6:	681b      	ldr	r3, [r3, #0]
 810a5d8:	4a79      	ldr	r2, [pc, #484]	@ (810a7c0 <HAL_SPI_Init+0x240>)
 810a5da:	4293      	cmp	r3, r2
 810a5dc:	d007      	beq.n	810a5ee <HAL_SPI_Init+0x6e>
 810a5de:	687b      	ldr	r3, [r7, #4]
 810a5e0:	681b      	ldr	r3, [r3, #0]
 810a5e2:	4a78      	ldr	r2, [pc, #480]	@ (810a7c4 <HAL_SPI_Init+0x244>)
 810a5e4:	4293      	cmp	r3, r2
 810a5e6:	d002      	beq.n	810a5ee <HAL_SPI_Init+0x6e>
 810a5e8:	68fb      	ldr	r3, [r7, #12]
 810a5ea:	2b08      	cmp	r3, #8
 810a5ec:	d811      	bhi.n	810a612 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810a5ee:	687b      	ldr	r3, [r7, #4]
 810a5f0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810a5f2:	4a72      	ldr	r2, [pc, #456]	@ (810a7bc <HAL_SPI_Init+0x23c>)
 810a5f4:	4293      	cmp	r3, r2
 810a5f6:	d009      	beq.n	810a60c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810a5f8:	687b      	ldr	r3, [r7, #4]
 810a5fa:	681b      	ldr	r3, [r3, #0]
 810a5fc:	4a70      	ldr	r2, [pc, #448]	@ (810a7c0 <HAL_SPI_Init+0x240>)
 810a5fe:	4293      	cmp	r3, r2
 810a600:	d004      	beq.n	810a60c <HAL_SPI_Init+0x8c>
 810a602:	687b      	ldr	r3, [r7, #4]
 810a604:	681b      	ldr	r3, [r3, #0]
 810a606:	4a6f      	ldr	r2, [pc, #444]	@ (810a7c4 <HAL_SPI_Init+0x244>)
 810a608:	4293      	cmp	r3, r2
 810a60a:	d104      	bne.n	810a616 <HAL_SPI_Init+0x96>
 810a60c:	68fb      	ldr	r3, [r7, #12]
 810a60e:	2b10      	cmp	r3, #16
 810a610:	d901      	bls.n	810a616 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 810a612:	2301      	movs	r3, #1
 810a614:	e0cd      	b.n	810a7b2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 810a616:	687b      	ldr	r3, [r7, #4]
 810a618:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810a61c:	b2db      	uxtb	r3, r3
 810a61e:	2b00      	cmp	r3, #0
 810a620:	d106      	bne.n	810a630 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 810a622:	687b      	ldr	r3, [r7, #4]
 810a624:	2200      	movs	r2, #0
 810a626:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 810a62a:	6878      	ldr	r0, [r7, #4]
 810a62c:	f7f8 fc22 	bl	8102e74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 810a630:	687b      	ldr	r3, [r7, #4]
 810a632:	2202      	movs	r2, #2
 810a634:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 810a638:	687b      	ldr	r3, [r7, #4]
 810a63a:	681b      	ldr	r3, [r3, #0]
 810a63c:	681a      	ldr	r2, [r3, #0]
 810a63e:	687b      	ldr	r3, [r7, #4]
 810a640:	681b      	ldr	r3, [r3, #0]
 810a642:	f022 0201 	bic.w	r2, r2, #1
 810a646:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 810a648:	687b      	ldr	r3, [r7, #4]
 810a64a:	681b      	ldr	r3, [r3, #0]
 810a64c:	689b      	ldr	r3, [r3, #8]
 810a64e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 810a652:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 810a654:	687b      	ldr	r3, [r7, #4]
 810a656:	699b      	ldr	r3, [r3, #24]
 810a658:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810a65c:	d119      	bne.n	810a692 <HAL_SPI_Init+0x112>
 810a65e:	687b      	ldr	r3, [r7, #4]
 810a660:	685b      	ldr	r3, [r3, #4]
 810a662:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 810a666:	d103      	bne.n	810a670 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 810a668:	687b      	ldr	r3, [r7, #4]
 810a66a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 810a66c:	2b00      	cmp	r3, #0
 810a66e:	d008      	beq.n	810a682 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 810a670:	687b      	ldr	r3, [r7, #4]
 810a672:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 810a674:	2b00      	cmp	r3, #0
 810a676:	d10c      	bne.n	810a692 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 810a678:	687b      	ldr	r3, [r7, #4]
 810a67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 810a67c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810a680:	d107      	bne.n	810a692 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 810a682:	687b      	ldr	r3, [r7, #4]
 810a684:	681b      	ldr	r3, [r3, #0]
 810a686:	681a      	ldr	r2, [r3, #0]
 810a688:	687b      	ldr	r3, [r7, #4]
 810a68a:	681b      	ldr	r3, [r3, #0]
 810a68c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 810a690:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 810a692:	687b      	ldr	r3, [r7, #4]
 810a694:	685b      	ldr	r3, [r3, #4]
 810a696:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810a69a:	2b00      	cmp	r3, #0
 810a69c:	d00f      	beq.n	810a6be <HAL_SPI_Init+0x13e>
 810a69e:	687b      	ldr	r3, [r7, #4]
 810a6a0:	68db      	ldr	r3, [r3, #12]
 810a6a2:	2b06      	cmp	r3, #6
 810a6a4:	d90b      	bls.n	810a6be <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 810a6a6:	687b      	ldr	r3, [r7, #4]
 810a6a8:	681b      	ldr	r3, [r3, #0]
 810a6aa:	681b      	ldr	r3, [r3, #0]
 810a6ac:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 810a6b0:	687b      	ldr	r3, [r7, #4]
 810a6b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 810a6b4:	687b      	ldr	r3, [r7, #4]
 810a6b6:	681b      	ldr	r3, [r3, #0]
 810a6b8:	430a      	orrs	r2, r1
 810a6ba:	601a      	str	r2, [r3, #0]
 810a6bc:	e007      	b.n	810a6ce <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 810a6be:	687b      	ldr	r3, [r7, #4]
 810a6c0:	681b      	ldr	r3, [r3, #0]
 810a6c2:	681a      	ldr	r2, [r3, #0]
 810a6c4:	687b      	ldr	r3, [r7, #4]
 810a6c6:	681b      	ldr	r3, [r3, #0]
 810a6c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 810a6cc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 810a6ce:	687b      	ldr	r3, [r7, #4]
 810a6d0:	69da      	ldr	r2, [r3, #28]
 810a6d2:	687b      	ldr	r3, [r7, #4]
 810a6d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810a6d6:	431a      	orrs	r2, r3
 810a6d8:	68bb      	ldr	r3, [r7, #8]
 810a6da:	431a      	orrs	r2, r3
 810a6dc:	687b      	ldr	r3, [r7, #4]
 810a6de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810a6e0:	ea42 0103 	orr.w	r1, r2, r3
 810a6e4:	687b      	ldr	r3, [r7, #4]
 810a6e6:	68da      	ldr	r2, [r3, #12]
 810a6e8:	687b      	ldr	r3, [r7, #4]
 810a6ea:	681b      	ldr	r3, [r3, #0]
 810a6ec:	430a      	orrs	r2, r1
 810a6ee:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 810a6f0:	687b      	ldr	r3, [r7, #4]
 810a6f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 810a6f4:	687b      	ldr	r3, [r7, #4]
 810a6f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810a6f8:	431a      	orrs	r2, r3
 810a6fa:	687b      	ldr	r3, [r7, #4]
 810a6fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810a6fe:	431a      	orrs	r2, r3
 810a700:	687b      	ldr	r3, [r7, #4]
 810a702:	699b      	ldr	r3, [r3, #24]
 810a704:	431a      	orrs	r2, r3
 810a706:	687b      	ldr	r3, [r7, #4]
 810a708:	691b      	ldr	r3, [r3, #16]
 810a70a:	431a      	orrs	r2, r3
 810a70c:	687b      	ldr	r3, [r7, #4]
 810a70e:	695b      	ldr	r3, [r3, #20]
 810a710:	431a      	orrs	r2, r3
 810a712:	687b      	ldr	r3, [r7, #4]
 810a714:	6a1b      	ldr	r3, [r3, #32]
 810a716:	431a      	orrs	r2, r3
 810a718:	687b      	ldr	r3, [r7, #4]
 810a71a:	685b      	ldr	r3, [r3, #4]
 810a71c:	431a      	orrs	r2, r3
 810a71e:	687b      	ldr	r3, [r7, #4]
 810a720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810a722:	431a      	orrs	r2, r3
 810a724:	687b      	ldr	r3, [r7, #4]
 810a726:	689b      	ldr	r3, [r3, #8]
 810a728:	431a      	orrs	r2, r3
 810a72a:	687b      	ldr	r3, [r7, #4]
 810a72c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810a72e:	ea42 0103 	orr.w	r1, r2, r3
 810a732:	687b      	ldr	r3, [r7, #4]
 810a734:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 810a736:	687b      	ldr	r3, [r7, #4]
 810a738:	681b      	ldr	r3, [r3, #0]
 810a73a:	430a      	orrs	r2, r1
 810a73c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 810a73e:	687b      	ldr	r3, [r7, #4]
 810a740:	685b      	ldr	r3, [r3, #4]
 810a742:	2b00      	cmp	r3, #0
 810a744:	d113      	bne.n	810a76e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 810a746:	687b      	ldr	r3, [r7, #4]
 810a748:	681b      	ldr	r3, [r3, #0]
 810a74a:	689b      	ldr	r3, [r3, #8]
 810a74c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 810a750:	687b      	ldr	r3, [r7, #4]
 810a752:	681b      	ldr	r3, [r3, #0]
 810a754:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 810a758:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 810a75a:	687b      	ldr	r3, [r7, #4]
 810a75c:	681b      	ldr	r3, [r3, #0]
 810a75e:	689b      	ldr	r3, [r3, #8]
 810a760:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 810a764:	687b      	ldr	r3, [r7, #4]
 810a766:	681b      	ldr	r3, [r3, #0]
 810a768:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 810a76c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 810a76e:	687b      	ldr	r3, [r7, #4]
 810a770:	681b      	ldr	r3, [r3, #0]
 810a772:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 810a774:	687b      	ldr	r3, [r7, #4]
 810a776:	681b      	ldr	r3, [r3, #0]
 810a778:	f022 0201 	bic.w	r2, r2, #1
 810a77c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 810a77e:	687b      	ldr	r3, [r7, #4]
 810a780:	685b      	ldr	r3, [r3, #4]
 810a782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810a786:	2b00      	cmp	r3, #0
 810a788:	d00a      	beq.n	810a7a0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 810a78a:	687b      	ldr	r3, [r7, #4]
 810a78c:	681b      	ldr	r3, [r3, #0]
 810a78e:	68db      	ldr	r3, [r3, #12]
 810a790:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 810a794:	687b      	ldr	r3, [r7, #4]
 810a796:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 810a798:	687b      	ldr	r3, [r7, #4]
 810a79a:	681b      	ldr	r3, [r3, #0]
 810a79c:	430a      	orrs	r2, r1
 810a79e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 810a7a0:	687b      	ldr	r3, [r7, #4]
 810a7a2:	2200      	movs	r2, #0
 810a7a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 810a7a8:	687b      	ldr	r3, [r7, #4]
 810a7aa:	2201      	movs	r2, #1
 810a7ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 810a7b0:	2300      	movs	r3, #0
}
 810a7b2:	4618      	mov	r0, r3
 810a7b4:	3710      	adds	r7, #16
 810a7b6:	46bd      	mov	sp, r7
 810a7b8:	bd80      	pop	{r7, pc}
 810a7ba:	bf00      	nop
 810a7bc:	40013000 	.word	0x40013000
 810a7c0:	40003800 	.word	0x40003800
 810a7c4:	40003c00 	.word	0x40003c00

0810a7c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 810a7c8:	b580      	push	{r7, lr}
 810a7ca:	b08e      	sub	sp, #56	@ 0x38
 810a7cc:	af02      	add	r7, sp, #8
 810a7ce:	60f8      	str	r0, [r7, #12]
 810a7d0:	60b9      	str	r1, [r7, #8]
 810a7d2:	607a      	str	r2, [r7, #4]
 810a7d4:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 810a7d6:	68fb      	ldr	r3, [r7, #12]
 810a7d8:	681b      	ldr	r3, [r3, #0]
 810a7da:	3320      	adds	r3, #32
 810a7dc:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 810a7de:	68fb      	ldr	r3, [r7, #12]
 810a7e0:	681b      	ldr	r3, [r3, #0]
 810a7e2:	3330      	adds	r3, #48	@ 0x30
 810a7e4:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 810a7e6:	68fb      	ldr	r3, [r7, #12]
 810a7e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810a7ea:	095b      	lsrs	r3, r3, #5
 810a7ec:	b29b      	uxth	r3, r3
 810a7ee:	3301      	adds	r3, #1
 810a7f0:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 810a7f2:	f7f8 fd8f 	bl	8103314 <HAL_GetTick>
 810a7f6:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 810a7f8:	887b      	ldrh	r3, [r7, #2]
 810a7fa:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 810a7fc:	887b      	ldrh	r3, [r7, #2]
 810a7fe:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 810a800:	68fb      	ldr	r3, [r7, #12]
 810a802:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810a806:	b2db      	uxtb	r3, r3
 810a808:	2b01      	cmp	r3, #1
 810a80a:	d001      	beq.n	810a810 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 810a80c:	2302      	movs	r3, #2
 810a80e:	e30e      	b.n	810ae2e <HAL_SPI_TransmitReceive+0x666>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 810a810:	68bb      	ldr	r3, [r7, #8]
 810a812:	2b00      	cmp	r3, #0
 810a814:	d005      	beq.n	810a822 <HAL_SPI_TransmitReceive+0x5a>
 810a816:	687b      	ldr	r3, [r7, #4]
 810a818:	2b00      	cmp	r3, #0
 810a81a:	d002      	beq.n	810a822 <HAL_SPI_TransmitReceive+0x5a>
 810a81c:	887b      	ldrh	r3, [r7, #2]
 810a81e:	2b00      	cmp	r3, #0
 810a820:	d101      	bne.n	810a826 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 810a822:	2301      	movs	r3, #1
 810a824:	e303      	b.n	810ae2e <HAL_SPI_TransmitReceive+0x666>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 810a826:	68fb      	ldr	r3, [r7, #12]
 810a828:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 810a82c:	2b01      	cmp	r3, #1
 810a82e:	d101      	bne.n	810a834 <HAL_SPI_TransmitReceive+0x6c>
 810a830:	2302      	movs	r3, #2
 810a832:	e2fc      	b.n	810ae2e <HAL_SPI_TransmitReceive+0x666>
 810a834:	68fb      	ldr	r3, [r7, #12]
 810a836:	2201      	movs	r2, #1
 810a838:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 810a83c:	68fb      	ldr	r3, [r7, #12]
 810a83e:	2205      	movs	r2, #5
 810a840:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 810a844:	68fb      	ldr	r3, [r7, #12]
 810a846:	2200      	movs	r2, #0
 810a848:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 810a84c:	68fb      	ldr	r3, [r7, #12]
 810a84e:	687a      	ldr	r2, [r7, #4]
 810a850:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 810a852:	68fb      	ldr	r3, [r7, #12]
 810a854:	887a      	ldrh	r2, [r7, #2]
 810a856:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 810a85a:	68fb      	ldr	r3, [r7, #12]
 810a85c:	887a      	ldrh	r2, [r7, #2]
 810a85e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 810a862:	68fb      	ldr	r3, [r7, #12]
 810a864:	68ba      	ldr	r2, [r7, #8]
 810a866:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 810a868:	68fb      	ldr	r3, [r7, #12]
 810a86a:	887a      	ldrh	r2, [r7, #2]
 810a86c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 810a870:	68fb      	ldr	r3, [r7, #12]
 810a872:	887a      	ldrh	r2, [r7, #2]
 810a874:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 810a878:	68fb      	ldr	r3, [r7, #12]
 810a87a:	2200      	movs	r2, #0
 810a87c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 810a87e:	68fb      	ldr	r3, [r7, #12]
 810a880:	2200      	movs	r2, #0
 810a882:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 810a884:	68fb      	ldr	r3, [r7, #12]
 810a886:	681b      	ldr	r3, [r3, #0]
 810a888:	68da      	ldr	r2, [r3, #12]
 810a88a:	68fb      	ldr	r3, [r7, #12]
 810a88c:	681b      	ldr	r3, [r3, #0]
 810a88e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 810a892:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 810a894:	68fb      	ldr	r3, [r7, #12]
 810a896:	681b      	ldr	r3, [r3, #0]
 810a898:	4a70      	ldr	r2, [pc, #448]	@ (810aa5c <HAL_SPI_TransmitReceive+0x294>)
 810a89a:	4293      	cmp	r3, r2
 810a89c:	d009      	beq.n	810a8b2 <HAL_SPI_TransmitReceive+0xea>
 810a89e:	68fb      	ldr	r3, [r7, #12]
 810a8a0:	681b      	ldr	r3, [r3, #0]
 810a8a2:	4a6f      	ldr	r2, [pc, #444]	@ (810aa60 <HAL_SPI_TransmitReceive+0x298>)
 810a8a4:	4293      	cmp	r3, r2
 810a8a6:	d004      	beq.n	810a8b2 <HAL_SPI_TransmitReceive+0xea>
 810a8a8:	68fb      	ldr	r3, [r7, #12]
 810a8aa:	681b      	ldr	r3, [r3, #0]
 810a8ac:	4a6d      	ldr	r2, [pc, #436]	@ (810aa64 <HAL_SPI_TransmitReceive+0x29c>)
 810a8ae:	4293      	cmp	r3, r2
 810a8b0:	d102      	bne.n	810a8b8 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 810a8b2:	2310      	movs	r3, #16
 810a8b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 810a8b6:	e001      	b.n	810a8bc <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 810a8b8:	2308      	movs	r3, #8
 810a8ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 810a8bc:	68fb      	ldr	r3, [r7, #12]
 810a8be:	681b      	ldr	r3, [r3, #0]
 810a8c0:	685b      	ldr	r3, [r3, #4]
 810a8c2:	0c1b      	lsrs	r3, r3, #16
 810a8c4:	041b      	lsls	r3, r3, #16
 810a8c6:	8879      	ldrh	r1, [r7, #2]
 810a8c8:	68fa      	ldr	r2, [r7, #12]
 810a8ca:	6812      	ldr	r2, [r2, #0]
 810a8cc:	430b      	orrs	r3, r1
 810a8ce:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 810a8d0:	68fb      	ldr	r3, [r7, #12]
 810a8d2:	681b      	ldr	r3, [r3, #0]
 810a8d4:	681a      	ldr	r2, [r3, #0]
 810a8d6:	68fb      	ldr	r3, [r7, #12]
 810a8d8:	681b      	ldr	r3, [r3, #0]
 810a8da:	f042 0201 	orr.w	r2, r2, #1
 810a8de:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 810a8e0:	68fb      	ldr	r3, [r7, #12]
 810a8e2:	685b      	ldr	r3, [r3, #4]
 810a8e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 810a8e8:	d107      	bne.n	810a8fa <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 810a8ea:	68fb      	ldr	r3, [r7, #12]
 810a8ec:	681b      	ldr	r3, [r3, #0]
 810a8ee:	681a      	ldr	r2, [r3, #0]
 810a8f0:	68fb      	ldr	r3, [r7, #12]
 810a8f2:	681b      	ldr	r3, [r3, #0]
 810a8f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 810a8f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 810a8fa:	68fb      	ldr	r3, [r7, #12]
 810a8fc:	68db      	ldr	r3, [r3, #12]
 810a8fe:	2b0f      	cmp	r3, #15
 810a900:	f240 80a2 	bls.w	810aa48 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 810a904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810a906:	089b      	lsrs	r3, r3, #2
 810a908:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810a90a:	e094      	b.n	810aa36 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 810a90c:	68fb      	ldr	r3, [r7, #12]
 810a90e:	681b      	ldr	r3, [r3, #0]
 810a910:	695b      	ldr	r3, [r3, #20]
 810a912:	f003 0302 	and.w	r3, r3, #2
 810a916:	2b02      	cmp	r3, #2
 810a918:	d120      	bne.n	810a95c <HAL_SPI_TransmitReceive+0x194>
 810a91a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 810a91c:	2b00      	cmp	r3, #0
 810a91e:	d01d      	beq.n	810a95c <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 810a920:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810a922:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 810a924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810a926:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 810a928:	429a      	cmp	r2, r3
 810a92a:	d217      	bcs.n	810a95c <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 810a92c:	68fb      	ldr	r3, [r7, #12]
 810a92e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 810a930:	68fb      	ldr	r3, [r7, #12]
 810a932:	681b      	ldr	r3, [r3, #0]
 810a934:	6812      	ldr	r2, [r2, #0]
 810a936:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 810a938:	68fb      	ldr	r3, [r7, #12]
 810a93a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810a93c:	1d1a      	adds	r2, r3, #4
 810a93e:	68fb      	ldr	r3, [r7, #12]
 810a940:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 810a942:	68fb      	ldr	r3, [r7, #12]
 810a944:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810a948:	b29b      	uxth	r3, r3
 810a94a:	3b01      	subs	r3, #1
 810a94c:	b29a      	uxth	r2, r3
 810a94e:	68fb      	ldr	r3, [r7, #12]
 810a950:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810a954:	68fb      	ldr	r3, [r7, #12]
 810a956:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810a95a:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 810a95c:	68fb      	ldr	r3, [r7, #12]
 810a95e:	681b      	ldr	r3, [r3, #0]
 810a960:	695b      	ldr	r3, [r3, #20]
 810a962:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 810a964:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810a966:	2b00      	cmp	r3, #0
 810a968:	d065      	beq.n	810aa36 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 810a96a:	68fb      	ldr	r3, [r7, #12]
 810a96c:	681b      	ldr	r3, [r3, #0]
 810a96e:	695b      	ldr	r3, [r3, #20]
 810a970:	f003 0301 	and.w	r3, r3, #1
 810a974:	2b01      	cmp	r3, #1
 810a976:	d118      	bne.n	810a9aa <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810a978:	68fb      	ldr	r3, [r7, #12]
 810a97a:	681a      	ldr	r2, [r3, #0]
 810a97c:	68fb      	ldr	r3, [r7, #12]
 810a97e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810a980:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 810a982:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 810a984:	68fb      	ldr	r3, [r7, #12]
 810a986:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810a988:	1d1a      	adds	r2, r3, #4
 810a98a:	68fb      	ldr	r3, [r7, #12]
 810a98c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810a98e:	68fb      	ldr	r3, [r7, #12]
 810a990:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810a994:	b29b      	uxth	r3, r3
 810a996:	3b01      	subs	r3, #1
 810a998:	b29a      	uxth	r2, r3
 810a99a:	68fb      	ldr	r3, [r7, #12]
 810a99c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810a9a0:	68fb      	ldr	r3, [r7, #12]
 810a9a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810a9a6:	853b      	strh	r3, [r7, #40]	@ 0x28
 810a9a8:	e045      	b.n	810aa36 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 810a9aa:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810a9ac:	8bfb      	ldrh	r3, [r7, #30]
 810a9ae:	429a      	cmp	r2, r3
 810a9b0:	d21d      	bcs.n	810a9ee <HAL_SPI_TransmitReceive+0x226>
 810a9b2:	697b      	ldr	r3, [r7, #20]
 810a9b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810a9b8:	2b00      	cmp	r3, #0
 810a9ba:	d018      	beq.n	810a9ee <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810a9bc:	68fb      	ldr	r3, [r7, #12]
 810a9be:	681a      	ldr	r2, [r3, #0]
 810a9c0:	68fb      	ldr	r3, [r7, #12]
 810a9c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810a9c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 810a9c6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 810a9c8:	68fb      	ldr	r3, [r7, #12]
 810a9ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810a9cc:	1d1a      	adds	r2, r3, #4
 810a9ce:	68fb      	ldr	r3, [r7, #12]
 810a9d0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810a9d2:	68fb      	ldr	r3, [r7, #12]
 810a9d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810a9d8:	b29b      	uxth	r3, r3
 810a9da:	3b01      	subs	r3, #1
 810a9dc:	b29a      	uxth	r2, r3
 810a9de:	68fb      	ldr	r3, [r7, #12]
 810a9e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810a9e4:	68fb      	ldr	r3, [r7, #12]
 810a9e6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810a9ea:	853b      	strh	r3, [r7, #40]	@ 0x28
 810a9ec:	e023      	b.n	810aa36 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810a9ee:	f7f8 fc91 	bl	8103314 <HAL_GetTick>
 810a9f2:	4602      	mov	r2, r0
 810a9f4:	69bb      	ldr	r3, [r7, #24]
 810a9f6:	1ad3      	subs	r3, r2, r3
 810a9f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810a9fa:	429a      	cmp	r2, r3
 810a9fc:	d803      	bhi.n	810aa06 <HAL_SPI_TransmitReceive+0x23e>
 810a9fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810aa00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810aa04:	d102      	bne.n	810aa0c <HAL_SPI_TransmitReceive+0x244>
 810aa06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810aa08:	2b00      	cmp	r3, #0
 810aa0a:	d114      	bne.n	810aa36 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 810aa0c:	68f8      	ldr	r0, [r7, #12]
 810aa0e:	f000 fa21 	bl	810ae54 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810aa12:	68fb      	ldr	r3, [r7, #12]
 810aa14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810aa18:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 810aa1c:	68fb      	ldr	r3, [r7, #12]
 810aa1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 810aa22:	68fb      	ldr	r3, [r7, #12]
 810aa24:	2201      	movs	r2, #1
 810aa26:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 810aa2a:	68fb      	ldr	r3, [r7, #12]
 810aa2c:	2200      	movs	r2, #0
 810aa2e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 810aa32:	2303      	movs	r3, #3
 810aa34:	e1fb      	b.n	810ae2e <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810aa36:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 810aa38:	2b00      	cmp	r3, #0
 810aa3a:	f47f af67 	bne.w	810a90c <HAL_SPI_TransmitReceive+0x144>
 810aa3e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810aa40:	2b00      	cmp	r3, #0
 810aa42:	f47f af63 	bne.w	810a90c <HAL_SPI_TransmitReceive+0x144>
 810aa46:	e1cc      	b.n	810ade2 <HAL_SPI_TransmitReceive+0x61a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 810aa48:	68fb      	ldr	r3, [r7, #12]
 810aa4a:	68db      	ldr	r3, [r3, #12]
 810aa4c:	2b07      	cmp	r3, #7
 810aa4e:	f240 81c0 	bls.w	810add2 <HAL_SPI_TransmitReceive+0x60a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 810aa52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810aa54:	085b      	lsrs	r3, r3, #1
 810aa56:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810aa58:	e0c7      	b.n	810abea <HAL_SPI_TransmitReceive+0x422>
 810aa5a:	bf00      	nop
 810aa5c:	40013000 	.word	0x40013000
 810aa60:	40003800 	.word	0x40003800
 810aa64:	40003c00 	.word	0x40003c00
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 810aa68:	68fb      	ldr	r3, [r7, #12]
 810aa6a:	681b      	ldr	r3, [r3, #0]
 810aa6c:	695b      	ldr	r3, [r3, #20]
 810aa6e:	f003 0302 	and.w	r3, r3, #2
 810aa72:	2b02      	cmp	r3, #2
 810aa74:	d11f      	bne.n	810aab6 <HAL_SPI_TransmitReceive+0x2ee>
 810aa76:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 810aa78:	2b00      	cmp	r3, #0
 810aa7a:	d01c      	beq.n	810aab6 <HAL_SPI_TransmitReceive+0x2ee>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 810aa7c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810aa7e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 810aa80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810aa82:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 810aa84:	429a      	cmp	r2, r3
 810aa86:	d216      	bcs.n	810aab6 <HAL_SPI_TransmitReceive+0x2ee>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 810aa88:	68fb      	ldr	r3, [r7, #12]
 810aa8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810aa8c:	881a      	ldrh	r2, [r3, #0]
 810aa8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810aa90:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 810aa92:	68fb      	ldr	r3, [r7, #12]
 810aa94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810aa96:	1c9a      	adds	r2, r3, #2
 810aa98:	68fb      	ldr	r3, [r7, #12]
 810aa9a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 810aa9c:	68fb      	ldr	r3, [r7, #12]
 810aa9e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810aaa2:	b29b      	uxth	r3, r3
 810aaa4:	3b01      	subs	r3, #1
 810aaa6:	b29a      	uxth	r2, r3
 810aaa8:	68fb      	ldr	r3, [r7, #12]
 810aaaa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810aaae:	68fb      	ldr	r3, [r7, #12]
 810aab0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810aab4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 810aab6:	68fb      	ldr	r3, [r7, #12]
 810aab8:	681b      	ldr	r3, [r3, #0]
 810aaba:	695b      	ldr	r3, [r3, #20]
 810aabc:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 810aabe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810aac0:	2b00      	cmp	r3, #0
 810aac2:	f000 8092 	beq.w	810abea <HAL_SPI_TransmitReceive+0x422>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 810aac6:	68fb      	ldr	r3, [r7, #12]
 810aac8:	681b      	ldr	r3, [r3, #0]
 810aaca:	695b      	ldr	r3, [r3, #20]
 810aacc:	f003 0301 	and.w	r3, r3, #1
 810aad0:	2b01      	cmp	r3, #1
 810aad2:	d118      	bne.n	810ab06 <HAL_SPI_TransmitReceive+0x33e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 810aad4:	68fb      	ldr	r3, [r7, #12]
 810aad6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810aad8:	6a3a      	ldr	r2, [r7, #32]
 810aada:	8812      	ldrh	r2, [r2, #0]
 810aadc:	b292      	uxth	r2, r2
 810aade:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 810aae0:	68fb      	ldr	r3, [r7, #12]
 810aae2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810aae4:	1c9a      	adds	r2, r3, #2
 810aae6:	68fb      	ldr	r3, [r7, #12]
 810aae8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810aaea:	68fb      	ldr	r3, [r7, #12]
 810aaec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810aaf0:	b29b      	uxth	r3, r3
 810aaf2:	3b01      	subs	r3, #1
 810aaf4:	b29a      	uxth	r2, r3
 810aaf6:	68fb      	ldr	r3, [r7, #12]
 810aaf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810aafc:	68fb      	ldr	r3, [r7, #12]
 810aafe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ab02:	853b      	strh	r3, [r7, #40]	@ 0x28
 810ab04:	e071      	b.n	810abea <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 810ab06:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810ab08:	8bfb      	ldrh	r3, [r7, #30]
 810ab0a:	429a      	cmp	r2, r3
 810ab0c:	d228      	bcs.n	810ab60 <HAL_SPI_TransmitReceive+0x398>
 810ab0e:	697b      	ldr	r3, [r7, #20]
 810ab10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810ab14:	2b00      	cmp	r3, #0
 810ab16:	d023      	beq.n	810ab60 <HAL_SPI_TransmitReceive+0x398>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 810ab18:	68fb      	ldr	r3, [r7, #12]
 810ab1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ab1c:	6a3a      	ldr	r2, [r7, #32]
 810ab1e:	8812      	ldrh	r2, [r2, #0]
 810ab20:	b292      	uxth	r2, r2
 810ab22:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 810ab24:	68fb      	ldr	r3, [r7, #12]
 810ab26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ab28:	1c9a      	adds	r2, r3, #2
 810ab2a:	68fb      	ldr	r3, [r7, #12]
 810ab2c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 810ab2e:	68fb      	ldr	r3, [r7, #12]
 810ab30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ab32:	6a3a      	ldr	r2, [r7, #32]
 810ab34:	8812      	ldrh	r2, [r2, #0]
 810ab36:	b292      	uxth	r2, r2
 810ab38:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 810ab3a:	68fb      	ldr	r3, [r7, #12]
 810ab3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ab3e:	1c9a      	adds	r2, r3, #2
 810ab40:	68fb      	ldr	r3, [r7, #12]
 810ab42:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 810ab44:	68fb      	ldr	r3, [r7, #12]
 810ab46:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ab4a:	b29b      	uxth	r3, r3
 810ab4c:	3b02      	subs	r3, #2
 810ab4e:	b29a      	uxth	r2, r3
 810ab50:	68fb      	ldr	r3, [r7, #12]
 810ab52:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810ab56:	68fb      	ldr	r3, [r7, #12]
 810ab58:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ab5c:	853b      	strh	r3, [r7, #40]	@ 0x28
 810ab5e:	e044      	b.n	810abea <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 810ab60:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810ab62:	2b01      	cmp	r3, #1
 810ab64:	d11d      	bne.n	810aba2 <HAL_SPI_TransmitReceive+0x3da>
 810ab66:	697b      	ldr	r3, [r7, #20]
 810ab68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810ab6c:	2b00      	cmp	r3, #0
 810ab6e:	d018      	beq.n	810aba2 <HAL_SPI_TransmitReceive+0x3da>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 810ab70:	68fb      	ldr	r3, [r7, #12]
 810ab72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ab74:	6a3a      	ldr	r2, [r7, #32]
 810ab76:	8812      	ldrh	r2, [r2, #0]
 810ab78:	b292      	uxth	r2, r2
 810ab7a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 810ab7c:	68fb      	ldr	r3, [r7, #12]
 810ab7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ab80:	1c9a      	adds	r2, r3, #2
 810ab82:	68fb      	ldr	r3, [r7, #12]
 810ab84:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810ab86:	68fb      	ldr	r3, [r7, #12]
 810ab88:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ab8c:	b29b      	uxth	r3, r3
 810ab8e:	3b01      	subs	r3, #1
 810ab90:	b29a      	uxth	r2, r3
 810ab92:	68fb      	ldr	r3, [r7, #12]
 810ab94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810ab98:	68fb      	ldr	r3, [r7, #12]
 810ab9a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ab9e:	853b      	strh	r3, [r7, #40]	@ 0x28
 810aba0:	e023      	b.n	810abea <HAL_SPI_TransmitReceive+0x422>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810aba2:	f7f8 fbb7 	bl	8103314 <HAL_GetTick>
 810aba6:	4602      	mov	r2, r0
 810aba8:	69bb      	ldr	r3, [r7, #24]
 810abaa:	1ad3      	subs	r3, r2, r3
 810abac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810abae:	429a      	cmp	r2, r3
 810abb0:	d803      	bhi.n	810abba <HAL_SPI_TransmitReceive+0x3f2>
 810abb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810abb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810abb8:	d102      	bne.n	810abc0 <HAL_SPI_TransmitReceive+0x3f8>
 810abba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810abbc:	2b00      	cmp	r3, #0
 810abbe:	d114      	bne.n	810abea <HAL_SPI_TransmitReceive+0x422>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 810abc0:	68f8      	ldr	r0, [r7, #12]
 810abc2:	f000 f947 	bl	810ae54 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810abc6:	68fb      	ldr	r3, [r7, #12]
 810abc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810abcc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 810abd0:	68fb      	ldr	r3, [r7, #12]
 810abd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 810abd6:	68fb      	ldr	r3, [r7, #12]
 810abd8:	2201      	movs	r2, #1
 810abda:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 810abde:	68fb      	ldr	r3, [r7, #12]
 810abe0:	2200      	movs	r2, #0
 810abe2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 810abe6:	2303      	movs	r3, #3
 810abe8:	e121      	b.n	810ae2e <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810abea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 810abec:	2b00      	cmp	r3, #0
 810abee:	f47f af3b 	bne.w	810aa68 <HAL_SPI_TransmitReceive+0x2a0>
 810abf2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810abf4:	2b00      	cmp	r3, #0
 810abf6:	f47f af37 	bne.w	810aa68 <HAL_SPI_TransmitReceive+0x2a0>
 810abfa:	e0f2      	b.n	810ade2 <HAL_SPI_TransmitReceive+0x61a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 810abfc:	68fb      	ldr	r3, [r7, #12]
 810abfe:	681b      	ldr	r3, [r3, #0]
 810ac00:	695b      	ldr	r3, [r3, #20]
 810ac02:	f003 0302 	and.w	r3, r3, #2
 810ac06:	2b02      	cmp	r3, #2
 810ac08:	d121      	bne.n	810ac4e <HAL_SPI_TransmitReceive+0x486>
 810ac0a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 810ac0c:	2b00      	cmp	r3, #0
 810ac0e:	d01e      	beq.n	810ac4e <HAL_SPI_TransmitReceive+0x486>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 810ac10:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810ac12:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 810ac14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810ac16:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 810ac18:	429a      	cmp	r2, r3
 810ac1a:	d218      	bcs.n	810ac4e <HAL_SPI_TransmitReceive+0x486>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 810ac1c:	68fb      	ldr	r3, [r7, #12]
 810ac1e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 810ac20:	68fb      	ldr	r3, [r7, #12]
 810ac22:	681b      	ldr	r3, [r3, #0]
 810ac24:	3320      	adds	r3, #32
 810ac26:	7812      	ldrb	r2, [r2, #0]
 810ac28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 810ac2a:	68fb      	ldr	r3, [r7, #12]
 810ac2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810ac2e:	1c5a      	adds	r2, r3, #1
 810ac30:	68fb      	ldr	r3, [r7, #12]
 810ac32:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 810ac34:	68fb      	ldr	r3, [r7, #12]
 810ac36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810ac3a:	b29b      	uxth	r3, r3
 810ac3c:	3b01      	subs	r3, #1
 810ac3e:	b29a      	uxth	r2, r3
 810ac40:	68fb      	ldr	r3, [r7, #12]
 810ac42:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810ac46:	68fb      	ldr	r3, [r7, #12]
 810ac48:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810ac4c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 810ac4e:	68fb      	ldr	r3, [r7, #12]
 810ac50:	681b      	ldr	r3, [r3, #0]
 810ac52:	695b      	ldr	r3, [r3, #20]
 810ac54:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 810ac56:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810ac58:	2b00      	cmp	r3, #0
 810ac5a:	f000 80ba 	beq.w	810add2 <HAL_SPI_TransmitReceive+0x60a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 810ac5e:	68fb      	ldr	r3, [r7, #12]
 810ac60:	681b      	ldr	r3, [r3, #0]
 810ac62:	695b      	ldr	r3, [r3, #20]
 810ac64:	f003 0301 	and.w	r3, r3, #1
 810ac68:	2b01      	cmp	r3, #1
 810ac6a:	d11b      	bne.n	810aca4 <HAL_SPI_TransmitReceive+0x4dc>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810ac6c:	68fb      	ldr	r3, [r7, #12]
 810ac6e:	681b      	ldr	r3, [r3, #0]
 810ac70:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810ac74:	68fb      	ldr	r3, [r7, #12]
 810ac76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ac78:	7812      	ldrb	r2, [r2, #0]
 810ac7a:	b2d2      	uxtb	r2, r2
 810ac7c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810ac7e:	68fb      	ldr	r3, [r7, #12]
 810ac80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ac82:	1c5a      	adds	r2, r3, #1
 810ac84:	68fb      	ldr	r3, [r7, #12]
 810ac86:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810ac88:	68fb      	ldr	r3, [r7, #12]
 810ac8a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ac8e:	b29b      	uxth	r3, r3
 810ac90:	3b01      	subs	r3, #1
 810ac92:	b29a      	uxth	r2, r3
 810ac94:	68fb      	ldr	r3, [r7, #12]
 810ac96:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810ac9a:	68fb      	ldr	r3, [r7, #12]
 810ac9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810aca0:	853b      	strh	r3, [r7, #40]	@ 0x28
 810aca2:	e096      	b.n	810add2 <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 810aca4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810aca6:	8bfb      	ldrh	r3, [r7, #30]
 810aca8:	429a      	cmp	r2, r3
 810acaa:	d24a      	bcs.n	810ad42 <HAL_SPI_TransmitReceive+0x57a>
 810acac:	697b      	ldr	r3, [r7, #20]
 810acae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810acb2:	2b00      	cmp	r3, #0
 810acb4:	d045      	beq.n	810ad42 <HAL_SPI_TransmitReceive+0x57a>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810acb6:	68fb      	ldr	r3, [r7, #12]
 810acb8:	681b      	ldr	r3, [r3, #0]
 810acba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810acbe:	68fb      	ldr	r3, [r7, #12]
 810acc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810acc2:	7812      	ldrb	r2, [r2, #0]
 810acc4:	b2d2      	uxtb	r2, r2
 810acc6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810acc8:	68fb      	ldr	r3, [r7, #12]
 810acca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810accc:	1c5a      	adds	r2, r3, #1
 810acce:	68fb      	ldr	r3, [r7, #12]
 810acd0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810acd2:	68fb      	ldr	r3, [r7, #12]
 810acd4:	681b      	ldr	r3, [r3, #0]
 810acd6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810acda:	68fb      	ldr	r3, [r7, #12]
 810acdc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810acde:	7812      	ldrb	r2, [r2, #0]
 810ace0:	b2d2      	uxtb	r2, r2
 810ace2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810ace4:	68fb      	ldr	r3, [r7, #12]
 810ace6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ace8:	1c5a      	adds	r2, r3, #1
 810acea:	68fb      	ldr	r3, [r7, #12]
 810acec:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810acee:	68fb      	ldr	r3, [r7, #12]
 810acf0:	681b      	ldr	r3, [r3, #0]
 810acf2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810acf6:	68fb      	ldr	r3, [r7, #12]
 810acf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810acfa:	7812      	ldrb	r2, [r2, #0]
 810acfc:	b2d2      	uxtb	r2, r2
 810acfe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810ad00:	68fb      	ldr	r3, [r7, #12]
 810ad02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ad04:	1c5a      	adds	r2, r3, #1
 810ad06:	68fb      	ldr	r3, [r7, #12]
 810ad08:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810ad0a:	68fb      	ldr	r3, [r7, #12]
 810ad0c:	681b      	ldr	r3, [r3, #0]
 810ad0e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810ad12:	68fb      	ldr	r3, [r7, #12]
 810ad14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ad16:	7812      	ldrb	r2, [r2, #0]
 810ad18:	b2d2      	uxtb	r2, r2
 810ad1a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810ad1c:	68fb      	ldr	r3, [r7, #12]
 810ad1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ad20:	1c5a      	adds	r2, r3, #1
 810ad22:	68fb      	ldr	r3, [r7, #12]
 810ad24:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 810ad26:	68fb      	ldr	r3, [r7, #12]
 810ad28:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ad2c:	b29b      	uxth	r3, r3
 810ad2e:	3b04      	subs	r3, #4
 810ad30:	b29a      	uxth	r2, r3
 810ad32:	68fb      	ldr	r3, [r7, #12]
 810ad34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810ad38:	68fb      	ldr	r3, [r7, #12]
 810ad3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ad3e:	853b      	strh	r3, [r7, #40]	@ 0x28
 810ad40:	e047      	b.n	810add2 <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 810ad42:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810ad44:	2b03      	cmp	r3, #3
 810ad46:	d820      	bhi.n	810ad8a <HAL_SPI_TransmitReceive+0x5c2>
 810ad48:	697b      	ldr	r3, [r7, #20]
 810ad4a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 810ad4e:	2b00      	cmp	r3, #0
 810ad50:	d01b      	beq.n	810ad8a <HAL_SPI_TransmitReceive+0x5c2>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810ad52:	68fb      	ldr	r3, [r7, #12]
 810ad54:	681b      	ldr	r3, [r3, #0]
 810ad56:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810ad5a:	68fb      	ldr	r3, [r7, #12]
 810ad5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ad5e:	7812      	ldrb	r2, [r2, #0]
 810ad60:	b2d2      	uxtb	r2, r2
 810ad62:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810ad64:	68fb      	ldr	r3, [r7, #12]
 810ad66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810ad68:	1c5a      	adds	r2, r3, #1
 810ad6a:	68fb      	ldr	r3, [r7, #12]
 810ad6c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810ad6e:	68fb      	ldr	r3, [r7, #12]
 810ad70:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ad74:	b29b      	uxth	r3, r3
 810ad76:	3b01      	subs	r3, #1
 810ad78:	b29a      	uxth	r2, r3
 810ad7a:	68fb      	ldr	r3, [r7, #12]
 810ad7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810ad80:	68fb      	ldr	r3, [r7, #12]
 810ad82:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810ad86:	853b      	strh	r3, [r7, #40]	@ 0x28
 810ad88:	e023      	b.n	810add2 <HAL_SPI_TransmitReceive+0x60a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810ad8a:	f7f8 fac3 	bl	8103314 <HAL_GetTick>
 810ad8e:	4602      	mov	r2, r0
 810ad90:	69bb      	ldr	r3, [r7, #24]
 810ad92:	1ad3      	subs	r3, r2, r3
 810ad94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810ad96:	429a      	cmp	r2, r3
 810ad98:	d803      	bhi.n	810ada2 <HAL_SPI_TransmitReceive+0x5da>
 810ad9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810ad9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810ada0:	d102      	bne.n	810ada8 <HAL_SPI_TransmitReceive+0x5e0>
 810ada2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810ada4:	2b00      	cmp	r3, #0
 810ada6:	d114      	bne.n	810add2 <HAL_SPI_TransmitReceive+0x60a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 810ada8:	68f8      	ldr	r0, [r7, #12]
 810adaa:	f000 f853 	bl	810ae54 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810adae:	68fb      	ldr	r3, [r7, #12]
 810adb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810adb4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 810adb8:	68fb      	ldr	r3, [r7, #12]
 810adba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 810adbe:	68fb      	ldr	r3, [r7, #12]
 810adc0:	2201      	movs	r2, #1
 810adc2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 810adc6:	68fb      	ldr	r3, [r7, #12]
 810adc8:	2200      	movs	r2, #0
 810adca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 810adce:	2303      	movs	r3, #3
 810add0:	e02d      	b.n	810ae2e <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810add2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 810add4:	2b00      	cmp	r3, #0
 810add6:	f47f af11 	bne.w	810abfc <HAL_SPI_TransmitReceive+0x434>
 810adda:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810addc:	2b00      	cmp	r3, #0
 810adde:	f47f af0d 	bne.w	810abfc <HAL_SPI_TransmitReceive+0x434>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 810ade2:	69bb      	ldr	r3, [r7, #24]
 810ade4:	9300      	str	r3, [sp, #0]
 810ade6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810ade8:	2200      	movs	r2, #0
 810adea:	2108      	movs	r1, #8
 810adec:	68f8      	ldr	r0, [r7, #12]
 810adee:	f000 f8d1 	bl	810af94 <SPI_WaitOnFlagUntilTimeout>
 810adf2:	4603      	mov	r3, r0
 810adf4:	2b00      	cmp	r3, #0
 810adf6:	d007      	beq.n	810ae08 <HAL_SPI_TransmitReceive+0x640>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810adf8:	68fb      	ldr	r3, [r7, #12]
 810adfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810adfe:	f043 0220 	orr.w	r2, r3, #32
 810ae02:	68fb      	ldr	r3, [r7, #12]
 810ae04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 810ae08:	68f8      	ldr	r0, [r7, #12]
 810ae0a:	f000 f823 	bl	810ae54 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 810ae0e:	68fb      	ldr	r3, [r7, #12]
 810ae10:	2201      	movs	r2, #1
 810ae12:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 810ae16:	68fb      	ldr	r3, [r7, #12]
 810ae18:	2200      	movs	r2, #0
 810ae1a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 810ae1e:	68fb      	ldr	r3, [r7, #12]
 810ae20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810ae24:	2b00      	cmp	r3, #0
 810ae26:	d001      	beq.n	810ae2c <HAL_SPI_TransmitReceive+0x664>
  {
    return HAL_ERROR;
 810ae28:	2301      	movs	r3, #1
 810ae2a:	e000      	b.n	810ae2e <HAL_SPI_TransmitReceive+0x666>
  }
  else
  {
    return HAL_OK;
 810ae2c:	2300      	movs	r3, #0
  }
}
 810ae2e:	4618      	mov	r0, r3
 810ae30:	3730      	adds	r7, #48	@ 0x30
 810ae32:	46bd      	mov	sp, r7
 810ae34:	bd80      	pop	{r7, pc}
 810ae36:	bf00      	nop

0810ae38 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 810ae38:	b480      	push	{r7}
 810ae3a:	b083      	sub	sp, #12
 810ae3c:	af00      	add	r7, sp, #0
 810ae3e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 810ae40:	687b      	ldr	r3, [r7, #4]
 810ae42:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810ae46:	b2db      	uxtb	r3, r3
}
 810ae48:	4618      	mov	r0, r3
 810ae4a:	370c      	adds	r7, #12
 810ae4c:	46bd      	mov	sp, r7
 810ae4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ae52:	4770      	bx	lr

0810ae54 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 810ae54:	b480      	push	{r7}
 810ae56:	b085      	sub	sp, #20
 810ae58:	af00      	add	r7, sp, #0
 810ae5a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 810ae5c:	687b      	ldr	r3, [r7, #4]
 810ae5e:	681b      	ldr	r3, [r3, #0]
 810ae60:	695b      	ldr	r3, [r3, #20]
 810ae62:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 810ae64:	687b      	ldr	r3, [r7, #4]
 810ae66:	681b      	ldr	r3, [r3, #0]
 810ae68:	699a      	ldr	r2, [r3, #24]
 810ae6a:	687b      	ldr	r3, [r7, #4]
 810ae6c:	681b      	ldr	r3, [r3, #0]
 810ae6e:	f042 0208 	orr.w	r2, r2, #8
 810ae72:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 810ae74:	687b      	ldr	r3, [r7, #4]
 810ae76:	681b      	ldr	r3, [r3, #0]
 810ae78:	699a      	ldr	r2, [r3, #24]
 810ae7a:	687b      	ldr	r3, [r7, #4]
 810ae7c:	681b      	ldr	r3, [r3, #0]
 810ae7e:	f042 0210 	orr.w	r2, r2, #16
 810ae82:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 810ae84:	687b      	ldr	r3, [r7, #4]
 810ae86:	681b      	ldr	r3, [r3, #0]
 810ae88:	681a      	ldr	r2, [r3, #0]
 810ae8a:	687b      	ldr	r3, [r7, #4]
 810ae8c:	681b      	ldr	r3, [r3, #0]
 810ae8e:	f022 0201 	bic.w	r2, r2, #1
 810ae92:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 810ae94:	687b      	ldr	r3, [r7, #4]
 810ae96:	681b      	ldr	r3, [r3, #0]
 810ae98:	691b      	ldr	r3, [r3, #16]
 810ae9a:	687a      	ldr	r2, [r7, #4]
 810ae9c:	6812      	ldr	r2, [r2, #0]
 810ae9e:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 810aea2:	f023 0303 	bic.w	r3, r3, #3
 810aea6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 810aea8:	687b      	ldr	r3, [r7, #4]
 810aeaa:	681b      	ldr	r3, [r3, #0]
 810aeac:	689a      	ldr	r2, [r3, #8]
 810aeae:	687b      	ldr	r3, [r7, #4]
 810aeb0:	681b      	ldr	r3, [r3, #0]
 810aeb2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 810aeb6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 810aeb8:	687b      	ldr	r3, [r7, #4]
 810aeba:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810aebe:	b2db      	uxtb	r3, r3
 810aec0:	2b04      	cmp	r3, #4
 810aec2:	d014      	beq.n	810aeee <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 810aec4:	68fb      	ldr	r3, [r7, #12]
 810aec6:	f003 0320 	and.w	r3, r3, #32
 810aeca:	2b00      	cmp	r3, #0
 810aecc:	d00f      	beq.n	810aeee <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 810aece:	687b      	ldr	r3, [r7, #4]
 810aed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810aed4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 810aed8:	687b      	ldr	r3, [r7, #4]
 810aeda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 810aede:	687b      	ldr	r3, [r7, #4]
 810aee0:	681b      	ldr	r3, [r3, #0]
 810aee2:	699a      	ldr	r2, [r3, #24]
 810aee4:	687b      	ldr	r3, [r7, #4]
 810aee6:	681b      	ldr	r3, [r3, #0]
 810aee8:	f042 0220 	orr.w	r2, r2, #32
 810aeec:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 810aeee:	687b      	ldr	r3, [r7, #4]
 810aef0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810aef4:	b2db      	uxtb	r3, r3
 810aef6:	2b03      	cmp	r3, #3
 810aef8:	d014      	beq.n	810af24 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 810aefa:	68fb      	ldr	r3, [r7, #12]
 810aefc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810af00:	2b00      	cmp	r3, #0
 810af02:	d00f      	beq.n	810af24 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 810af04:	687b      	ldr	r3, [r7, #4]
 810af06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810af0a:	f043 0204 	orr.w	r2, r3, #4
 810af0e:	687b      	ldr	r3, [r7, #4]
 810af10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 810af14:	687b      	ldr	r3, [r7, #4]
 810af16:	681b      	ldr	r3, [r3, #0]
 810af18:	699a      	ldr	r2, [r3, #24]
 810af1a:	687b      	ldr	r3, [r7, #4]
 810af1c:	681b      	ldr	r3, [r3, #0]
 810af1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 810af22:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 810af24:	68fb      	ldr	r3, [r7, #12]
 810af26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 810af2a:	2b00      	cmp	r3, #0
 810af2c:	d00f      	beq.n	810af4e <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 810af2e:	687b      	ldr	r3, [r7, #4]
 810af30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810af34:	f043 0201 	orr.w	r2, r3, #1
 810af38:	687b      	ldr	r3, [r7, #4]
 810af3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 810af3e:	687b      	ldr	r3, [r7, #4]
 810af40:	681b      	ldr	r3, [r3, #0]
 810af42:	699a      	ldr	r2, [r3, #24]
 810af44:	687b      	ldr	r3, [r7, #4]
 810af46:	681b      	ldr	r3, [r3, #0]
 810af48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 810af4c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 810af4e:	68fb      	ldr	r3, [r7, #12]
 810af50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810af54:	2b00      	cmp	r3, #0
 810af56:	d00f      	beq.n	810af78 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 810af58:	687b      	ldr	r3, [r7, #4]
 810af5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810af5e:	f043 0208 	orr.w	r2, r3, #8
 810af62:	687b      	ldr	r3, [r7, #4]
 810af64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 810af68:	687b      	ldr	r3, [r7, #4]
 810af6a:	681b      	ldr	r3, [r3, #0]
 810af6c:	699a      	ldr	r2, [r3, #24]
 810af6e:	687b      	ldr	r3, [r7, #4]
 810af70:	681b      	ldr	r3, [r3, #0]
 810af72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810af76:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 810af78:	687b      	ldr	r3, [r7, #4]
 810af7a:	2200      	movs	r2, #0
 810af7c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 810af80:	687b      	ldr	r3, [r7, #4]
 810af82:	2200      	movs	r2, #0
 810af84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 810af88:	bf00      	nop
 810af8a:	3714      	adds	r7, #20
 810af8c:	46bd      	mov	sp, r7
 810af8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810af92:	4770      	bx	lr

0810af94 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 810af94:	b580      	push	{r7, lr}
 810af96:	b084      	sub	sp, #16
 810af98:	af00      	add	r7, sp, #0
 810af9a:	60f8      	str	r0, [r7, #12]
 810af9c:	60b9      	str	r1, [r7, #8]
 810af9e:	603b      	str	r3, [r7, #0]
 810afa0:	4613      	mov	r3, r2
 810afa2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 810afa4:	e010      	b.n	810afc8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810afa6:	f7f8 f9b5 	bl	8103314 <HAL_GetTick>
 810afaa:	4602      	mov	r2, r0
 810afac:	69bb      	ldr	r3, [r7, #24]
 810afae:	1ad3      	subs	r3, r2, r3
 810afb0:	683a      	ldr	r2, [r7, #0]
 810afb2:	429a      	cmp	r2, r3
 810afb4:	d803      	bhi.n	810afbe <SPI_WaitOnFlagUntilTimeout+0x2a>
 810afb6:	683b      	ldr	r3, [r7, #0]
 810afb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 810afbc:	d102      	bne.n	810afc4 <SPI_WaitOnFlagUntilTimeout+0x30>
 810afbe:	683b      	ldr	r3, [r7, #0]
 810afc0:	2b00      	cmp	r3, #0
 810afc2:	d101      	bne.n	810afc8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 810afc4:	2303      	movs	r3, #3
 810afc6:	e00f      	b.n	810afe8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 810afc8:	68fb      	ldr	r3, [r7, #12]
 810afca:	681b      	ldr	r3, [r3, #0]
 810afcc:	695a      	ldr	r2, [r3, #20]
 810afce:	68bb      	ldr	r3, [r7, #8]
 810afd0:	4013      	ands	r3, r2
 810afd2:	68ba      	ldr	r2, [r7, #8]
 810afd4:	429a      	cmp	r2, r3
 810afd6:	bf0c      	ite	eq
 810afd8:	2301      	moveq	r3, #1
 810afda:	2300      	movne	r3, #0
 810afdc:	b2db      	uxtb	r3, r3
 810afde:	461a      	mov	r2, r3
 810afe0:	79fb      	ldrb	r3, [r7, #7]
 810afe2:	429a      	cmp	r2, r3
 810afe4:	d0df      	beq.n	810afa6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 810afe6:	2300      	movs	r3, #0
}
 810afe8:	4618      	mov	r0, r3
 810afea:	3710      	adds	r7, #16
 810afec:	46bd      	mov	sp, r7
 810afee:	bd80      	pop	{r7, pc}

0810aff0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 810aff0:	b480      	push	{r7}
 810aff2:	b085      	sub	sp, #20
 810aff4:	af00      	add	r7, sp, #0
 810aff6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 810aff8:	687b      	ldr	r3, [r7, #4]
 810affa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810affc:	095b      	lsrs	r3, r3, #5
 810affe:	3301      	adds	r3, #1
 810b000:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 810b002:	687b      	ldr	r3, [r7, #4]
 810b004:	68db      	ldr	r3, [r3, #12]
 810b006:	3301      	adds	r3, #1
 810b008:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 810b00a:	68bb      	ldr	r3, [r7, #8]
 810b00c:	3307      	adds	r3, #7
 810b00e:	08db      	lsrs	r3, r3, #3
 810b010:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 810b012:	68bb      	ldr	r3, [r7, #8]
 810b014:	68fa      	ldr	r2, [r7, #12]
 810b016:	fb02 f303 	mul.w	r3, r2, r3
}
 810b01a:	4618      	mov	r0, r3
 810b01c:	3714      	adds	r7, #20
 810b01e:	46bd      	mov	sp, r7
 810b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b024:	4770      	bx	lr

0810b026 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 810b026:	b580      	push	{r7, lr}
 810b028:	b082      	sub	sp, #8
 810b02a:	af00      	add	r7, sp, #0
 810b02c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 810b02e:	687b      	ldr	r3, [r7, #4]
 810b030:	2b00      	cmp	r3, #0
 810b032:	d101      	bne.n	810b038 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 810b034:	2301      	movs	r3, #1
 810b036:	e049      	b.n	810b0cc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810b038:	687b      	ldr	r3, [r7, #4]
 810b03a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 810b03e:	b2db      	uxtb	r3, r3
 810b040:	2b00      	cmp	r3, #0
 810b042:	d106      	bne.n	810b052 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810b044:	687b      	ldr	r3, [r7, #4]
 810b046:	2200      	movs	r2, #0
 810b048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 810b04c:	6878      	ldr	r0, [r7, #4]
 810b04e:	f7f8 f869 	bl	8103124 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810b052:	687b      	ldr	r3, [r7, #4]
 810b054:	2202      	movs	r2, #2
 810b056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810b05a:	687b      	ldr	r3, [r7, #4]
 810b05c:	681a      	ldr	r2, [r3, #0]
 810b05e:	687b      	ldr	r3, [r7, #4]
 810b060:	3304      	adds	r3, #4
 810b062:	4619      	mov	r1, r3
 810b064:	4610      	mov	r0, r2
 810b066:	f000 fad5 	bl	810b614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810b06a:	687b      	ldr	r3, [r7, #4]
 810b06c:	2201      	movs	r2, #1
 810b06e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810b072:	687b      	ldr	r3, [r7, #4]
 810b074:	2201      	movs	r2, #1
 810b076:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 810b07a:	687b      	ldr	r3, [r7, #4]
 810b07c:	2201      	movs	r2, #1
 810b07e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 810b082:	687b      	ldr	r3, [r7, #4]
 810b084:	2201      	movs	r2, #1
 810b086:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 810b08a:	687b      	ldr	r3, [r7, #4]
 810b08c:	2201      	movs	r2, #1
 810b08e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 810b092:	687b      	ldr	r3, [r7, #4]
 810b094:	2201      	movs	r2, #1
 810b096:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 810b09a:	687b      	ldr	r3, [r7, #4]
 810b09c:	2201      	movs	r2, #1
 810b09e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810b0a2:	687b      	ldr	r3, [r7, #4]
 810b0a4:	2201      	movs	r2, #1
 810b0a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 810b0aa:	687b      	ldr	r3, [r7, #4]
 810b0ac:	2201      	movs	r2, #1
 810b0ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 810b0b2:	687b      	ldr	r3, [r7, #4]
 810b0b4:	2201      	movs	r2, #1
 810b0b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 810b0ba:	687b      	ldr	r3, [r7, #4]
 810b0bc:	2201      	movs	r2, #1
 810b0be:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 810b0c2:	687b      	ldr	r3, [r7, #4]
 810b0c4:	2201      	movs	r2, #1
 810b0c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 810b0ca:	2300      	movs	r3, #0
}
 810b0cc:	4618      	mov	r0, r3
 810b0ce:	3708      	adds	r7, #8
 810b0d0:	46bd      	mov	sp, r7
 810b0d2:	bd80      	pop	{r7, pc}

0810b0d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 810b0d4:	b480      	push	{r7}
 810b0d6:	b085      	sub	sp, #20
 810b0d8:	af00      	add	r7, sp, #0
 810b0da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 810b0dc:	687b      	ldr	r3, [r7, #4]
 810b0de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 810b0e2:	b2db      	uxtb	r3, r3
 810b0e4:	2b01      	cmp	r3, #1
 810b0e6:	d001      	beq.n	810b0ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 810b0e8:	2301      	movs	r3, #1
 810b0ea:	e054      	b.n	810b196 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810b0ec:	687b      	ldr	r3, [r7, #4]
 810b0ee:	2202      	movs	r2, #2
 810b0f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 810b0f4:	687b      	ldr	r3, [r7, #4]
 810b0f6:	681b      	ldr	r3, [r3, #0]
 810b0f8:	68da      	ldr	r2, [r3, #12]
 810b0fa:	687b      	ldr	r3, [r7, #4]
 810b0fc:	681b      	ldr	r3, [r3, #0]
 810b0fe:	f042 0201 	orr.w	r2, r2, #1
 810b102:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810b104:	687b      	ldr	r3, [r7, #4]
 810b106:	681b      	ldr	r3, [r3, #0]
 810b108:	4a26      	ldr	r2, [pc, #152]	@ (810b1a4 <HAL_TIM_Base_Start_IT+0xd0>)
 810b10a:	4293      	cmp	r3, r2
 810b10c:	d022      	beq.n	810b154 <HAL_TIM_Base_Start_IT+0x80>
 810b10e:	687b      	ldr	r3, [r7, #4]
 810b110:	681b      	ldr	r3, [r3, #0]
 810b112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810b116:	d01d      	beq.n	810b154 <HAL_TIM_Base_Start_IT+0x80>
 810b118:	687b      	ldr	r3, [r7, #4]
 810b11a:	681b      	ldr	r3, [r3, #0]
 810b11c:	4a22      	ldr	r2, [pc, #136]	@ (810b1a8 <HAL_TIM_Base_Start_IT+0xd4>)
 810b11e:	4293      	cmp	r3, r2
 810b120:	d018      	beq.n	810b154 <HAL_TIM_Base_Start_IT+0x80>
 810b122:	687b      	ldr	r3, [r7, #4]
 810b124:	681b      	ldr	r3, [r3, #0]
 810b126:	4a21      	ldr	r2, [pc, #132]	@ (810b1ac <HAL_TIM_Base_Start_IT+0xd8>)
 810b128:	4293      	cmp	r3, r2
 810b12a:	d013      	beq.n	810b154 <HAL_TIM_Base_Start_IT+0x80>
 810b12c:	687b      	ldr	r3, [r7, #4]
 810b12e:	681b      	ldr	r3, [r3, #0]
 810b130:	4a1f      	ldr	r2, [pc, #124]	@ (810b1b0 <HAL_TIM_Base_Start_IT+0xdc>)
 810b132:	4293      	cmp	r3, r2
 810b134:	d00e      	beq.n	810b154 <HAL_TIM_Base_Start_IT+0x80>
 810b136:	687b      	ldr	r3, [r7, #4]
 810b138:	681b      	ldr	r3, [r3, #0]
 810b13a:	4a1e      	ldr	r2, [pc, #120]	@ (810b1b4 <HAL_TIM_Base_Start_IT+0xe0>)
 810b13c:	4293      	cmp	r3, r2
 810b13e:	d009      	beq.n	810b154 <HAL_TIM_Base_Start_IT+0x80>
 810b140:	687b      	ldr	r3, [r7, #4]
 810b142:	681b      	ldr	r3, [r3, #0]
 810b144:	4a1c      	ldr	r2, [pc, #112]	@ (810b1b8 <HAL_TIM_Base_Start_IT+0xe4>)
 810b146:	4293      	cmp	r3, r2
 810b148:	d004      	beq.n	810b154 <HAL_TIM_Base_Start_IT+0x80>
 810b14a:	687b      	ldr	r3, [r7, #4]
 810b14c:	681b      	ldr	r3, [r3, #0]
 810b14e:	4a1b      	ldr	r2, [pc, #108]	@ (810b1bc <HAL_TIM_Base_Start_IT+0xe8>)
 810b150:	4293      	cmp	r3, r2
 810b152:	d115      	bne.n	810b180 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 810b154:	687b      	ldr	r3, [r7, #4]
 810b156:	681b      	ldr	r3, [r3, #0]
 810b158:	689a      	ldr	r2, [r3, #8]
 810b15a:	4b19      	ldr	r3, [pc, #100]	@ (810b1c0 <HAL_TIM_Base_Start_IT+0xec>)
 810b15c:	4013      	ands	r3, r2
 810b15e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810b160:	68fb      	ldr	r3, [r7, #12]
 810b162:	2b06      	cmp	r3, #6
 810b164:	d015      	beq.n	810b192 <HAL_TIM_Base_Start_IT+0xbe>
 810b166:	68fb      	ldr	r3, [r7, #12]
 810b168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810b16c:	d011      	beq.n	810b192 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 810b16e:	687b      	ldr	r3, [r7, #4]
 810b170:	681b      	ldr	r3, [r3, #0]
 810b172:	681a      	ldr	r2, [r3, #0]
 810b174:	687b      	ldr	r3, [r7, #4]
 810b176:	681b      	ldr	r3, [r3, #0]
 810b178:	f042 0201 	orr.w	r2, r2, #1
 810b17c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810b17e:	e008      	b.n	810b192 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 810b180:	687b      	ldr	r3, [r7, #4]
 810b182:	681b      	ldr	r3, [r3, #0]
 810b184:	681a      	ldr	r2, [r3, #0]
 810b186:	687b      	ldr	r3, [r7, #4]
 810b188:	681b      	ldr	r3, [r3, #0]
 810b18a:	f042 0201 	orr.w	r2, r2, #1
 810b18e:	601a      	str	r2, [r3, #0]
 810b190:	e000      	b.n	810b194 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810b192:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 810b194:	2300      	movs	r3, #0
}
 810b196:	4618      	mov	r0, r3
 810b198:	3714      	adds	r7, #20
 810b19a:	46bd      	mov	sp, r7
 810b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b1a0:	4770      	bx	lr
 810b1a2:	bf00      	nop
 810b1a4:	40010000 	.word	0x40010000
 810b1a8:	40000400 	.word	0x40000400
 810b1ac:	40000800 	.word	0x40000800
 810b1b0:	40000c00 	.word	0x40000c00
 810b1b4:	40010400 	.word	0x40010400
 810b1b8:	40001800 	.word	0x40001800
 810b1bc:	40014000 	.word	0x40014000
 810b1c0:	00010007 	.word	0x00010007

0810b1c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 810b1c4:	b580      	push	{r7, lr}
 810b1c6:	b084      	sub	sp, #16
 810b1c8:	af00      	add	r7, sp, #0
 810b1ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 810b1cc:	687b      	ldr	r3, [r7, #4]
 810b1ce:	681b      	ldr	r3, [r3, #0]
 810b1d0:	68db      	ldr	r3, [r3, #12]
 810b1d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 810b1d4:	687b      	ldr	r3, [r7, #4]
 810b1d6:	681b      	ldr	r3, [r3, #0]
 810b1d8:	691b      	ldr	r3, [r3, #16]
 810b1da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 810b1dc:	68bb      	ldr	r3, [r7, #8]
 810b1de:	f003 0302 	and.w	r3, r3, #2
 810b1e2:	2b00      	cmp	r3, #0
 810b1e4:	d020      	beq.n	810b228 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 810b1e6:	68fb      	ldr	r3, [r7, #12]
 810b1e8:	f003 0302 	and.w	r3, r3, #2
 810b1ec:	2b00      	cmp	r3, #0
 810b1ee:	d01b      	beq.n	810b228 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 810b1f0:	687b      	ldr	r3, [r7, #4]
 810b1f2:	681b      	ldr	r3, [r3, #0]
 810b1f4:	f06f 0202 	mvn.w	r2, #2
 810b1f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 810b1fa:	687b      	ldr	r3, [r7, #4]
 810b1fc:	2201      	movs	r2, #1
 810b1fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 810b200:	687b      	ldr	r3, [r7, #4]
 810b202:	681b      	ldr	r3, [r3, #0]
 810b204:	699b      	ldr	r3, [r3, #24]
 810b206:	f003 0303 	and.w	r3, r3, #3
 810b20a:	2b00      	cmp	r3, #0
 810b20c:	d003      	beq.n	810b216 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 810b20e:	6878      	ldr	r0, [r7, #4]
 810b210:	f000 f9e2 	bl	810b5d8 <HAL_TIM_IC_CaptureCallback>
 810b214:	e005      	b.n	810b222 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 810b216:	6878      	ldr	r0, [r7, #4]
 810b218:	f000 f9d4 	bl	810b5c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 810b21c:	6878      	ldr	r0, [r7, #4]
 810b21e:	f000 f9e5 	bl	810b5ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810b222:	687b      	ldr	r3, [r7, #4]
 810b224:	2200      	movs	r2, #0
 810b226:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 810b228:	68bb      	ldr	r3, [r7, #8]
 810b22a:	f003 0304 	and.w	r3, r3, #4
 810b22e:	2b00      	cmp	r3, #0
 810b230:	d020      	beq.n	810b274 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 810b232:	68fb      	ldr	r3, [r7, #12]
 810b234:	f003 0304 	and.w	r3, r3, #4
 810b238:	2b00      	cmp	r3, #0
 810b23a:	d01b      	beq.n	810b274 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 810b23c:	687b      	ldr	r3, [r7, #4]
 810b23e:	681b      	ldr	r3, [r3, #0]
 810b240:	f06f 0204 	mvn.w	r2, #4
 810b244:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 810b246:	687b      	ldr	r3, [r7, #4]
 810b248:	2202      	movs	r2, #2
 810b24a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 810b24c:	687b      	ldr	r3, [r7, #4]
 810b24e:	681b      	ldr	r3, [r3, #0]
 810b250:	699b      	ldr	r3, [r3, #24]
 810b252:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810b256:	2b00      	cmp	r3, #0
 810b258:	d003      	beq.n	810b262 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810b25a:	6878      	ldr	r0, [r7, #4]
 810b25c:	f000 f9bc 	bl	810b5d8 <HAL_TIM_IC_CaptureCallback>
 810b260:	e005      	b.n	810b26e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810b262:	6878      	ldr	r0, [r7, #4]
 810b264:	f000 f9ae 	bl	810b5c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810b268:	6878      	ldr	r0, [r7, #4]
 810b26a:	f000 f9bf 	bl	810b5ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810b26e:	687b      	ldr	r3, [r7, #4]
 810b270:	2200      	movs	r2, #0
 810b272:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 810b274:	68bb      	ldr	r3, [r7, #8]
 810b276:	f003 0308 	and.w	r3, r3, #8
 810b27a:	2b00      	cmp	r3, #0
 810b27c:	d020      	beq.n	810b2c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 810b27e:	68fb      	ldr	r3, [r7, #12]
 810b280:	f003 0308 	and.w	r3, r3, #8
 810b284:	2b00      	cmp	r3, #0
 810b286:	d01b      	beq.n	810b2c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 810b288:	687b      	ldr	r3, [r7, #4]
 810b28a:	681b      	ldr	r3, [r3, #0]
 810b28c:	f06f 0208 	mvn.w	r2, #8
 810b290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 810b292:	687b      	ldr	r3, [r7, #4]
 810b294:	2204      	movs	r2, #4
 810b296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 810b298:	687b      	ldr	r3, [r7, #4]
 810b29a:	681b      	ldr	r3, [r3, #0]
 810b29c:	69db      	ldr	r3, [r3, #28]
 810b29e:	f003 0303 	and.w	r3, r3, #3
 810b2a2:	2b00      	cmp	r3, #0
 810b2a4:	d003      	beq.n	810b2ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810b2a6:	6878      	ldr	r0, [r7, #4]
 810b2a8:	f000 f996 	bl	810b5d8 <HAL_TIM_IC_CaptureCallback>
 810b2ac:	e005      	b.n	810b2ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810b2ae:	6878      	ldr	r0, [r7, #4]
 810b2b0:	f000 f988 	bl	810b5c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810b2b4:	6878      	ldr	r0, [r7, #4]
 810b2b6:	f000 f999 	bl	810b5ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810b2ba:	687b      	ldr	r3, [r7, #4]
 810b2bc:	2200      	movs	r2, #0
 810b2be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 810b2c0:	68bb      	ldr	r3, [r7, #8]
 810b2c2:	f003 0310 	and.w	r3, r3, #16
 810b2c6:	2b00      	cmp	r3, #0
 810b2c8:	d020      	beq.n	810b30c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 810b2ca:	68fb      	ldr	r3, [r7, #12]
 810b2cc:	f003 0310 	and.w	r3, r3, #16
 810b2d0:	2b00      	cmp	r3, #0
 810b2d2:	d01b      	beq.n	810b30c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 810b2d4:	687b      	ldr	r3, [r7, #4]
 810b2d6:	681b      	ldr	r3, [r3, #0]
 810b2d8:	f06f 0210 	mvn.w	r2, #16
 810b2dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 810b2de:	687b      	ldr	r3, [r7, #4]
 810b2e0:	2208      	movs	r2, #8
 810b2e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 810b2e4:	687b      	ldr	r3, [r7, #4]
 810b2e6:	681b      	ldr	r3, [r3, #0]
 810b2e8:	69db      	ldr	r3, [r3, #28]
 810b2ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810b2ee:	2b00      	cmp	r3, #0
 810b2f0:	d003      	beq.n	810b2fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810b2f2:	6878      	ldr	r0, [r7, #4]
 810b2f4:	f000 f970 	bl	810b5d8 <HAL_TIM_IC_CaptureCallback>
 810b2f8:	e005      	b.n	810b306 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810b2fa:	6878      	ldr	r0, [r7, #4]
 810b2fc:	f000 f962 	bl	810b5c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 810b300:	6878      	ldr	r0, [r7, #4]
 810b302:	f000 f973 	bl	810b5ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810b306:	687b      	ldr	r3, [r7, #4]
 810b308:	2200      	movs	r2, #0
 810b30a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 810b30c:	68bb      	ldr	r3, [r7, #8]
 810b30e:	f003 0301 	and.w	r3, r3, #1
 810b312:	2b00      	cmp	r3, #0
 810b314:	d00c      	beq.n	810b330 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 810b316:	68fb      	ldr	r3, [r7, #12]
 810b318:	f003 0301 	and.w	r3, r3, #1
 810b31c:	2b00      	cmp	r3, #0
 810b31e:	d007      	beq.n	810b330 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 810b320:	687b      	ldr	r3, [r7, #4]
 810b322:	681b      	ldr	r3, [r3, #0]
 810b324:	f06f 0201 	mvn.w	r2, #1
 810b328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 810b32a:	6878      	ldr	r0, [r7, #4]
 810b32c:	f7f7 fcce 	bl	8102ccc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 810b330:	68bb      	ldr	r3, [r7, #8]
 810b332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810b336:	2b00      	cmp	r3, #0
 810b338:	d104      	bne.n	810b344 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 810b33a:	68bb      	ldr	r3, [r7, #8]
 810b33c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 810b340:	2b00      	cmp	r3, #0
 810b342:	d00c      	beq.n	810b35e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 810b344:	68fb      	ldr	r3, [r7, #12]
 810b346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810b34a:	2b00      	cmp	r3, #0
 810b34c:	d007      	beq.n	810b35e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 810b34e:	687b      	ldr	r3, [r7, #4]
 810b350:	681b      	ldr	r3, [r3, #0]
 810b352:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 810b356:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 810b358:	6878      	ldr	r0, [r7, #4]
 810b35a:	f000 fb35 	bl	810b9c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 810b35e:	68bb      	ldr	r3, [r7, #8]
 810b360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810b364:	2b00      	cmp	r3, #0
 810b366:	d00c      	beq.n	810b382 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 810b368:	68fb      	ldr	r3, [r7, #12]
 810b36a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810b36e:	2b00      	cmp	r3, #0
 810b370:	d007      	beq.n	810b382 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 810b372:	687b      	ldr	r3, [r7, #4]
 810b374:	681b      	ldr	r3, [r3, #0]
 810b376:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 810b37a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 810b37c:	6878      	ldr	r0, [r7, #4]
 810b37e:	f000 fb2d 	bl	810b9dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 810b382:	68bb      	ldr	r3, [r7, #8]
 810b384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810b388:	2b00      	cmp	r3, #0
 810b38a:	d00c      	beq.n	810b3a6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 810b38c:	68fb      	ldr	r3, [r7, #12]
 810b38e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810b392:	2b00      	cmp	r3, #0
 810b394:	d007      	beq.n	810b3a6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 810b396:	687b      	ldr	r3, [r7, #4]
 810b398:	681b      	ldr	r3, [r3, #0]
 810b39a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 810b39e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 810b3a0:	6878      	ldr	r0, [r7, #4]
 810b3a2:	f000 f92d 	bl	810b600 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 810b3a6:	68bb      	ldr	r3, [r7, #8]
 810b3a8:	f003 0320 	and.w	r3, r3, #32
 810b3ac:	2b00      	cmp	r3, #0
 810b3ae:	d00c      	beq.n	810b3ca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 810b3b0:	68fb      	ldr	r3, [r7, #12]
 810b3b2:	f003 0320 	and.w	r3, r3, #32
 810b3b6:	2b00      	cmp	r3, #0
 810b3b8:	d007      	beq.n	810b3ca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 810b3ba:	687b      	ldr	r3, [r7, #4]
 810b3bc:	681b      	ldr	r3, [r3, #0]
 810b3be:	f06f 0220 	mvn.w	r2, #32
 810b3c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 810b3c4:	6878      	ldr	r0, [r7, #4]
 810b3c6:	f000 faf5 	bl	810b9b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 810b3ca:	bf00      	nop
 810b3cc:	3710      	adds	r7, #16
 810b3ce:	46bd      	mov	sp, r7
 810b3d0:	bd80      	pop	{r7, pc}
	...

0810b3d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 810b3d4:	b580      	push	{r7, lr}
 810b3d6:	b084      	sub	sp, #16
 810b3d8:	af00      	add	r7, sp, #0
 810b3da:	6078      	str	r0, [r7, #4]
 810b3dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810b3de:	2300      	movs	r3, #0
 810b3e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 810b3e2:	687b      	ldr	r3, [r7, #4]
 810b3e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810b3e8:	2b01      	cmp	r3, #1
 810b3ea:	d101      	bne.n	810b3f0 <HAL_TIM_ConfigClockSource+0x1c>
 810b3ec:	2302      	movs	r3, #2
 810b3ee:	e0de      	b.n	810b5ae <HAL_TIM_ConfigClockSource+0x1da>
 810b3f0:	687b      	ldr	r3, [r7, #4]
 810b3f2:	2201      	movs	r2, #1
 810b3f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 810b3f8:	687b      	ldr	r3, [r7, #4]
 810b3fa:	2202      	movs	r2, #2
 810b3fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 810b400:	687b      	ldr	r3, [r7, #4]
 810b402:	681b      	ldr	r3, [r3, #0]
 810b404:	689b      	ldr	r3, [r3, #8]
 810b406:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 810b408:	68bb      	ldr	r3, [r7, #8]
 810b40a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 810b40e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 810b412:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810b414:	68bb      	ldr	r3, [r7, #8]
 810b416:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810b41a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 810b41c:	687b      	ldr	r3, [r7, #4]
 810b41e:	681b      	ldr	r3, [r3, #0]
 810b420:	68ba      	ldr	r2, [r7, #8]
 810b422:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 810b424:	683b      	ldr	r3, [r7, #0]
 810b426:	681b      	ldr	r3, [r3, #0]
 810b428:	4a63      	ldr	r2, [pc, #396]	@ (810b5b8 <HAL_TIM_ConfigClockSource+0x1e4>)
 810b42a:	4293      	cmp	r3, r2
 810b42c:	f000 80a9 	beq.w	810b582 <HAL_TIM_ConfigClockSource+0x1ae>
 810b430:	4a61      	ldr	r2, [pc, #388]	@ (810b5b8 <HAL_TIM_ConfigClockSource+0x1e4>)
 810b432:	4293      	cmp	r3, r2
 810b434:	f200 80ae 	bhi.w	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b438:	4a60      	ldr	r2, [pc, #384]	@ (810b5bc <HAL_TIM_ConfigClockSource+0x1e8>)
 810b43a:	4293      	cmp	r3, r2
 810b43c:	f000 80a1 	beq.w	810b582 <HAL_TIM_ConfigClockSource+0x1ae>
 810b440:	4a5e      	ldr	r2, [pc, #376]	@ (810b5bc <HAL_TIM_ConfigClockSource+0x1e8>)
 810b442:	4293      	cmp	r3, r2
 810b444:	f200 80a6 	bhi.w	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b448:	4a5d      	ldr	r2, [pc, #372]	@ (810b5c0 <HAL_TIM_ConfigClockSource+0x1ec>)
 810b44a:	4293      	cmp	r3, r2
 810b44c:	f000 8099 	beq.w	810b582 <HAL_TIM_ConfigClockSource+0x1ae>
 810b450:	4a5b      	ldr	r2, [pc, #364]	@ (810b5c0 <HAL_TIM_ConfigClockSource+0x1ec>)
 810b452:	4293      	cmp	r3, r2
 810b454:	f200 809e 	bhi.w	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b458:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 810b45c:	f000 8091 	beq.w	810b582 <HAL_TIM_ConfigClockSource+0x1ae>
 810b460:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 810b464:	f200 8096 	bhi.w	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b468:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810b46c:	f000 8089 	beq.w	810b582 <HAL_TIM_ConfigClockSource+0x1ae>
 810b470:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810b474:	f200 808e 	bhi.w	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810b47c:	d03e      	beq.n	810b4fc <HAL_TIM_ConfigClockSource+0x128>
 810b47e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810b482:	f200 8087 	bhi.w	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b486:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810b48a:	f000 8086 	beq.w	810b59a <HAL_TIM_ConfigClockSource+0x1c6>
 810b48e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810b492:	d87f      	bhi.n	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b494:	2b70      	cmp	r3, #112	@ 0x70
 810b496:	d01a      	beq.n	810b4ce <HAL_TIM_ConfigClockSource+0xfa>
 810b498:	2b70      	cmp	r3, #112	@ 0x70
 810b49a:	d87b      	bhi.n	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b49c:	2b60      	cmp	r3, #96	@ 0x60
 810b49e:	d050      	beq.n	810b542 <HAL_TIM_ConfigClockSource+0x16e>
 810b4a0:	2b60      	cmp	r3, #96	@ 0x60
 810b4a2:	d877      	bhi.n	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b4a4:	2b50      	cmp	r3, #80	@ 0x50
 810b4a6:	d03c      	beq.n	810b522 <HAL_TIM_ConfigClockSource+0x14e>
 810b4a8:	2b50      	cmp	r3, #80	@ 0x50
 810b4aa:	d873      	bhi.n	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b4ac:	2b40      	cmp	r3, #64	@ 0x40
 810b4ae:	d058      	beq.n	810b562 <HAL_TIM_ConfigClockSource+0x18e>
 810b4b0:	2b40      	cmp	r3, #64	@ 0x40
 810b4b2:	d86f      	bhi.n	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b4b4:	2b30      	cmp	r3, #48	@ 0x30
 810b4b6:	d064      	beq.n	810b582 <HAL_TIM_ConfigClockSource+0x1ae>
 810b4b8:	2b30      	cmp	r3, #48	@ 0x30
 810b4ba:	d86b      	bhi.n	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b4bc:	2b20      	cmp	r3, #32
 810b4be:	d060      	beq.n	810b582 <HAL_TIM_ConfigClockSource+0x1ae>
 810b4c0:	2b20      	cmp	r3, #32
 810b4c2:	d867      	bhi.n	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
 810b4c4:	2b00      	cmp	r3, #0
 810b4c6:	d05c      	beq.n	810b582 <HAL_TIM_ConfigClockSource+0x1ae>
 810b4c8:	2b10      	cmp	r3, #16
 810b4ca:	d05a      	beq.n	810b582 <HAL_TIM_ConfigClockSource+0x1ae>
 810b4cc:	e062      	b.n	810b594 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 810b4ce:	687b      	ldr	r3, [r7, #4]
 810b4d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 810b4d2:	683b      	ldr	r3, [r7, #0]
 810b4d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 810b4d6:	683b      	ldr	r3, [r7, #0]
 810b4d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 810b4da:	683b      	ldr	r3, [r7, #0]
 810b4dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 810b4de:	f000 f9bb 	bl	810b858 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 810b4e2:	687b      	ldr	r3, [r7, #4]
 810b4e4:	681b      	ldr	r3, [r3, #0]
 810b4e6:	689b      	ldr	r3, [r3, #8]
 810b4e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 810b4ea:	68bb      	ldr	r3, [r7, #8]
 810b4ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 810b4f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 810b4f2:	687b      	ldr	r3, [r7, #4]
 810b4f4:	681b      	ldr	r3, [r3, #0]
 810b4f6:	68ba      	ldr	r2, [r7, #8]
 810b4f8:	609a      	str	r2, [r3, #8]
      break;
 810b4fa:	e04f      	b.n	810b59c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 810b4fc:	687b      	ldr	r3, [r7, #4]
 810b4fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 810b500:	683b      	ldr	r3, [r7, #0]
 810b502:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 810b504:	683b      	ldr	r3, [r7, #0]
 810b506:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 810b508:	683b      	ldr	r3, [r7, #0]
 810b50a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 810b50c:	f000 f9a4 	bl	810b858 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 810b510:	687b      	ldr	r3, [r7, #4]
 810b512:	681b      	ldr	r3, [r3, #0]
 810b514:	689a      	ldr	r2, [r3, #8]
 810b516:	687b      	ldr	r3, [r7, #4]
 810b518:	681b      	ldr	r3, [r3, #0]
 810b51a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 810b51e:	609a      	str	r2, [r3, #8]
      break;
 810b520:	e03c      	b.n	810b59c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810b522:	687b      	ldr	r3, [r7, #4]
 810b524:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 810b526:	683b      	ldr	r3, [r7, #0]
 810b528:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810b52a:	683b      	ldr	r3, [r7, #0]
 810b52c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 810b52e:	461a      	mov	r2, r3
 810b530:	f000 f916 	bl	810b760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 810b534:	687b      	ldr	r3, [r7, #4]
 810b536:	681b      	ldr	r3, [r3, #0]
 810b538:	2150      	movs	r1, #80	@ 0x50
 810b53a:	4618      	mov	r0, r3
 810b53c:	f000 f96f 	bl	810b81e <TIM_ITRx_SetConfig>
      break;
 810b540:	e02c      	b.n	810b59c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 810b542:	687b      	ldr	r3, [r7, #4]
 810b544:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 810b546:	683b      	ldr	r3, [r7, #0]
 810b548:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810b54a:	683b      	ldr	r3, [r7, #0]
 810b54c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 810b54e:	461a      	mov	r2, r3
 810b550:	f000 f935 	bl	810b7be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 810b554:	687b      	ldr	r3, [r7, #4]
 810b556:	681b      	ldr	r3, [r3, #0]
 810b558:	2160      	movs	r1, #96	@ 0x60
 810b55a:	4618      	mov	r0, r3
 810b55c:	f000 f95f 	bl	810b81e <TIM_ITRx_SetConfig>
      break;
 810b560:	e01c      	b.n	810b59c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810b562:	687b      	ldr	r3, [r7, #4]
 810b564:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 810b566:	683b      	ldr	r3, [r7, #0]
 810b568:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 810b56a:	683b      	ldr	r3, [r7, #0]
 810b56c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 810b56e:	461a      	mov	r2, r3
 810b570:	f000 f8f6 	bl	810b760 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 810b574:	687b      	ldr	r3, [r7, #4]
 810b576:	681b      	ldr	r3, [r3, #0]
 810b578:	2140      	movs	r1, #64	@ 0x40
 810b57a:	4618      	mov	r0, r3
 810b57c:	f000 f94f 	bl	810b81e <TIM_ITRx_SetConfig>
      break;
 810b580:	e00c      	b.n	810b59c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 810b582:	687b      	ldr	r3, [r7, #4]
 810b584:	681a      	ldr	r2, [r3, #0]
 810b586:	683b      	ldr	r3, [r7, #0]
 810b588:	681b      	ldr	r3, [r3, #0]
 810b58a:	4619      	mov	r1, r3
 810b58c:	4610      	mov	r0, r2
 810b58e:	f000 f946 	bl	810b81e <TIM_ITRx_SetConfig>
      break;
 810b592:	e003      	b.n	810b59c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 810b594:	2301      	movs	r3, #1
 810b596:	73fb      	strb	r3, [r7, #15]
      break;
 810b598:	e000      	b.n	810b59c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 810b59a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 810b59c:	687b      	ldr	r3, [r7, #4]
 810b59e:	2201      	movs	r2, #1
 810b5a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 810b5a4:	687b      	ldr	r3, [r7, #4]
 810b5a6:	2200      	movs	r2, #0
 810b5a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 810b5ac:	7bfb      	ldrb	r3, [r7, #15]
}
 810b5ae:	4618      	mov	r0, r3
 810b5b0:	3710      	adds	r7, #16
 810b5b2:	46bd      	mov	sp, r7
 810b5b4:	bd80      	pop	{r7, pc}
 810b5b6:	bf00      	nop
 810b5b8:	00100040 	.word	0x00100040
 810b5bc:	00100030 	.word	0x00100030
 810b5c0:	00100020 	.word	0x00100020

0810b5c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 810b5c4:	b480      	push	{r7}
 810b5c6:	b083      	sub	sp, #12
 810b5c8:	af00      	add	r7, sp, #0
 810b5ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 810b5cc:	bf00      	nop
 810b5ce:	370c      	adds	r7, #12
 810b5d0:	46bd      	mov	sp, r7
 810b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b5d6:	4770      	bx	lr

0810b5d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 810b5d8:	b480      	push	{r7}
 810b5da:	b083      	sub	sp, #12
 810b5dc:	af00      	add	r7, sp, #0
 810b5de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 810b5e0:	bf00      	nop
 810b5e2:	370c      	adds	r7, #12
 810b5e4:	46bd      	mov	sp, r7
 810b5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b5ea:	4770      	bx	lr

0810b5ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 810b5ec:	b480      	push	{r7}
 810b5ee:	b083      	sub	sp, #12
 810b5f0:	af00      	add	r7, sp, #0
 810b5f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 810b5f4:	bf00      	nop
 810b5f6:	370c      	adds	r7, #12
 810b5f8:	46bd      	mov	sp, r7
 810b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b5fe:	4770      	bx	lr

0810b600 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 810b600:	b480      	push	{r7}
 810b602:	b083      	sub	sp, #12
 810b604:	af00      	add	r7, sp, #0
 810b606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 810b608:	bf00      	nop
 810b60a:	370c      	adds	r7, #12
 810b60c:	46bd      	mov	sp, r7
 810b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b612:	4770      	bx	lr

0810b614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 810b614:	b480      	push	{r7}
 810b616:	b085      	sub	sp, #20
 810b618:	af00      	add	r7, sp, #0
 810b61a:	6078      	str	r0, [r7, #4]
 810b61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 810b61e:	687b      	ldr	r3, [r7, #4]
 810b620:	681b      	ldr	r3, [r3, #0]
 810b622:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 810b624:	687b      	ldr	r3, [r7, #4]
 810b626:	4a46      	ldr	r2, [pc, #280]	@ (810b740 <TIM_Base_SetConfig+0x12c>)
 810b628:	4293      	cmp	r3, r2
 810b62a:	d013      	beq.n	810b654 <TIM_Base_SetConfig+0x40>
 810b62c:	687b      	ldr	r3, [r7, #4]
 810b62e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810b632:	d00f      	beq.n	810b654 <TIM_Base_SetConfig+0x40>
 810b634:	687b      	ldr	r3, [r7, #4]
 810b636:	4a43      	ldr	r2, [pc, #268]	@ (810b744 <TIM_Base_SetConfig+0x130>)
 810b638:	4293      	cmp	r3, r2
 810b63a:	d00b      	beq.n	810b654 <TIM_Base_SetConfig+0x40>
 810b63c:	687b      	ldr	r3, [r7, #4]
 810b63e:	4a42      	ldr	r2, [pc, #264]	@ (810b748 <TIM_Base_SetConfig+0x134>)
 810b640:	4293      	cmp	r3, r2
 810b642:	d007      	beq.n	810b654 <TIM_Base_SetConfig+0x40>
 810b644:	687b      	ldr	r3, [r7, #4]
 810b646:	4a41      	ldr	r2, [pc, #260]	@ (810b74c <TIM_Base_SetConfig+0x138>)
 810b648:	4293      	cmp	r3, r2
 810b64a:	d003      	beq.n	810b654 <TIM_Base_SetConfig+0x40>
 810b64c:	687b      	ldr	r3, [r7, #4]
 810b64e:	4a40      	ldr	r2, [pc, #256]	@ (810b750 <TIM_Base_SetConfig+0x13c>)
 810b650:	4293      	cmp	r3, r2
 810b652:	d108      	bne.n	810b666 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 810b654:	68fb      	ldr	r3, [r7, #12]
 810b656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810b65a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 810b65c:	683b      	ldr	r3, [r7, #0]
 810b65e:	685b      	ldr	r3, [r3, #4]
 810b660:	68fa      	ldr	r2, [r7, #12]
 810b662:	4313      	orrs	r3, r2
 810b664:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 810b666:	687b      	ldr	r3, [r7, #4]
 810b668:	4a35      	ldr	r2, [pc, #212]	@ (810b740 <TIM_Base_SetConfig+0x12c>)
 810b66a:	4293      	cmp	r3, r2
 810b66c:	d01f      	beq.n	810b6ae <TIM_Base_SetConfig+0x9a>
 810b66e:	687b      	ldr	r3, [r7, #4]
 810b670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810b674:	d01b      	beq.n	810b6ae <TIM_Base_SetConfig+0x9a>
 810b676:	687b      	ldr	r3, [r7, #4]
 810b678:	4a32      	ldr	r2, [pc, #200]	@ (810b744 <TIM_Base_SetConfig+0x130>)
 810b67a:	4293      	cmp	r3, r2
 810b67c:	d017      	beq.n	810b6ae <TIM_Base_SetConfig+0x9a>
 810b67e:	687b      	ldr	r3, [r7, #4]
 810b680:	4a31      	ldr	r2, [pc, #196]	@ (810b748 <TIM_Base_SetConfig+0x134>)
 810b682:	4293      	cmp	r3, r2
 810b684:	d013      	beq.n	810b6ae <TIM_Base_SetConfig+0x9a>
 810b686:	687b      	ldr	r3, [r7, #4]
 810b688:	4a30      	ldr	r2, [pc, #192]	@ (810b74c <TIM_Base_SetConfig+0x138>)
 810b68a:	4293      	cmp	r3, r2
 810b68c:	d00f      	beq.n	810b6ae <TIM_Base_SetConfig+0x9a>
 810b68e:	687b      	ldr	r3, [r7, #4]
 810b690:	4a2f      	ldr	r2, [pc, #188]	@ (810b750 <TIM_Base_SetConfig+0x13c>)
 810b692:	4293      	cmp	r3, r2
 810b694:	d00b      	beq.n	810b6ae <TIM_Base_SetConfig+0x9a>
 810b696:	687b      	ldr	r3, [r7, #4]
 810b698:	4a2e      	ldr	r2, [pc, #184]	@ (810b754 <TIM_Base_SetConfig+0x140>)
 810b69a:	4293      	cmp	r3, r2
 810b69c:	d007      	beq.n	810b6ae <TIM_Base_SetConfig+0x9a>
 810b69e:	687b      	ldr	r3, [r7, #4]
 810b6a0:	4a2d      	ldr	r2, [pc, #180]	@ (810b758 <TIM_Base_SetConfig+0x144>)
 810b6a2:	4293      	cmp	r3, r2
 810b6a4:	d003      	beq.n	810b6ae <TIM_Base_SetConfig+0x9a>
 810b6a6:	687b      	ldr	r3, [r7, #4]
 810b6a8:	4a2c      	ldr	r2, [pc, #176]	@ (810b75c <TIM_Base_SetConfig+0x148>)
 810b6aa:	4293      	cmp	r3, r2
 810b6ac:	d108      	bne.n	810b6c0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 810b6ae:	68fb      	ldr	r3, [r7, #12]
 810b6b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 810b6b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 810b6b6:	683b      	ldr	r3, [r7, #0]
 810b6b8:	68db      	ldr	r3, [r3, #12]
 810b6ba:	68fa      	ldr	r2, [r7, #12]
 810b6bc:	4313      	orrs	r3, r2
 810b6be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 810b6c0:	68fb      	ldr	r3, [r7, #12]
 810b6c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 810b6c6:	683b      	ldr	r3, [r7, #0]
 810b6c8:	695b      	ldr	r3, [r3, #20]
 810b6ca:	4313      	orrs	r3, r2
 810b6cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 810b6ce:	687b      	ldr	r3, [r7, #4]
 810b6d0:	68fa      	ldr	r2, [r7, #12]
 810b6d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810b6d4:	683b      	ldr	r3, [r7, #0]
 810b6d6:	689a      	ldr	r2, [r3, #8]
 810b6d8:	687b      	ldr	r3, [r7, #4]
 810b6da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 810b6dc:	683b      	ldr	r3, [r7, #0]
 810b6de:	681a      	ldr	r2, [r3, #0]
 810b6e0:	687b      	ldr	r3, [r7, #4]
 810b6e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 810b6e4:	687b      	ldr	r3, [r7, #4]
 810b6e6:	4a16      	ldr	r2, [pc, #88]	@ (810b740 <TIM_Base_SetConfig+0x12c>)
 810b6e8:	4293      	cmp	r3, r2
 810b6ea:	d00f      	beq.n	810b70c <TIM_Base_SetConfig+0xf8>
 810b6ec:	687b      	ldr	r3, [r7, #4]
 810b6ee:	4a18      	ldr	r2, [pc, #96]	@ (810b750 <TIM_Base_SetConfig+0x13c>)
 810b6f0:	4293      	cmp	r3, r2
 810b6f2:	d00b      	beq.n	810b70c <TIM_Base_SetConfig+0xf8>
 810b6f4:	687b      	ldr	r3, [r7, #4]
 810b6f6:	4a17      	ldr	r2, [pc, #92]	@ (810b754 <TIM_Base_SetConfig+0x140>)
 810b6f8:	4293      	cmp	r3, r2
 810b6fa:	d007      	beq.n	810b70c <TIM_Base_SetConfig+0xf8>
 810b6fc:	687b      	ldr	r3, [r7, #4]
 810b6fe:	4a16      	ldr	r2, [pc, #88]	@ (810b758 <TIM_Base_SetConfig+0x144>)
 810b700:	4293      	cmp	r3, r2
 810b702:	d003      	beq.n	810b70c <TIM_Base_SetConfig+0xf8>
 810b704:	687b      	ldr	r3, [r7, #4]
 810b706:	4a15      	ldr	r2, [pc, #84]	@ (810b75c <TIM_Base_SetConfig+0x148>)
 810b708:	4293      	cmp	r3, r2
 810b70a:	d103      	bne.n	810b714 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 810b70c:	683b      	ldr	r3, [r7, #0]
 810b70e:	691a      	ldr	r2, [r3, #16]
 810b710:	687b      	ldr	r3, [r7, #4]
 810b712:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 810b714:	687b      	ldr	r3, [r7, #4]
 810b716:	2201      	movs	r2, #1
 810b718:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 810b71a:	687b      	ldr	r3, [r7, #4]
 810b71c:	691b      	ldr	r3, [r3, #16]
 810b71e:	f003 0301 	and.w	r3, r3, #1
 810b722:	2b01      	cmp	r3, #1
 810b724:	d105      	bne.n	810b732 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 810b726:	687b      	ldr	r3, [r7, #4]
 810b728:	691b      	ldr	r3, [r3, #16]
 810b72a:	f023 0201 	bic.w	r2, r3, #1
 810b72e:	687b      	ldr	r3, [r7, #4]
 810b730:	611a      	str	r2, [r3, #16]
  }
}
 810b732:	bf00      	nop
 810b734:	3714      	adds	r7, #20
 810b736:	46bd      	mov	sp, r7
 810b738:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b73c:	4770      	bx	lr
 810b73e:	bf00      	nop
 810b740:	40010000 	.word	0x40010000
 810b744:	40000400 	.word	0x40000400
 810b748:	40000800 	.word	0x40000800
 810b74c:	40000c00 	.word	0x40000c00
 810b750:	40010400 	.word	0x40010400
 810b754:	40014000 	.word	0x40014000
 810b758:	40014400 	.word	0x40014400
 810b75c:	40014800 	.word	0x40014800

0810b760 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810b760:	b480      	push	{r7}
 810b762:	b087      	sub	sp, #28
 810b764:	af00      	add	r7, sp, #0
 810b766:	60f8      	str	r0, [r7, #12]
 810b768:	60b9      	str	r1, [r7, #8]
 810b76a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 810b76c:	68fb      	ldr	r3, [r7, #12]
 810b76e:	6a1b      	ldr	r3, [r3, #32]
 810b770:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810b772:	68fb      	ldr	r3, [r7, #12]
 810b774:	6a1b      	ldr	r3, [r3, #32]
 810b776:	f023 0201 	bic.w	r2, r3, #1
 810b77a:	68fb      	ldr	r3, [r7, #12]
 810b77c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810b77e:	68fb      	ldr	r3, [r7, #12]
 810b780:	699b      	ldr	r3, [r3, #24]
 810b782:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 810b784:	693b      	ldr	r3, [r7, #16]
 810b786:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 810b78a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 810b78c:	687b      	ldr	r3, [r7, #4]
 810b78e:	011b      	lsls	r3, r3, #4
 810b790:	693a      	ldr	r2, [r7, #16]
 810b792:	4313      	orrs	r3, r2
 810b794:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 810b796:	697b      	ldr	r3, [r7, #20]
 810b798:	f023 030a 	bic.w	r3, r3, #10
 810b79c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 810b79e:	697a      	ldr	r2, [r7, #20]
 810b7a0:	68bb      	ldr	r3, [r7, #8]
 810b7a2:	4313      	orrs	r3, r2
 810b7a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 810b7a6:	68fb      	ldr	r3, [r7, #12]
 810b7a8:	693a      	ldr	r2, [r7, #16]
 810b7aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810b7ac:	68fb      	ldr	r3, [r7, #12]
 810b7ae:	697a      	ldr	r2, [r7, #20]
 810b7b0:	621a      	str	r2, [r3, #32]
}
 810b7b2:	bf00      	nop
 810b7b4:	371c      	adds	r7, #28
 810b7b6:	46bd      	mov	sp, r7
 810b7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b7bc:	4770      	bx	lr

0810b7be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810b7be:	b480      	push	{r7}
 810b7c0:	b087      	sub	sp, #28
 810b7c2:	af00      	add	r7, sp, #0
 810b7c4:	60f8      	str	r0, [r7, #12]
 810b7c6:	60b9      	str	r1, [r7, #8]
 810b7c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 810b7ca:	68fb      	ldr	r3, [r7, #12]
 810b7cc:	6a1b      	ldr	r3, [r3, #32]
 810b7ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810b7d0:	68fb      	ldr	r3, [r7, #12]
 810b7d2:	6a1b      	ldr	r3, [r3, #32]
 810b7d4:	f023 0210 	bic.w	r2, r3, #16
 810b7d8:	68fb      	ldr	r3, [r7, #12]
 810b7da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810b7dc:	68fb      	ldr	r3, [r7, #12]
 810b7de:	699b      	ldr	r3, [r3, #24]
 810b7e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 810b7e2:	693b      	ldr	r3, [r7, #16]
 810b7e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 810b7e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 810b7ea:	687b      	ldr	r3, [r7, #4]
 810b7ec:	031b      	lsls	r3, r3, #12
 810b7ee:	693a      	ldr	r2, [r7, #16]
 810b7f0:	4313      	orrs	r3, r2
 810b7f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 810b7f4:	697b      	ldr	r3, [r7, #20]
 810b7f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 810b7fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 810b7fc:	68bb      	ldr	r3, [r7, #8]
 810b7fe:	011b      	lsls	r3, r3, #4
 810b800:	697a      	ldr	r2, [r7, #20]
 810b802:	4313      	orrs	r3, r2
 810b804:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 810b806:	68fb      	ldr	r3, [r7, #12]
 810b808:	693a      	ldr	r2, [r7, #16]
 810b80a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810b80c:	68fb      	ldr	r3, [r7, #12]
 810b80e:	697a      	ldr	r2, [r7, #20]
 810b810:	621a      	str	r2, [r3, #32]
}
 810b812:	bf00      	nop
 810b814:	371c      	adds	r7, #28
 810b816:	46bd      	mov	sp, r7
 810b818:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b81c:	4770      	bx	lr

0810b81e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 810b81e:	b480      	push	{r7}
 810b820:	b085      	sub	sp, #20
 810b822:	af00      	add	r7, sp, #0
 810b824:	6078      	str	r0, [r7, #4]
 810b826:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 810b828:	687b      	ldr	r3, [r7, #4]
 810b82a:	689b      	ldr	r3, [r3, #8]
 810b82c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 810b82e:	68fb      	ldr	r3, [r7, #12]
 810b830:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 810b834:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810b838:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 810b83a:	683a      	ldr	r2, [r7, #0]
 810b83c:	68fb      	ldr	r3, [r7, #12]
 810b83e:	4313      	orrs	r3, r2
 810b840:	f043 0307 	orr.w	r3, r3, #7
 810b844:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 810b846:	687b      	ldr	r3, [r7, #4]
 810b848:	68fa      	ldr	r2, [r7, #12]
 810b84a:	609a      	str	r2, [r3, #8]
}
 810b84c:	bf00      	nop
 810b84e:	3714      	adds	r7, #20
 810b850:	46bd      	mov	sp, r7
 810b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b856:	4770      	bx	lr

0810b858 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 810b858:	b480      	push	{r7}
 810b85a:	b087      	sub	sp, #28
 810b85c:	af00      	add	r7, sp, #0
 810b85e:	60f8      	str	r0, [r7, #12]
 810b860:	60b9      	str	r1, [r7, #8]
 810b862:	607a      	str	r2, [r7, #4]
 810b864:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 810b866:	68fb      	ldr	r3, [r7, #12]
 810b868:	689b      	ldr	r3, [r3, #8]
 810b86a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810b86c:	697b      	ldr	r3, [r7, #20]
 810b86e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810b872:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 810b874:	683b      	ldr	r3, [r7, #0]
 810b876:	021a      	lsls	r2, r3, #8
 810b878:	687b      	ldr	r3, [r7, #4]
 810b87a:	431a      	orrs	r2, r3
 810b87c:	68bb      	ldr	r3, [r7, #8]
 810b87e:	4313      	orrs	r3, r2
 810b880:	697a      	ldr	r2, [r7, #20]
 810b882:	4313      	orrs	r3, r2
 810b884:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 810b886:	68fb      	ldr	r3, [r7, #12]
 810b888:	697a      	ldr	r2, [r7, #20]
 810b88a:	609a      	str	r2, [r3, #8]
}
 810b88c:	bf00      	nop
 810b88e:	371c      	adds	r7, #28
 810b890:	46bd      	mov	sp, r7
 810b892:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b896:	4770      	bx	lr

0810b898 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 810b898:	b480      	push	{r7}
 810b89a:	b085      	sub	sp, #20
 810b89c:	af00      	add	r7, sp, #0
 810b89e:	6078      	str	r0, [r7, #4]
 810b8a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810b8a2:	687b      	ldr	r3, [r7, #4]
 810b8a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810b8a8:	2b01      	cmp	r3, #1
 810b8aa:	d101      	bne.n	810b8b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 810b8ac:	2302      	movs	r3, #2
 810b8ae:	e06d      	b.n	810b98c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 810b8b0:	687b      	ldr	r3, [r7, #4]
 810b8b2:	2201      	movs	r2, #1
 810b8b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 810b8b8:	687b      	ldr	r3, [r7, #4]
 810b8ba:	2202      	movs	r2, #2
 810b8bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 810b8c0:	687b      	ldr	r3, [r7, #4]
 810b8c2:	681b      	ldr	r3, [r3, #0]
 810b8c4:	685b      	ldr	r3, [r3, #4]
 810b8c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 810b8c8:	687b      	ldr	r3, [r7, #4]
 810b8ca:	681b      	ldr	r3, [r3, #0]
 810b8cc:	689b      	ldr	r3, [r3, #8]
 810b8ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 810b8d0:	687b      	ldr	r3, [r7, #4]
 810b8d2:	681b      	ldr	r3, [r3, #0]
 810b8d4:	4a30      	ldr	r2, [pc, #192]	@ (810b998 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810b8d6:	4293      	cmp	r3, r2
 810b8d8:	d004      	beq.n	810b8e4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 810b8da:	687b      	ldr	r3, [r7, #4]
 810b8dc:	681b      	ldr	r3, [r3, #0]
 810b8de:	4a2f      	ldr	r2, [pc, #188]	@ (810b99c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810b8e0:	4293      	cmp	r3, r2
 810b8e2:	d108      	bne.n	810b8f6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 810b8e4:	68fb      	ldr	r3, [r7, #12]
 810b8e6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 810b8ea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 810b8ec:	683b      	ldr	r3, [r7, #0]
 810b8ee:	685b      	ldr	r3, [r3, #4]
 810b8f0:	68fa      	ldr	r2, [r7, #12]
 810b8f2:	4313      	orrs	r3, r2
 810b8f4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 810b8f6:	68fb      	ldr	r3, [r7, #12]
 810b8f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810b8fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810b8fe:	683b      	ldr	r3, [r7, #0]
 810b900:	681b      	ldr	r3, [r3, #0]
 810b902:	68fa      	ldr	r2, [r7, #12]
 810b904:	4313      	orrs	r3, r2
 810b906:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 810b908:	687b      	ldr	r3, [r7, #4]
 810b90a:	681b      	ldr	r3, [r3, #0]
 810b90c:	68fa      	ldr	r2, [r7, #12]
 810b90e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810b910:	687b      	ldr	r3, [r7, #4]
 810b912:	681b      	ldr	r3, [r3, #0]
 810b914:	4a20      	ldr	r2, [pc, #128]	@ (810b998 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810b916:	4293      	cmp	r3, r2
 810b918:	d022      	beq.n	810b960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810b91a:	687b      	ldr	r3, [r7, #4]
 810b91c:	681b      	ldr	r3, [r3, #0]
 810b91e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810b922:	d01d      	beq.n	810b960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810b924:	687b      	ldr	r3, [r7, #4]
 810b926:	681b      	ldr	r3, [r3, #0]
 810b928:	4a1d      	ldr	r2, [pc, #116]	@ (810b9a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 810b92a:	4293      	cmp	r3, r2
 810b92c:	d018      	beq.n	810b960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810b92e:	687b      	ldr	r3, [r7, #4]
 810b930:	681b      	ldr	r3, [r3, #0]
 810b932:	4a1c      	ldr	r2, [pc, #112]	@ (810b9a4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 810b934:	4293      	cmp	r3, r2
 810b936:	d013      	beq.n	810b960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810b938:	687b      	ldr	r3, [r7, #4]
 810b93a:	681b      	ldr	r3, [r3, #0]
 810b93c:	4a1a      	ldr	r2, [pc, #104]	@ (810b9a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810b93e:	4293      	cmp	r3, r2
 810b940:	d00e      	beq.n	810b960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810b942:	687b      	ldr	r3, [r7, #4]
 810b944:	681b      	ldr	r3, [r3, #0]
 810b946:	4a15      	ldr	r2, [pc, #84]	@ (810b99c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810b948:	4293      	cmp	r3, r2
 810b94a:	d009      	beq.n	810b960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810b94c:	687b      	ldr	r3, [r7, #4]
 810b94e:	681b      	ldr	r3, [r3, #0]
 810b950:	4a16      	ldr	r2, [pc, #88]	@ (810b9ac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810b952:	4293      	cmp	r3, r2
 810b954:	d004      	beq.n	810b960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810b956:	687b      	ldr	r3, [r7, #4]
 810b958:	681b      	ldr	r3, [r3, #0]
 810b95a:	4a15      	ldr	r2, [pc, #84]	@ (810b9b0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 810b95c:	4293      	cmp	r3, r2
 810b95e:	d10c      	bne.n	810b97a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810b960:	68bb      	ldr	r3, [r7, #8]
 810b962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 810b966:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 810b968:	683b      	ldr	r3, [r7, #0]
 810b96a:	689b      	ldr	r3, [r3, #8]
 810b96c:	68ba      	ldr	r2, [r7, #8]
 810b96e:	4313      	orrs	r3, r2
 810b970:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810b972:	687b      	ldr	r3, [r7, #4]
 810b974:	681b      	ldr	r3, [r3, #0]
 810b976:	68ba      	ldr	r2, [r7, #8]
 810b978:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 810b97a:	687b      	ldr	r3, [r7, #4]
 810b97c:	2201      	movs	r2, #1
 810b97e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 810b982:	687b      	ldr	r3, [r7, #4]
 810b984:	2200      	movs	r2, #0
 810b986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 810b98a:	2300      	movs	r3, #0
}
 810b98c:	4618      	mov	r0, r3
 810b98e:	3714      	adds	r7, #20
 810b990:	46bd      	mov	sp, r7
 810b992:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b996:	4770      	bx	lr
 810b998:	40010000 	.word	0x40010000
 810b99c:	40010400 	.word	0x40010400
 810b9a0:	40000400 	.word	0x40000400
 810b9a4:	40000800 	.word	0x40000800
 810b9a8:	40000c00 	.word	0x40000c00
 810b9ac:	40001800 	.word	0x40001800
 810b9b0:	40014000 	.word	0x40014000

0810b9b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 810b9b4:	b480      	push	{r7}
 810b9b6:	b083      	sub	sp, #12
 810b9b8:	af00      	add	r7, sp, #0
 810b9ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 810b9bc:	bf00      	nop
 810b9be:	370c      	adds	r7, #12
 810b9c0:	46bd      	mov	sp, r7
 810b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b9c6:	4770      	bx	lr

0810b9c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 810b9c8:	b480      	push	{r7}
 810b9ca:	b083      	sub	sp, #12
 810b9cc:	af00      	add	r7, sp, #0
 810b9ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 810b9d0:	bf00      	nop
 810b9d2:	370c      	adds	r7, #12
 810b9d4:	46bd      	mov	sp, r7
 810b9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b9da:	4770      	bx	lr

0810b9dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 810b9dc:	b480      	push	{r7}
 810b9de:	b083      	sub	sp, #12
 810b9e0:	af00      	add	r7, sp, #0
 810b9e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 810b9e4:	bf00      	nop
 810b9e6:	370c      	adds	r7, #12
 810b9e8:	46bd      	mov	sp, r7
 810b9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b9ee:	4770      	bx	lr

0810b9f0 <memset>:
 810b9f0:	4402      	add	r2, r0
 810b9f2:	4603      	mov	r3, r0
 810b9f4:	4293      	cmp	r3, r2
 810b9f6:	d100      	bne.n	810b9fa <memset+0xa>
 810b9f8:	4770      	bx	lr
 810b9fa:	f803 1b01 	strb.w	r1, [r3], #1
 810b9fe:	e7f9      	b.n	810b9f4 <memset+0x4>

0810ba00 <__errno>:
 810ba00:	4b01      	ldr	r3, [pc, #4]	@ (810ba08 <__errno+0x8>)
 810ba02:	6818      	ldr	r0, [r3, #0]
 810ba04:	4770      	bx	lr
 810ba06:	bf00      	nop
 810ba08:	10000030 	.word	0x10000030

0810ba0c <__libc_init_array>:
 810ba0c:	b570      	push	{r4, r5, r6, lr}
 810ba0e:	4d0d      	ldr	r5, [pc, #52]	@ (810ba44 <__libc_init_array+0x38>)
 810ba10:	4c0d      	ldr	r4, [pc, #52]	@ (810ba48 <__libc_init_array+0x3c>)
 810ba12:	1b64      	subs	r4, r4, r5
 810ba14:	10a4      	asrs	r4, r4, #2
 810ba16:	2600      	movs	r6, #0
 810ba18:	42a6      	cmp	r6, r4
 810ba1a:	d109      	bne.n	810ba30 <__libc_init_array+0x24>
 810ba1c:	4d0b      	ldr	r5, [pc, #44]	@ (810ba4c <__libc_init_array+0x40>)
 810ba1e:	4c0c      	ldr	r4, [pc, #48]	@ (810ba50 <__libc_init_array+0x44>)
 810ba20:	f001 f992 	bl	810cd48 <_init>
 810ba24:	1b64      	subs	r4, r4, r5
 810ba26:	10a4      	asrs	r4, r4, #2
 810ba28:	2600      	movs	r6, #0
 810ba2a:	42a6      	cmp	r6, r4
 810ba2c:	d105      	bne.n	810ba3a <__libc_init_array+0x2e>
 810ba2e:	bd70      	pop	{r4, r5, r6, pc}
 810ba30:	f855 3b04 	ldr.w	r3, [r5], #4
 810ba34:	4798      	blx	r3
 810ba36:	3601      	adds	r6, #1
 810ba38:	e7ee      	b.n	810ba18 <__libc_init_array+0xc>
 810ba3a:	f855 3b04 	ldr.w	r3, [r5], #4
 810ba3e:	4798      	blx	r3
 810ba40:	3601      	adds	r6, #1
 810ba42:	e7f2      	b.n	810ba2a <__libc_init_array+0x1e>
 810ba44:	0810ce08 	.word	0x0810ce08
 810ba48:	0810ce08 	.word	0x0810ce08
 810ba4c:	0810ce08 	.word	0x0810ce08
 810ba50:	0810ce0c 	.word	0x0810ce0c

0810ba54 <asin>:
 810ba54:	b538      	push	{r3, r4, r5, lr}
 810ba56:	ed2d 8b02 	vpush	{d8}
 810ba5a:	ec55 4b10 	vmov	r4, r5, d0
 810ba5e:	f000 f9a7 	bl	810bdb0 <__ieee754_asin>
 810ba62:	4622      	mov	r2, r4
 810ba64:	462b      	mov	r3, r5
 810ba66:	4620      	mov	r0, r4
 810ba68:	4629      	mov	r1, r5
 810ba6a:	eeb0 8a40 	vmov.f32	s16, s0
 810ba6e:	eef0 8a60 	vmov.f32	s17, s1
 810ba72:	f7f5 f887 	bl	8100b84 <__aeabi_dcmpun>
 810ba76:	b9a8      	cbnz	r0, 810baa4 <asin+0x50>
 810ba78:	ec45 4b10 	vmov	d0, r4, r5
 810ba7c:	f000 f84c 	bl	810bb18 <fabs>
 810ba80:	4b0c      	ldr	r3, [pc, #48]	@ (810bab4 <asin+0x60>)
 810ba82:	ec51 0b10 	vmov	r0, r1, d0
 810ba86:	2200      	movs	r2, #0
 810ba88:	f7f5 f872 	bl	8100b70 <__aeabi_dcmpgt>
 810ba8c:	b150      	cbz	r0, 810baa4 <asin+0x50>
 810ba8e:	f7ff ffb7 	bl	810ba00 <__errno>
 810ba92:	ecbd 8b02 	vpop	{d8}
 810ba96:	2321      	movs	r3, #33	@ 0x21
 810ba98:	6003      	str	r3, [r0, #0]
 810ba9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810ba9e:	4806      	ldr	r0, [pc, #24]	@ (810bab8 <asin+0x64>)
 810baa0:	f000 b89a 	b.w	810bbd8 <nan>
 810baa4:	eeb0 0a48 	vmov.f32	s0, s16
 810baa8:	eef0 0a68 	vmov.f32	s1, s17
 810baac:	ecbd 8b02 	vpop	{d8}
 810bab0:	bd38      	pop	{r3, r4, r5, pc}
 810bab2:	bf00      	nop
 810bab4:	3ff00000 	.word	0x3ff00000
 810bab8:	0810cd78 	.word	0x0810cd78

0810babc <atan2>:
 810babc:	f000 bb7c 	b.w	810c1b8 <__ieee754_atan2>

0810bac0 <sqrt>:
 810bac0:	b538      	push	{r3, r4, r5, lr}
 810bac2:	ed2d 8b02 	vpush	{d8}
 810bac6:	ec55 4b10 	vmov	r4, r5, d0
 810baca:	f000 f897 	bl	810bbfc <__ieee754_sqrt>
 810bace:	4622      	mov	r2, r4
 810bad0:	462b      	mov	r3, r5
 810bad2:	4620      	mov	r0, r4
 810bad4:	4629      	mov	r1, r5
 810bad6:	eeb0 8a40 	vmov.f32	s16, s0
 810bada:	eef0 8a60 	vmov.f32	s17, s1
 810bade:	f7f5 f851 	bl	8100b84 <__aeabi_dcmpun>
 810bae2:	b990      	cbnz	r0, 810bb0a <sqrt+0x4a>
 810bae4:	2200      	movs	r2, #0
 810bae6:	2300      	movs	r3, #0
 810bae8:	4620      	mov	r0, r4
 810baea:	4629      	mov	r1, r5
 810baec:	f7f5 f822 	bl	8100b34 <__aeabi_dcmplt>
 810baf0:	b158      	cbz	r0, 810bb0a <sqrt+0x4a>
 810baf2:	f7ff ff85 	bl	810ba00 <__errno>
 810baf6:	2321      	movs	r3, #33	@ 0x21
 810baf8:	6003      	str	r3, [r0, #0]
 810bafa:	2200      	movs	r2, #0
 810bafc:	2300      	movs	r3, #0
 810bafe:	4610      	mov	r0, r2
 810bb00:	4619      	mov	r1, r3
 810bb02:	f7f4 fecf 	bl	81008a4 <__aeabi_ddiv>
 810bb06:	ec41 0b18 	vmov	d8, r0, r1
 810bb0a:	eeb0 0a48 	vmov.f32	s0, s16
 810bb0e:	eef0 0a68 	vmov.f32	s1, s17
 810bb12:	ecbd 8b02 	vpop	{d8}
 810bb16:	bd38      	pop	{r3, r4, r5, pc}

0810bb18 <fabs>:
 810bb18:	ec51 0b10 	vmov	r0, r1, d0
 810bb1c:	4602      	mov	r2, r0
 810bb1e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 810bb22:	ec43 2b10 	vmov	d0, r2, r3
 810bb26:	4770      	bx	lr

0810bb28 <powf>:
 810bb28:	b508      	push	{r3, lr}
 810bb2a:	ed2d 8b04 	vpush	{d8-d9}
 810bb2e:	eeb0 8a60 	vmov.f32	s16, s1
 810bb32:	eeb0 9a40 	vmov.f32	s18, s0
 810bb36:	f000 fd9f 	bl	810c678 <__ieee754_powf>
 810bb3a:	eeb4 8a48 	vcmp.f32	s16, s16
 810bb3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810bb42:	eef0 8a40 	vmov.f32	s17, s0
 810bb46:	d63e      	bvs.n	810bbc6 <powf+0x9e>
 810bb48:	eeb5 9a40 	vcmp.f32	s18, #0.0
 810bb4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810bb50:	d112      	bne.n	810bb78 <powf+0x50>
 810bb52:	eeb5 8a40 	vcmp.f32	s16, #0.0
 810bb56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810bb5a:	d039      	beq.n	810bbd0 <powf+0xa8>
 810bb5c:	eeb0 0a48 	vmov.f32	s0, s16
 810bb60:	f000 f842 	bl	810bbe8 <finitef>
 810bb64:	b378      	cbz	r0, 810bbc6 <powf+0x9e>
 810bb66:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 810bb6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810bb6e:	d52a      	bpl.n	810bbc6 <powf+0x9e>
 810bb70:	f7ff ff46 	bl	810ba00 <__errno>
 810bb74:	2322      	movs	r3, #34	@ 0x22
 810bb76:	e014      	b.n	810bba2 <powf+0x7a>
 810bb78:	f000 f836 	bl	810bbe8 <finitef>
 810bb7c:	b998      	cbnz	r0, 810bba6 <powf+0x7e>
 810bb7e:	eeb0 0a49 	vmov.f32	s0, s18
 810bb82:	f000 f831 	bl	810bbe8 <finitef>
 810bb86:	b170      	cbz	r0, 810bba6 <powf+0x7e>
 810bb88:	eeb0 0a48 	vmov.f32	s0, s16
 810bb8c:	f000 f82c 	bl	810bbe8 <finitef>
 810bb90:	b148      	cbz	r0, 810bba6 <powf+0x7e>
 810bb92:	eef4 8a68 	vcmp.f32	s17, s17
 810bb96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810bb9a:	d7e9      	bvc.n	810bb70 <powf+0x48>
 810bb9c:	f7ff ff30 	bl	810ba00 <__errno>
 810bba0:	2321      	movs	r3, #33	@ 0x21
 810bba2:	6003      	str	r3, [r0, #0]
 810bba4:	e00f      	b.n	810bbc6 <powf+0x9e>
 810bba6:	eef5 8a40 	vcmp.f32	s17, #0.0
 810bbaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810bbae:	d10a      	bne.n	810bbc6 <powf+0x9e>
 810bbb0:	eeb0 0a49 	vmov.f32	s0, s18
 810bbb4:	f000 f818 	bl	810bbe8 <finitef>
 810bbb8:	b128      	cbz	r0, 810bbc6 <powf+0x9e>
 810bbba:	eeb0 0a48 	vmov.f32	s0, s16
 810bbbe:	f000 f813 	bl	810bbe8 <finitef>
 810bbc2:	2800      	cmp	r0, #0
 810bbc4:	d1d4      	bne.n	810bb70 <powf+0x48>
 810bbc6:	eeb0 0a68 	vmov.f32	s0, s17
 810bbca:	ecbd 8b04 	vpop	{d8-d9}
 810bbce:	bd08      	pop	{r3, pc}
 810bbd0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 810bbd4:	e7f7      	b.n	810bbc6 <powf+0x9e>
	...

0810bbd8 <nan>:
 810bbd8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 810bbe0 <nan+0x8>
 810bbdc:	4770      	bx	lr
 810bbde:	bf00      	nop
 810bbe0:	00000000 	.word	0x00000000
 810bbe4:	7ff80000 	.word	0x7ff80000

0810bbe8 <finitef>:
 810bbe8:	ee10 3a10 	vmov	r3, s0
 810bbec:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 810bbf0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 810bbf4:	bfac      	ite	ge
 810bbf6:	2000      	movge	r0, #0
 810bbf8:	2001      	movlt	r0, #1
 810bbfa:	4770      	bx	lr

0810bbfc <__ieee754_sqrt>:
 810bbfc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bc00:	4a68      	ldr	r2, [pc, #416]	@ (810bda4 <__ieee754_sqrt+0x1a8>)
 810bc02:	ec55 4b10 	vmov	r4, r5, d0
 810bc06:	43aa      	bics	r2, r5
 810bc08:	462b      	mov	r3, r5
 810bc0a:	4621      	mov	r1, r4
 810bc0c:	d110      	bne.n	810bc30 <__ieee754_sqrt+0x34>
 810bc0e:	4622      	mov	r2, r4
 810bc10:	4620      	mov	r0, r4
 810bc12:	4629      	mov	r1, r5
 810bc14:	f7f4 fd1c 	bl	8100650 <__aeabi_dmul>
 810bc18:	4602      	mov	r2, r0
 810bc1a:	460b      	mov	r3, r1
 810bc1c:	4620      	mov	r0, r4
 810bc1e:	4629      	mov	r1, r5
 810bc20:	f7f4 fb60 	bl	81002e4 <__adddf3>
 810bc24:	4604      	mov	r4, r0
 810bc26:	460d      	mov	r5, r1
 810bc28:	ec45 4b10 	vmov	d0, r4, r5
 810bc2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810bc30:	2d00      	cmp	r5, #0
 810bc32:	dc0e      	bgt.n	810bc52 <__ieee754_sqrt+0x56>
 810bc34:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 810bc38:	4322      	orrs	r2, r4
 810bc3a:	d0f5      	beq.n	810bc28 <__ieee754_sqrt+0x2c>
 810bc3c:	b19d      	cbz	r5, 810bc66 <__ieee754_sqrt+0x6a>
 810bc3e:	4622      	mov	r2, r4
 810bc40:	4620      	mov	r0, r4
 810bc42:	4629      	mov	r1, r5
 810bc44:	f7f4 fb4c 	bl	81002e0 <__aeabi_dsub>
 810bc48:	4602      	mov	r2, r0
 810bc4a:	460b      	mov	r3, r1
 810bc4c:	f7f4 fe2a 	bl	81008a4 <__aeabi_ddiv>
 810bc50:	e7e8      	b.n	810bc24 <__ieee754_sqrt+0x28>
 810bc52:	152a      	asrs	r2, r5, #20
 810bc54:	d115      	bne.n	810bc82 <__ieee754_sqrt+0x86>
 810bc56:	2000      	movs	r0, #0
 810bc58:	e009      	b.n	810bc6e <__ieee754_sqrt+0x72>
 810bc5a:	0acb      	lsrs	r3, r1, #11
 810bc5c:	3a15      	subs	r2, #21
 810bc5e:	0549      	lsls	r1, r1, #21
 810bc60:	2b00      	cmp	r3, #0
 810bc62:	d0fa      	beq.n	810bc5a <__ieee754_sqrt+0x5e>
 810bc64:	e7f7      	b.n	810bc56 <__ieee754_sqrt+0x5a>
 810bc66:	462a      	mov	r2, r5
 810bc68:	e7fa      	b.n	810bc60 <__ieee754_sqrt+0x64>
 810bc6a:	005b      	lsls	r3, r3, #1
 810bc6c:	3001      	adds	r0, #1
 810bc6e:	02dc      	lsls	r4, r3, #11
 810bc70:	d5fb      	bpl.n	810bc6a <__ieee754_sqrt+0x6e>
 810bc72:	1e44      	subs	r4, r0, #1
 810bc74:	1b12      	subs	r2, r2, r4
 810bc76:	f1c0 0420 	rsb	r4, r0, #32
 810bc7a:	fa21 f404 	lsr.w	r4, r1, r4
 810bc7e:	4323      	orrs	r3, r4
 810bc80:	4081      	lsls	r1, r0
 810bc82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810bc86:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 810bc8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810bc8e:	07d2      	lsls	r2, r2, #31
 810bc90:	bf5c      	itt	pl
 810bc92:	005b      	lslpl	r3, r3, #1
 810bc94:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 810bc98:	ea4f 0343 	mov.w	r3, r3, lsl #1
 810bc9c:	bf58      	it	pl
 810bc9e:	0049      	lslpl	r1, r1, #1
 810bca0:	2600      	movs	r6, #0
 810bca2:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 810bca6:	106d      	asrs	r5, r5, #1
 810bca8:	0049      	lsls	r1, r1, #1
 810bcaa:	2016      	movs	r0, #22
 810bcac:	4632      	mov	r2, r6
 810bcae:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 810bcb2:	1917      	adds	r7, r2, r4
 810bcb4:	429f      	cmp	r7, r3
 810bcb6:	bfde      	ittt	le
 810bcb8:	193a      	addle	r2, r7, r4
 810bcba:	1bdb      	suble	r3, r3, r7
 810bcbc:	1936      	addle	r6, r6, r4
 810bcbe:	0fcf      	lsrs	r7, r1, #31
 810bcc0:	3801      	subs	r0, #1
 810bcc2:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 810bcc6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 810bcca:	ea4f 0454 	mov.w	r4, r4, lsr #1
 810bcce:	d1f0      	bne.n	810bcb2 <__ieee754_sqrt+0xb6>
 810bcd0:	4604      	mov	r4, r0
 810bcd2:	2720      	movs	r7, #32
 810bcd4:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 810bcd8:	429a      	cmp	r2, r3
 810bcda:	eb00 0e0c 	add.w	lr, r0, ip
 810bcde:	db02      	blt.n	810bce6 <__ieee754_sqrt+0xea>
 810bce0:	d113      	bne.n	810bd0a <__ieee754_sqrt+0x10e>
 810bce2:	458e      	cmp	lr, r1
 810bce4:	d811      	bhi.n	810bd0a <__ieee754_sqrt+0x10e>
 810bce6:	f1be 0f00 	cmp.w	lr, #0
 810bcea:	eb0e 000c 	add.w	r0, lr, ip
 810bcee:	da42      	bge.n	810bd76 <__ieee754_sqrt+0x17a>
 810bcf0:	2800      	cmp	r0, #0
 810bcf2:	db40      	blt.n	810bd76 <__ieee754_sqrt+0x17a>
 810bcf4:	f102 0801 	add.w	r8, r2, #1
 810bcf8:	1a9b      	subs	r3, r3, r2
 810bcfa:	458e      	cmp	lr, r1
 810bcfc:	bf88      	it	hi
 810bcfe:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 810bd02:	eba1 010e 	sub.w	r1, r1, lr
 810bd06:	4464      	add	r4, ip
 810bd08:	4642      	mov	r2, r8
 810bd0a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 810bd0e:	3f01      	subs	r7, #1
 810bd10:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 810bd14:	ea4f 0141 	mov.w	r1, r1, lsl #1
 810bd18:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 810bd1c:	d1dc      	bne.n	810bcd8 <__ieee754_sqrt+0xdc>
 810bd1e:	4319      	orrs	r1, r3
 810bd20:	d01b      	beq.n	810bd5a <__ieee754_sqrt+0x15e>
 810bd22:	f8df a084 	ldr.w	sl, [pc, #132]	@ 810bda8 <__ieee754_sqrt+0x1ac>
 810bd26:	f8df b084 	ldr.w	fp, [pc, #132]	@ 810bdac <__ieee754_sqrt+0x1b0>
 810bd2a:	e9da 0100 	ldrd	r0, r1, [sl]
 810bd2e:	e9db 2300 	ldrd	r2, r3, [fp]
 810bd32:	f7f4 fad5 	bl	81002e0 <__aeabi_dsub>
 810bd36:	e9da 8900 	ldrd	r8, r9, [sl]
 810bd3a:	4602      	mov	r2, r0
 810bd3c:	460b      	mov	r3, r1
 810bd3e:	4640      	mov	r0, r8
 810bd40:	4649      	mov	r1, r9
 810bd42:	f7f4 ff01 	bl	8100b48 <__aeabi_dcmple>
 810bd46:	b140      	cbz	r0, 810bd5a <__ieee754_sqrt+0x15e>
 810bd48:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 810bd4c:	e9da 0100 	ldrd	r0, r1, [sl]
 810bd50:	e9db 2300 	ldrd	r2, r3, [fp]
 810bd54:	d111      	bne.n	810bd7a <__ieee754_sqrt+0x17e>
 810bd56:	3601      	adds	r6, #1
 810bd58:	463c      	mov	r4, r7
 810bd5a:	1072      	asrs	r2, r6, #1
 810bd5c:	0863      	lsrs	r3, r4, #1
 810bd5e:	07f1      	lsls	r1, r6, #31
 810bd60:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 810bd64:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 810bd68:	bf48      	it	mi
 810bd6a:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 810bd6e:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 810bd72:	4618      	mov	r0, r3
 810bd74:	e756      	b.n	810bc24 <__ieee754_sqrt+0x28>
 810bd76:	4690      	mov	r8, r2
 810bd78:	e7be      	b.n	810bcf8 <__ieee754_sqrt+0xfc>
 810bd7a:	f7f4 fab3 	bl	81002e4 <__adddf3>
 810bd7e:	e9da 8900 	ldrd	r8, r9, [sl]
 810bd82:	4602      	mov	r2, r0
 810bd84:	460b      	mov	r3, r1
 810bd86:	4640      	mov	r0, r8
 810bd88:	4649      	mov	r1, r9
 810bd8a:	f7f4 fed3 	bl	8100b34 <__aeabi_dcmplt>
 810bd8e:	b120      	cbz	r0, 810bd9a <__ieee754_sqrt+0x19e>
 810bd90:	1ca0      	adds	r0, r4, #2
 810bd92:	bf08      	it	eq
 810bd94:	3601      	addeq	r6, #1
 810bd96:	3402      	adds	r4, #2
 810bd98:	e7df      	b.n	810bd5a <__ieee754_sqrt+0x15e>
 810bd9a:	1c63      	adds	r3, r4, #1
 810bd9c:	f023 0401 	bic.w	r4, r3, #1
 810bda0:	e7db      	b.n	810bd5a <__ieee754_sqrt+0x15e>
 810bda2:	bf00      	nop
 810bda4:	7ff00000 	.word	0x7ff00000
 810bda8:	10000088 	.word	0x10000088
 810bdac:	10000080 	.word	0x10000080

0810bdb0 <__ieee754_asin>:
 810bdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bdb4:	ec55 4b10 	vmov	r4, r5, d0
 810bdb8:	4bc7      	ldr	r3, [pc, #796]	@ (810c0d8 <__ieee754_asin+0x328>)
 810bdba:	b087      	sub	sp, #28
 810bdbc:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 810bdc0:	429e      	cmp	r6, r3
 810bdc2:	9501      	str	r5, [sp, #4]
 810bdc4:	d92d      	bls.n	810be22 <__ieee754_asin+0x72>
 810bdc6:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 810bdca:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 810bdce:	4326      	orrs	r6, r4
 810bdd0:	d116      	bne.n	810be00 <__ieee754_asin+0x50>
 810bdd2:	a3a7      	add	r3, pc, #668	@ (adr r3, 810c070 <__ieee754_asin+0x2c0>)
 810bdd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bdd8:	4620      	mov	r0, r4
 810bdda:	4629      	mov	r1, r5
 810bddc:	f7f4 fc38 	bl	8100650 <__aeabi_dmul>
 810bde0:	a3a5      	add	r3, pc, #660	@ (adr r3, 810c078 <__ieee754_asin+0x2c8>)
 810bde2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bde6:	4606      	mov	r6, r0
 810bde8:	460f      	mov	r7, r1
 810bdea:	4620      	mov	r0, r4
 810bdec:	4629      	mov	r1, r5
 810bdee:	f7f4 fc2f 	bl	8100650 <__aeabi_dmul>
 810bdf2:	4602      	mov	r2, r0
 810bdf4:	460b      	mov	r3, r1
 810bdf6:	4630      	mov	r0, r6
 810bdf8:	4639      	mov	r1, r7
 810bdfa:	f7f4 fa73 	bl	81002e4 <__adddf3>
 810bdfe:	e009      	b.n	810be14 <__ieee754_asin+0x64>
 810be00:	4622      	mov	r2, r4
 810be02:	462b      	mov	r3, r5
 810be04:	4620      	mov	r0, r4
 810be06:	4629      	mov	r1, r5
 810be08:	f7f4 fa6a 	bl	81002e0 <__aeabi_dsub>
 810be0c:	4602      	mov	r2, r0
 810be0e:	460b      	mov	r3, r1
 810be10:	f7f4 fd48 	bl	81008a4 <__aeabi_ddiv>
 810be14:	4604      	mov	r4, r0
 810be16:	460d      	mov	r5, r1
 810be18:	ec45 4b10 	vmov	d0, r4, r5
 810be1c:	b007      	add	sp, #28
 810be1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810be22:	4bae      	ldr	r3, [pc, #696]	@ (810c0dc <__ieee754_asin+0x32c>)
 810be24:	429e      	cmp	r6, r3
 810be26:	d810      	bhi.n	810be4a <__ieee754_asin+0x9a>
 810be28:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 810be2c:	f080 80ad 	bcs.w	810bf8a <__ieee754_asin+0x1da>
 810be30:	a393      	add	r3, pc, #588	@ (adr r3, 810c080 <__ieee754_asin+0x2d0>)
 810be32:	e9d3 2300 	ldrd	r2, r3, [r3]
 810be36:	4620      	mov	r0, r4
 810be38:	4629      	mov	r1, r5
 810be3a:	f7f4 fa53 	bl	81002e4 <__adddf3>
 810be3e:	4ba8      	ldr	r3, [pc, #672]	@ (810c0e0 <__ieee754_asin+0x330>)
 810be40:	2200      	movs	r2, #0
 810be42:	f7f4 fe95 	bl	8100b70 <__aeabi_dcmpgt>
 810be46:	2800      	cmp	r0, #0
 810be48:	d1e6      	bne.n	810be18 <__ieee754_asin+0x68>
 810be4a:	ec45 4b10 	vmov	d0, r4, r5
 810be4e:	f7ff fe63 	bl	810bb18 <fabs>
 810be52:	49a3      	ldr	r1, [pc, #652]	@ (810c0e0 <__ieee754_asin+0x330>)
 810be54:	ec53 2b10 	vmov	r2, r3, d0
 810be58:	2000      	movs	r0, #0
 810be5a:	f7f4 fa41 	bl	81002e0 <__aeabi_dsub>
 810be5e:	4ba1      	ldr	r3, [pc, #644]	@ (810c0e4 <__ieee754_asin+0x334>)
 810be60:	2200      	movs	r2, #0
 810be62:	f7f4 fbf5 	bl	8100650 <__aeabi_dmul>
 810be66:	a388      	add	r3, pc, #544	@ (adr r3, 810c088 <__ieee754_asin+0x2d8>)
 810be68:	e9d3 2300 	ldrd	r2, r3, [r3]
 810be6c:	4604      	mov	r4, r0
 810be6e:	460d      	mov	r5, r1
 810be70:	f7f4 fbee 	bl	8100650 <__aeabi_dmul>
 810be74:	a386      	add	r3, pc, #536	@ (adr r3, 810c090 <__ieee754_asin+0x2e0>)
 810be76:	e9d3 2300 	ldrd	r2, r3, [r3]
 810be7a:	f7f4 fa33 	bl	81002e4 <__adddf3>
 810be7e:	4622      	mov	r2, r4
 810be80:	462b      	mov	r3, r5
 810be82:	f7f4 fbe5 	bl	8100650 <__aeabi_dmul>
 810be86:	a384      	add	r3, pc, #528	@ (adr r3, 810c098 <__ieee754_asin+0x2e8>)
 810be88:	e9d3 2300 	ldrd	r2, r3, [r3]
 810be8c:	f7f4 fa28 	bl	81002e0 <__aeabi_dsub>
 810be90:	4622      	mov	r2, r4
 810be92:	462b      	mov	r3, r5
 810be94:	f7f4 fbdc 	bl	8100650 <__aeabi_dmul>
 810be98:	a381      	add	r3, pc, #516	@ (adr r3, 810c0a0 <__ieee754_asin+0x2f0>)
 810be9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810be9e:	f7f4 fa21 	bl	81002e4 <__adddf3>
 810bea2:	4622      	mov	r2, r4
 810bea4:	462b      	mov	r3, r5
 810bea6:	f7f4 fbd3 	bl	8100650 <__aeabi_dmul>
 810beaa:	a37f      	add	r3, pc, #508	@ (adr r3, 810c0a8 <__ieee754_asin+0x2f8>)
 810beac:	e9d3 2300 	ldrd	r2, r3, [r3]
 810beb0:	f7f4 fa16 	bl	81002e0 <__aeabi_dsub>
 810beb4:	4622      	mov	r2, r4
 810beb6:	462b      	mov	r3, r5
 810beb8:	f7f4 fbca 	bl	8100650 <__aeabi_dmul>
 810bebc:	a37c      	add	r3, pc, #496	@ (adr r3, 810c0b0 <__ieee754_asin+0x300>)
 810bebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bec2:	f7f4 fa0f 	bl	81002e4 <__adddf3>
 810bec6:	4622      	mov	r2, r4
 810bec8:	462b      	mov	r3, r5
 810beca:	f7f4 fbc1 	bl	8100650 <__aeabi_dmul>
 810bece:	a37a      	add	r3, pc, #488	@ (adr r3, 810c0b8 <__ieee754_asin+0x308>)
 810bed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bed4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bed8:	4620      	mov	r0, r4
 810beda:	4629      	mov	r1, r5
 810bedc:	f7f4 fbb8 	bl	8100650 <__aeabi_dmul>
 810bee0:	a377      	add	r3, pc, #476	@ (adr r3, 810c0c0 <__ieee754_asin+0x310>)
 810bee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bee6:	f7f4 f9fb 	bl	81002e0 <__aeabi_dsub>
 810beea:	4622      	mov	r2, r4
 810beec:	462b      	mov	r3, r5
 810beee:	f7f4 fbaf 	bl	8100650 <__aeabi_dmul>
 810bef2:	a375      	add	r3, pc, #468	@ (adr r3, 810c0c8 <__ieee754_asin+0x318>)
 810bef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bef8:	f7f4 f9f4 	bl	81002e4 <__adddf3>
 810befc:	4622      	mov	r2, r4
 810befe:	462b      	mov	r3, r5
 810bf00:	f7f4 fba6 	bl	8100650 <__aeabi_dmul>
 810bf04:	a372      	add	r3, pc, #456	@ (adr r3, 810c0d0 <__ieee754_asin+0x320>)
 810bf06:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bf0a:	f7f4 f9e9 	bl	81002e0 <__aeabi_dsub>
 810bf0e:	4622      	mov	r2, r4
 810bf10:	462b      	mov	r3, r5
 810bf12:	f7f4 fb9d 	bl	8100650 <__aeabi_dmul>
 810bf16:	4b72      	ldr	r3, [pc, #456]	@ (810c0e0 <__ieee754_asin+0x330>)
 810bf18:	2200      	movs	r2, #0
 810bf1a:	f7f4 f9e3 	bl	81002e4 <__adddf3>
 810bf1e:	ec45 4b10 	vmov	d0, r4, r5
 810bf22:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810bf26:	f7ff fe69 	bl	810bbfc <__ieee754_sqrt>
 810bf2a:	4b6f      	ldr	r3, [pc, #444]	@ (810c0e8 <__ieee754_asin+0x338>)
 810bf2c:	429e      	cmp	r6, r3
 810bf2e:	ec5b ab10 	vmov	sl, fp, d0
 810bf32:	f240 80db 	bls.w	810c0ec <__ieee754_asin+0x33c>
 810bf36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810bf3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bf3e:	f7f4 fcb1 	bl	81008a4 <__aeabi_ddiv>
 810bf42:	4652      	mov	r2, sl
 810bf44:	465b      	mov	r3, fp
 810bf46:	f7f4 fb83 	bl	8100650 <__aeabi_dmul>
 810bf4a:	4652      	mov	r2, sl
 810bf4c:	465b      	mov	r3, fp
 810bf4e:	f7f4 f9c9 	bl	81002e4 <__adddf3>
 810bf52:	4602      	mov	r2, r0
 810bf54:	460b      	mov	r3, r1
 810bf56:	f7f4 f9c5 	bl	81002e4 <__adddf3>
 810bf5a:	a347      	add	r3, pc, #284	@ (adr r3, 810c078 <__ieee754_asin+0x2c8>)
 810bf5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bf60:	f7f4 f9be 	bl	81002e0 <__aeabi_dsub>
 810bf64:	4602      	mov	r2, r0
 810bf66:	460b      	mov	r3, r1
 810bf68:	a141      	add	r1, pc, #260	@ (adr r1, 810c070 <__ieee754_asin+0x2c0>)
 810bf6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 810bf6e:	f7f4 f9b7 	bl	81002e0 <__aeabi_dsub>
 810bf72:	9b01      	ldr	r3, [sp, #4]
 810bf74:	2b00      	cmp	r3, #0
 810bf76:	bfdc      	itt	le
 810bf78:	4602      	movle	r2, r0
 810bf7a:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 810bf7e:	4604      	mov	r4, r0
 810bf80:	460d      	mov	r5, r1
 810bf82:	bfdc      	itt	le
 810bf84:	4614      	movle	r4, r2
 810bf86:	461d      	movle	r5, r3
 810bf88:	e746      	b.n	810be18 <__ieee754_asin+0x68>
 810bf8a:	4622      	mov	r2, r4
 810bf8c:	462b      	mov	r3, r5
 810bf8e:	4620      	mov	r0, r4
 810bf90:	4629      	mov	r1, r5
 810bf92:	f7f4 fb5d 	bl	8100650 <__aeabi_dmul>
 810bf96:	a33c      	add	r3, pc, #240	@ (adr r3, 810c088 <__ieee754_asin+0x2d8>)
 810bf98:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bf9c:	4606      	mov	r6, r0
 810bf9e:	460f      	mov	r7, r1
 810bfa0:	f7f4 fb56 	bl	8100650 <__aeabi_dmul>
 810bfa4:	a33a      	add	r3, pc, #232	@ (adr r3, 810c090 <__ieee754_asin+0x2e0>)
 810bfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bfaa:	f7f4 f99b 	bl	81002e4 <__adddf3>
 810bfae:	4632      	mov	r2, r6
 810bfb0:	463b      	mov	r3, r7
 810bfb2:	f7f4 fb4d 	bl	8100650 <__aeabi_dmul>
 810bfb6:	a338      	add	r3, pc, #224	@ (adr r3, 810c098 <__ieee754_asin+0x2e8>)
 810bfb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bfbc:	f7f4 f990 	bl	81002e0 <__aeabi_dsub>
 810bfc0:	4632      	mov	r2, r6
 810bfc2:	463b      	mov	r3, r7
 810bfc4:	f7f4 fb44 	bl	8100650 <__aeabi_dmul>
 810bfc8:	a335      	add	r3, pc, #212	@ (adr r3, 810c0a0 <__ieee754_asin+0x2f0>)
 810bfca:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bfce:	f7f4 f989 	bl	81002e4 <__adddf3>
 810bfd2:	4632      	mov	r2, r6
 810bfd4:	463b      	mov	r3, r7
 810bfd6:	f7f4 fb3b 	bl	8100650 <__aeabi_dmul>
 810bfda:	a333      	add	r3, pc, #204	@ (adr r3, 810c0a8 <__ieee754_asin+0x2f8>)
 810bfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bfe0:	f7f4 f97e 	bl	81002e0 <__aeabi_dsub>
 810bfe4:	4632      	mov	r2, r6
 810bfe6:	463b      	mov	r3, r7
 810bfe8:	f7f4 fb32 	bl	8100650 <__aeabi_dmul>
 810bfec:	a330      	add	r3, pc, #192	@ (adr r3, 810c0b0 <__ieee754_asin+0x300>)
 810bfee:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bff2:	f7f4 f977 	bl	81002e4 <__adddf3>
 810bff6:	4632      	mov	r2, r6
 810bff8:	463b      	mov	r3, r7
 810bffa:	f7f4 fb29 	bl	8100650 <__aeabi_dmul>
 810bffe:	a32e      	add	r3, pc, #184	@ (adr r3, 810c0b8 <__ieee754_asin+0x308>)
 810c000:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c004:	4680      	mov	r8, r0
 810c006:	4689      	mov	r9, r1
 810c008:	4630      	mov	r0, r6
 810c00a:	4639      	mov	r1, r7
 810c00c:	f7f4 fb20 	bl	8100650 <__aeabi_dmul>
 810c010:	a32b      	add	r3, pc, #172	@ (adr r3, 810c0c0 <__ieee754_asin+0x310>)
 810c012:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c016:	f7f4 f963 	bl	81002e0 <__aeabi_dsub>
 810c01a:	4632      	mov	r2, r6
 810c01c:	463b      	mov	r3, r7
 810c01e:	f7f4 fb17 	bl	8100650 <__aeabi_dmul>
 810c022:	a329      	add	r3, pc, #164	@ (adr r3, 810c0c8 <__ieee754_asin+0x318>)
 810c024:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c028:	f7f4 f95c 	bl	81002e4 <__adddf3>
 810c02c:	4632      	mov	r2, r6
 810c02e:	463b      	mov	r3, r7
 810c030:	f7f4 fb0e 	bl	8100650 <__aeabi_dmul>
 810c034:	a326      	add	r3, pc, #152	@ (adr r3, 810c0d0 <__ieee754_asin+0x320>)
 810c036:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c03a:	f7f4 f951 	bl	81002e0 <__aeabi_dsub>
 810c03e:	4632      	mov	r2, r6
 810c040:	463b      	mov	r3, r7
 810c042:	f7f4 fb05 	bl	8100650 <__aeabi_dmul>
 810c046:	4b26      	ldr	r3, [pc, #152]	@ (810c0e0 <__ieee754_asin+0x330>)
 810c048:	2200      	movs	r2, #0
 810c04a:	f7f4 f94b 	bl	81002e4 <__adddf3>
 810c04e:	4602      	mov	r2, r0
 810c050:	460b      	mov	r3, r1
 810c052:	4640      	mov	r0, r8
 810c054:	4649      	mov	r1, r9
 810c056:	f7f4 fc25 	bl	81008a4 <__aeabi_ddiv>
 810c05a:	4622      	mov	r2, r4
 810c05c:	462b      	mov	r3, r5
 810c05e:	f7f4 faf7 	bl	8100650 <__aeabi_dmul>
 810c062:	4602      	mov	r2, r0
 810c064:	460b      	mov	r3, r1
 810c066:	4620      	mov	r0, r4
 810c068:	4629      	mov	r1, r5
 810c06a:	e6c6      	b.n	810bdfa <__ieee754_asin+0x4a>
 810c06c:	f3af 8000 	nop.w
 810c070:	54442d18 	.word	0x54442d18
 810c074:	3ff921fb 	.word	0x3ff921fb
 810c078:	33145c07 	.word	0x33145c07
 810c07c:	3c91a626 	.word	0x3c91a626
 810c080:	8800759c 	.word	0x8800759c
 810c084:	7e37e43c 	.word	0x7e37e43c
 810c088:	0dfdf709 	.word	0x0dfdf709
 810c08c:	3f023de1 	.word	0x3f023de1
 810c090:	7501b288 	.word	0x7501b288
 810c094:	3f49efe0 	.word	0x3f49efe0
 810c098:	b5688f3b 	.word	0xb5688f3b
 810c09c:	3fa48228 	.word	0x3fa48228
 810c0a0:	0e884455 	.word	0x0e884455
 810c0a4:	3fc9c155 	.word	0x3fc9c155
 810c0a8:	03eb6f7d 	.word	0x03eb6f7d
 810c0ac:	3fd4d612 	.word	0x3fd4d612
 810c0b0:	55555555 	.word	0x55555555
 810c0b4:	3fc55555 	.word	0x3fc55555
 810c0b8:	b12e9282 	.word	0xb12e9282
 810c0bc:	3fb3b8c5 	.word	0x3fb3b8c5
 810c0c0:	1b8d0159 	.word	0x1b8d0159
 810c0c4:	3fe6066c 	.word	0x3fe6066c
 810c0c8:	9c598ac8 	.word	0x9c598ac8
 810c0cc:	40002ae5 	.word	0x40002ae5
 810c0d0:	1c8a2d4b 	.word	0x1c8a2d4b
 810c0d4:	40033a27 	.word	0x40033a27
 810c0d8:	3fefffff 	.word	0x3fefffff
 810c0dc:	3fdfffff 	.word	0x3fdfffff
 810c0e0:	3ff00000 	.word	0x3ff00000
 810c0e4:	3fe00000 	.word	0x3fe00000
 810c0e8:	3fef3332 	.word	0x3fef3332
 810c0ec:	4652      	mov	r2, sl
 810c0ee:	465b      	mov	r3, fp
 810c0f0:	4650      	mov	r0, sl
 810c0f2:	4659      	mov	r1, fp
 810c0f4:	f7f4 f8f6 	bl	81002e4 <__adddf3>
 810c0f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810c0fc:	4606      	mov	r6, r0
 810c0fe:	460f      	mov	r7, r1
 810c100:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810c104:	f7f4 fbce 	bl	81008a4 <__aeabi_ddiv>
 810c108:	4602      	mov	r2, r0
 810c10a:	460b      	mov	r3, r1
 810c10c:	4630      	mov	r0, r6
 810c10e:	4639      	mov	r1, r7
 810c110:	f7f4 fa9e 	bl	8100650 <__aeabi_dmul>
 810c114:	f04f 0800 	mov.w	r8, #0
 810c118:	4606      	mov	r6, r0
 810c11a:	460f      	mov	r7, r1
 810c11c:	4642      	mov	r2, r8
 810c11e:	465b      	mov	r3, fp
 810c120:	4640      	mov	r0, r8
 810c122:	4659      	mov	r1, fp
 810c124:	f7f4 fa94 	bl	8100650 <__aeabi_dmul>
 810c128:	4602      	mov	r2, r0
 810c12a:	460b      	mov	r3, r1
 810c12c:	4620      	mov	r0, r4
 810c12e:	4629      	mov	r1, r5
 810c130:	f7f4 f8d6 	bl	81002e0 <__aeabi_dsub>
 810c134:	4642      	mov	r2, r8
 810c136:	4604      	mov	r4, r0
 810c138:	460d      	mov	r5, r1
 810c13a:	465b      	mov	r3, fp
 810c13c:	4650      	mov	r0, sl
 810c13e:	4659      	mov	r1, fp
 810c140:	f7f4 f8d0 	bl	81002e4 <__adddf3>
 810c144:	4602      	mov	r2, r0
 810c146:	460b      	mov	r3, r1
 810c148:	4620      	mov	r0, r4
 810c14a:	4629      	mov	r1, r5
 810c14c:	f7f4 fbaa 	bl	81008a4 <__aeabi_ddiv>
 810c150:	4602      	mov	r2, r0
 810c152:	460b      	mov	r3, r1
 810c154:	f7f4 f8c6 	bl	81002e4 <__adddf3>
 810c158:	4602      	mov	r2, r0
 810c15a:	460b      	mov	r3, r1
 810c15c:	a112      	add	r1, pc, #72	@ (adr r1, 810c1a8 <__ieee754_asin+0x3f8>)
 810c15e:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c162:	f7f4 f8bd 	bl	81002e0 <__aeabi_dsub>
 810c166:	4602      	mov	r2, r0
 810c168:	460b      	mov	r3, r1
 810c16a:	4630      	mov	r0, r6
 810c16c:	4639      	mov	r1, r7
 810c16e:	f7f4 f8b7 	bl	81002e0 <__aeabi_dsub>
 810c172:	4642      	mov	r2, r8
 810c174:	4604      	mov	r4, r0
 810c176:	460d      	mov	r5, r1
 810c178:	465b      	mov	r3, fp
 810c17a:	4640      	mov	r0, r8
 810c17c:	4659      	mov	r1, fp
 810c17e:	f7f4 f8b1 	bl	81002e4 <__adddf3>
 810c182:	4602      	mov	r2, r0
 810c184:	460b      	mov	r3, r1
 810c186:	a10a      	add	r1, pc, #40	@ (adr r1, 810c1b0 <__ieee754_asin+0x400>)
 810c188:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c18c:	f7f4 f8a8 	bl	81002e0 <__aeabi_dsub>
 810c190:	4602      	mov	r2, r0
 810c192:	460b      	mov	r3, r1
 810c194:	4620      	mov	r0, r4
 810c196:	4629      	mov	r1, r5
 810c198:	f7f4 f8a2 	bl	81002e0 <__aeabi_dsub>
 810c19c:	4602      	mov	r2, r0
 810c19e:	460b      	mov	r3, r1
 810c1a0:	a103      	add	r1, pc, #12	@ (adr r1, 810c1b0 <__ieee754_asin+0x400>)
 810c1a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c1a6:	e6e2      	b.n	810bf6e <__ieee754_asin+0x1be>
 810c1a8:	33145c07 	.word	0x33145c07
 810c1ac:	3c91a626 	.word	0x3c91a626
 810c1b0:	54442d18 	.word	0x54442d18
 810c1b4:	3fe921fb 	.word	0x3fe921fb

0810c1b8 <__ieee754_atan2>:
 810c1b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c1bc:	ec57 6b11 	vmov	r6, r7, d1
 810c1c0:	4273      	negs	r3, r6
 810c1c2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 810c340 <__ieee754_atan2+0x188>
 810c1c6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 810c1ca:	4333      	orrs	r3, r6
 810c1cc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 810c1d0:	4543      	cmp	r3, r8
 810c1d2:	ec51 0b10 	vmov	r0, r1, d0
 810c1d6:	4635      	mov	r5, r6
 810c1d8:	d809      	bhi.n	810c1ee <__ieee754_atan2+0x36>
 810c1da:	4244      	negs	r4, r0
 810c1dc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 810c1e0:	4304      	orrs	r4, r0
 810c1e2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 810c1e6:	4544      	cmp	r4, r8
 810c1e8:	468e      	mov	lr, r1
 810c1ea:	4681      	mov	r9, r0
 810c1ec:	d907      	bls.n	810c1fe <__ieee754_atan2+0x46>
 810c1ee:	4632      	mov	r2, r6
 810c1f0:	463b      	mov	r3, r7
 810c1f2:	f7f4 f877 	bl	81002e4 <__adddf3>
 810c1f6:	ec41 0b10 	vmov	d0, r0, r1
 810c1fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c1fe:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 810c202:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 810c206:	4334      	orrs	r4, r6
 810c208:	d103      	bne.n	810c212 <__ieee754_atan2+0x5a>
 810c20a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c20e:	f000 b89b 	b.w	810c348 <atan>
 810c212:	17bc      	asrs	r4, r7, #30
 810c214:	f004 0402 	and.w	r4, r4, #2
 810c218:	ea53 0909 	orrs.w	r9, r3, r9
 810c21c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 810c220:	d107      	bne.n	810c232 <__ieee754_atan2+0x7a>
 810c222:	2c02      	cmp	r4, #2
 810c224:	d05f      	beq.n	810c2e6 <__ieee754_atan2+0x12e>
 810c226:	2c03      	cmp	r4, #3
 810c228:	d1e5      	bne.n	810c1f6 <__ieee754_atan2+0x3e>
 810c22a:	a141      	add	r1, pc, #260	@ (adr r1, 810c330 <__ieee754_atan2+0x178>)
 810c22c:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c230:	e7e1      	b.n	810c1f6 <__ieee754_atan2+0x3e>
 810c232:	4315      	orrs	r5, r2
 810c234:	d106      	bne.n	810c244 <__ieee754_atan2+0x8c>
 810c236:	f1be 0f00 	cmp.w	lr, #0
 810c23a:	da5f      	bge.n	810c2fc <__ieee754_atan2+0x144>
 810c23c:	a13e      	add	r1, pc, #248	@ (adr r1, 810c338 <__ieee754_atan2+0x180>)
 810c23e:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c242:	e7d8      	b.n	810c1f6 <__ieee754_atan2+0x3e>
 810c244:	4542      	cmp	r2, r8
 810c246:	d10f      	bne.n	810c268 <__ieee754_atan2+0xb0>
 810c248:	4293      	cmp	r3, r2
 810c24a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 810c24e:	d107      	bne.n	810c260 <__ieee754_atan2+0xa8>
 810c250:	2c02      	cmp	r4, #2
 810c252:	d84c      	bhi.n	810c2ee <__ieee754_atan2+0x136>
 810c254:	4b34      	ldr	r3, [pc, #208]	@ (810c328 <__ieee754_atan2+0x170>)
 810c256:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810c25a:	e9d3 0100 	ldrd	r0, r1, [r3]
 810c25e:	e7ca      	b.n	810c1f6 <__ieee754_atan2+0x3e>
 810c260:	2c02      	cmp	r4, #2
 810c262:	d848      	bhi.n	810c2f6 <__ieee754_atan2+0x13e>
 810c264:	4b31      	ldr	r3, [pc, #196]	@ (810c32c <__ieee754_atan2+0x174>)
 810c266:	e7f6      	b.n	810c256 <__ieee754_atan2+0x9e>
 810c268:	4543      	cmp	r3, r8
 810c26a:	d0e4      	beq.n	810c236 <__ieee754_atan2+0x7e>
 810c26c:	1a9b      	subs	r3, r3, r2
 810c26e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 810c272:	ea4f 5223 	mov.w	r2, r3, asr #20
 810c276:	da1e      	bge.n	810c2b6 <__ieee754_atan2+0xfe>
 810c278:	2f00      	cmp	r7, #0
 810c27a:	da01      	bge.n	810c280 <__ieee754_atan2+0xc8>
 810c27c:	323c      	adds	r2, #60	@ 0x3c
 810c27e:	db1e      	blt.n	810c2be <__ieee754_atan2+0x106>
 810c280:	4632      	mov	r2, r6
 810c282:	463b      	mov	r3, r7
 810c284:	f7f4 fb0e 	bl	81008a4 <__aeabi_ddiv>
 810c288:	ec41 0b10 	vmov	d0, r0, r1
 810c28c:	f7ff fc44 	bl	810bb18 <fabs>
 810c290:	f000 f85a 	bl	810c348 <atan>
 810c294:	ec51 0b10 	vmov	r0, r1, d0
 810c298:	2c01      	cmp	r4, #1
 810c29a:	d013      	beq.n	810c2c4 <__ieee754_atan2+0x10c>
 810c29c:	2c02      	cmp	r4, #2
 810c29e:	d015      	beq.n	810c2cc <__ieee754_atan2+0x114>
 810c2a0:	2c00      	cmp	r4, #0
 810c2a2:	d0a8      	beq.n	810c1f6 <__ieee754_atan2+0x3e>
 810c2a4:	a318      	add	r3, pc, #96	@ (adr r3, 810c308 <__ieee754_atan2+0x150>)
 810c2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c2aa:	f7f4 f819 	bl	81002e0 <__aeabi_dsub>
 810c2ae:	a318      	add	r3, pc, #96	@ (adr r3, 810c310 <__ieee754_atan2+0x158>)
 810c2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c2b4:	e014      	b.n	810c2e0 <__ieee754_atan2+0x128>
 810c2b6:	a118      	add	r1, pc, #96	@ (adr r1, 810c318 <__ieee754_atan2+0x160>)
 810c2b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c2bc:	e7ec      	b.n	810c298 <__ieee754_atan2+0xe0>
 810c2be:	2000      	movs	r0, #0
 810c2c0:	2100      	movs	r1, #0
 810c2c2:	e7e9      	b.n	810c298 <__ieee754_atan2+0xe0>
 810c2c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 810c2c8:	4619      	mov	r1, r3
 810c2ca:	e794      	b.n	810c1f6 <__ieee754_atan2+0x3e>
 810c2cc:	a30e      	add	r3, pc, #56	@ (adr r3, 810c308 <__ieee754_atan2+0x150>)
 810c2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c2d2:	f7f4 f805 	bl	81002e0 <__aeabi_dsub>
 810c2d6:	4602      	mov	r2, r0
 810c2d8:	460b      	mov	r3, r1
 810c2da:	a10d      	add	r1, pc, #52	@ (adr r1, 810c310 <__ieee754_atan2+0x158>)
 810c2dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c2e0:	f7f3 fffe 	bl	81002e0 <__aeabi_dsub>
 810c2e4:	e787      	b.n	810c1f6 <__ieee754_atan2+0x3e>
 810c2e6:	a10a      	add	r1, pc, #40	@ (adr r1, 810c310 <__ieee754_atan2+0x158>)
 810c2e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c2ec:	e783      	b.n	810c1f6 <__ieee754_atan2+0x3e>
 810c2ee:	a10c      	add	r1, pc, #48	@ (adr r1, 810c320 <__ieee754_atan2+0x168>)
 810c2f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c2f4:	e77f      	b.n	810c1f6 <__ieee754_atan2+0x3e>
 810c2f6:	2000      	movs	r0, #0
 810c2f8:	2100      	movs	r1, #0
 810c2fa:	e77c      	b.n	810c1f6 <__ieee754_atan2+0x3e>
 810c2fc:	a106      	add	r1, pc, #24	@ (adr r1, 810c318 <__ieee754_atan2+0x160>)
 810c2fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 810c302:	e778      	b.n	810c1f6 <__ieee754_atan2+0x3e>
 810c304:	f3af 8000 	nop.w
 810c308:	33145c07 	.word	0x33145c07
 810c30c:	3ca1a626 	.word	0x3ca1a626
 810c310:	54442d18 	.word	0x54442d18
 810c314:	400921fb 	.word	0x400921fb
 810c318:	54442d18 	.word	0x54442d18
 810c31c:	3ff921fb 	.word	0x3ff921fb
 810c320:	54442d18 	.word	0x54442d18
 810c324:	3fe921fb 	.word	0x3fe921fb
 810c328:	0810cd98 	.word	0x0810cd98
 810c32c:	0810cd80 	.word	0x0810cd80
 810c330:	54442d18 	.word	0x54442d18
 810c334:	c00921fb 	.word	0xc00921fb
 810c338:	54442d18 	.word	0x54442d18
 810c33c:	bff921fb 	.word	0xbff921fb
 810c340:	7ff00000 	.word	0x7ff00000
 810c344:	00000000 	.word	0x00000000

0810c348 <atan>:
 810c348:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c34c:	ec55 4b10 	vmov	r4, r5, d0
 810c350:	4bbf      	ldr	r3, [pc, #764]	@ (810c650 <atan+0x308>)
 810c352:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 810c356:	429e      	cmp	r6, r3
 810c358:	46ab      	mov	fp, r5
 810c35a:	d918      	bls.n	810c38e <atan+0x46>
 810c35c:	4bbd      	ldr	r3, [pc, #756]	@ (810c654 <atan+0x30c>)
 810c35e:	429e      	cmp	r6, r3
 810c360:	d801      	bhi.n	810c366 <atan+0x1e>
 810c362:	d109      	bne.n	810c378 <atan+0x30>
 810c364:	b144      	cbz	r4, 810c378 <atan+0x30>
 810c366:	4622      	mov	r2, r4
 810c368:	462b      	mov	r3, r5
 810c36a:	4620      	mov	r0, r4
 810c36c:	4629      	mov	r1, r5
 810c36e:	f7f3 ffb9 	bl	81002e4 <__adddf3>
 810c372:	4604      	mov	r4, r0
 810c374:	460d      	mov	r5, r1
 810c376:	e006      	b.n	810c386 <atan+0x3e>
 810c378:	f1bb 0f00 	cmp.w	fp, #0
 810c37c:	f340 812b 	ble.w	810c5d6 <atan+0x28e>
 810c380:	a597      	add	r5, pc, #604	@ (adr r5, 810c5e0 <atan+0x298>)
 810c382:	e9d5 4500 	ldrd	r4, r5, [r5]
 810c386:	ec45 4b10 	vmov	d0, r4, r5
 810c38a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c38e:	4bb2      	ldr	r3, [pc, #712]	@ (810c658 <atan+0x310>)
 810c390:	429e      	cmp	r6, r3
 810c392:	d813      	bhi.n	810c3bc <atan+0x74>
 810c394:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 810c398:	429e      	cmp	r6, r3
 810c39a:	d80c      	bhi.n	810c3b6 <atan+0x6e>
 810c39c:	a392      	add	r3, pc, #584	@ (adr r3, 810c5e8 <atan+0x2a0>)
 810c39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c3a2:	4620      	mov	r0, r4
 810c3a4:	4629      	mov	r1, r5
 810c3a6:	f7f3 ff9d 	bl	81002e4 <__adddf3>
 810c3aa:	4bac      	ldr	r3, [pc, #688]	@ (810c65c <atan+0x314>)
 810c3ac:	2200      	movs	r2, #0
 810c3ae:	f7f4 fbdf 	bl	8100b70 <__aeabi_dcmpgt>
 810c3b2:	2800      	cmp	r0, #0
 810c3b4:	d1e7      	bne.n	810c386 <atan+0x3e>
 810c3b6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 810c3ba:	e029      	b.n	810c410 <atan+0xc8>
 810c3bc:	f7ff fbac 	bl	810bb18 <fabs>
 810c3c0:	4ba7      	ldr	r3, [pc, #668]	@ (810c660 <atan+0x318>)
 810c3c2:	429e      	cmp	r6, r3
 810c3c4:	ec55 4b10 	vmov	r4, r5, d0
 810c3c8:	f200 80bc 	bhi.w	810c544 <atan+0x1fc>
 810c3cc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 810c3d0:	429e      	cmp	r6, r3
 810c3d2:	f200 809e 	bhi.w	810c512 <atan+0x1ca>
 810c3d6:	4622      	mov	r2, r4
 810c3d8:	462b      	mov	r3, r5
 810c3da:	4620      	mov	r0, r4
 810c3dc:	4629      	mov	r1, r5
 810c3de:	f7f3 ff81 	bl	81002e4 <__adddf3>
 810c3e2:	4b9e      	ldr	r3, [pc, #632]	@ (810c65c <atan+0x314>)
 810c3e4:	2200      	movs	r2, #0
 810c3e6:	f7f3 ff7b 	bl	81002e0 <__aeabi_dsub>
 810c3ea:	2200      	movs	r2, #0
 810c3ec:	4606      	mov	r6, r0
 810c3ee:	460f      	mov	r7, r1
 810c3f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 810c3f4:	4620      	mov	r0, r4
 810c3f6:	4629      	mov	r1, r5
 810c3f8:	f7f3 ff74 	bl	81002e4 <__adddf3>
 810c3fc:	4602      	mov	r2, r0
 810c3fe:	460b      	mov	r3, r1
 810c400:	4630      	mov	r0, r6
 810c402:	4639      	mov	r1, r7
 810c404:	f7f4 fa4e 	bl	81008a4 <__aeabi_ddiv>
 810c408:	f04f 0a00 	mov.w	sl, #0
 810c40c:	4604      	mov	r4, r0
 810c40e:	460d      	mov	r5, r1
 810c410:	4622      	mov	r2, r4
 810c412:	462b      	mov	r3, r5
 810c414:	4620      	mov	r0, r4
 810c416:	4629      	mov	r1, r5
 810c418:	f7f4 f91a 	bl	8100650 <__aeabi_dmul>
 810c41c:	4602      	mov	r2, r0
 810c41e:	460b      	mov	r3, r1
 810c420:	4680      	mov	r8, r0
 810c422:	4689      	mov	r9, r1
 810c424:	f7f4 f914 	bl	8100650 <__aeabi_dmul>
 810c428:	a371      	add	r3, pc, #452	@ (adr r3, 810c5f0 <atan+0x2a8>)
 810c42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c42e:	4606      	mov	r6, r0
 810c430:	460f      	mov	r7, r1
 810c432:	f7f4 f90d 	bl	8100650 <__aeabi_dmul>
 810c436:	a370      	add	r3, pc, #448	@ (adr r3, 810c5f8 <atan+0x2b0>)
 810c438:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c43c:	f7f3 ff52 	bl	81002e4 <__adddf3>
 810c440:	4632      	mov	r2, r6
 810c442:	463b      	mov	r3, r7
 810c444:	f7f4 f904 	bl	8100650 <__aeabi_dmul>
 810c448:	a36d      	add	r3, pc, #436	@ (adr r3, 810c600 <atan+0x2b8>)
 810c44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c44e:	f7f3 ff49 	bl	81002e4 <__adddf3>
 810c452:	4632      	mov	r2, r6
 810c454:	463b      	mov	r3, r7
 810c456:	f7f4 f8fb 	bl	8100650 <__aeabi_dmul>
 810c45a:	a36b      	add	r3, pc, #428	@ (adr r3, 810c608 <atan+0x2c0>)
 810c45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c460:	f7f3 ff40 	bl	81002e4 <__adddf3>
 810c464:	4632      	mov	r2, r6
 810c466:	463b      	mov	r3, r7
 810c468:	f7f4 f8f2 	bl	8100650 <__aeabi_dmul>
 810c46c:	a368      	add	r3, pc, #416	@ (adr r3, 810c610 <atan+0x2c8>)
 810c46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c472:	f7f3 ff37 	bl	81002e4 <__adddf3>
 810c476:	4632      	mov	r2, r6
 810c478:	463b      	mov	r3, r7
 810c47a:	f7f4 f8e9 	bl	8100650 <__aeabi_dmul>
 810c47e:	a366      	add	r3, pc, #408	@ (adr r3, 810c618 <atan+0x2d0>)
 810c480:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c484:	f7f3 ff2e 	bl	81002e4 <__adddf3>
 810c488:	4642      	mov	r2, r8
 810c48a:	464b      	mov	r3, r9
 810c48c:	f7f4 f8e0 	bl	8100650 <__aeabi_dmul>
 810c490:	a363      	add	r3, pc, #396	@ (adr r3, 810c620 <atan+0x2d8>)
 810c492:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c496:	4680      	mov	r8, r0
 810c498:	4689      	mov	r9, r1
 810c49a:	4630      	mov	r0, r6
 810c49c:	4639      	mov	r1, r7
 810c49e:	f7f4 f8d7 	bl	8100650 <__aeabi_dmul>
 810c4a2:	a361      	add	r3, pc, #388	@ (adr r3, 810c628 <atan+0x2e0>)
 810c4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c4a8:	f7f3 ff1a 	bl	81002e0 <__aeabi_dsub>
 810c4ac:	4632      	mov	r2, r6
 810c4ae:	463b      	mov	r3, r7
 810c4b0:	f7f4 f8ce 	bl	8100650 <__aeabi_dmul>
 810c4b4:	a35e      	add	r3, pc, #376	@ (adr r3, 810c630 <atan+0x2e8>)
 810c4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c4ba:	f7f3 ff11 	bl	81002e0 <__aeabi_dsub>
 810c4be:	4632      	mov	r2, r6
 810c4c0:	463b      	mov	r3, r7
 810c4c2:	f7f4 f8c5 	bl	8100650 <__aeabi_dmul>
 810c4c6:	a35c      	add	r3, pc, #368	@ (adr r3, 810c638 <atan+0x2f0>)
 810c4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c4cc:	f7f3 ff08 	bl	81002e0 <__aeabi_dsub>
 810c4d0:	4632      	mov	r2, r6
 810c4d2:	463b      	mov	r3, r7
 810c4d4:	f7f4 f8bc 	bl	8100650 <__aeabi_dmul>
 810c4d8:	a359      	add	r3, pc, #356	@ (adr r3, 810c640 <atan+0x2f8>)
 810c4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c4de:	f7f3 feff 	bl	81002e0 <__aeabi_dsub>
 810c4e2:	4632      	mov	r2, r6
 810c4e4:	463b      	mov	r3, r7
 810c4e6:	f7f4 f8b3 	bl	8100650 <__aeabi_dmul>
 810c4ea:	4602      	mov	r2, r0
 810c4ec:	460b      	mov	r3, r1
 810c4ee:	4640      	mov	r0, r8
 810c4f0:	4649      	mov	r1, r9
 810c4f2:	f7f3 fef7 	bl	81002e4 <__adddf3>
 810c4f6:	4622      	mov	r2, r4
 810c4f8:	462b      	mov	r3, r5
 810c4fa:	f7f4 f8a9 	bl	8100650 <__aeabi_dmul>
 810c4fe:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 810c502:	4602      	mov	r2, r0
 810c504:	460b      	mov	r3, r1
 810c506:	d148      	bne.n	810c59a <atan+0x252>
 810c508:	4620      	mov	r0, r4
 810c50a:	4629      	mov	r1, r5
 810c50c:	f7f3 fee8 	bl	81002e0 <__aeabi_dsub>
 810c510:	e72f      	b.n	810c372 <atan+0x2a>
 810c512:	4b52      	ldr	r3, [pc, #328]	@ (810c65c <atan+0x314>)
 810c514:	2200      	movs	r2, #0
 810c516:	4620      	mov	r0, r4
 810c518:	4629      	mov	r1, r5
 810c51a:	f7f3 fee1 	bl	81002e0 <__aeabi_dsub>
 810c51e:	4b4f      	ldr	r3, [pc, #316]	@ (810c65c <atan+0x314>)
 810c520:	4606      	mov	r6, r0
 810c522:	460f      	mov	r7, r1
 810c524:	2200      	movs	r2, #0
 810c526:	4620      	mov	r0, r4
 810c528:	4629      	mov	r1, r5
 810c52a:	f7f3 fedb 	bl	81002e4 <__adddf3>
 810c52e:	4602      	mov	r2, r0
 810c530:	460b      	mov	r3, r1
 810c532:	4630      	mov	r0, r6
 810c534:	4639      	mov	r1, r7
 810c536:	f7f4 f9b5 	bl	81008a4 <__aeabi_ddiv>
 810c53a:	f04f 0a01 	mov.w	sl, #1
 810c53e:	4604      	mov	r4, r0
 810c540:	460d      	mov	r5, r1
 810c542:	e765      	b.n	810c410 <atan+0xc8>
 810c544:	4b47      	ldr	r3, [pc, #284]	@ (810c664 <atan+0x31c>)
 810c546:	429e      	cmp	r6, r3
 810c548:	d21c      	bcs.n	810c584 <atan+0x23c>
 810c54a:	4b47      	ldr	r3, [pc, #284]	@ (810c668 <atan+0x320>)
 810c54c:	2200      	movs	r2, #0
 810c54e:	4620      	mov	r0, r4
 810c550:	4629      	mov	r1, r5
 810c552:	f7f3 fec5 	bl	81002e0 <__aeabi_dsub>
 810c556:	4b44      	ldr	r3, [pc, #272]	@ (810c668 <atan+0x320>)
 810c558:	4606      	mov	r6, r0
 810c55a:	460f      	mov	r7, r1
 810c55c:	2200      	movs	r2, #0
 810c55e:	4620      	mov	r0, r4
 810c560:	4629      	mov	r1, r5
 810c562:	f7f4 f875 	bl	8100650 <__aeabi_dmul>
 810c566:	4b3d      	ldr	r3, [pc, #244]	@ (810c65c <atan+0x314>)
 810c568:	2200      	movs	r2, #0
 810c56a:	f7f3 febb 	bl	81002e4 <__adddf3>
 810c56e:	4602      	mov	r2, r0
 810c570:	460b      	mov	r3, r1
 810c572:	4630      	mov	r0, r6
 810c574:	4639      	mov	r1, r7
 810c576:	f7f4 f995 	bl	81008a4 <__aeabi_ddiv>
 810c57a:	f04f 0a02 	mov.w	sl, #2
 810c57e:	4604      	mov	r4, r0
 810c580:	460d      	mov	r5, r1
 810c582:	e745      	b.n	810c410 <atan+0xc8>
 810c584:	4622      	mov	r2, r4
 810c586:	462b      	mov	r3, r5
 810c588:	4938      	ldr	r1, [pc, #224]	@ (810c66c <atan+0x324>)
 810c58a:	2000      	movs	r0, #0
 810c58c:	f7f4 f98a 	bl	81008a4 <__aeabi_ddiv>
 810c590:	f04f 0a03 	mov.w	sl, #3
 810c594:	4604      	mov	r4, r0
 810c596:	460d      	mov	r5, r1
 810c598:	e73a      	b.n	810c410 <atan+0xc8>
 810c59a:	4b35      	ldr	r3, [pc, #212]	@ (810c670 <atan+0x328>)
 810c59c:	4e35      	ldr	r6, [pc, #212]	@ (810c674 <atan+0x32c>)
 810c59e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 810c5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810c5a6:	f7f3 fe9b 	bl	81002e0 <__aeabi_dsub>
 810c5aa:	4622      	mov	r2, r4
 810c5ac:	462b      	mov	r3, r5
 810c5ae:	f7f3 fe97 	bl	81002e0 <__aeabi_dsub>
 810c5b2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 810c5b6:	4602      	mov	r2, r0
 810c5b8:	460b      	mov	r3, r1
 810c5ba:	e9d6 0100 	ldrd	r0, r1, [r6]
 810c5be:	f7f3 fe8f 	bl	81002e0 <__aeabi_dsub>
 810c5c2:	f1bb 0f00 	cmp.w	fp, #0
 810c5c6:	4604      	mov	r4, r0
 810c5c8:	460d      	mov	r5, r1
 810c5ca:	f6bf aedc 	bge.w	810c386 <atan+0x3e>
 810c5ce:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 810c5d2:	461d      	mov	r5, r3
 810c5d4:	e6d7      	b.n	810c386 <atan+0x3e>
 810c5d6:	a51c      	add	r5, pc, #112	@ (adr r5, 810c648 <atan+0x300>)
 810c5d8:	e9d5 4500 	ldrd	r4, r5, [r5]
 810c5dc:	e6d3      	b.n	810c386 <atan+0x3e>
 810c5de:	bf00      	nop
 810c5e0:	54442d18 	.word	0x54442d18
 810c5e4:	3ff921fb 	.word	0x3ff921fb
 810c5e8:	8800759c 	.word	0x8800759c
 810c5ec:	7e37e43c 	.word	0x7e37e43c
 810c5f0:	e322da11 	.word	0xe322da11
 810c5f4:	3f90ad3a 	.word	0x3f90ad3a
 810c5f8:	24760deb 	.word	0x24760deb
 810c5fc:	3fa97b4b 	.word	0x3fa97b4b
 810c600:	a0d03d51 	.word	0xa0d03d51
 810c604:	3fb10d66 	.word	0x3fb10d66
 810c608:	c54c206e 	.word	0xc54c206e
 810c60c:	3fb745cd 	.word	0x3fb745cd
 810c610:	920083ff 	.word	0x920083ff
 810c614:	3fc24924 	.word	0x3fc24924
 810c618:	5555550d 	.word	0x5555550d
 810c61c:	3fd55555 	.word	0x3fd55555
 810c620:	2c6a6c2f 	.word	0x2c6a6c2f
 810c624:	bfa2b444 	.word	0xbfa2b444
 810c628:	52defd9a 	.word	0x52defd9a
 810c62c:	3fadde2d 	.word	0x3fadde2d
 810c630:	af749a6d 	.word	0xaf749a6d
 810c634:	3fb3b0f2 	.word	0x3fb3b0f2
 810c638:	fe231671 	.word	0xfe231671
 810c63c:	3fbc71c6 	.word	0x3fbc71c6
 810c640:	9998ebc4 	.word	0x9998ebc4
 810c644:	3fc99999 	.word	0x3fc99999
 810c648:	54442d18 	.word	0x54442d18
 810c64c:	bff921fb 	.word	0xbff921fb
 810c650:	440fffff 	.word	0x440fffff
 810c654:	7ff00000 	.word	0x7ff00000
 810c658:	3fdbffff 	.word	0x3fdbffff
 810c65c:	3ff00000 	.word	0x3ff00000
 810c660:	3ff2ffff 	.word	0x3ff2ffff
 810c664:	40038000 	.word	0x40038000
 810c668:	3ff80000 	.word	0x3ff80000
 810c66c:	bff00000 	.word	0xbff00000
 810c670:	0810cdb0 	.word	0x0810cdb0
 810c674:	0810cdd0 	.word	0x0810cdd0

0810c678 <__ieee754_powf>:
 810c678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c67c:	ee10 4a90 	vmov	r4, s1
 810c680:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 810c684:	ed2d 8b02 	vpush	{d8}
 810c688:	ee10 6a10 	vmov	r6, s0
 810c68c:	eeb0 8a40 	vmov.f32	s16, s0
 810c690:	eef0 8a60 	vmov.f32	s17, s1
 810c694:	d10c      	bne.n	810c6b0 <__ieee754_powf+0x38>
 810c696:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 810c69a:	0076      	lsls	r6, r6, #1
 810c69c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 810c6a0:	f240 829c 	bls.w	810cbdc <__ieee754_powf+0x564>
 810c6a4:	ee38 0a28 	vadd.f32	s0, s16, s17
 810c6a8:	ecbd 8b02 	vpop	{d8}
 810c6ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c6b0:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 810c6b4:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 810c6b8:	d802      	bhi.n	810c6c0 <__ieee754_powf+0x48>
 810c6ba:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 810c6be:	d908      	bls.n	810c6d2 <__ieee754_powf+0x5a>
 810c6c0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 810c6c4:	d1ee      	bne.n	810c6a4 <__ieee754_powf+0x2c>
 810c6c6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 810c6ca:	0064      	lsls	r4, r4, #1
 810c6cc:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 810c6d0:	e7e6      	b.n	810c6a0 <__ieee754_powf+0x28>
 810c6d2:	2e00      	cmp	r6, #0
 810c6d4:	da1e      	bge.n	810c714 <__ieee754_powf+0x9c>
 810c6d6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 810c6da:	d22b      	bcs.n	810c734 <__ieee754_powf+0xbc>
 810c6dc:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 810c6e0:	d332      	bcc.n	810c748 <__ieee754_powf+0xd0>
 810c6e2:	ea4f 53e9 	mov.w	r3, r9, asr #23
 810c6e6:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 810c6ea:	fa49 f503 	asr.w	r5, r9, r3
 810c6ee:	fa05 f303 	lsl.w	r3, r5, r3
 810c6f2:	454b      	cmp	r3, r9
 810c6f4:	d126      	bne.n	810c744 <__ieee754_powf+0xcc>
 810c6f6:	f005 0501 	and.w	r5, r5, #1
 810c6fa:	f1c5 0502 	rsb	r5, r5, #2
 810c6fe:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 810c702:	d122      	bne.n	810c74a <__ieee754_powf+0xd2>
 810c704:	2c00      	cmp	r4, #0
 810c706:	f280 826f 	bge.w	810cbe8 <__ieee754_powf+0x570>
 810c70a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 810c70e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 810c712:	e7c9      	b.n	810c6a8 <__ieee754_powf+0x30>
 810c714:	2500      	movs	r5, #0
 810c716:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 810c71a:	d1f0      	bne.n	810c6fe <__ieee754_powf+0x86>
 810c71c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 810c720:	f000 825c 	beq.w	810cbdc <__ieee754_powf+0x564>
 810c724:	d908      	bls.n	810c738 <__ieee754_powf+0xc0>
 810c726:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 810ca88 <__ieee754_powf+0x410>
 810c72a:	2c00      	cmp	r4, #0
 810c72c:	bfa8      	it	ge
 810c72e:	eeb0 0a68 	vmovge.f32	s0, s17
 810c732:	e7b9      	b.n	810c6a8 <__ieee754_powf+0x30>
 810c734:	2502      	movs	r5, #2
 810c736:	e7ee      	b.n	810c716 <__ieee754_powf+0x9e>
 810c738:	2c00      	cmp	r4, #0
 810c73a:	f280 8252 	bge.w	810cbe2 <__ieee754_powf+0x56a>
 810c73e:	eeb1 0a68 	vneg.f32	s0, s17
 810c742:	e7b1      	b.n	810c6a8 <__ieee754_powf+0x30>
 810c744:	2500      	movs	r5, #0
 810c746:	e7da      	b.n	810c6fe <__ieee754_powf+0x86>
 810c748:	2500      	movs	r5, #0
 810c74a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 810c74e:	d102      	bne.n	810c756 <__ieee754_powf+0xde>
 810c750:	ee28 0a08 	vmul.f32	s0, s16, s16
 810c754:	e7a8      	b.n	810c6a8 <__ieee754_powf+0x30>
 810c756:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 810c75a:	d109      	bne.n	810c770 <__ieee754_powf+0xf8>
 810c75c:	2e00      	cmp	r6, #0
 810c75e:	db07      	blt.n	810c770 <__ieee754_powf+0xf8>
 810c760:	eeb0 0a48 	vmov.f32	s0, s16
 810c764:	ecbd 8b02 	vpop	{d8}
 810c768:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c76c:	f000 bae8 	b.w	810cd40 <__ieee754_sqrtf>
 810c770:	eeb0 0a48 	vmov.f32	s0, s16
 810c774:	f000 fa50 	bl	810cc18 <fabsf>
 810c778:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 810c77c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 810c780:	4647      	mov	r7, r8
 810c782:	d002      	beq.n	810c78a <__ieee754_powf+0x112>
 810c784:	f1b8 0f00 	cmp.w	r8, #0
 810c788:	d117      	bne.n	810c7ba <__ieee754_powf+0x142>
 810c78a:	2c00      	cmp	r4, #0
 810c78c:	bfbc      	itt	lt
 810c78e:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 810c792:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 810c796:	2e00      	cmp	r6, #0
 810c798:	da86      	bge.n	810c6a8 <__ieee754_powf+0x30>
 810c79a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 810c79e:	ea58 0805 	orrs.w	r8, r8, r5
 810c7a2:	d104      	bne.n	810c7ae <__ieee754_powf+0x136>
 810c7a4:	ee70 7a40 	vsub.f32	s15, s0, s0
 810c7a8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 810c7ac:	e77c      	b.n	810c6a8 <__ieee754_powf+0x30>
 810c7ae:	2d01      	cmp	r5, #1
 810c7b0:	f47f af7a 	bne.w	810c6a8 <__ieee754_powf+0x30>
 810c7b4:	eeb1 0a40 	vneg.f32	s0, s0
 810c7b8:	e776      	b.n	810c6a8 <__ieee754_powf+0x30>
 810c7ba:	0ff0      	lsrs	r0, r6, #31
 810c7bc:	3801      	subs	r0, #1
 810c7be:	ea55 0300 	orrs.w	r3, r5, r0
 810c7c2:	d104      	bne.n	810c7ce <__ieee754_powf+0x156>
 810c7c4:	ee38 8a48 	vsub.f32	s16, s16, s16
 810c7c8:	ee88 0a08 	vdiv.f32	s0, s16, s16
 810c7cc:	e76c      	b.n	810c6a8 <__ieee754_powf+0x30>
 810c7ce:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 810c7d2:	d973      	bls.n	810c8bc <__ieee754_powf+0x244>
 810c7d4:	4bad      	ldr	r3, [pc, #692]	@ (810ca8c <__ieee754_powf+0x414>)
 810c7d6:	4598      	cmp	r8, r3
 810c7d8:	d808      	bhi.n	810c7ec <__ieee754_powf+0x174>
 810c7da:	2c00      	cmp	r4, #0
 810c7dc:	da0b      	bge.n	810c7f6 <__ieee754_powf+0x17e>
 810c7de:	2000      	movs	r0, #0
 810c7e0:	ecbd 8b02 	vpop	{d8}
 810c7e4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c7e8:	f000 baa4 	b.w	810cd34 <__math_oflowf>
 810c7ec:	4ba8      	ldr	r3, [pc, #672]	@ (810ca90 <__ieee754_powf+0x418>)
 810c7ee:	4598      	cmp	r8, r3
 810c7f0:	d908      	bls.n	810c804 <__ieee754_powf+0x18c>
 810c7f2:	2c00      	cmp	r4, #0
 810c7f4:	dcf3      	bgt.n	810c7de <__ieee754_powf+0x166>
 810c7f6:	2000      	movs	r0, #0
 810c7f8:	ecbd 8b02 	vpop	{d8}
 810c7fc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c800:	f000 ba92 	b.w	810cd28 <__math_uflowf>
 810c804:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 810c808:	ee30 0a67 	vsub.f32	s0, s0, s15
 810c80c:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 810ca94 <__ieee754_powf+0x41c>
 810c810:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 810c814:	eee0 6a67 	vfms.f32	s13, s0, s15
 810c818:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 810c81c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 810c820:	ee20 7a00 	vmul.f32	s14, s0, s0
 810c824:	ee27 7a27 	vmul.f32	s14, s14, s15
 810c828:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 810ca98 <__ieee754_powf+0x420>
 810c82c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 810c830:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 810ca9c <__ieee754_powf+0x424>
 810c834:	eee0 7a07 	vfma.f32	s15, s0, s14
 810c838:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 810caa0 <__ieee754_powf+0x428>
 810c83c:	eef0 6a67 	vmov.f32	s13, s15
 810c840:	eee0 6a07 	vfma.f32	s13, s0, s14
 810c844:	ee16 3a90 	vmov	r3, s13
 810c848:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 810c84c:	f023 030f 	bic.w	r3, r3, #15
 810c850:	ee06 3a90 	vmov	s13, r3
 810c854:	eee0 6a47 	vfms.f32	s13, s0, s14
 810c858:	ee77 7ae6 	vsub.f32	s15, s15, s13
 810c85c:	3d01      	subs	r5, #1
 810c85e:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 810c862:	4305      	orrs	r5, r0
 810c864:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810c868:	f024 040f 	bic.w	r4, r4, #15
 810c86c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 810c870:	bf18      	it	ne
 810c872:	eeb0 8a47 	vmovne.f32	s16, s14
 810c876:	ee07 4a10 	vmov	s14, r4
 810c87a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 810c87e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 810c882:	ee07 3a90 	vmov	s15, r3
 810c886:	eee7 0a27 	vfma.f32	s1, s14, s15
 810c88a:	ee07 4a10 	vmov	s14, r4
 810c88e:	ee67 7a87 	vmul.f32	s15, s15, s14
 810c892:	ee30 7aa7 	vadd.f32	s14, s1, s15
 810c896:	ee17 1a10 	vmov	r1, s14
 810c89a:	2900      	cmp	r1, #0
 810c89c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 810c8a0:	f340 80dd 	ble.w	810ca5e <__ieee754_powf+0x3e6>
 810c8a4:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 810c8a8:	f240 80ca 	bls.w	810ca40 <__ieee754_powf+0x3c8>
 810c8ac:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 810c8b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810c8b4:	bf4c      	ite	mi
 810c8b6:	2001      	movmi	r0, #1
 810c8b8:	2000      	movpl	r0, #0
 810c8ba:	e791      	b.n	810c7e0 <__ieee754_powf+0x168>
 810c8bc:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 810c8c0:	bf01      	itttt	eq
 810c8c2:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 810caa4 <__ieee754_powf+0x42c>
 810c8c6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 810c8ca:	f06f 0317 	mvneq.w	r3, #23
 810c8ce:	ee17 7a90 	vmoveq	r7, s15
 810c8d2:	ea4f 52e7 	mov.w	r2, r7, asr #23
 810c8d6:	bf18      	it	ne
 810c8d8:	2300      	movne	r3, #0
 810c8da:	3a7f      	subs	r2, #127	@ 0x7f
 810c8dc:	441a      	add	r2, r3
 810c8de:	4b72      	ldr	r3, [pc, #456]	@ (810caa8 <__ieee754_powf+0x430>)
 810c8e0:	f3c7 0716 	ubfx	r7, r7, #0, #23
 810c8e4:	429f      	cmp	r7, r3
 810c8e6:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 810c8ea:	dd06      	ble.n	810c8fa <__ieee754_powf+0x282>
 810c8ec:	4b6f      	ldr	r3, [pc, #444]	@ (810caac <__ieee754_powf+0x434>)
 810c8ee:	429f      	cmp	r7, r3
 810c8f0:	f340 80a4 	ble.w	810ca3c <__ieee754_powf+0x3c4>
 810c8f4:	3201      	adds	r2, #1
 810c8f6:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 810c8fa:	2600      	movs	r6, #0
 810c8fc:	4b6c      	ldr	r3, [pc, #432]	@ (810cab0 <__ieee754_powf+0x438>)
 810c8fe:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 810c902:	ee07 1a10 	vmov	s14, r1
 810c906:	edd3 5a00 	vldr	s11, [r3]
 810c90a:	4b6a      	ldr	r3, [pc, #424]	@ (810cab4 <__ieee754_powf+0x43c>)
 810c90c:	ee75 7a87 	vadd.f32	s15, s11, s14
 810c910:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810c914:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 810c918:	1049      	asrs	r1, r1, #1
 810c91a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 810c91e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 810c922:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 810c926:	ee37 6a65 	vsub.f32	s12, s14, s11
 810c92a:	ee07 1a90 	vmov	s15, r1
 810c92e:	ee26 5a24 	vmul.f32	s10, s12, s9
 810c932:	ee77 5ae5 	vsub.f32	s11, s15, s11
 810c936:	ee15 7a10 	vmov	r7, s10
 810c93a:	401f      	ands	r7, r3
 810c93c:	ee06 7a90 	vmov	s13, r7
 810c940:	eea6 6ae7 	vfms.f32	s12, s13, s15
 810c944:	ee37 7a65 	vsub.f32	s14, s14, s11
 810c948:	ee65 7a05 	vmul.f32	s15, s10, s10
 810c94c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 810c950:	eddf 5a59 	vldr	s11, [pc, #356]	@ 810cab8 <__ieee754_powf+0x440>
 810c954:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 810cabc <__ieee754_powf+0x444>
 810c958:	eee7 5a87 	vfma.f32	s11, s15, s14
 810c95c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 810cac0 <__ieee754_powf+0x448>
 810c960:	eea5 7aa7 	vfma.f32	s14, s11, s15
 810c964:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 810ca94 <__ieee754_powf+0x41c>
 810c968:	eee7 5a27 	vfma.f32	s11, s14, s15
 810c96c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 810cac4 <__ieee754_powf+0x44c>
 810c970:	eea5 7aa7 	vfma.f32	s14, s11, s15
 810c974:	eddf 5a54 	vldr	s11, [pc, #336]	@ 810cac8 <__ieee754_powf+0x450>
 810c978:	ee26 6a24 	vmul.f32	s12, s12, s9
 810c97c:	eee7 5a27 	vfma.f32	s11, s14, s15
 810c980:	ee35 7a26 	vadd.f32	s14, s10, s13
 810c984:	ee67 4aa7 	vmul.f32	s9, s15, s15
 810c988:	ee27 7a06 	vmul.f32	s14, s14, s12
 810c98c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 810c990:	eea4 7aa5 	vfma.f32	s14, s9, s11
 810c994:	eef0 5a67 	vmov.f32	s11, s15
 810c998:	eee6 5aa6 	vfma.f32	s11, s13, s13
 810c99c:	ee75 5a87 	vadd.f32	s11, s11, s14
 810c9a0:	ee15 1a90 	vmov	r1, s11
 810c9a4:	4019      	ands	r1, r3
 810c9a6:	ee05 1a90 	vmov	s11, r1
 810c9aa:	ee75 7ae7 	vsub.f32	s15, s11, s15
 810c9ae:	eee6 7ae6 	vfms.f32	s15, s13, s13
 810c9b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 810c9b6:	ee67 7a85 	vmul.f32	s15, s15, s10
 810c9ba:	eee6 7a25 	vfma.f32	s15, s12, s11
 810c9be:	eeb0 6a67 	vmov.f32	s12, s15
 810c9c2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 810c9c6:	ee16 1a10 	vmov	r1, s12
 810c9ca:	4019      	ands	r1, r3
 810c9cc:	ee06 1a10 	vmov	s12, r1
 810c9d0:	eeb0 7a46 	vmov.f32	s14, s12
 810c9d4:	eea6 7ae5 	vfms.f32	s14, s13, s11
 810c9d8:	493c      	ldr	r1, [pc, #240]	@ (810cacc <__ieee754_powf+0x454>)
 810c9da:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 810c9de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810c9e2:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 810cad0 <__ieee754_powf+0x458>
 810c9e6:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 810cad4 <__ieee754_powf+0x45c>
 810c9ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 810c9ee:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 810cad8 <__ieee754_powf+0x460>
 810c9f2:	eee6 7a07 	vfma.f32	s15, s12, s14
 810c9f6:	ed91 7a00 	vldr	s14, [r1]
 810c9fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 810c9fe:	ee07 2a10 	vmov	s14, r2
 810ca02:	eef0 6a67 	vmov.f32	s13, s15
 810ca06:	4a35      	ldr	r2, [pc, #212]	@ (810cadc <__ieee754_powf+0x464>)
 810ca08:	eee6 6a25 	vfma.f32	s13, s12, s11
 810ca0c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 810ca10:	ed92 5a00 	vldr	s10, [r2]
 810ca14:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 810ca18:	ee76 6a85 	vadd.f32	s13, s13, s10
 810ca1c:	ee76 6a87 	vadd.f32	s13, s13, s14
 810ca20:	ee16 2a90 	vmov	r2, s13
 810ca24:	4013      	ands	r3, r2
 810ca26:	ee06 3a90 	vmov	s13, r3
 810ca2a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 810ca2e:	ee37 7a45 	vsub.f32	s14, s14, s10
 810ca32:	eea6 7a65 	vfms.f32	s14, s12, s11
 810ca36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810ca3a:	e70f      	b.n	810c85c <__ieee754_powf+0x1e4>
 810ca3c:	2601      	movs	r6, #1
 810ca3e:	e75d      	b.n	810c8fc <__ieee754_powf+0x284>
 810ca40:	d152      	bne.n	810cae8 <__ieee754_powf+0x470>
 810ca42:	eddf 6a27 	vldr	s13, [pc, #156]	@ 810cae0 <__ieee754_powf+0x468>
 810ca46:	ee37 7a67 	vsub.f32	s14, s14, s15
 810ca4a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 810ca4e:	eef4 6ac7 	vcmpe.f32	s13, s14
 810ca52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ca56:	f73f af29 	bgt.w	810c8ac <__ieee754_powf+0x234>
 810ca5a:	2386      	movs	r3, #134	@ 0x86
 810ca5c:	e048      	b.n	810caf0 <__ieee754_powf+0x478>
 810ca5e:	4a21      	ldr	r2, [pc, #132]	@ (810cae4 <__ieee754_powf+0x46c>)
 810ca60:	4293      	cmp	r3, r2
 810ca62:	d907      	bls.n	810ca74 <__ieee754_powf+0x3fc>
 810ca64:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 810ca68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ca6c:	bf4c      	ite	mi
 810ca6e:	2001      	movmi	r0, #1
 810ca70:	2000      	movpl	r0, #0
 810ca72:	e6c1      	b.n	810c7f8 <__ieee754_powf+0x180>
 810ca74:	d138      	bne.n	810cae8 <__ieee754_powf+0x470>
 810ca76:	ee37 7a67 	vsub.f32	s14, s14, s15
 810ca7a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 810ca7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ca82:	dbea      	blt.n	810ca5a <__ieee754_powf+0x3e2>
 810ca84:	e7ee      	b.n	810ca64 <__ieee754_powf+0x3ec>
 810ca86:	bf00      	nop
 810ca88:	00000000 	.word	0x00000000
 810ca8c:	3f7ffff3 	.word	0x3f7ffff3
 810ca90:	3f800007 	.word	0x3f800007
 810ca94:	3eaaaaab 	.word	0x3eaaaaab
 810ca98:	3fb8aa3b 	.word	0x3fb8aa3b
 810ca9c:	36eca570 	.word	0x36eca570
 810caa0:	3fb8aa00 	.word	0x3fb8aa00
 810caa4:	4b800000 	.word	0x4b800000
 810caa8:	001cc471 	.word	0x001cc471
 810caac:	005db3d6 	.word	0x005db3d6
 810cab0:	0810ce00 	.word	0x0810ce00
 810cab4:	fffff000 	.word	0xfffff000
 810cab8:	3e6c3255 	.word	0x3e6c3255
 810cabc:	3e53f142 	.word	0x3e53f142
 810cac0:	3e8ba305 	.word	0x3e8ba305
 810cac4:	3edb6db7 	.word	0x3edb6db7
 810cac8:	3f19999a 	.word	0x3f19999a
 810cacc:	0810cdf0 	.word	0x0810cdf0
 810cad0:	3f76384f 	.word	0x3f76384f
 810cad4:	3f763800 	.word	0x3f763800
 810cad8:	369dc3a0 	.word	0x369dc3a0
 810cadc:	0810cdf8 	.word	0x0810cdf8
 810cae0:	3338aa3c 	.word	0x3338aa3c
 810cae4:	43160000 	.word	0x43160000
 810cae8:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 810caec:	d971      	bls.n	810cbd2 <__ieee754_powf+0x55a>
 810caee:	15db      	asrs	r3, r3, #23
 810caf0:	3b7e      	subs	r3, #126	@ 0x7e
 810caf2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 810caf6:	4118      	asrs	r0, r3
 810caf8:	4408      	add	r0, r1
 810cafa:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 810cafe:	4a3c      	ldr	r2, [pc, #240]	@ (810cbf0 <__ieee754_powf+0x578>)
 810cb00:	3b7f      	subs	r3, #127	@ 0x7f
 810cb02:	411a      	asrs	r2, r3
 810cb04:	4002      	ands	r2, r0
 810cb06:	ee07 2a10 	vmov	s14, r2
 810cb0a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 810cb0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 810cb12:	f1c3 0317 	rsb	r3, r3, #23
 810cb16:	4118      	asrs	r0, r3
 810cb18:	2900      	cmp	r1, #0
 810cb1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810cb1e:	bfb8      	it	lt
 810cb20:	4240      	neglt	r0, r0
 810cb22:	ee37 7aa0 	vadd.f32	s14, s15, s1
 810cb26:	eddf 6a33 	vldr	s13, [pc, #204]	@ 810cbf4 <__ieee754_powf+0x57c>
 810cb2a:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 810cbf8 <__ieee754_powf+0x580>
 810cb2e:	ee17 3a10 	vmov	r3, s14
 810cb32:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 810cb36:	f023 030f 	bic.w	r3, r3, #15
 810cb3a:	ee07 3a10 	vmov	s14, r3
 810cb3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 810cb42:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 810cb46:	ee70 0ae7 	vsub.f32	s1, s1, s15
 810cb4a:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 810cbfc <__ieee754_powf+0x584>
 810cb4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 810cb52:	eee0 7aa6 	vfma.f32	s15, s1, s13
 810cb56:	eef0 6a67 	vmov.f32	s13, s15
 810cb5a:	eee7 6a06 	vfma.f32	s13, s14, s12
 810cb5e:	eef0 5a66 	vmov.f32	s11, s13
 810cb62:	eee7 5a46 	vfms.f32	s11, s14, s12
 810cb66:	ee26 7aa6 	vmul.f32	s14, s13, s13
 810cb6a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 810cb6e:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 810cc00 <__ieee754_powf+0x588>
 810cb72:	eddf 5a24 	vldr	s11, [pc, #144]	@ 810cc04 <__ieee754_powf+0x58c>
 810cb76:	eea7 6a25 	vfma.f32	s12, s14, s11
 810cb7a:	eddf 5a23 	vldr	s11, [pc, #140]	@ 810cc08 <__ieee754_powf+0x590>
 810cb7e:	eee6 5a07 	vfma.f32	s11, s12, s14
 810cb82:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 810cc0c <__ieee754_powf+0x594>
 810cb86:	eea5 6a87 	vfma.f32	s12, s11, s14
 810cb8a:	eddf 5a21 	vldr	s11, [pc, #132]	@ 810cc10 <__ieee754_powf+0x598>
 810cb8e:	eee6 5a07 	vfma.f32	s11, s12, s14
 810cb92:	eeb0 6a66 	vmov.f32	s12, s13
 810cb96:	eea5 6ac7 	vfms.f32	s12, s11, s14
 810cb9a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 810cb9e:	ee66 5a86 	vmul.f32	s11, s13, s12
 810cba2:	ee36 6a47 	vsub.f32	s12, s12, s14
 810cba6:	eee6 7aa7 	vfma.f32	s15, s13, s15
 810cbaa:	ee85 7a86 	vdiv.f32	s14, s11, s12
 810cbae:	ee77 7a67 	vsub.f32	s15, s14, s15
 810cbb2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 810cbb6:	ee30 0a67 	vsub.f32	s0, s0, s15
 810cbba:	ee10 3a10 	vmov	r3, s0
 810cbbe:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 810cbc2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810cbc6:	da06      	bge.n	810cbd6 <__ieee754_powf+0x55e>
 810cbc8:	f000 f82e 	bl	810cc28 <scalbnf>
 810cbcc:	ee20 0a08 	vmul.f32	s0, s0, s16
 810cbd0:	e56a      	b.n	810c6a8 <__ieee754_powf+0x30>
 810cbd2:	2000      	movs	r0, #0
 810cbd4:	e7a5      	b.n	810cb22 <__ieee754_powf+0x4aa>
 810cbd6:	ee00 3a10 	vmov	s0, r3
 810cbda:	e7f7      	b.n	810cbcc <__ieee754_powf+0x554>
 810cbdc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 810cbe0:	e562      	b.n	810c6a8 <__ieee754_powf+0x30>
 810cbe2:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 810cc14 <__ieee754_powf+0x59c>
 810cbe6:	e55f      	b.n	810c6a8 <__ieee754_powf+0x30>
 810cbe8:	eeb0 0a48 	vmov.f32	s0, s16
 810cbec:	e55c      	b.n	810c6a8 <__ieee754_powf+0x30>
 810cbee:	bf00      	nop
 810cbf0:	ff800000 	.word	0xff800000
 810cbf4:	3f317218 	.word	0x3f317218
 810cbf8:	3f317200 	.word	0x3f317200
 810cbfc:	35bfbe8c 	.word	0x35bfbe8c
 810cc00:	b5ddea0e 	.word	0xb5ddea0e
 810cc04:	3331bb4c 	.word	0x3331bb4c
 810cc08:	388ab355 	.word	0x388ab355
 810cc0c:	bb360b61 	.word	0xbb360b61
 810cc10:	3e2aaaab 	.word	0x3e2aaaab
 810cc14:	00000000 	.word	0x00000000

0810cc18 <fabsf>:
 810cc18:	ee10 3a10 	vmov	r3, s0
 810cc1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 810cc20:	ee00 3a10 	vmov	s0, r3
 810cc24:	4770      	bx	lr
	...

0810cc28 <scalbnf>:
 810cc28:	ee10 3a10 	vmov	r3, s0
 810cc2c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 810cc30:	d02b      	beq.n	810cc8a <scalbnf+0x62>
 810cc32:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 810cc36:	d302      	bcc.n	810cc3e <scalbnf+0x16>
 810cc38:	ee30 0a00 	vadd.f32	s0, s0, s0
 810cc3c:	4770      	bx	lr
 810cc3e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 810cc42:	d123      	bne.n	810cc8c <scalbnf+0x64>
 810cc44:	4b24      	ldr	r3, [pc, #144]	@ (810ccd8 <scalbnf+0xb0>)
 810cc46:	eddf 7a25 	vldr	s15, [pc, #148]	@ 810ccdc <scalbnf+0xb4>
 810cc4a:	4298      	cmp	r0, r3
 810cc4c:	ee20 0a27 	vmul.f32	s0, s0, s15
 810cc50:	db17      	blt.n	810cc82 <scalbnf+0x5a>
 810cc52:	ee10 3a10 	vmov	r3, s0
 810cc56:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 810cc5a:	3a19      	subs	r2, #25
 810cc5c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 810cc60:	4288      	cmp	r0, r1
 810cc62:	dd15      	ble.n	810cc90 <scalbnf+0x68>
 810cc64:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 810cce0 <scalbnf+0xb8>
 810cc68:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 810cce4 <scalbnf+0xbc>
 810cc6c:	ee10 3a10 	vmov	r3, s0
 810cc70:	eeb0 7a67 	vmov.f32	s14, s15
 810cc74:	2b00      	cmp	r3, #0
 810cc76:	bfb8      	it	lt
 810cc78:	eef0 7a66 	vmovlt.f32	s15, s13
 810cc7c:	ee27 0a87 	vmul.f32	s0, s15, s14
 810cc80:	4770      	bx	lr
 810cc82:	eddf 7a19 	vldr	s15, [pc, #100]	@ 810cce8 <scalbnf+0xc0>
 810cc86:	ee27 0a80 	vmul.f32	s0, s15, s0
 810cc8a:	4770      	bx	lr
 810cc8c:	0dd2      	lsrs	r2, r2, #23
 810cc8e:	e7e5      	b.n	810cc5c <scalbnf+0x34>
 810cc90:	4410      	add	r0, r2
 810cc92:	28fe      	cmp	r0, #254	@ 0xfe
 810cc94:	dce6      	bgt.n	810cc64 <scalbnf+0x3c>
 810cc96:	2800      	cmp	r0, #0
 810cc98:	dd06      	ble.n	810cca8 <scalbnf+0x80>
 810cc9a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 810cc9e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 810cca2:	ee00 3a10 	vmov	s0, r3
 810cca6:	4770      	bx	lr
 810cca8:	f110 0f16 	cmn.w	r0, #22
 810ccac:	da09      	bge.n	810ccc2 <scalbnf+0x9a>
 810ccae:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 810cce8 <scalbnf+0xc0>
 810ccb2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 810ccec <scalbnf+0xc4>
 810ccb6:	ee10 3a10 	vmov	r3, s0
 810ccba:	eeb0 7a67 	vmov.f32	s14, s15
 810ccbe:	2b00      	cmp	r3, #0
 810ccc0:	e7d9      	b.n	810cc76 <scalbnf+0x4e>
 810ccc2:	3019      	adds	r0, #25
 810ccc4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 810ccc8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 810cccc:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 810ccf0 <scalbnf+0xc8>
 810ccd0:	ee07 3a90 	vmov	s15, r3
 810ccd4:	e7d7      	b.n	810cc86 <scalbnf+0x5e>
 810ccd6:	bf00      	nop
 810ccd8:	ffff3cb0 	.word	0xffff3cb0
 810ccdc:	4c000000 	.word	0x4c000000
 810cce0:	7149f2ca 	.word	0x7149f2ca
 810cce4:	f149f2ca 	.word	0xf149f2ca
 810cce8:	0da24260 	.word	0x0da24260
 810ccec:	8da24260 	.word	0x8da24260
 810ccf0:	33000000 	.word	0x33000000

0810ccf4 <with_errnof>:
 810ccf4:	b510      	push	{r4, lr}
 810ccf6:	ed2d 8b02 	vpush	{d8}
 810ccfa:	eeb0 8a40 	vmov.f32	s16, s0
 810ccfe:	4604      	mov	r4, r0
 810cd00:	f7fe fe7e 	bl	810ba00 <__errno>
 810cd04:	eeb0 0a48 	vmov.f32	s0, s16
 810cd08:	ecbd 8b02 	vpop	{d8}
 810cd0c:	6004      	str	r4, [r0, #0]
 810cd0e:	bd10      	pop	{r4, pc}

0810cd10 <xflowf>:
 810cd10:	b130      	cbz	r0, 810cd20 <xflowf+0x10>
 810cd12:	eef1 7a40 	vneg.f32	s15, s0
 810cd16:	ee27 0a80 	vmul.f32	s0, s15, s0
 810cd1a:	2022      	movs	r0, #34	@ 0x22
 810cd1c:	f7ff bfea 	b.w	810ccf4 <with_errnof>
 810cd20:	eef0 7a40 	vmov.f32	s15, s0
 810cd24:	e7f7      	b.n	810cd16 <xflowf+0x6>
	...

0810cd28 <__math_uflowf>:
 810cd28:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810cd30 <__math_uflowf+0x8>
 810cd2c:	f7ff bff0 	b.w	810cd10 <xflowf>
 810cd30:	10000000 	.word	0x10000000

0810cd34 <__math_oflowf>:
 810cd34:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810cd3c <__math_oflowf+0x8>
 810cd38:	f7ff bfea 	b.w	810cd10 <xflowf>
 810cd3c:	70000000 	.word	0x70000000

0810cd40 <__ieee754_sqrtf>:
 810cd40:	eeb1 0ac0 	vsqrt.f32	s0, s0
 810cd44:	4770      	bx	lr
	...

0810cd48 <_init>:
 810cd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cd4a:	bf00      	nop
 810cd4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810cd4e:	bc08      	pop	{r3}
 810cd50:	469e      	mov	lr, r3
 810cd52:	4770      	bx	lr

0810cd54 <_fini>:
 810cd54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cd56:	bf00      	nop
 810cd58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810cd5a:	bc08      	pop	{r3}
 810cd5c:	469e      	mov	lr, r3
 810cd5e:	4770      	bx	lr
