# End time: 13:10:30 on Oct 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/modelsim/modelsim.ini -wlf /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.tb_example.all_7b5933c73ddb812488c059080644e9fd58c418d9/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_example(rtl) -L vunit_lib -L lib -g/tb_example/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.tb_example.all_7b5933c73ddb812488c059080644e9fd58c418d9/,tb path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/,use_color : true" 
# Start time: 13:10:30 on Oct 11,2021
# ** Warning: Design size of 21459 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: Hello World
#    Time: 0 ps  Iteration: 1  Instance: /tb_example
# Break in Subprogram stop at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
