library ieee;
use ieee.std_logic_1164.all;

entity divisor_2_tb is
	-- port ();
end divisor_2_tb;

architecture Behavioral of divisor_2_tb is

signal clk_tb : std_logic := '0';

begin

	clk_tb <= not clk_tb after 1ns;

	xxx: entity work.xxxxx
	port map (
	
	);

end Behavioral;




