

================================================================
== Vitis HLS Report for 'fft1D_512_Pipeline_twiddles1'
================================================================
* Date:           Wed Apr  9 22:18:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.558 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.312 us|  0.312 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_111  |sin_or_cos_double_s  |        8|        8|  64.000 ns|  64.000 ns|    1|    1|      yes|
        |grp_sin_or_cos_double_s_fu_130  |sin_or_cos_double_s  |        8|        8|  64.000 ns|  64.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- twiddles  |       37|       37|        32|          1|          1|     7|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      26|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      908|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      908|     158|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_218_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln28_fu_205_p2  |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|           9|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    4|          8|
    |j_fu_56                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg             |   1|   0|    1|          0|
    |conv_i1_reg_267                              |  64|   0|   64|          0|
    |data_x_addr_reg_250                          |   3|   0|    3|          0|
    |data_y_addr_reg_256                          |   3|   0|    3|          0|
    |div_i1_reg_277                               |  64|   0|   64|          0|
    |grp_sin_or_cos_double_s_fu_111_ap_start_reg  |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln28_reg_241                            |   1|   0|    1|          0|
    |j_fu_56                                      |   4|   0|    4|          0|
    |mul11_i1_reg_317                             |  64|   0|   64|          0|
    |mul14_i1_reg_322                             |  64|   0|   64|          0|
    |mul17_i1_reg_327                             |  64|   0|   64|          0|
    |mul8_i1_reg_312                              |  64|   0|   64|          0|
    |mul_i1_reg_272                               |  64|   0|   64|          0|
    |phi_reg_282                                  |  64|   0|   64|          0|
    |phi_x_reg_288                                |  64|   0|   64|          0|
    |phi_y_reg_294                                |  64|   0|   64|          0|
    |data_x_addr_reg_250                          |  64|  32|    3|          0|
    |data_y_addr_reg_256                          |  64|  32|    3|          0|
    |icmp_ln28_reg_241                            |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 908|  96|  723|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2047_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2047_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2047_p_opcode                     |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2047_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2047_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2051_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2051_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2051_p_opcode                     |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2051_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2051_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2105_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2105_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2105_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2105_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2110_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2110_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2110_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2110_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2117_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2117_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2117_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2117_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2122_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2122_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2122_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2122_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2127_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2127_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2127_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2127_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2132_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2132_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2132_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_2132_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_6909_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_6909_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_6909_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_6909_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_6913_p_din0                       |  out|   32|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_6913_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_fu_6913_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6916_p_din1   |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6916_p_din2   |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6916_p_dout0  |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6916_p_start  |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6916_p_ready  |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6916_p_done   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6916_p_idle   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6927_p_din1   |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6927_p_din2   |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6927_p_dout0  |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6927_p_start  |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6927_p_ready  |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6927_p_done   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|grp_sin_or_cos_double_s_fu_6927_p_idle   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_twiddles1|  return value|
|conv2_i1                                 |   in|   64|     ap_none|                      conv2_i1|        scalar|
|data_x_address0                          |  out|    3|   ap_memory|                        data_x|         array|
|data_x_ce0                               |  out|    1|   ap_memory|                        data_x|         array|
|data_x_we0                               |  out|    1|   ap_memory|                        data_x|         array|
|data_x_d0                                |  out|   64|   ap_memory|                        data_x|         array|
|data_x_address1                          |  out|    3|   ap_memory|                        data_x|         array|
|data_x_ce1                               |  out|    1|   ap_memory|                        data_x|         array|
|data_x_q1                                |   in|   64|   ap_memory|                        data_x|         array|
|data_y_address0                          |  out|    3|   ap_memory|                        data_y|         array|
|data_y_ce0                               |  out|    1|   ap_memory|                        data_y|         array|
|data_y_we0                               |  out|    1|   ap_memory|                        data_y|         array|
|data_y_d0                                |  out|   64|   ap_memory|                        data_y|         array|
|data_y_address1                          |  out|    3|   ap_memory|                        data_y|         array|
|data_y_ce1                               |  out|    1|   ap_memory|                        data_y|         array|
|data_y_q1                                |   in|   64|   ap_memory|                        data_y|         array|
|twiddles8_reversed8_address0             |  out|    3|   ap_memory|           twiddles8_reversed8|         array|
|twiddles8_reversed8_ce0                  |  out|    1|   ap_memory|           twiddles8_reversed8|         array|
|twiddles8_reversed8_q0                   |   in|   32|   ap_memory|           twiddles8_reversed8|         array|
+-----------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/transposed_fft/transposed_fft.c:25->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 35 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv2_i1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %conv2_i1"   --->   Operation 36 'read' 'conv2_i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 1, i4 %j" [data/benchmarks/transposed_fft/transposed_fft.c:25->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 37 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i166"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [data/benchmarks/transposed_fft/transposed_fft.c:28->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 39 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%icmp_ln28 = icmp_eq  i4 %j_1, i4 8" [data/benchmarks/transposed_fft/transposed_fft.c:28->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 40 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc.i166.split, void %twiddles8.exit167.exitStub" [data/benchmarks/transposed_fft/transposed_fft.c:28->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 41 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %j_1" [data/benchmarks/transposed_fft/transposed_fft.c:28->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 42 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 43 'getelementptr' 'twiddles8_reversed8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 44 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_x_addr = getelementptr i64 %data_x, i64 0, i64 %zext_ln28" [data/benchmarks/transposed_fft/transposed_fft.c:33->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 45 'getelementptr' 'data_x_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_y_addr = getelementptr i64 %data_y, i64 0, i64 %zext_ln28" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 46 'getelementptr' 'data_y_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln28 = add i4 %j_1, i4 1" [data/benchmarks/transposed_fft/transposed_fft.c:28->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 47 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 %add_ln28, i4 %j" [data/benchmarks/transposed_fft/transposed_fft.c:25->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 48 'store' 'store_ln25' <Predicate = (!icmp_ln28)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 49 [1/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 49 'load' 'twiddles8_reversed8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_2 : Operation 50 [2/2] (4.65ns)   --->   "%conv_i1 = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 50 'sitodp' 'conv_i1' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.65>
ST_3 : Operation 51 [1/2] (4.65ns)   --->   "%conv_i1 = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 51 'sitodp' 'conv_i1' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.50>
ST_4 : Operation 52 [4/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 52 'dmul' 'mul_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 53 [3/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 53 'dmul' 'mul_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 54 [2/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 54 'dmul' 'mul_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 55 [1/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 55 'dmul' 'mul_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 56 [4/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 56 'dmul' 'div_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 57 [3/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 57 'dmul' 'div_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 58 [2/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 58 'dmul' 'div_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 59 [1/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 59 'dmul' 'div_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.50>
ST_12 : Operation 60 [4/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1_read" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 60 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 61 [3/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1_read" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 61 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 62 [2/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1_read" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 62 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 63 [1/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1_read" [data/benchmarks/transposed_fft/transposed_fft.c:30->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 63 'dmul' 'phi' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.78>
ST_16 : Operation 64 [9/9] (1.78ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 64 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 65 [9/9] (1.78ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 65 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.55>
ST_17 : Operation 66 [8/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 66 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 67 [8/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 67 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.55>
ST_18 : Operation 68 [7/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 68 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 69 [7/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 69 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.55>
ST_19 : Operation 70 [6/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 70 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 71 [6/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 71 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.55>
ST_20 : Operation 72 [5/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 72 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 73 [5/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 73 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.55>
ST_21 : Operation 74 [4/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 74 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 75 [4/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 75 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.55>
ST_22 : Operation 76 [3/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 76 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 77 [3/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 77 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.55>
ST_23 : Operation 78 [2/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 78 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 79 [2/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 79 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 4.94>
ST_24 : Operation 80 [1/9] (4.94ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/transposed_fft/transposed_fft.c:31->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 80 'call' 'phi_x' <Predicate = (!icmp_ln28)> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 81 [1/9] (4.94ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/transposed_fft/transposed_fft.c:32->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 81 'call' 'phi_y' <Predicate = (!icmp_ln28)> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 82 [2/2] (0.71ns)   --->   "%tmp = load i3 %data_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:33->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 82 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 83 [2/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 83 'load' 'data_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 25 <SV = 24> <Delay = 5.21>
ST_25 : Operation 84 [1/2] (0.71ns)   --->   "%tmp = load i3 %data_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:33->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 84 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 85 [4/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 85 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 86 [1/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 86 'load' 'data_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 87 [4/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 87 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 88 [4/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 88 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 89 [4/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 89 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.50>
ST_26 : Operation 90 [3/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 90 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 91 [3/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 91 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 92 [3/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 92 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 93 [3/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 93 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.50>
ST_27 : Operation 94 [2/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 94 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 95 [2/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 95 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 96 [2/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 96 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 97 [2/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 97 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.50>
ST_28 : Operation 98 [1/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 98 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 99 [1/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 99 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 100 [1/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 100 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 101 [1/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 101 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 102 [4/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 102 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 103 [4/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 103 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 104 [3/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 104 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 105 [3/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 105 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 106 [2/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 106 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 107 [2/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 107 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 5.04>
ST_32 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [data/benchmarks/transposed_fft/transposed_fft.c:25->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 108 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [data/benchmarks/transposed_fft/transposed_fft.c:29->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [data/benchmarks/transposed_fft/transposed_fft.c:28->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 110 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 111 [1/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 111 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 112 [1/1] (0.71ns)   --->   "%store_ln34 = store i64 %sub_i1, i3 %data_x_addr" [data/benchmarks/transposed_fft/transposed_fft.c:34->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 112 'store' 'store_ln34' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 113 [1/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 113 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 114 [1/1] (0.71ns)   --->   "%store_ln35 = store i64 %add_i1, i3 %data_y_addr" [data/benchmarks/transposed_fft/transposed_fft.c:35->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 114 'store' 'store_ln35' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i166" [data/benchmarks/transposed_fft/transposed_fft.c:28->data/benchmarks/transposed_fft/transposed_fft.c:277]   --->   Operation 115 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2_i1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ data_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ twiddles8_reversed8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 010000000000000000000000000000000]
conv2_i1_read            (read             ) [ 011111111111111100000000000000000]
store_ln25               (store            ) [ 000000000000000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000000000000000]
j_1                      (load             ) [ 000000000000000000000000000000000]
icmp_ln28                (icmp             ) [ 011111111111111111111111111111110]
br_ln28                  (br               ) [ 000000000000000000000000000000000]
zext_ln28                (zext             ) [ 000000000000000000000000000000000]
twiddles8_reversed8_addr (getelementptr    ) [ 011000000000000000000000000000000]
data_x_addr              (getelementptr    ) [ 011111111111111111111111111111111]
data_y_addr              (getelementptr    ) [ 011111111111111111111111111111111]
add_ln28                 (add              ) [ 000000000000000000000000000000000]
store_ln25               (store            ) [ 000000000000000000000000000000000]
twiddles8_reversed8_load (load             ) [ 010100000000000000000000000000000]
conv_i1                  (sitodp           ) [ 010011110000000000000000000000000]
mul_i1                   (dmul             ) [ 010000001111000000000000000000000]
div_i1                   (dmul             ) [ 010000000000111100000000000000000]
phi                      (dmul             ) [ 010000000000000010000000000000000]
phi_x                    (call             ) [ 010000000000000000000000011110000]
phi_y                    (call             ) [ 010000000000000000000000011110000]
tmp                      (load             ) [ 010000000000000000000000001110000]
data_y_load              (load             ) [ 010000000000000000000000001110000]
mul8_i1                  (dmul             ) [ 010000000000000000000000000001111]
mul11_i1                 (dmul             ) [ 010000000000000000000000000001111]
mul14_i1                 (dmul             ) [ 010000000000000000000000000001111]
mul17_i1                 (dmul             ) [ 010000000000000000000000000001111]
specpipeline_ln25        (specpipeline     ) [ 000000000000000000000000000000000]
speclooptripcount_ln29   (speclooptripcount) [ 000000000000000000000000000000000]
specloopname_ln28        (specloopname     ) [ 000000000000000000000000000000000]
sub_i1                   (dsub             ) [ 000000000000000000000000000000000]
store_ln34               (store            ) [ 000000000000000000000000000000000]
add_i1                   (dadd             ) [ 000000000000000000000000000000000]
store_ln35               (store            ) [ 000000000000000000000000000000000]
br_ln28                  (br               ) [ 000000000000000000000000000000000]
ret_ln0                  (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2_i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_x"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_y"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="twiddles8_reversed8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddles8_reversed8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_256">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_sin_cos_K2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_sin_cos_K3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_sin_cos_K4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="conv2_i1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_i1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="twiddles8_reversed8_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddles8_reversed8_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="twiddles8_reversed8_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="data_x_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="4" slack="0"/>
<pin id="83" dir="1" index="3" bw="3" slack="23"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_y_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="23"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="31"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="23"/>
<pin id="98" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="99" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="101" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp/24 store_ln34/32 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="31"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="23"/>
<pin id="107" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="108" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="110" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_y_load/24 store_ln35/32 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_sin_or_cos_double_s_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="1"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="0" index="3" bw="256" slack="0"/>
<pin id="116" dir="0" index="4" bw="59" slack="0"/>
<pin id="117" dir="0" index="5" bw="52" slack="0"/>
<pin id="118" dir="0" index="6" bw="44" slack="0"/>
<pin id="119" dir="0" index="7" bw="33" slack="0"/>
<pin id="120" dir="0" index="8" bw="25" slack="0"/>
<pin id="121" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="phi_x/16 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_sin_or_cos_double_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="1"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="0" index="3" bw="256" slack="0"/>
<pin id="135" dir="0" index="4" bw="59" slack="0"/>
<pin id="136" dir="0" index="5" bw="52" slack="0"/>
<pin id="137" dir="0" index="6" bw="44" slack="0"/>
<pin id="138" dir="0" index="7" bw="33" slack="0"/>
<pin id="139" dir="0" index="8" bw="25" slack="0"/>
<pin id="140" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="phi_y/16 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub_i1/29 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="0" index="1" bw="64" slack="1"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i1/29 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i1/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="div_i1/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="0" index="1" bw="64" slack="11"/>
<pin id="172" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="phi/12 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="1"/>
<pin id="176" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul8_i1/25 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="1"/>
<pin id="181" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul11_i1/25 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="1"/>
<pin id="186" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul14_i1/25 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="1"/>
<pin id="191" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul17_i1/25 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln25_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="j_1_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln28_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln28_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln28_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln25_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="j_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="236" class="1005" name="conv2_i1_read_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="11"/>
<pin id="238" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="conv2_i1_read "/>
</bind>
</comp>

<comp id="241" class="1005" name="icmp_ln28_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="15"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="245" class="1005" name="twiddles8_reversed8_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="data_x_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="23"/>
<pin id="252" dir="1" index="1" bw="3" slack="23"/>
</pin_list>
<bind>
<opset="data_x_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="data_y_addr_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="23"/>
<pin id="258" dir="1" index="1" bw="3" slack="23"/>
</pin_list>
<bind>
<opset="data_y_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="twiddles8_reversed8_load_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_load "/>
</bind>
</comp>

<comp id="267" class="1005" name="conv_i1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i1 "/>
</bind>
</comp>

<comp id="272" class="1005" name="mul_i1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="div_i1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="phi_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi "/>
</bind>
</comp>

<comp id="288" class="1005" name="phi_x_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_x "/>
</bind>
</comp>

<comp id="294" class="1005" name="phi_y_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_y "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="306" class="1005" name="data_y_load_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_y_load "/>
</bind>
</comp>

<comp id="312" class="1005" name="mul8_i1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul8_i1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="mul11_i1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul11_i1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="mul14_i1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul14_i1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="mul17_i1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul17_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="111" pin=4"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="111" pin=5"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="111" pin=6"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="111" pin=7"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="111" pin=8"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="130" pin=8"/></net>

<net id="153"><net_src comp="149" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="158"><net_src comp="154" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="177"><net_src comp="93" pin="7"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="102" pin="7"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="93" pin="7"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="102" pin="7"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="73" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="222"><net_src comp="202" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="56" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="239"><net_src comp="60" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="244"><net_src comp="205" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="66" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="253"><net_src comp="79" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="259"><net_src comp="86" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="265"><net_src comp="73" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="270"><net_src comp="193" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="275"><net_src comp="159" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="280"><net_src comp="164" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="285"><net_src comp="169" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="291"><net_src comp="111" pin="9"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="297"><net_src comp="130" pin="9"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="303"><net_src comp="93" pin="7"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="309"><net_src comp="102" pin="7"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="315"><net_src comp="173" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="320"><net_src comp="178" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="325"><net_src comp="183" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="330"><net_src comp="188" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_x | {32 }
	Port: data_y | {32 }
	Port: twiddles8_reversed8 | {}
	Port: ref_4oPi_table_256 | {}
	Port: fourth_order_double_sin_cos_K0 | {}
	Port: fourth_order_double_sin_cos_K1 | {}
	Port: fourth_order_double_sin_cos_K2 | {}
	Port: fourth_order_double_sin_cos_K3 | {}
	Port: fourth_order_double_sin_cos_K4 | {}
 - Input state : 
	Port: fft1D_512_Pipeline_twiddles1 : conv2_i1 | {1 }
	Port: fft1D_512_Pipeline_twiddles1 : data_x | {24 25 }
	Port: fft1D_512_Pipeline_twiddles1 : data_y | {24 25 }
	Port: fft1D_512_Pipeline_twiddles1 : twiddles8_reversed8 | {1 2 }
	Port: fft1D_512_Pipeline_twiddles1 : ref_4oPi_table_256 | {16 17 }
	Port: fft1D_512_Pipeline_twiddles1 : fourth_order_double_sin_cos_K0 | {20 21 }
	Port: fft1D_512_Pipeline_twiddles1 : fourth_order_double_sin_cos_K1 | {20 21 }
	Port: fft1D_512_Pipeline_twiddles1 : fourth_order_double_sin_cos_K2 | {20 21 }
	Port: fft1D_512_Pipeline_twiddles1 : fourth_order_double_sin_cos_K3 | {20 21 }
	Port: fft1D_512_Pipeline_twiddles1 : fourth_order_double_sin_cos_K4 | {20 21 }
  - Chain level:
	State 1
		store_ln25 : 1
		j_1 : 1
		icmp_ln28 : 2
		br_ln28 : 3
		zext_ln28 : 2
		twiddles8_reversed8_addr : 3
		twiddles8_reversed8_load : 4
		data_x_addr : 3
		data_y_addr : 3
		add_ln28 : 2
		store_ln25 : 3
	State 2
		conv_i1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		mul8_i1 : 1
		mul11_i1 : 1
		mul14_i1 : 1
		mul17_i1 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		store_ln34 : 1
		store_ln35 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_111 |    91   |  3.096  |   1639  |   4759  |
|          | grp_sin_or_cos_double_s_fu_130 |    91   |  3.096  |   1639  |   4759  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_159           |    8    |    0    |   275   |   108   |
|          |           grp_fu_164           |    8    |    0    |   275   |   108   |
|          |           grp_fu_169           |    8    |    0    |   275   |   108   |
|   dmul   |           grp_fu_173           |    8    |    0    |   275   |   108   |
|          |           grp_fu_178           |    8    |    0    |   275   |   108   |
|          |           grp_fu_183           |    8    |    0    |   275   |   108   |
|          |           grp_fu_188           |    8    |    0    |   275   |   108   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_149           |    3    |    0    |   430   |   708   |
|          |           grp_fu_154           |    3    |    0    |   430   |   708   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln28_fu_205        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |         add_ln28_fu_218        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |    conv2_i1_read_read_fu_60    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_193           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln28_fu_211        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   244   |  6.192  |   6063  |  11714  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      conv2_i1_read_reg_236     |   64   |
|         conv_i1_reg_267        |   64   |
|       data_x_addr_reg_250      |    3   |
|       data_y_addr_reg_256      |    3   |
|       data_y_load_reg_306      |   64   |
|         div_i1_reg_277         |   64   |
|        icmp_ln28_reg_241       |    1   |
|            j_reg_229           |    4   |
|        mul11_i1_reg_317        |   64   |
|        mul14_i1_reg_322        |   64   |
|        mul17_i1_reg_327        |   64   |
|         mul8_i1_reg_312        |   64   |
|         mul_i1_reg_272         |   64   |
|           phi_reg_282          |   64   |
|          phi_x_reg_288         |   64   |
|          phi_y_reg_294         |   64   |
|           tmp_reg_300          |   64   |
|twiddles8_reversed8_addr_reg_245|    3   |
|twiddles8_reversed8_load_reg_262|   32   |
+--------------------------------+--------+
|              Total             |   878  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   3  |    6   ||    9    |
|    grp_fu_173    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_178    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_183    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_188    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_193    |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   528  ||  2.322  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   244  |    6   |  6063  |  11714 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   878  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   244  |    8   |  6941  |  11768 |
+-----------+--------+--------+--------+--------+
