<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>dRonin: flight/targets/revolution/board-info/cmsis_system.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_128x128.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">dRonin
   &#160;<span id="projectnumber">7b44093</span>
   </div>
   <div id="projectbrief">dRonin&nbsp;firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('revolution_2board-info_2cmsis__system_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cmsis_system.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="revolution_2board-info_2cmsis__system_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;stm32f4xx.h&quot;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/************************* Miscellaneous Configuration ************************/</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* #define DATA_IN_ExtSRAM */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* #define VECT_TAB_SRAM */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">   70</a></span>&#160;<span class="preprocessor">#define VECT_TAB_OFFSET  0x00 </span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/************************* PLL Parameters *************************************/</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define PLL_M      8</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">   77</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PLL_N      336</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#ga04586ea638d21afe558db4f2798c38a6">   78</a></span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* SYSCLK = PLL_VCO / PLL_P */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define PLL_P      2</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#ga290dcd27167e925d817e8334111c1c01">   81</a></span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define PLL_Q      7</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">   84</a></span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  uint32_t <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 168000000;</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">  104</a></span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  __I uint8_t <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a>[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">  106</a></span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="revolution_2board-info_2cmsis__system_8c.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span>  <span class="keyword">static</span> <span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f4xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;{</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span>    SCB-&gt;CPACR |= ((3UL &lt;&lt; 10*2)|(3UL &lt;&lt; 11*2));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">  #endif</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">/* Set HSION bit */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  RCC-&gt;CR |= (uint32_t)0x00000001;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">/* Reset CFGR register */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  RCC-&gt;CFGR = 0x00000000;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  RCC-&gt;CR &amp;= (uint32_t)0xFEF6FFFF;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">/* Reset PLLCFGR register */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  RCC-&gt;PLLCFGR = 0x24003010;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  RCC-&gt;CR &amp;= (uint32_t)0xFFFBFFFF;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">/* Disable all interrupts */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  RCC-&gt;CIR = 0x00000000;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span>  SystemInit_ExtMemCtl();</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">/* Configure the System clock source, PLL Multiplier and Divider factors,</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">     AHB/APBx prescalers and Flash settings ----------------------------------*/</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="revolution_2board-info_2cmsis__system_8c.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a>();</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">/* Configure the Vector Table location add offset address ------------------*/</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span>  SCB-&gt;VTOR = SRAM_BASE | <a class="code" href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span>  SCB-&gt;VTOR = FLASH_BASE | <a class="code" href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f4xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;{</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  tmp = RCC-&gt;CFGR &amp; RCC_CFGR_SWS;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">case</span> 0x00:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = HSI_VALUE;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSE used as system clock source */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = HSE_VALUE;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* PLL used as system clock source */</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">         SYSCLK = PLL_VCO / PLL_P</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">         */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      pllsource = (RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLSRC) &gt;&gt; 22;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      pllm = RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLM;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">if</span> (pllsource != 0)</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;      {</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        pllvco = (HSE_VALUE / pllm) * ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLN) &gt;&gt; 6);</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      }</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      <span class="keywordflow">else</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        pllvco = (HSI_VALUE / pllm) * ((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLN) &gt;&gt; 6);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      }</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      pllp = (((RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLP) &gt;&gt;16) + 1 ) *2;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = pllvco/pllp;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = HSI_VALUE;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  }</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">/* Compute HCLK frequency --------------------------------------------------*/</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  tmp = <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a>[((RCC-&gt;CFGR &amp; RCC_CFGR_HPRE) &gt;&gt; 4)];</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="comment">/* HCLK frequency */</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> &gt;&gt;= tmp;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;}</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="revolution_2board-info_2cmsis__system_8c.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="revolution_2board-info_2cmsis__system_8c.html#ga1ee14ac28e60198cc998586807b51e4c">  267</a></span>&#160;{</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/*            PLL (clocked by HSE) used as System clock source                */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">/* Enable HSE */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  RCC-&gt;CR |= ((uint32_t)RCC_CR_HSEON);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">/* Wait till HSE is ready and if Time out is reached exit */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">do</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  {</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    HSEStatus = RCC-&gt;CR &amp; RCC_CR_HSERDY;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    StartUpCounter++;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  } <span class="keywordflow">while</span>((HSEStatus == 0) &amp;&amp; (StartUpCounter != HSE_STARTUP_TIMEOUT));</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> ((RCC-&gt;CR &amp; RCC_CR_HSERDY) != RESET)</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  {</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    HSEStatus = (uint32_t)0x01;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  }</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  {</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    HSEStatus = (uint32_t)0x00;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">if</span> (HSEStatus == (uint32_t)0x01)</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  {</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">/* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    RCC-&gt;APB1ENR |= RCC_APB1ENR_PWREN;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    PWR-&gt;CR |= PWR_CR_VOS;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">/* HCLK = SYSCLK / 1*/</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    RCC-&gt;CFGR |= RCC_CFGR_HPRE_DIV1;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">/* PCLK2 = HCLK / 2*/</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    RCC-&gt;CFGR |= RCC_CFGR_PPRE2_DIV2;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="comment">/* PCLK1 = HCLK / 4*/</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    RCC-&gt;CFGR |= RCC_CFGR_PPRE1_DIV4;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">/* Configure the main PLL */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    RCC-&gt;PLLCFGR = <a class="code" href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">PLL_M</a> | (PLL_N &lt;&lt; 6) | (((PLL_P &gt;&gt; 1) -1) &lt;&lt; 16) |</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                   (RCC_PLLCFGR_PLLSRC_HSE) | (<a class="code" href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a> &lt;&lt; 24);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="comment">/* Enable the main PLL */</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    RCC-&gt;CR |= RCC_CR_PLLON;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="comment">/* Wait till the main PLL is ready */</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">while</span>((RCC-&gt;CR &amp; RCC_CR_PLLRDY) == 0);</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">/* Configure Flash prefetch, Instruction cache, Data cache and wait state */</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    FLASH-&gt;ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">/* Select the main PLL as system clock source */</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    RCC-&gt;CFGR &amp;= (uint32_t)((uint32_t)~(RCC_CFGR_SW));</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    RCC-&gt;CFGR |= RCC_CFGR_SW_PLL;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">/* Wait till the main PLL is used as system clock source */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">while</span> ((RCC-&gt;CFGR &amp; (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  { <span class="comment">/* If HSE fails to start-up, the application will have wrong clock</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">         configuration. User can add here some code to deal with this error */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;          <span class="comment">/* better to hang here than to start with a wrong clock */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;          <span class="keywordflow">while</span> (1);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  }</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#ifdef DATA_IN_ExtSRAM</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keywordtype">void</span> SystemInit_ExtMemCtl(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/*-- GPIOs Configuration -----------------------------------------------------*/</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> +-------------------+--------------------+------------------+------------------+</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> +                       SRAM pins assignment                                   +</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> +-------------------+--------------------+------------------+------------------+</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> | PD0  &lt;-&gt; FSMC_D2  | PE0  &lt;-&gt; FSMC_NBL0 | PF0  &lt;-&gt; FSMC_A0 | PG0 &lt;-&gt; FSMC_A10 |</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> | PD1  &lt;-&gt; FSMC_D3  | PE1  &lt;-&gt; FSMC_NBL1 | PF1  &lt;-&gt; FSMC_A1 | PG1 &lt;-&gt; FSMC_A11 |</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> | PD4  &lt;-&gt; FSMC_NOE | PE3  &lt;-&gt; FSMC_A19  | PF2  &lt;-&gt; FSMC_A2 | PG2 &lt;-&gt; FSMC_A12 |</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> | PD5  &lt;-&gt; FSMC_NWE | PE4  &lt;-&gt; FSMC_A20  | PF3  &lt;-&gt; FSMC_A3 | PG3 &lt;-&gt; FSMC_A13 |</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> | PD8  &lt;-&gt; FSMC_D13 | PE7  &lt;-&gt; FSMC_D4   | PF4  &lt;-&gt; FSMC_A4 | PG4 &lt;-&gt; FSMC_A14 |</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> | PD9  &lt;-&gt; FSMC_D14 | PE8  &lt;-&gt; FSMC_D5   | PF5  &lt;-&gt; FSMC_A5 | PG5 &lt;-&gt; FSMC_A15 |</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> | PD10 &lt;-&gt; FSMC_D15 | PE9  &lt;-&gt; FSMC_D6   | PF12 &lt;-&gt; FSMC_A6 | PG9 &lt;-&gt; FSMC_NE2 |</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> | PD11 &lt;-&gt; FSMC_A16 | PE10 &lt;-&gt; FSMC_D7   | PF13 &lt;-&gt; FSMC_A7 |------------------+</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> | PD12 &lt;-&gt; FSMC_A17 | PE11 &lt;-&gt; FSMC_D8   | PF14 &lt;-&gt; FSMC_A8 |</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> | PD13 &lt;-&gt; FSMC_A18 | PE12 &lt;-&gt; FSMC_D9   | PF15 &lt;-&gt; FSMC_A9 |</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> | PD14 &lt;-&gt; FSMC_D0  | PE13 &lt;-&gt; FSMC_D10  |------------------+</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> | PD15 &lt;-&gt; FSMC_D1  | PE14 &lt;-&gt; FSMC_D11  |</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> |                   | PE15 &lt;-&gt; FSMC_D12  |</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> +-------------------+--------------------+</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;   <span class="comment">/* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  RCC-&gt;AHB1ENR   = 0x00000078;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">/* Connect PDx pins to FSMC Alternate function */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  GPIOD-&gt;AFR[0]  = 0x00cc00cc;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  GPIOD-&gt;AFR[1]  = 0xcc0ccccc;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="comment">/* Configure PDx pins in Alternate function mode */</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  GPIOD-&gt;MODER   = 0xaaaa0a0a;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="comment">/* Configure PDx pins speed to 100 MHz */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  GPIOD-&gt;OSPEEDR = 0xffff0f0f;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="comment">/* Configure PDx pins Output type to push-pull */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  GPIOD-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="comment">/* No pull-up, pull-down for PDx pins */</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  GPIOD-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">/* Connect PEx pins to FSMC Alternate function */</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  GPIOE-&gt;AFR[0]  = 0xc00cc0cc;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  GPIOE-&gt;AFR[1]  = 0xcccccccc;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">/* Configure PEx pins in Alternate function mode */</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  GPIOE-&gt;MODER   = 0xaaaa828a;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="comment">/* Configure PEx pins speed to 100 MHz */</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  GPIOE-&gt;OSPEEDR = 0xffffc3cf;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="comment">/* Configure PEx pins Output type to push-pull */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  GPIOE-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="comment">/* No pull-up, pull-down for PEx pins */</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  GPIOE-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">/* Connect PFx pins to FSMC Alternate function */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  GPIOF-&gt;AFR[0]  = 0x00cccccc;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  GPIOF-&gt;AFR[1]  = 0xcccc0000;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="comment">/* Configure PFx pins in Alternate function mode */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  GPIOF-&gt;MODER   = 0xaa000aaa;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">/* Configure PFx pins speed to 100 MHz */</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  GPIOF-&gt;OSPEEDR = 0xff000fff;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="comment">/* Configure PFx pins Output type to push-pull */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  GPIOF-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">/* No pull-up, pull-down for PFx pins */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  GPIOF-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="comment">/* Connect PGx pins to FSMC Alternate function */</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  GPIOG-&gt;AFR[0]  = 0x00cccccc;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  GPIOG-&gt;AFR[1]  = 0x000000c0;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="comment">/* Configure PGx pins in Alternate function mode */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  GPIOG-&gt;MODER   = 0x00080aaa;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">/* Configure PGx pins speed to 100 MHz */</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  GPIOG-&gt;OSPEEDR = 0x000c0fff;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="comment">/* Configure PGx pins Output type to push-pull */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  GPIOG-&gt;OTYPER  = 0x00000000;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">/* No pull-up, pull-down for PGx pins */</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  GPIOG-&gt;PUPDR   = 0x00000000;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/*-- FSMC Configuration ------------------------------------------------------*/</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="comment">/* Enable the FSMC interface clock */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  RCC-&gt;AHB3ENR         = 0x00000001;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="comment">/* Configure and enable Bank1_SRAM2 */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  FSMC_Bank1-&gt;BTCR[2]  = 0x00001015;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  FSMC_Bank1-&gt;BTCR[3]  = 0x00010603;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  FSMC_Bank1E-&gt;BWTR[2] = 0x0fffffff;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  Bank1_SRAM2 is configured as follow:</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  p.FSMC_AddressSetupTime = 3;</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  p.FSMC_AddressHoldTime = 0;</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  p.FSMC_DataSetupTime = 6;</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">  p.FSMC_BusTurnAroundDuration = 1;</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  p.FSMC_CLKDivision = 0;</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">  p.FSMC_DataLatency = 0;</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">  p.FSMC_AccessMode = FSMC_AccessMode_A;</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_Bank = FSMC_Bank1_NORSRAM2;</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_DataAddressMux = FSMC_DataAddressMux_Disable;</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryType = FSMC_MemoryType_PSRAM;</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_16b;</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WrapMode = FSMC_WrapMode_Disable;</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteOperation = FSMC_WriteOperation_Enable;</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WaitSignal = FSMC_WaitSignal_Disable;</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteBurst = FSMC_WriteBurst_Disable;</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_ReadWriteTimingStruct = &amp;p;</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  FSMC_NORSRAMInitStructure.FSMC_WriteTimingStruct = &amp;p;</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;}</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_ExtSRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition:</b> <a href="aq32_2board-info_2cmsis__system_8c_source.html#l00289">cmsis_system.c:289</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the Syst...</div><div class="ttdef"><b>Definition:</b> <a href="aq32_2board-info_2cmsis__system_8c_source.html#l00213">cmsis_system.c:213</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___defines_html_gac958257ddb2537c539cffdb3a4543067"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___defines.html#gac958257ddb2537c539cffdb3a4543067">PLL_Q</a></div><div class="ttdeci">#define PLL_Q</div><div class="ttdef"><b>Definition:</b> <a href="revolution_2board-info_2cmsis__system_8c_source.html#l00084">cmsis_system.c:84</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___defines_html_ga0fa5a868f5cd056a04b1c42e454b9617"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___defines.html#ga0fa5a868f5cd056a04b1c42e454b9617">PLL_M</a></div><div class="ttdeci">#define PLL_M</div><div class="ttdef"><b>Definition:</b> <a href="revolution_2board-info_2cmsis__system_8c_source.html#l00077">cmsis_system.c:77</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___variables_html_gacdc3ef54c0704c90e69a8a84fb2d970d"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___variables.html#gacdc3ef54c0704c90e69a8a84fb2d970d">AHBPrescTable</a></div><div class="ttdeci">__I uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="aq32_2board-info_2cmsis__system_8c_source.html#l00184">cmsis_system.c:184</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___defines_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="revolution_2board-info_2cmsis__system_8c_source.html#l00070">cmsis_system.c:70</a></div></div>
<div class="ttc" id="group___s_t_m32_f4xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f4xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="aq32_2board-info_2cmsis__system_8c_source.html#l00182">cmsis_system.c:182</a></div></div>
<div class="ttc" id="revolution_2board-info_2cmsis__system_8c_html_ga1ee14ac28e60198cc998586807b51e4c"><div class="ttname"><a href="revolution_2board-info_2cmsis__system_8c.html#ga1ee14ac28e60198cc998586807b51e4c">SetSysClock</a></div><div class="ttdeci">static void SetSysClock(void)</div><div class="ttdoc">Configures the System clock source, PLL Multiplier and Divider factors, AHB/APBx prescalers and Flash...</div><div class="ttdef"><b>Definition:</b> <a href="revolution_2board-info_2cmsis__system_8c_source.html#l00267">cmsis_system.c:267</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_aa98a92d0ee4a874a8da6d1a4d95ab49.html">flight</a></li><li class="navelem"><a class="el" href="dir_5633b480798156acc71f69dca61b8a93.html">targets</a></li><li class="navelem"><a class="el" href="dir_40d695f6f383ad0666c23dbe32165c19.html">revolution</a></li><li class="navelem"><a class="el" href="dir_3084578e1b399959579434b2f85d0bfc.html">board-info</a></li><li class="navelem"><a class="el" href="revolution_2board-info_2cmsis__system_8c.html">cmsis_system.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
