
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26691 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1676.922 ; gain = 154.719 ; free physical = 1337 ; free virtual = 11718
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdmain' [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/bcdmain.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDcheck' [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/BCDcheck.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD' [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/BCD.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (2#1) [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/BCD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDcheck' (3#1) [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/BCDcheck.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/bcdmain.v:57]
WARNING: [Synth 8-6014] Unused sequential element bin_reg was removed.  [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/bcdmain.v:84]
INFO: [Synth 8-6155] done synthesizing module 'bcdmain' (4#1) [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/bcdmain.v:23]
INFO: [Synth 8-6157] synthesizing module 'sequence' [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/sequence.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sequence' (5#1) [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/sequence.v:23]
INFO: [Synth 8-6157] synthesizing module 'qm' [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/qm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'qm' (6#1) [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/qm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1730.672 ; gain = 208.469 ; free physical = 1362 ; free virtual = 11743
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.641 ; gain = 212.438 ; free physical = 1359 ; free virtual = 11740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.641 ; gain = 212.438 ; free physical = 1359 ; free virtual = 11740
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.328 ; gain = 0.000 ; free physical = 1217 ; free virtual = 11598
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.328 ; gain = 0.000 ; free physical = 1217 ; free virtual = 11598
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1335 ; free virtual = 11716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1335 ; free virtual = 11716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1335 ; free virtual = 11716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1326 ; free virtual = 11707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               33 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	 256 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   5 Input     15 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module BCDcheck 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module bcdmain 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sequence 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module qm 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	 256 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/state_reg[1] )
INFO: [Synth 8-3886] merging instance 'led_reg[8]' (FD) to 'led_reg[10]'
INFO: [Synth 8-3886] merging instance 'led_reg[9]' (FD) to 'led_reg[11]'
INFO: [Synth 8-3886] merging instance 'led_reg[10]' (FD) to 'led_reg[12]'
INFO: [Synth 8-3886] merging instance 'led_reg[12]' (FD) to 'led_reg[14]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1311 ; free virtual = 11695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1193 ; free virtual = 11577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1190 ; free virtual = 11574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1189 ; free virtual = 11573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1189 ; free virtual = 11573
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1189 ; free virtual = 11573
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1189 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1189 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1189 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1189 ; free virtual = 11573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |    11|
|6     |LUT4   |    19|
|7     |LUT5   |    28|
|8     |LUT6   |    52|
|9     |MUXF7  |    14|
|10    |MUXF8  |     4|
|11    |FDRE   |   148|
|12    |IBUF   |    17|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   335|
|2     |  U1     |bcdmain  |    63|
|3     |  U2     |sequence |    10|
|4     |  U3     |qm       |    69|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1189 ; free virtual = 11573
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1906.328 ; gain = 212.438 ; free physical = 1240 ; free virtual = 11624
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1906.328 ; gain = 384.125 ; free physical = 1240 ; free virtual = 11624
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.328 ; gain = 0.000 ; free physical = 1193 ; free virtual = 11577
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1906.328 ; gain = 520.477 ; free physical = 1291 ; free virtual = 11675
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.328 ; gain = 0.000 ; free physical = 1291 ; free virtual = 11675
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 21:13:07 2019...
