module test(in, led);
	input in;
	output reg led;
	
	//initial led = 0;
	
	always @ (posedge in) begin
		led = ~led;
	end
	
endmodule
