{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483077475012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483077475016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 13:57:54 2016 " "Processing started: Fri Dec 30 13:57:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483077475016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077475016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb " "Command: quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077475016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483077475577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483077475578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077486637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077486637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077486637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S4 s4 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S4\" differs only in case from object \"s4\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077486637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S5 s5 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S5\" differs only in case from object \"s5\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077486637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S6 s6 bomb.v(27) " "Verilog HDL Declaration information at bomb.v(27): object \"S6\" differs only in case from object \"s6\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483077486637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb.v 5 5 " "Found 5 design units, including 5 entities, in source file bomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bomb " "Found entity 1: bomb" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077486639 ""} { "Info" "ISGN_ENTITY_NAME" "2 Seven " "Found entity 2: Seven" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077486639 ""} { "Info" "ISGN_ENTITY_NAME" "3 move " "Found entity 3: move" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077486639 ""} { "Info" "ISGN_ENTITY_NAME" "4 key " "Found entity 4: key" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077486639 ""} { "Info" "ISGN_ENTITY_NAME" "5 SevenSegment " "Found entity 5: SevenSegment" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483077486639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486639 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(29) " "Verilog HDL Instantiation warning at bomb.v(29): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077486640 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(238) " "Verilog HDL Instantiation warning at bomb.v(238): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 238 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077486640 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(239) " "Verilog HDL Instantiation warning at bomb.v(239): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 239 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077486640 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(240) " "Verilog HDL Instantiation warning at bomb.v(240): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 240 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077486640 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(241) " "Verilog HDL Instantiation warning at bomb.v(241): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 241 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483077486640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bomb " "Elaborating entity \"bomb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483077486671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(41) " "Verilog HDL assignment warning at bomb.v(41): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486673 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pos bomb.v(45) " "Verilog HDL Always Construct warning at bomb.v(45): inferring latch(es) for variable \"pos\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483077486674 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset bomb.v(65) " "Verilog HDL Always Construct warning at bomb.v(65): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077486674 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(76) " "Verilog HDL Always Construct warning at bomb.v(76): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077486674 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(81) " "Verilog HDL Always Construct warning at bomb.v(81): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077486675 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(86) " "Verilog HDL Always Construct warning at bomb.v(86): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077486675 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(91) " "Verilog HDL Always Construct warning at bomb.v(91): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077486675 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(96) " "Verilog HDL Always Construct warning at bomb.v(96): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077486675 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(101) " "Verilog HDL Always Construct warning at bomb.v(101): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077486675 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(106) " "Verilog HDL Always Construct warning at bomb.v(106): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077486675 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(111) " "Verilog HDL Always Construct warning at bomb.v(111): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483077486675 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bomb.v(72) " "Verilog HDL Case Statement warning at bomb.v(72): incomplete case statement has no default case item" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1483077486675 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotC bomb.v(63) " "Verilog HDL Always Construct warning at bomb.v(63): inferring latch(es) for variable \"dotC\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483077486676 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotR bomb.v(63) " "Verilog HDL Always Construct warning at bomb.v(63): inferring latch(es) for variable \"dotR\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483077486676 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(123) " "Verilog HDL assignment warning at bomb.v(123): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486676 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(195) " "Verilog HDL assignment warning at bomb.v(195): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486678 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(199) " "Verilog HDL assignment warning at bomb.v(199): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486679 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(204) " "Verilog HDL assignment warning at bomb.v(204): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486679 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(209) " "Verilog HDL assignment warning at bomb.v(209): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486680 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(214) " "Verilog HDL assignment warning at bomb.v(214): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486680 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(219) " "Verilog HDL assignment warning at bomb.v(219): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486680 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(250) " "Verilog HDL assignment warning at bomb.v(250): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(252) " "Verilog HDL assignment warning at bomb.v(252): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(254) " "Verilog HDL assignment warning at bomb.v(254): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(259) " "Verilog HDL assignment warning at bomb.v(259): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(261) " "Verilog HDL assignment warning at bomb.v(261): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(263) " "Verilog HDL assignment warning at bomb.v(263): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(265) " "Verilog HDL assignment warning at bomb.v(265): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(270) " "Verilog HDL assignment warning at bomb.v(270): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(272) " "Verilog HDL assignment warning at bomb.v(272): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(274) " "Verilog HDL assignment warning at bomb.v(274): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(276) " "Verilog HDL assignment warning at bomb.v(276): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486681 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(281) " "Verilog HDL assignment warning at bomb.v(281): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(283) " "Verilog HDL assignment warning at bomb.v(283): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(285) " "Verilog HDL assignment warning at bomb.v(285): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(290) " "Verilog HDL assignment warning at bomb.v(290): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(292) " "Verilog HDL assignment warning at bomb.v(292): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(294) " "Verilog HDL assignment warning at bomb.v(294): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(299) " "Verilog HDL assignment warning at bomb.v(299): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(301) " "Verilog HDL assignment warning at bomb.v(301): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(303) " "Verilog HDL assignment warning at bomb.v(303): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(305) " "Verilog HDL assignment warning at bomb.v(305): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(310) " "Verilog HDL assignment warning at bomb.v(310): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(312) " "Verilog HDL assignment warning at bomb.v(312): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(314) " "Verilog HDL assignment warning at bomb.v(314): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(316) " "Verilog HDL assignment warning at bomb.v(316): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486682 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(321) " "Verilog HDL assignment warning at bomb.v(321): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486683 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(323) " "Verilog HDL assignment warning at bomb.v(323): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486683 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(325) " "Verilog HDL assignment warning at bomb.v(325): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483077486683 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[0\] bomb.v(72) " "Inferred latch for \"dotR\[0\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[1\] bomb.v(72) " "Inferred latch for \"dotR\[1\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[2\] bomb.v(72) " "Inferred latch for \"dotR\[2\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[3\] bomb.v(72) " "Inferred latch for \"dotR\[3\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[4\] bomb.v(72) " "Inferred latch for \"dotR\[4\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[5\] bomb.v(72) " "Inferred latch for \"dotR\[5\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[6\] bomb.v(72) " "Inferred latch for \"dotR\[6\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[7\] bomb.v(72) " "Inferred latch for \"dotR\[7\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[0\] bomb.v(72) " "Inferred latch for \"dotC\[0\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[1\] bomb.v(72) " "Inferred latch for \"dotC\[1\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[2\] bomb.v(72) " "Inferred latch for \"dotC\[2\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486688 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[3\] bomb.v(72) " "Inferred latch for \"dotC\[3\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[4\] bomb.v(72) " "Inferred latch for \"dotC\[4\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[5\] bomb.v(72) " "Inferred latch for \"dotC\[5\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[6\] bomb.v(72) " "Inferred latch for \"dotC\[6\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[7\] bomb.v(72) " "Inferred latch for \"dotC\[7\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[8\] bomb.v(72) " "Inferred latch for \"dotC\[8\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[9\] bomb.v(72) " "Inferred latch for \"dotC\[9\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[10\] bomb.v(72) " "Inferred latch for \"dotC\[10\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[11\] bomb.v(72) " "Inferred latch for \"dotC\[11\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[12\] bomb.v(72) " "Inferred latch for \"dotC\[12\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[13\] bomb.v(72) " "Inferred latch for \"dotC\[13\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[14\] bomb.v(72) " "Inferred latch for \"dotC\[14\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[15\] bomb.v(72) " "Inferred latch for \"dotC\[15\]\" at bomb.v(72)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[0\] bomb.v(60) " "Inferred latch for \"pos\[0\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[1\] bomb.v(60) " "Inferred latch for \"pos\[1\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[2\] bomb.v(60) " "Inferred latch for \"pos\[2\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486689 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[3\] bomb.v(60) " "Inferred latch for \"pos\[3\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[4\] bomb.v(60) " "Inferred latch for \"pos\[4\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[5\] bomb.v(60) " "Inferred latch for \"pos\[5\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[6\] bomb.v(60) " "Inferred latch for \"pos\[6\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[7\] bomb.v(60) " "Inferred latch for \"pos\[7\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[8\] bomb.v(60) " "Inferred latch for \"pos\[8\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[9\] bomb.v(60) " "Inferred latch for \"pos\[9\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[10\] bomb.v(60) " "Inferred latch for \"pos\[10\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[11\] bomb.v(60) " "Inferred latch for \"pos\[11\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[12\] bomb.v(60) " "Inferred latch for \"pos\[12\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[13\] bomb.v(60) " "Inferred latch for \"pos\[13\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[14\] bomb.v(60) " "Inferred latch for \"pos\[14\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[15\] bomb.v(60) " "Inferred latch for \"pos\[15\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[16\] bomb.v(60) " "Inferred latch for \"pos\[16\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[17\] bomb.v(60) " "Inferred latch for \"pos\[17\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[18\] bomb.v(60) " "Inferred latch for \"pos\[18\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486690 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[19\] bomb.v(60) " "Inferred latch for \"pos\[19\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[20\] bomb.v(60) " "Inferred latch for \"pos\[20\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[21\] bomb.v(60) " "Inferred latch for \"pos\[21\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[22\] bomb.v(60) " "Inferred latch for \"pos\[22\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[23\] bomb.v(60) " "Inferred latch for \"pos\[23\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[24\] bomb.v(60) " "Inferred latch for \"pos\[24\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[25\] bomb.v(60) " "Inferred latch for \"pos\[25\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[26\] bomb.v(60) " "Inferred latch for \"pos\[26\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[27\] bomb.v(60) " "Inferred latch for \"pos\[27\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[28\] bomb.v(60) " "Inferred latch for \"pos\[28\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[29\] bomb.v(60) " "Inferred latch for \"pos\[29\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[30\] bomb.v(60) " "Inferred latch for \"pos\[30\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[31\] bomb.v(60) " "Inferred latch for \"pos\[31\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[32\] bomb.v(60) " "Inferred latch for \"pos\[32\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[33\] bomb.v(60) " "Inferred latch for \"pos\[33\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[34\] bomb.v(60) " "Inferred latch for \"pos\[34\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[35\] bomb.v(60) " "Inferred latch for \"pos\[35\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486691 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[36\] bomb.v(60) " "Inferred latch for \"pos\[36\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[37\] bomb.v(60) " "Inferred latch for \"pos\[37\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[38\] bomb.v(60) " "Inferred latch for \"pos\[38\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[39\] bomb.v(60) " "Inferred latch for \"pos\[39\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[40\] bomb.v(60) " "Inferred latch for \"pos\[40\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[41\] bomb.v(60) " "Inferred latch for \"pos\[41\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[42\] bomb.v(60) " "Inferred latch for \"pos\[42\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[43\] bomb.v(60) " "Inferred latch for \"pos\[43\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[44\] bomb.v(60) " "Inferred latch for \"pos\[44\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[45\] bomb.v(60) " "Inferred latch for \"pos\[45\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[46\] bomb.v(60) " "Inferred latch for \"pos\[46\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[47\] bomb.v(60) " "Inferred latch for \"pos\[47\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[48\] bomb.v(60) " "Inferred latch for \"pos\[48\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[49\] bomb.v(60) " "Inferred latch for \"pos\[49\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486692 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[50\] bomb.v(60) " "Inferred latch for \"pos\[50\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[51\] bomb.v(60) " "Inferred latch for \"pos\[51\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[52\] bomb.v(60) " "Inferred latch for \"pos\[52\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[53\] bomb.v(60) " "Inferred latch for \"pos\[53\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[54\] bomb.v(60) " "Inferred latch for \"pos\[54\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[55\] bomb.v(60) " "Inferred latch for \"pos\[55\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[56\] bomb.v(60) " "Inferred latch for \"pos\[56\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[57\] bomb.v(60) " "Inferred latch for \"pos\[57\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[58\] bomb.v(60) " "Inferred latch for \"pos\[58\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[59\] bomb.v(60) " "Inferred latch for \"pos\[59\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[60\] bomb.v(60) " "Inferred latch for \"pos\[60\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[61\] bomb.v(60) " "Inferred latch for \"pos\[61\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486693 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[62\] bomb.v(60) " "Inferred latch for \"pos\[62\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[63\] bomb.v(60) " "Inferred latch for \"pos\[63\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[64\] bomb.v(60) " "Inferred latch for \"pos\[64\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[65\] bomb.v(60) " "Inferred latch for \"pos\[65\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[66\] bomb.v(60) " "Inferred latch for \"pos\[66\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[67\] bomb.v(60) " "Inferred latch for \"pos\[67\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[68\] bomb.v(60) " "Inferred latch for \"pos\[68\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[69\] bomb.v(60) " "Inferred latch for \"pos\[69\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[70\] bomb.v(60) " "Inferred latch for \"pos\[70\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[71\] bomb.v(60) " "Inferred latch for \"pos\[71\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486694 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[72\] bomb.v(60) " "Inferred latch for \"pos\[72\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486695 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[73\] bomb.v(60) " "Inferred latch for \"pos\[73\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486695 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[74\] bomb.v(60) " "Inferred latch for \"pos\[74\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486695 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[75\] bomb.v(60) " "Inferred latch for \"pos\[75\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486695 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[76\] bomb.v(60) " "Inferred latch for \"pos\[76\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486695 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[77\] bomb.v(60) " "Inferred latch for \"pos\[77\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486695 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[78\] bomb.v(60) " "Inferred latch for \"pos\[78\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486695 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[79\] bomb.v(60) " "Inferred latch for \"pos\[79\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486696 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[80\] bomb.v(60) " "Inferred latch for \"pos\[80\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486696 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[81\] bomb.v(60) " "Inferred latch for \"pos\[81\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486696 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[82\] bomb.v(60) " "Inferred latch for \"pos\[82\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486696 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[83\] bomb.v(60) " "Inferred latch for \"pos\[83\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486696 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[84\] bomb.v(60) " "Inferred latch for \"pos\[84\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486696 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[85\] bomb.v(60) " "Inferred latch for \"pos\[85\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486696 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[86\] bomb.v(60) " "Inferred latch for \"pos\[86\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486697 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[87\] bomb.v(60) " "Inferred latch for \"pos\[87\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486697 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[88\] bomb.v(60) " "Inferred latch for \"pos\[88\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486697 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[89\] bomb.v(60) " "Inferred latch for \"pos\[89\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486697 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[90\] bomb.v(60) " "Inferred latch for \"pos\[90\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486697 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[91\] bomb.v(60) " "Inferred latch for \"pos\[91\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486697 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[92\] bomb.v(60) " "Inferred latch for \"pos\[92\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486697 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[93\] bomb.v(60) " "Inferred latch for \"pos\[93\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486697 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[94\] bomb.v(60) " "Inferred latch for \"pos\[94\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486697 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[95\] bomb.v(60) " "Inferred latch for \"pos\[95\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[96\] bomb.v(60) " "Inferred latch for \"pos\[96\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[97\] bomb.v(60) " "Inferred latch for \"pos\[97\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[98\] bomb.v(60) " "Inferred latch for \"pos\[98\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[99\] bomb.v(60) " "Inferred latch for \"pos\[99\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[100\] bomb.v(60) " "Inferred latch for \"pos\[100\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[101\] bomb.v(60) " "Inferred latch for \"pos\[101\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[102\] bomb.v(60) " "Inferred latch for \"pos\[102\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[103\] bomb.v(60) " "Inferred latch for \"pos\[103\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[104\] bomb.v(60) " "Inferred latch for \"pos\[104\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[105\] bomb.v(60) " "Inferred latch for \"pos\[105\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486698 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[106\] bomb.v(60) " "Inferred latch for \"pos\[106\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[107\] bomb.v(60) " "Inferred latch for \"pos\[107\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[108\] bomb.v(60) " "Inferred latch for \"pos\[108\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[109\] bomb.v(60) " "Inferred latch for \"pos\[109\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[110\] bomb.v(60) " "Inferred latch for \"pos\[110\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[111\] bomb.v(60) " "Inferred latch for \"pos\[111\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[112\] bomb.v(60) " "Inferred latch for \"pos\[112\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[113\] bomb.v(60) " "Inferred latch for \"pos\[113\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[114\] bomb.v(60) " "Inferred latch for \"pos\[114\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[115\] bomb.v(60) " "Inferred latch for \"pos\[115\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486699 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[116\] bomb.v(60) " "Inferred latch for \"pos\[116\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486700 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[117\] bomb.v(60) " "Inferred latch for \"pos\[117\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486700 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[118\] bomb.v(60) " "Inferred latch for \"pos\[118\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486700 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[119\] bomb.v(60) " "Inferred latch for \"pos\[119\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486700 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[120\] bomb.v(60) " "Inferred latch for \"pos\[120\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486700 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[121\] bomb.v(60) " "Inferred latch for \"pos\[121\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486700 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[122\] bomb.v(60) " "Inferred latch for \"pos\[122\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486700 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[123\] bomb.v(60) " "Inferred latch for \"pos\[123\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486700 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[124\] bomb.v(60) " "Inferred latch for \"pos\[124\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486700 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[125\] bomb.v(60) " "Inferred latch for \"pos\[125\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486701 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[126\] bomb.v(60) " "Inferred latch for \"pos\[126\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486701 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[127\] bomb.v(60) " "Inferred latch for \"pos\[127\]\" at bomb.v(60)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077486701 "|bomb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:comb_3 " "Elaborating entity \"key\" for hierarchy \"key:comb_3\"" {  } { { "bomb.v" "comb_3" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077486733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment key:comb_3\|SevenSegment:seven " "Elaborating entity \"SevenSegment\" for hierarchy \"key:comb_3\|SevenSegment:seven\"" {  } { { "bomb.v" "seven" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077486744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven Seven:s1 " "Elaborating entity \"Seven\" for hierarchy \"Seven:s1\"" {  } { { "bomb.v" "s1" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077486752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move move:comb_1404 " "Elaborating entity \"move\" for hierarchy \"move:comb_1404\"" {  } { { "bomb.v" "comb_1404" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077486759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[0\] " "Latch pos\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487572 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[16\] " "Latch pos\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[32\] " "Latch pos\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[48\] " "Latch pos\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[64\] " "Latch pos\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[80\] " "Latch pos\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[1\] " "Latch pos\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[17\] " "Latch pos\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[33\] " "Latch pos\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[49\] " "Latch pos\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[65\] " "Latch pos\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[81\] " "Latch pos\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[2\] " "Latch pos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[18\] " "Latch pos\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[34\] " "Latch pos\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487573 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[50\] " "Latch pos\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[66\] " "Latch pos\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[82\] " "Latch pos\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[3\] " "Latch pos\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[19\] " "Latch pos\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[35\] " "Latch pos\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[51\] " "Latch pos\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[67\] " "Latch pos\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[83\] " "Latch pos\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[4\] " "Latch pos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[20\] " "Latch pos\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[36\] " "Latch pos\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[52\] " "Latch pos\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[68\] " "Latch pos\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[84\] " "Latch pos\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[5\] " "Latch pos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[21\] " "Latch pos\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487574 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487574 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[37\] " "Latch pos\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[53\] " "Latch pos\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[69\] " "Latch pos\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[85\] " "Latch pos\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[6\] " "Latch pos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[22\] " "Latch pos\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[38\] " "Latch pos\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[54\] " "Latch pos\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[70\] " "Latch pos\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[86\] " "Latch pos\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[7\] " "Latch pos\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[23\] " "Latch pos\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[39\] " "Latch pos\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[55\] " "Latch pos\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[71\] " "Latch pos\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[87\] " "Latch pos\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487575 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[8\] " "Latch pos\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[24\] " "Latch pos\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[40\] " "Latch pos\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[56\] " "Latch pos\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[72\] " "Latch pos\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[88\] " "Latch pos\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[9\] " "Latch pos\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[25\] " "Latch pos\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[41\] " "Latch pos\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[57\] " "Latch pos\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[73\] " "Latch pos\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[89\] " "Latch pos\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[10\] " "Latch pos\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[26\] " "Latch pos\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[42\] " "Latch pos\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[58\] " "Latch pos\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[74\] " "Latch pos\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487576 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[90\] " "Latch pos\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[11\] " "Latch pos\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[27\] " "Latch pos\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[43\] " "Latch pos\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[59\] " "Latch pos\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[75\] " "Latch pos\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[91\] " "Latch pos\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[12\] " "Latch pos\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[28\] " "Latch pos\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[44\] " "Latch pos\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[60\] " "Latch pos\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[76\] " "Latch pos\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[92\] " "Latch pos\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[13\] " "Latch pos\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487577 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[29\] " "Latch pos\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[45\] " "Latch pos\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[61\] " "Latch pos\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[77\] " "Latch pos\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[93\] " "Latch pos\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[14\] " "Latch pos\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[30\] " "Latch pos\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[46\] " "Latch pos\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[62\] " "Latch pos\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[78\] " "Latch pos\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[94\] " "Latch pos\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[15\] " "Latch pos\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[31\] " "Latch pos\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[47\] " "Latch pos\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[0\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[63\] " "Latch pos\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 130 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[79\] " "Latch pos\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[95\] " "Latch pos\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key:comb_3\|keypadBuf\[3\] " "Ports D and ENA on the latch are fed by the same signal key:comb_3\|keypadBuf\[3\]" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 427 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483077487578 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483077487578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483077487867 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg " "Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077488309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483077488424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483077488424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "977 " "Implemented 977 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483077488499 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483077488499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "888 " "Implemented 888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483077488499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483077488499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 247 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 247 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483077488535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 13:58:08 2016 " "Processing ended: Fri Dec 30 13:58:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483077488535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483077488535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483077488535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483077488535 ""}
