module module_0 (
    output id_1,
    output [id_1 : id_1] id_2
);
  logic [id_1 : id_1] id_3;
endmodule
