// Seed: 114146965
module module_0 #(
    parameter id_2 = 32'd97
) ();
  wire id_1;
  parameter id_2 = -1'b0;
  wire [-1 : 1 'h0 !=  ~  id_2] id_3;
  wire id_4;
  assign id_4 = (id_3);
endmodule : SymbolIdentifier
module module_1;
  wire id_1, id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd97
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  assign id_4[-1 : id_1+-1'b0==id_1] = -1 ? id_2 : -1;
  assign id_2 = id_2;
  logic id_6;
  ;
endmodule
