<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/array_lval_select6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/array_lval_select6.v</a>
time_elapsed: 0.060s
ram usage: 11248 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/array_lval_select6.v.html" target="file-frame">third_party/tests/ivtest/ivltests/array_lval_select6.v</a>
module tb;
	reg [7:0] a [7:0];
	real r [7:0];
	wire [2:0] idx [7:0];
	genvar g;
	generate
		for (g = 0; g &lt; 8; g = g + 1) assign idx[g] = g;
	endgenerate
	reg pass;
	integer i;
	initial begin
		pass = 1&#39;b1;
		for (i = 0; i &lt; 8; i = i + 1)
			begin
				a[i] = 8&#39;h0;
				r[i] = 0.0;
			end
		a[1][idx[1] * 4+:4] = 4&#39;ha;
		if (a[1] != 8&#39;ha0) begin
			$display(&#34;FAILED part select, expected a0, got %x&#34;, a[1]);
			pass = 1&#39;b0;
		end
		a[idx[2]] = 8&#39;hbc;
		if (a[2] != 8&#39;hbc) begin
			$display(&#34;FAILED word index, expected bc, got %x&#34;, a[2]);
			pass = 1&#39;b0;
		end
		a[idx[3]][idx[0] * 4+:4] = 4&#39;hd;
		if (a[3] != 8&#39;h0d) begin
			$display(&#34;FAILED word index and part select, expected 0d, got %x&#34;, a[3]);
			pass = 1&#39;b0;
		end
		a[4][idx[1] * 4+:4] &lt;= 4&#39;he;
		if (a[4] != 8&#39;h00) begin
			$display(&#34;FAILED NB assign with part select 1, expected 00, got %x&#34;, a[4]);
			pass = 1&#39;b0;
		end
		#(0.1)
			;
		if (a[4] != 8&#39;he0) begin
			$display(&#34;FAILED NB assign with part select 2, expected e0, got %x&#34;, a[4]);
			pass = 1&#39;b0;
		end
		a[idx[5]] &lt;= 8&#39;h12;
		if (a[5] != 8&#39;h00) begin
			$display(&#34;FAILED NB assign with word index 1, expected 00, got %x&#34;, a[4]);
			pass = 1&#39;b0;
		end
		#(0.1)
			;
		if (a[5] != 8&#39;h12) begin
			$display(&#34;FAILED NB assign with word index 2, expected 12, got %x&#34;, a[4]);
			pass = 1&#39;b0;
		end
		a[idx[6]][idx[0] * 4+:4] &lt;= 4&#39;h3;
		if (a[6] != 8&#39;h00) begin
			$display(&#34;FAILED NB assign with both 1, expected 00, got %x&#34;, a[4]);
			pass = 1&#39;b0;
		end
		#(0.1)
			;
		if (a[6] != 8&#39;h03) begin
			$display(&#34;FAILED NB assign with both 2, expected 03, got %x&#34;, a[4]);
			pass = 1&#39;b0;
		end
		a[idx[7]][idx[1] * 4+:4] &lt;= #(idx[1]) 4&#39;h4;
		#(0.1)
			;
		if (a[7] != 8&#39;h00) begin
			$display(&#34;FAILED NB assign with both and delay 1, expected 00, got %x&#34;, a[4]);
			pass = 1&#39;b0;
		end
		#(1.1)
			;
		if (a[7] != 8&#39;h40) begin
			$display(&#34;FAILED NB assign with both and delay 2, expected 40, got %x&#34;, a[4]);
			pass = 1&#39;b0;
		end
		r[idx[0]] = 1.1;
		if (r[0] != 1.1) begin
			$display(&#34;FAILED real word, expected 1.0, got %f&#34;, r[0]);
			pass = 1&#39;b0;
		end
		r[idx[1]] &lt;= 2.2;
		if (r[1] != 0.0) begin
			$display(&#34;FAILED NB assign real word 1, expected 0.0 got %f&#34;, r[1]);
			pass = 1&#39;b0;
		end
		#(0.1)
			;
		if (r[1] != 2.2) begin
			$display(&#34;FAILED NB assign real word 2, expected 2.2 got %f&#34;, r[1]);
			pass = 1&#39;b0;
		end
		r[idx[2]] &lt;= #(idx[2]) 3.3;
		#(1.1)
			;
		if (r[2] != 0.0) begin
			$display(&#34;FAILED NB assign with delay to real word 1, expected 0.0 got %f&#34;, r[1]);
			pass = 1&#39;b0;
		end
		#(1.0)
			;
		if (r[2] != 3.3) begin
			$display(&#34;FAILED NB assign with delay to real word 2, expected 3.3 got %f&#34;, r[1]);
			pass = 1&#39;b0;
		end
		if (pass)
			$display(&#34;PASSED&#34;);
	end
endmodule

</pre>
</body>