<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml HW4_MIPS.twx HW4_MIPS.ncd -o HW4_MIPS.twr HW4_MIPS.pcf

</twCmdLine><twDesign>HW4_MIPS.ncd</twDesign><twDesignPath>HW4_MIPS.ncd</twDesignPath><twPCF>HW4_MIPS.pcf</twPCF><twPcfPath>HW4_MIPS.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CK_50MHz = PERIOD TIMEGRP &quot;CK_50MHz&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.652</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP &quot;CK_50MHz&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tcl" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="clock_divider/half_ck_signal/CLK" logResource="clock_divider/half_ck_signal/CK" locationPin="SLICE_X38Y36.CLK" clockNet="CK_50MHz_BUFGP"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tch" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="clock_divider/half_ck_signal/CLK" logResource="clock_divider/half_ck_signal/CK" locationPin="SLICE_X38Y36.CLK" clockNet="CK_50MHz_BUFGP"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tcp" slack="18.348" period="20.000" constraintValue="20.000" deviceLimit="1.652" freqLimit="605.327" physResource="clock_divider/half_ck_signal/CLK" logResource="clock_divider/half_ck_signal/CK" locationPin="SLICE_X38Y36.CLK" clockNet="CK_50MHz_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         &quot;clock_divider/half_ck_signal&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>280104</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3846</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>22.457</twMinPer></twConstHead><twPathRptBanner iPaths="3607" iCriticalPaths="0" sType="EndPoint">Paths for end point fetch_unit_imp/PC_reg_31 (SLICE_X2Y40.F4), 3607 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.543</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType="FF">fetch_unit_imp/PC_reg_31</twDest><twTotPathDel>22.456</twTotPathDel><twClkSkew dest = "0.071" src = "0.072">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType='FF'>fetch_unit_imp/PC_reg_31</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data151</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.F2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">4.461</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>GPR_file/N233</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array50.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>GPR_file/N233</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>A_reg&lt;24&gt;</twComp><twBEL>GPR_file/GPR_data_out1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>GPR_rd_data1&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_lut&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.347</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N276</twComp><twBEL>fetch_unit_imp/PC_Source&lt;0&gt;76</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y40.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.393</twDelInfo><twComp>fetch_unit_imp/PC_Source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;31&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;31&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y40.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>fetch_unit_imp/PC_mux_out&lt;31&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y40.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;31&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;31&gt;</twBEL><twBEL>fetch_unit_imp/PC_reg_31</twBEL></twPathDel><twLogDel>8.779</twLogDel><twRouteDel>13.677</twRouteDel><twTotDel>22.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.575</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType="FF">fetch_unit_imp/PC_reg_31</twDest><twTotPathDel>22.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType='FF'>fetch_unit_imp/PC_reg_31</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOA21</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Rt_pEX&lt;4&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data141</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>IMem_rd_data_signal&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>GPR_file/N151</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array9.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y2.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>GPR_file/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>A_reg&lt;5&gt;</twComp><twBEL>GPR_file/GPR_data_out1&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>GPR_rd_data1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_lut&lt;2&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.347</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N276</twComp><twBEL>fetch_unit_imp/PC_Source&lt;0&gt;76</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y40.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.393</twDelInfo><twComp>fetch_unit_imp/PC_Source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;31&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;31&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y40.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>fetch_unit_imp/PC_mux_out&lt;31&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y40.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;31&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;31&gt;</twBEL><twBEL>fetch_unit_imp/PC_reg_31</twBEL></twPathDel><twLogDel>9.314</twLogDel><twRouteDel>13.111</twRouteDel><twTotDel>22.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.921</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType="FF">fetch_unit_imp/PC_reg_31</twDest><twTotPathDel>22.078</twTotPathDel><twClkSkew dest = "0.071" src = "0.072">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType='FF'>fetch_unit_imp/PC_reg_31</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data151</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">4.124</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>GPR_file/N231</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array49.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>GPR_file/N231</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>A_reg&lt;24&gt;</twComp><twBEL>GPR_file/GPR_data_out1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>GPR_rd_data1&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_lut&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.347</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N276</twComp><twBEL>fetch_unit_imp/PC_Source&lt;0&gt;76</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y40.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.393</twDelInfo><twComp>fetch_unit_imp/PC_Source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;31&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;31&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y40.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>fetch_unit_imp/PC_mux_out&lt;31&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y40.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;31&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;31&gt;</twBEL><twBEL>fetch_unit_imp/PC_reg_31</twBEL></twPathDel><twLogDel>8.779</twLogDel><twRouteDel>13.299</twRouteDel><twTotDel>22.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3606" iCriticalPaths="0" sType="EndPoint">Paths for end point fetch_unit_imp/PC_reg_27 (SLICE_X2Y39.F3), 3606 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.562</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType="FF">fetch_unit_imp/PC_reg_27</twDest><twTotPathDel>22.435</twTotPathDel><twClkSkew dest = "0.069" src = "0.072">0.003</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType='FF'>fetch_unit_imp/PC_reg_27</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data151</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.F2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">4.461</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>GPR_file/N233</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array50.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>GPR_file/N233</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>A_reg&lt;24&gt;</twComp><twBEL>GPR_file/GPR_data_out1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>GPR_rd_data1&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_lut&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.347</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N276</twComp><twBEL>fetch_unit_imp/PC_Source&lt;0&gt;76</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.372</twDelInfo><twComp>fetch_unit_imp/PC_Source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;27&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;27&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>fetch_unit_imp/PC_mux_out&lt;27&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;27&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;27&gt;</twBEL><twBEL>fetch_unit_imp/PC_reg_27</twBEL></twPathDel><twLogDel>8.779</twLogDel><twRouteDel>13.656</twRouteDel><twTotDel>22.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.594</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType="FF">fetch_unit_imp/PC_reg_27</twDest><twTotPathDel>22.404</twTotPathDel><twClkSkew dest = "0.114" src = "0.116">0.002</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType='FF'>fetch_unit_imp/PC_reg_27</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOA21</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Rt_pEX&lt;4&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data141</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>IMem_rd_data_signal&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>GPR_file/N151</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array9.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y2.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>GPR_file/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>A_reg&lt;5&gt;</twComp><twBEL>GPR_file/GPR_data_out1&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>GPR_rd_data1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_lut&lt;2&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.347</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N276</twComp><twBEL>fetch_unit_imp/PC_Source&lt;0&gt;76</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.372</twDelInfo><twComp>fetch_unit_imp/PC_Source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;27&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;27&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>fetch_unit_imp/PC_mux_out&lt;27&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;27&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;27&gt;</twBEL><twBEL>fetch_unit_imp/PC_reg_27</twBEL></twPathDel><twLogDel>9.314</twLogDel><twRouteDel>13.090</twRouteDel><twTotDel>22.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.940</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType="FF">fetch_unit_imp/PC_reg_27</twDest><twTotPathDel>22.057</twTotPathDel><twClkSkew dest = "0.069" src = "0.072">0.003</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType='FF'>fetch_unit_imp/PC_reg_27</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data151</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">4.124</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>GPR_file/N231</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array49.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>GPR_file/N231</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>A_reg&lt;24&gt;</twComp><twBEL>GPR_file/GPR_data_out1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>GPR_rd_data1&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_lut&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.347</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N276</twComp><twBEL>fetch_unit_imp/PC_Source&lt;0&gt;76</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.372</twDelInfo><twComp>fetch_unit_imp/PC_Source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;27&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;27&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>fetch_unit_imp/PC_mux_out&lt;27&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;27&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;27&gt;</twBEL><twBEL>fetch_unit_imp/PC_reg_27</twBEL></twPathDel><twLogDel>8.779</twLogDel><twRouteDel>13.278</twRouteDel><twTotDel>22.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3605" iCriticalPaths="0" sType="EndPoint">Paths for end point fetch_unit_imp/PC_reg_26 (SLICE_X0Y38.F4), 3605 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.586</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType="FF">fetch_unit_imp/PC_reg_26</twDest><twTotPathDel>22.413</twTotPathDel><twClkSkew dest = "0.071" src = "0.072">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType='FF'>fetch_unit_imp/PC_reg_26</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data151</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.F2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">4.461</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>GPR_file/N233</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array50.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>GPR_file/N233</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>A_reg&lt;24&gt;</twComp><twBEL>GPR_file/GPR_data_out1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>GPR_rd_data1&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_lut&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.347</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N276</twComp><twBEL>fetch_unit_imp/PC_Source&lt;0&gt;76</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>fetch_unit_imp/PC_Source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;26&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;26&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>fetch_unit_imp/PC_mux_out&lt;26&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;26&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;26&gt;</twBEL><twBEL>fetch_unit_imp/PC_reg_26</twBEL></twPathDel><twLogDel>8.779</twLogDel><twRouteDel>13.634</twRouteDel><twTotDel>22.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.618</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType="FF">fetch_unit_imp/PC_reg_26</twDest><twTotPathDel>22.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twSrc><twDest BELType='FF'>fetch_unit_imp/PC_reg_26</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB16_X0Y1.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK</twSrcClk><twPathDel><twSite>RAMB16_X0Y1.DOA21</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.755</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Rt_pEX&lt;4&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data141</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">3.563</twDelInfo><twComp>IMem_rd_data_signal&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>GPR_file/N151</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array9.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y2.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>GPR_file/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y2.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>A_reg&lt;5&gt;</twComp><twBEL>GPR_file/GPR_data_out1&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>GPR_rd_data1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_lut&lt;2&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.347</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N276</twComp><twBEL>fetch_unit_imp/PC_Source&lt;0&gt;76</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>fetch_unit_imp/PC_Source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;26&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;26&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>fetch_unit_imp/PC_mux_out&lt;26&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;26&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;26&gt;</twBEL><twBEL>fetch_unit_imp/PC_reg_26</twBEL></twPathDel><twLogDel>9.314</twLogDel><twRouteDel>13.068</twRouteDel><twTotDel>22.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.964</twSlack><twSrc BELType="RAM">hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType="FF">fetch_unit_imp/PC_reg_26</twDest><twTotPathDel>22.035</twTotPathDel><twClkSkew dest = "0.071" src = "0.072">0.001</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twSrc><twDest BELType='FF'>fetch_unit_imp/PC_reg_26</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CK</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>hostintf/hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp><twBEL>hostintf/hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data151</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">4.124</twDelInfo><twComp>IMem_rd_data_signal&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>GPR_file/N231</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array49.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>GPR_file/N231</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>A_reg&lt;24&gt;</twComp><twBEL>GPR_file/GPR_data_out1&lt;24&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>GPR_rd_data1&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_lut&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y20.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.347</twDelInfo><twComp>Mcompar_Rs_equals_Rt_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y20.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>N276</twComp><twBEL>fetch_unit_imp/PC_Source&lt;0&gt;76</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>fetch_unit_imp/PC_Source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;26&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;26&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y38.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>fetch_unit_imp/PC_mux_out&lt;26&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y38.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>fetch_unit_imp/PC_reg&lt;26&gt;</twComp><twBEL>fetch_unit_imp/PC_mux_out&lt;26&gt;</twBEL><twBEL>fetch_unit_imp/PC_reg_26</twBEL></twPathDel><twLogDel>8.779</twLogDel><twRouteDel>13.256</twRouteDel><twTotDel>22.035</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        &quot;clock_divider/half_ck_signal&quot; 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPR_file/GPR_file/Mram_Memory_array18.SLICEM_G (SLICE_X0Y25.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.764</twSlack><twSrc BELType="FF">ALUout_reg_8</twSrc><twDest BELType="RAM">GPR_file/GPR_file/Mram_Memory_array18.SLICEM_G</twDest><twTotPathDel>0.766</twTotPathDel><twClkSkew dest = "0.006" src = "0.004">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ALUout_reg_8</twSrc><twDest BELType='RAM'>GPR_file/GPR_file/Mram_Memory_array18.SLICEM_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CK</twSrcClk><twPathDel><twSite>SLICE_X0Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>ALUout_reg&lt;9&gt;</twComp><twBEL>ALUout_reg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>ALUout_reg&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y25.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>GPR_file/N169</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array18.SLICEM_G</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>0.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPR_file/GPR_file/Mram_Memory_array_ren47.SLICEM_G (SLICE_X2Y53.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.771</twSlack><twSrc BELType="FF">ALUout_reg_23</twSrc><twDest BELType="RAM">GPR_file/GPR_file/Mram_Memory_array_ren47.SLICEM_G</twDest><twTotPathDel>0.769</twTotPathDel><twClkSkew dest = "0.013" src = "0.015">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ALUout_reg_23</twSrc><twDest BELType='RAM'>GPR_file/GPR_file/Mram_Memory_array_ren47.SLICEM_G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CK</twSrcClk><twPathDel><twSite>SLICE_X3Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ALUout_reg&lt;23&gt;</twComp><twBEL>ALUout_reg_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>ALUout_reg&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y53.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>GPR_file/N97</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array_ren47.SLICEM_G</twBEL></twPathDel><twLogDel>0.346</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point GPR_file/GPR_file/Mram_Memory_array18.SLICEM_F (SLICE_X0Y25.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.779</twSlack><twSrc BELType="FF">ALUout_reg_8</twSrc><twDest BELType="RAM">GPR_file/GPR_file/Mram_Memory_array18.SLICEM_F</twDest><twTotPathDel>0.781</twTotPathDel><twClkSkew dest = "0.006" src = "0.004">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ALUout_reg_8</twSrc><twDest BELType='RAM'>GPR_file/GPR_file/Mram_Memory_array18.SLICEM_F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">CK</twSrcClk><twPathDel><twSite>SLICE_X0Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>ALUout_reg&lt;9&gt;</twComp><twBEL>ALUout_reg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y25.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>ALUout_reg&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y25.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.112</twDelInfo><twComp>GPR_file/N169</twComp><twBEL>GPR_file/GPR_file/Mram_Memory_array18.SLICEM_F</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>0.781</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">CK</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        &quot;clock_divider/half_ck_signal&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Trpw" slack="36.808" period="40.000" constraintValue="20.000" deviceLimit="1.596" physResource="Rd_pWB&lt;4&gt;/SR" logResource="Rd_pWB_4/SR" locationPin="SLICE_X13Y40.SR" clockNet="RESET"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Trpw" slack="36.808" period="40.000" constraintValue="20.000" deviceLimit="1.596" physResource="Rd_pWB&lt;4&gt;/SR" logResource="Rd_pWB_4/SR" locationPin="SLICE_X13Y40.SR" clockNet="RESET"/><twPinLimit anchorID="40" type="MINLOWPULSE" name="Trpw" slack="36.808" period="40.000" constraintValue="20.000" deviceLimit="1.596" physResource="fetch_unit_imp/PC_plus_4_pID&lt;2&gt;/SR" logResource="fetch_unit_imp/PC_plus_4_pID_2/SR" locationPin="SLICE_X3Y26.SR" clockNet="RESET"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_hostintf_hostintf_UART_TOP_divider_entity_T_FF1 = PERIOD TIMEGRP         &quot;hostintf/hostintf/UART_TOP/divider_entity/T_FF1&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>357</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>149</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.583</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1 (SLICE_X43Y55.CE), 7 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.417</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twTotPathDel>5.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X41Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twBEL></twPathDel><twLogDel>3.258</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>5.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.564</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twTotPathDel>5.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X41Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twBEL></twPathDel><twLogDel>3.258</twLogDel><twRouteDel>2.178</twRouteDel><twTotDel>5.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.580</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twTotPathDel>5.420</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X41Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twBEL></twPathDel><twLogDel>3.254</twLogDel><twRouteDel>2.166</twRouteDel><twTotDel>5.420</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7 (SLICE_X40Y50.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.899</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twDest><twTotPathDel>5.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X41Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;7&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>2.547</twRouteDel><twTotDel>5.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.046</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twDest><twTotPathDel>4.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X41Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;7&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>2.400</twRouteDel><twTotDel>4.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.062</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twDest><twTotPathDel>4.938</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X41Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;7&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_7</twBEL></twPathDel><twLogDel>2.550</twLogDel><twRouteDel>2.388</twRouteDel><twTotDel>4.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6 (SLICE_X40Y50.CE), 6 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.899</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6</twDest><twTotPathDel>5.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X41Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;7&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>2.547</twRouteDel><twTotDel>5.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.046</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6</twDest><twTotPathDel>4.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X41Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;7&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6</twBEL></twPathDel><twLogDel>2.554</twLogDel><twRouteDel>2.400</twRouteDel><twTotDel>4.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.062</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6</twDest><twTotPathDel>4.938</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X41Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y59.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/sub_bit_cntr&lt;0&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y55.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/CrntState_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/dout_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>hostintf/hostintf/UART_TOP/Rx_dout_we</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;7&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_6</twBEL></twPathDel><twLogDel>2.550</twLogDel><twRouteDel>2.388</twRouteDel><twTotDel>4.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_hostintf_hostintf_UART_TOP_divider_entity_T_FF1 = PERIOD TIMEGRP
        &quot;hostintf/hostintf/UART_TOP/divider_entity/T_FF1&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_3 (SLICE_X43Y50.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.980</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_3</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_3</twDest><twTotPathDel>0.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_3</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X42Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y50.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;3&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_3</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_5 (SLICE_X40Y52.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.002</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_5</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_5</twDest><twTotPathDel>1.005</twTotPathDel><twClkSkew dest = "0.014" src = "0.011">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_5</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X40Y55.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;5&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y52.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;5&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_5</twBEL></twPathDel><twLogDel>0.608</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>1.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_1 (SLICE_X42Y48.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.004</twSlack><twSrc BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_1</twSrc><twDest BELType="FF">hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_1</twDest><twTotPathDel>1.005</twTotPathDel><twClkSkew dest = "0.017" src = "0.016">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_1</twSrc><twDest BELType='FF'>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twSrcClk><twPathDel><twSite>SLICE_X42Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;1&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_in_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y48.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg&lt;1&gt;</twComp><twBEL>hostintf/hostintf/UART_TOP/receiver_entity/Data_out_reg_1</twBEL></twPathDel><twLogDel>0.608</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>1.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">hostintf/hostintf/UART_TOP/divider_entity/T_FF</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_hostintf_hostintf_UART_TOP_divider_entity_T_FF1 = PERIOD TIMEGRP
        &quot;hostintf/hostintf/UART_TOP/divider_entity/T_FF1&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1/SR" logResource="hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1/SR" locationPin="SLICE_X43Y55.SR" clockNet="hostintf/RESET_from_Host_Intf"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1/SR" logResource="hostintf/hostintf/UART_TOP/Rx_output_sync_entity/Q1/SR" locationPin="SLICE_X43Y55.SR" clockNet="hostintf/RESET_from_Host_Intf"/><twPinLimit anchorID="69" type="MINLOWPULSE" name="Trpw" slack="26.808" period="30.000" constraintValue="15.000" deviceLimit="1.596" physResource="RS232_Tx_OBUF/SR" logResource="hostintf/hostintf/UART_TOP/transmitter_entity/Out_shift_reg_0/SR" locationPin="SLICE_X33Y51.SR" clockNet="hostintf/RESET_from_Host_Intf"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="70">0</twUnmetConstCnt><twDataSheet anchorID="71" twNameLen="15"><twClk2SUList anchorID="72" twDestWidth="8"><twDest>CK_50MHz</twDest><twClk2SU><twSrc>CK_50MHz</twSrc><twRiseRise>2.719</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>280461</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7825</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>22.457</twMinPer><twFootnote number="1" /><twMaxFreq>44.530</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon May 25 20:38:36 2015 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 196 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
