{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656545357283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656545357284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 20:29:17 2022 " "Processing started: Wed Jun 29 20:29:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656545357284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1656545357284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_pipeline -c processador_pipeline --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_pipeline -c processador_pipeline --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1656545357284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1656545357626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores_mod-comportamental " "Found design unit 1: banco_registradores_mod-comportamental" {  } { { "banco_registradores_mod.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/banco_registradores_mod.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398719 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores_mod " "Found entity 1: banco_registradores_mod" {  } { { "banco_registradores_mod.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/banco_registradores_mod.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "via_de_dados_ciclo_unico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file via_de_dados_ciclo_unico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 via_de_dados_ciclo_unico-comportamento " "Found design unit 1: via_de_dados_ciclo_unico-comportamento" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398727 ""} { "Info" "ISGN_ENTITY_NAME" "1 via_de_dados_ciclo_unico " "Found entity 1: via_de_dados_ciclo_unico" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle_ciclo_unico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_de_controle_ciclo_unico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_de_controle_ciclo_unico-beh " "Found design unit 1: unidade_de_controle_ciclo_unico-beh" {  } { { "unidade_de_controle_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/unidade_de_controle_ciclo_unico.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398734 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle_ciclo_unico " "Found entity 1: unidade_de_controle_ciclo_unico" {  } { { "unidade_de_controle_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/unidade_de_controle_ciclo_unico.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_mod-comportamental " "Found design unit 1: ula_mod-comportamental" {  } { { "ula_mod.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/ula_mod.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398740 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_mod " "Found entity 1: ula_mod" {  } { { "ula_mod.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/ula_mod.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamental " "Found design unit 1: ula-comportamental" {  } { { "ula.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398745 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/ula.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 to_7seg-Behavioral " "Found design unit 1: to_7seg-Behavioral" {  } { { "to_7seg.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/to_7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398751 ""} { "Info" "ISGN_ENTITY_NAME" "1 to_7seg " "Found entity 1: to_7seg" {  } { { "to_7seg.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_processador_ciclo_unico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_processador_ciclo_unico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_processador_ciclo_unico-estimulos " "Found design unit 1: tb_processador_ciclo_unico-estimulos" {  } { { "tb_processador_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/tb_processador_ciclo_unico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398756 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_processador_ciclo_unico " "Found entity 1: tb_processador_ciclo_unico" {  } { { "tb_processador_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/tb_processador_ciclo_unico.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-dataflow " "Found design unit 1: somador-dataflow" {  } { { "somador.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/somador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398761 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/somador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamental " "Found design unit 1: registrador-comportamental" {  } { { "registrador.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/registrador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398767 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/registrador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_ciclo_unico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_ciclo_unico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_ciclo_unico-comportamento " "Found design unit 1: processador_ciclo_unico-comportamento" {  } { { "processador_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/processador_ciclo_unico.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398773 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_ciclo_unico " "Found entity 1: processador_ciclo_unico" {  } { { "processador_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/processador_ciclo_unico.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-comportamental " "Found design unit 1: pc-comportamental" {  } { { "pc.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/pc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398779 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/pc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398779 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux41.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/mux41.vhd" 9 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1656545398785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-dataflow " "Found design unit 1: mux41-dataflow" {  } { { "mux41.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/mux41.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398785 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/mux41.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-dataflow " "Found design unit 1: mux21-dataflow" {  } { { "mux21.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/mux21.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398790 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/mux21.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-comportamental " "Found design unit 1: multiplicador-comportamental" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/multiplicador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398796 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/multiplicador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memi-comportamental " "Found design unit 1: memi-comportamental" {  } { { "memi.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/memi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398801 ""} { "Info" "ISGN_ENTITY_NAME" "1 memi " "Found entity 1: memi" {  } { { "memi.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/memi.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memd-rtl " "Found design unit 1: memd-rtl" {  } { { "memd.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/memd.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398807 ""} { "Info" "ISGN_ENTITY_NAME" "1 memd " "Found entity 1: memd" {  } { { "memd.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/memd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensor-dataflow " "Found design unit 1: extensor-dataflow" {  } { { "extensor.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/extensor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398813 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensor " "Found entity 1: extensor" {  } { { "extensor.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/extensor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digi_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digi_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digi_clk-Behavioral " "Found design unit 1: digi_clk-Behavioral" {  } { { "digi_clk.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/digi_clk.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398818 ""} { "Info" "ISGN_ENTITY_NAME" "1 digi_clk " "Found entity 1: digi_clk" {  } { { "digi_clk.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/digi_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-comportamental " "Found design unit 1: deslocador-comportamental" {  } { { "deslocador.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/deslocador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398824 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/deslocador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shift_x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrel_shift_x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shift_x2-dataflow " "Found design unit 1: barrel_shift_x2-dataflow" {  } { { "barrel_shift_x2.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/barrel_shift_x2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398830 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shift_x2 " "Found entity 1: barrel_shift_x2" {  } { { "barrel_shift_x2.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/barrel_shift_x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-comportamental " "Found design unit 1: banco_registradores-comportamental" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/banco_registradores.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398836 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/banco_registradores.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656545398836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1656545398836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_ciclo_unico " "Elaborating entity \"processador_ciclo_unico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1656545398989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digi_clk digi_clk:clock_divider " "Elaborating entity \"digi_clk\" for hierarchy \"digi_clk:clock_divider\"" {  } { { "processador_ciclo_unico.vhd" "clock_divider" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/processador_ciclo_unico.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545398995 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b digi_clk.vhd(27) " "VHDL Process Statement warning at digi_clk.vhd(27): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digi_clk.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/digi_clk.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1656545398998 "|processador_ciclo_unico|digi_clk:clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memi memi:instancia_memi " "Elaborating entity \"memi\" for hierarchy \"memi:instancia_memi\"" {  } { { "processador_ciclo_unico.vhd" "instancia_memi" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/processador_ciclo_unico.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399001 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom memi.vhd(60) " "VHDL Process Statement warning at memi.vhd(60): signal \"rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memi.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/memi.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1656545399004 "|processador_ciclo_unico|memi:instancia_memi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle_ciclo_unico unidade_de_controle_ciclo_unico:instancia_unidade_de_controle_ciclo_unico " "Elaborating entity \"unidade_de_controle_ciclo_unico\" for hierarchy \"unidade_de_controle_ciclo_unico:instancia_unidade_de_controle_ciclo_unico\"" {  } { { "processador_ciclo_unico.vhd" "instancia_unidade_de_controle_ciclo_unico" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/processador_ciclo_unico.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via_de_dados_ciclo_unico via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico " "Elaborating entity \"via_de_dados_ciclo_unico\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\"" {  } { { "processador_ciclo_unico.vhd" "instancia_via_de_dados_ciclo_unico" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/processador_ciclo_unico.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399011 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_funct via_de_dados_ciclo_unico.vhd(160) " "Verilog HDL or VHDL warning at via_de_dados_ciclo_unico.vhd(160): object \"aux_funct\" assigned a value but never read" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1656545399018 "|processador_ciclo_unico|via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "foo via_de_dados_ciclo_unico.vhd(202) " "Verilog HDL or VHDL warning at via_de_dados_ciclo_unico.vhd(202): object \"foo\" assigned a value but never read" {  } { { "via_de_dados_ciclo_unico.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1656545399018 "|processador_ciclo_unico|via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_mod via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|ula_mod:instancia_ula1 " "Elaborating entity \"ula_mod\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|ula_mod:instancia_ula1\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_ula1" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado_ula ula_mod.vhd(63) " "VHDL Process Statement warning at ula_mod.vhd(63): signal \"resultado_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_mod.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/ula_mod.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1656545399028 "|processador_ciclo_unico|via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico|ula_mod:instancia_ula1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores_mod via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|banco_registradores_mod:instancia_banco_registradores " "Elaborating entity \"banco_registradores_mod\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|banco_registradores_mod:instancia_banco_registradores\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_banco_registradores" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399031 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "banco banco_registradores_mod.vhd(41) " "VHDL Process Statement warning at banco_registradores_mod.vhd(41): signal \"banco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores_mod.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/banco_registradores_mod.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1656545399043 "|processador_ciclo_unico|via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico|banco_registradores_mod:instancia_banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ent_Rd1_ende banco_registradores_mod.vhd(41) " "VHDL Process Statement warning at banco_registradores_mod.vhd(41): signal \"ent_Rd1_ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores_mod.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/banco_registradores_mod.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1656545399044 "|processador_ciclo_unico|via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico|banco_registradores_mod:instancia_banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "banco banco_registradores_mod.vhd(42) " "VHDL Process Statement warning at banco_registradores_mod.vhd(42): signal \"banco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores_mod.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/banco_registradores_mod.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1656545399045 "|processador_ciclo_unico|via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico|banco_registradores_mod:instancia_banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ent_Rd2_ende banco_registradores_mod.vhd(42) " "VHDL Process Statement warning at banco_registradores_mod.vhd(42): signal \"ent_Rd2_ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_registradores_mod.vhd" "" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/banco_registradores_mod.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1656545399045 "|processador_ciclo_unico|via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico|banco_registradores_mod:instancia_banco_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memd via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|memd:data_mem " "Elaborating entity \"memd\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|memd:data_mem\"" {  } { { "via_de_dados_ciclo_unico.vhd" "data_mem" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|mux21:mux_rgbk_out_A " "Elaborating entity \"mux21\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|mux21:mux_rgbk_out_A\"" {  } { { "via_de_dados_ciclo_unico.vhd" "mux_rgbk_out_A" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|registrador:reg_A " "Elaborating entity \"registrador\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|registrador:reg_A\"" {  } { { "via_de_dados_ciclo_unico.vhd" "reg_A" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|pc:instancia_pc " "Elaborating entity \"pc\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|pc:instancia_pc\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_pc" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|extensor:extensor1 " "Elaborating entity \"extensor\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|extensor:extensor1\"" {  } { { "via_de_dados_ciclo_unico.vhd" "extensor1" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|somador:instancia_somador_plus2 " "Elaborating entity \"somador\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|somador:instancia_somador_plus2\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_somador_plus2" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shift_x2 via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|barrel_shift_x2:instancia_barrel_shift " "Elaborating entity \"barrel_shift_x2\" for hierarchy \"via_de_dados_ciclo_unico:instancia_via_de_dados_ciclo_unico\|barrel_shift_x2:instancia_barrel_shift\"" {  } { { "via_de_dados_ciclo_unico.vhd" "instancia_barrel_shift" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/via_de_dados_ciclo_unico.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_7seg to_7seg:seg0 " "Elaborating entity \"to_7seg\" for hierarchy \"to_7seg:seg0\"" {  } { { "processador_ciclo_unico.vhd" "seg0" { Text "C:/Users/Gabriel/Documents/GitHub/LAOC/pipeline/processador_ciclo_unico.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1656545399304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "831 " "Peak virtual memory: 831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656545400442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 20:30:00 2022 " "Processing ended: Wed Jun 29 20:30:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656545400442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656545400442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656545400442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1656545400442 ""}
