<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/DIST/it/sw/amd64/xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 1 -n 3 -fastpaths -xml System_tl.twx System_tl.ncd -o System_tl.twr
System_tl.pcf -ucf System_dma_tl.ucf

</twCmdLine><twDesign>System_tl.ncd</twDesign><twDesignPath>System_tl.ncd</twDesignPath><twPCF>System_tl.pcf</twPCF><twPcfPath>System_tl.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.72 2011-02-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;7&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y131.AQ</twSrc><twDest>IODELAY_X0Y262.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="8" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.531</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.069</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;6&gt;</twNet><twDel>0.531</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.069</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y130.AQ</twSrc><twDest>IODELAY_X0Y260.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.531</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="9" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="10" twConstType="NETDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y128.AQ</twSrc><twDest>IODELAY_X0Y256.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="11" twConstType="NETDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="12" twConstType="NETDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;4&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y51.AQ</twSrc><twDest>IODELAY_X0Y102.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="13" twConstType="NETDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="14" twConstType="NETDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y50.AQ</twSrc><twDest>IODELAY_X0Y100.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="15" twConstType="NETDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="16" twConstType="NETDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;2&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y31.AQ</twSrc><twDest>IODELAY_X0Y62.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="17" twConstType="NETDELAY" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="18" twConstType="NETDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.528</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.072</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;1&gt;</twNet><twDel>0.528</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.072</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y29.AQ</twSrc><twDest>IODELAY_X0Y58.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.528</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="19" twConstType="NETDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="NETDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.522</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.078</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twNet><twDel>0.522</twDel><twTimeConst>0.600</twTimeConst><twAbsSlack>0.078</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X0Y48.AQ</twSrc><twDest>IODELAY_X0Y96.DATAIN</twDest><twNetDelInfo twAcc="twRouted">0.522</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="21" twConstType="NETDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="NETDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y262.DATAOUT</twSrc><twDest>ILOGIC_X0Y262.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="23" twConstType="NETDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="24" twConstType="NETDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y260.DATAOUT</twSrc><twDest>ILOGIC_X0Y260.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="25" twConstType="NETDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="26" twConstType="NETDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y256.DATAOUT</twSrc><twDest>ILOGIC_X0Y256.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="27" twConstType="NETDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="28" twConstType="NETDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y102.DATAOUT</twSrc><twDest>ILOGIC_X0Y102.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="29" twConstType="NETDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="30" twConstType="NETDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y100.DATAOUT</twSrc><twDest>ILOGIC_X0Y100.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="31" twConstType="NETDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="32" twConstType="NETDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.047</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync</twNet><twDel>0.803</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.047</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.SR</twDest><twNetDelInfo twAcc="twRouted">0.803</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y62.DATAOUT</twSrc><twDest>ILOGIC_X0Y62.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="33" twConstType="NETDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="34" twConstType="NETDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y58.DATAOUT</twSrc><twDest>ILOGIC_X0Y58.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="35" twConstType="NETDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="36" twConstType="NETDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">NET         &quot;Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync&quot;         MAXDELAY = 0.85 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.805</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.045</twSlack><twNet>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync</twNet><twDel>0.805</twDel><twTimeConst>0.850</twTimeConst><twAbsSlack>0.045</twAbsSlack><twDetNet><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.SR</twDest><twNetDelInfo twAcc="twRouted">0.805</twNetDelInfo></twNetDel><twNetDel><twSrc>IODELAY_X0Y96.DATAOUT</twSrc><twDest>ILOGIC_X0Y96.DDLY</twDest><twNetDelInfo twAcc="twRouted">0.000</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>1416</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>782</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.619</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/rd_en_edge_detector/edge_o (SLICE_X43Y93.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.381</twSlack><twSrc BELType="FF">Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_CS_n_0</twSrc><twDest BELType="FF">Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twDest><twTotPathDel>1.810</twTotPathDel><twClkSkew dest = "1.510" src = "5.132">3.622</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_CS_n_0</twSrc><twDest BELType='FF'>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X48Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>xps_epc_0_PRH_CS_n_pin</twComp><twBEL>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/ACCESS_MUX_I/PRH_CS_n_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>xps_epc_0_PRH_CS_n_pin</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp><twBEL>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o_and00001</twBEL><twBEL>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>1.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y23.ENBWRENL), 6 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.591</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>5.570</twTotPathDel><twClkSkew dest = "1.503" src = "1.307">-0.196</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">3.599</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_6_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>4.612</twRouteDel><twTotDel>5.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.375</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>4.826</twTotPathDel><twClkSkew dest = "1.503" src = "1.267">-0.236</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X43Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp><twBEL>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y115.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.855</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_6_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.868</twRouteDel><twTotDel>4.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.902</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>4.228</twTotPathDel><twClkSkew dest = "0.724" src = "0.559">-0.165</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y115.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_6_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKBWRCLKL</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y23.ENBU), 6 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.594</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>5.570</twTotPathDel><twClkSkew dest = "1.506" src = "1.307">-0.199</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;2&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y115.B2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">3.599</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_6_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENBU</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>4.612</twRouteDel><twTotDel>5.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.378</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>4.826</twTotPathDel><twClkSkew dest = "1.506" src = "1.267">-0.239</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X43Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp><twBEL>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y115.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.855</twDelInfo><twComp>Inst_FIFO_Asynch/rd_en_edge_detector/edge_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_6_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENBU</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.868</twRouteDel><twTotDel>4.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.905</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>4.228</twTotPathDel><twClkSkew dest = "0.727" src = "0.559">-0.168</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twSrc><twDest BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X35Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y115.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.257</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/bindec_b.bindec_inst_b/ENOUT_6_mux00001</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y23.ENBU</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/enb_array&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y23.CLKBWRCLKU</twSite><twDelType>Trcck_ENB</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[13].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_12 (SLICE_X31Y104.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.359</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_12</twSrc><twDest BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_12</twDest><twTotPathDel>0.370</twTotPathDel><twClkSkew dest = "0.151" src = "0.140">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_12</twSrc><twDest BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.168</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_12</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.168</twRouteDel><twTotDel>0.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14 (SLICE_X31Y104.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_14</twSrc><twDest BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew dest = "0.151" src = "0.140">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_14</twSrc><twDest BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y104.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1&lt;14&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_14</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4 (SLICE_X40Y103.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.446</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twSrc><twDest BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew dest = "0.543" src = "0.517">-0.026</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twSrc><twDest BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y103.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1&lt;7&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" logResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="Inst_MB/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.334" period="5.000" constraintValue="5.000" deviceLimit="1.666" freqLimit="600.240" physResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" logResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2" locationPin="PLL_ADV_X0Y0.CLKOUT2" clockNet="Inst_MB/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2"/><twPinLimit anchorID="61" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="Inst_MB/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="fpga_0_clk_1_sys_clk_pin_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>384</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>384</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.871</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_106 (SLICE_X2Y103.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>0.129</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_106</twDest><twTotPathDel>4.542</twTotPathDel><twClkSkew dest = "3.583" src = "3.707">0.124</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_106</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X7Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y115.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.891</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dq&lt;48&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[42].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y103.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;107&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_106</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.994</twRouteDel><twTotDel>4.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_42 (SLICE_X2Y99.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>0.384</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_42</twDest><twTotPathDel>4.540</twTotPathDel><twClkSkew dest = "0.713" src = "0.704">-0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_42</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X7Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[5].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y115.D4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.891</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dq&lt;48&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[42].u_iob_dq/rd_data_fall1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y99.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;106&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r&lt;43&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r_42</twBEL></twPathDel><twLogDel>0.548</twLogDel><twRouteDel>3.992</twRouteDel><twTotDel>4.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_51 (SLICE_X3Y106.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>0.541</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_51</twDest><twTotPathDel>4.095</twTotPathDel><twClkSkew dest = "3.548" src = "3.707">0.159</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X7Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[6].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/rd_data_rise1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y106.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1&lt;51&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_51</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>3.549</twRouteDel><twTotDel>4.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27 (SLICE_X6Y58.D6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>0.056</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27</twDest><twClkSkew dest = "3.856" src = "3.574">0.282</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y58.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;27&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_27_mux00001</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_27</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.324</twRouteDel><twTotDel>0.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95 (SLICE_X7Y56.D6), 1 path
</twPathRptBanner><twRacePath anchorID="70"><twSlack>0.068</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95</twDest><twClkSkew dest = "3.824" src = "3.574">0.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;95&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_95_mux00001</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_95</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_94 (SLICE_X7Y56.C6), 1 path
</twPathRptBanner><twRacePath anchorID="71"><twSlack>0.073</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_94</twDest><twClkSkew dest = "3.824" src = "3.574">0.250</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_94</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X6Y57.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y56.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r&lt;95&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_94_mux00001</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_94</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="72" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="73" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;</twConstName><twItemCnt>39</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.340</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt (OLOGIC_X0Y236.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathFromToDelay"><twSlack>0.660</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.928</twTotPathDel><twClkSkew dest = "3.602" src = "3.809">0.207</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.370</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.367</twLogDel><twRouteDel>2.561</twRouteDel><twTotDel>3.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>1.726</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twTotPathDel>2.862</twTotPathDel><twClkSkew dest = "3.602" src = "3.809">0.207</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.CX</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y236.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_1_OBUF</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>1.648</twRouteDel><twTotDel>2.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt (OLOGIC_X0Y233.D1), 2 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>0.665</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twTotPathDel>3.920</twTotPathDel><twClkSkew dest = "3.599" src = "3.809">0.210</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.B2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.370</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_0</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and00002</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.367</twLogDel><twRouteDel>2.553</twRouteDel><twTotDel>3.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>1.731</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twTotPathDel>2.854</twTotPathDel><twClkSkew dest = "3.599" src = "3.809">0.210</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y111.CX</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y111.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/odt_0_r1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000_f7</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/_and0000</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y233.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>fpga_0_DDR2_SDRAM_DDR2_ODT_pin_0_OBUF</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt</twBEL></twPathDel><twLogDel>1.214</twLogDel><twRouteDel>1.640</twRouteDel><twTotDel>2.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (SLICE_X35Y80.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>1.005</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twTotPathDel>3.303</twTotPathDel><twClkSkew dest = "3.322" src = "3.809">0.487</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.530</twRouteDel><twTotDel>3.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO
        TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0 (SLICE_X12Y107.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="84"><twSlack>0.283</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0</twDest><twClkSkew dest = "3.772" src = "3.542">0.230</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0_mux00001</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/cs_n_mux_0</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.523</twRouteDel><twTotDel>0.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux (SLICE_X14Y107.A3), 1 path
</twPathRptBanner><twRacePath anchorID="85"><twSlack>0.368</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux</twDest><twClkSkew dest = "3.791" src = "3.542">0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux_mux00001</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/we_n_mux</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>0.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux (SLICE_X18Y106.C5), 1 path
</twPathRptBanner><twRacePath anchorID="86"><twSlack>0.452</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux</twDest><twClkSkew dest = "3.791" src = "3.542">0.249</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y106.C5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux&lt;12&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux_mux00001</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/ras_n_mux</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.687</twRouteDel><twTotDel>0.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="87" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.286</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>1.714</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>2.974</twTotPathDel><twClkSkew dest = "3.629" src = "3.736">0.107</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[27].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.517</twRouteDel><twTotDel>2.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>2.008</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>2.680</twTotPathDel><twClkSkew dest = "3.629" src = "3.736">0.107</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.223</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.223</twRouteDel><twTotDel>2.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>2.067</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twTotPathDel>2.621</twTotPathDel><twClkSkew dest = "3.629" src = "3.736">0.107</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;27&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[26].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.164</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y128.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.164</twRouteDel><twTotDel>2.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (SLICE_X0Y48.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="94"><twSlack>0.061</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twClkSkew dest = "3.826" src = "3.531">0.295</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y48.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A5), 1 path
</twPathRptBanner><twRacePath anchorID="95"><twSlack>0.269</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twClkSkew dest = "3.815" src = "3.550">0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[18].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;19&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[18].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.544</twRouteDel><twTotDel>0.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff (SLICE_X0Y50.A6), 1 path
</twPathRptBanner><twRacePath anchorID="96"><twSlack>0.285</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twClkSkew dest = "3.815" src = "3.550">0.265</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[19].u_ff_gate_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X5Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;19&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[19].u_ff_gate_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_gate_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.560</twRouteDel><twTotDel>0.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="97" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.864</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X16Y70.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>3.136</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.411</twTotPathDel><twClkSkew dest = "3.402" src = "3.650">0.248</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X17Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.954</twRouteDel><twTotDel>1.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X16Y70.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>3.180</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.367</twTotPathDel><twClkSkew dest = "3.402" src = "3.650">0.248</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X19Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;4&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.910</twRouteDel><twTotDel>1.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X16Y70.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>3.396</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twTotPathDel>1.151</twTotPathDel><twClkSkew dest = "3.402" src = "3.650">0.248</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X17Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>1.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X16Y70.A5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="104"><twSlack>0.246</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.657" src = "3.395">0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X17Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y70.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X16Y70.A3), 1 path
</twPathRptBanner><twRacePath anchorID="105"><twSlack>0.285</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.657" src = "3.395">0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X17Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.557</twRouteDel><twTotDel>0.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X16Y70.A4), 1 path
</twPathRptBanner><twRacePath anchorID="106"><twSlack>0.366</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twClkSkew dest = "3.657" src = "3.395">0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X17Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y70.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.638</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="107" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.874</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>3.126</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.389</twTotPathDel><twClkSkew dest = "3.473" src = "3.753">0.280</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>1.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>3.364</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.151</twTotPathDel><twClkSkew dest = "3.473" src = "3.753">0.280</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.694</twRouteDel><twTotDel>1.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathFromToDelay"><twSlack>3.453</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twTotPathDel>1.062</twTotPathDel><twClkSkew dest = "3.473" src = "3.753">0.280</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>0.605</twRouteDel><twTotDel>1.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;
        TS_sys_clk_pin * 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="114"><twSlack>0.034</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.734" src = "3.476">0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A5), 1 path
</twPathRptBanner><twRacePath anchorID="115"><twSlack>0.264</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.734" src = "3.490">0.244</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.518</twRouteDel><twTotDel>0.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X0Y81.A3), 1 path
</twPathRptBanner><twRacePath anchorID="116"><twSlack>0.303</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twClkSkew dest = "3.734" src = "3.490">0.244</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.557</twRouteDel><twTotDel>0.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="117" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;         1.9 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>64</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.874</twMaxDel><twMinPer>3.700</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>0.026</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.917</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>0.050</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.893</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y241.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.893</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y240.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathFromToDelay"><twSlack>0.026</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.917</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>0.050</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.893</twTotPathDel><twClkSkew dest = "0.301" src = "0.223">-0.078</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y256.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y256.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y240.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.819</twRouteDel><twTotDel>1.893</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;5&gt;</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y273.CE1), 2 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>0.059</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.864</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CLK</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>0.083</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twTotPathDel>1.840</twTotPathDel><twClkSkew dest = "0.281" src = "0.223">-0.058</twClkSkew><twDelConst>1.900</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y262.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y262.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y273.CLKB</twSite><twDelType>Tice1ck</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>0.766</twRouteDel><twTotDel>1.840</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;7&gt;</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP &quot;TNM_DQ_CE_IDDR&quot; TO TIMEGRP &quot;TNM_DQS_FLOPS&quot;
        1.9 ns;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="130"><twSlack>1.030</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="131"><twSlack>1.004</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y267.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y267.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="132"><twSlack>1.030</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="133"><twSlack>1.004</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y260.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y260.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y266.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y266.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;6&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
</twPathRptBanner><twRacePath anchorID="134"><twSlack>1.031</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLK</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="135"><twSlack>1.005</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twClkSkew dest = "0.264" src = "0.183">0.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y100.CLK</twSrcSite><twSrcClk twEdge ="twFalling">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twSrcClk><twPathDel><twSite>ILOGIC_X0Y100.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y107.CE1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y107.CLKB</twSite><twDelType>Tickce1</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>1.086</twTotDel><twDestClk twEdge ="twRising">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs&lt;3&gt;</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="136" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>498854</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>23928</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.822</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate (SLICE_X3Y86.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twDest><twTotPathDel>4.477</twTotPathDel><twClkSkew dest = "3.471" src = "3.700">0.229</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X20Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>219</twFanCnt><twDelInfo twEdge="twRising">2.356</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r&lt;60&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y87.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/N128</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_idel_max_tap</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twBEL></twPathDel><twLogDel>1.204</twLogDel><twRouteDel>3.273</twRouteDel><twTotDel>4.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.128</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_gate_srl_a_3</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twDest><twTotPathDel>3.645</twTotPathDel><twClkSkew dest = "1.367" src = "1.509">0.142</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_gate_srl_a_3</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_gate_srl_a&lt;4&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_gate_srl_a_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_gate_srl_a&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_idel_max_tap</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_state_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_state_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_idel_max_tap</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>2.462</twRouteDel><twTotDel>3.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.374</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twDest><twTotPathDel>3.392</twTotPathDel><twClkSkew dest = "1.367" src = "1.516">0.149</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X2Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_gate_srl_a&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid_stgd</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_seek_left</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_data_good1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_data_good</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_idel_max_tap</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>2.209</twRouteDel><twTotDel>3.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="197" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/lmb_bram/lmb_bram/ramb36_1 (RAMB36_X2Y23.ADDRAL10), 197 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.201</twSlack><twSrc BELType="FF">Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType="RAM">Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twTotPathDel>9.680</twTotPathDel><twClkSkew dest = "1.402" src = "1.436">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType='RAM'>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X99Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_jump</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y69.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_jump4_and00001</twBEL><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_Val1</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/new_pc&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y23.ADDRAL10</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>Inst_MB/ilmb_LMB_ABus&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y23.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twComp><twBEL>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>8.147</twRouteDel><twTotDel>9.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.606</twSlack><twSrc BELType="FF">Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType="RAM">Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twTotPathDel>9.306</twTotPathDel><twClkSkew dest = "1.402" src = "1.405">0.003</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType='RAM'>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X99Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y69.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_jump4_and00001</twBEL><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_Val1</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/new_pc&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y23.ADDRAL10</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>Inst_MB/ilmb_LMB_ABus&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y23.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twComp><twBEL>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>7.773</twRouteDel><twTotDel>9.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i_0</twSrc><twDest BELType="RAM">Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twTotPathDel>9.115</twTotPathDel><twClkSkew dest = "1.402" src = "1.476">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i_0</twSrc><twDest BELType='RAM'>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X98Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X98Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i&lt;0&gt;</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y69.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_jump4_and00001</twBEL><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_Val1</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/new_pc&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y23.ADDRAL10</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>Inst_MB/ilmb_LMB_ABus&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y23.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twComp><twBEL>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>7.582</twRouteDel><twTotDel>9.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="197" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/lmb_bram/lmb_bram/ramb36_1 (RAMB36_X2Y23.ADDRAU10), 197 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="FF">Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType="RAM">Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twTotPathDel>9.680</twTotPathDel><twClkSkew dest = "1.406" src = "1.436">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType='RAM'>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X99Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_jump</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y69.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_jump4_and00001</twBEL><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_Val1</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/new_pc&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y23.ADDRAU10</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>Inst_MB/ilmb_LMB_ABus&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y23.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twComp><twBEL>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>8.147</twRouteDel><twTotDel>9.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.610</twSlack><twSrc BELType="FF">Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType="RAM">Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twTotPathDel>9.306</twTotPathDel><twClkSkew dest = "1.406" src = "1.405">-0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twSrc><twDest BELType='RAM'>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X99Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y69.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_jump4_and00001</twBEL><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_Val1</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/new_pc&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y23.ADDRAU10</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>Inst_MB/ilmb_LMB_ABus&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y23.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twComp><twBEL>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>7.773</twRouteDel><twTotDel>9.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.730</twSlack><twSrc BELType="FF">Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i_0</twSrc><twDest BELType="RAM">Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twTotPathDel>9.115</twTotPathDel><twClkSkew dest = "1.406" src = "1.476">0.070</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i_0</twSrc><twDest BELType='RAM'>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X98Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X98Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i&lt;0&gt;</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/ex_dbg_pc_hit_i&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_29_mux000833</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr_0_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y67.C1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_and_no_exc_or_intr</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall_0_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_mbar_stall</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y69.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold&lt;0&gt;</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_jump4_and00001</twBEL><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y71.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_Val1</twComp><twBEL>Inst_MB/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/new_pc&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y23.ADDRAU10</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">3.588</twDelInfo><twComp>Inst_MB/ilmb_LMB_ABus&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y23.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twComp><twBEL>Inst_MB/lmb_bram/lmb_bram/ramb36_1</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>7.582</twRouteDel><twTotDel>9.115</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT (SLICE_X32Y78.AX), 21 paths
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType="FF">Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twTotPathDel>3.777</twTotPathDel><twClkSkew dest = "5.264" src = "1.797">-3.467</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType='FF'>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y117.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y117.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.617</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/sync_ip2bus_data&lt;27&gt;</twComp><twBEL>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>3.311</twRouteDel><twTotDel>3.777</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twTotPathDel>3.875</twTotPathDel><twClkSkew dest = "5.264" src = "1.797">-3.467</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.344</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_36</twBEL><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.617</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/sync_ip2bus_data&lt;27&gt;</twComp><twBEL>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>3.353</twRouteDel><twTotDel>3.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.246</twSlack><twSrc BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twTotPathDel>3.805</twTotPathDel><twClkSkew dest = "5.264" src = "1.892">-3.372</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y117.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ram_doutb6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y117.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_46</twBEL><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.617</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/sync_ip2bus_data&lt;27&gt;</twComp><twBEL>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[3].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twBEL></twPathDel><twLogDel>0.485</twLogDel><twRouteDel>3.320</twRouteDel><twTotDel>3.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT (SLICE_X33Y78.AX), 21 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType="FF">Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twTotPathDel>3.784</twTotPathDel><twClkSkew dest = "5.264" src = "1.797">-3.467</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType='FF'>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y117.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y117.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.617</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/sync_ip2bus_data&lt;11&gt;</twComp><twBEL>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>3.311</twRouteDel><twTotDel>3.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twTotPathDel>3.882</twTotPathDel><twClkSkew dest = "5.264" src = "1.797">-3.467</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X21Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.344</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_36</twBEL><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.617</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/sync_ip2bus_data&lt;11&gt;</twComp><twBEL>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twBEL></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>3.353</twRouteDel><twTotDel>3.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.253</twSlack><twSrc BELType="RAM">Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twTotPathDel>3.812</twTotPathDel><twClkSkew dest = "5.264" src = "1.892">-3.372</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.101" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y25.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fpga_0_clk_1_sys_clk_pin_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y25.DOBDOL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y117.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ram_doutb6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y117.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_46</twBEL><twBEL>Inst_FIFO_Asynch/fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y78.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">2.617</twDelInfo><twComp>LEDs_8Bit_GPIO_IO_O_pin_7_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/sync_ip2bus_data&lt;11&gt;</twComp><twBEL>Inst_MB/xps_epc_0/xps_epc_0/EPC_CORE_I/DATA_STEER_I/NO_DEV_DWIDTH_MATCH_GEN.SOME_DEV_SYNC_GEN.SYNC_RDREG_GEN[1].SYNC_RDREG_BYTE_GEN[0].SYNC_RDREG_BIT</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>3.320</twRouteDel><twTotDel>3.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid (SLICE_X0Y82.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid</twDest><twTotPathDel>0.656</twTotPathDel><twClkSkew dest = "3.750" src = "3.473">-0.277</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y82.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.453</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid</twBEL></twPathDel><twLogDel>0.203</twLogDel><twRouteDel>0.453</twRouteDel><twTotDel>0.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Inst_MB/clk_100_0000MHzPLL0</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="169"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="170" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y275.C" clockNet="Inst_MB/clk_100_0000MHzPLL0"/><twPinLimit anchorID="171" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C" locationPin="IODELAY_X0Y58.C" clockNet="Inst_MB/clk_100_0000MHzPLL0"/><twPinLimit anchorID="172" type="MINPERIOD" name="Tiodper_C" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C" locationPin="IODELAY_X0Y57.C" clockNet="Inst_MB/clk_100_0000MHzPLL0"/></twPinLimitRpt></twConst><twConst anchorID="173" twConstType="PERIOD" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>898</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>764</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.456</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0 (SLICE_X5Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.357</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twDest><twTotPathDel>2.004</twTotPathDel><twClkSkew dest = "0.657" src = "0.720">0.063</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y97.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X7Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y86.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>1.014</twRouteDel><twTotDel>2.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (SLICE_X4Y85.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.453</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twDest><twTotPathDel>1.911</twTotPathDel><twClkSkew dest = "0.660" src = "0.720">0.060</twClkSkew><twDelConst>2.500</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y97.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X7Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y85.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>0.925</twRouteDel><twTotDel>1.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X11Y89.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.506</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>2.691</twTotPathDel><twClkSkew dest = "3.409" src = "3.766">0.357</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.196</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X12Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.117</twLogDel><twRouteDel>1.574</twRouteDel><twTotDel>2.691</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.616</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twTotPathDel>2.513</twTotPathDel><twClkSkew dest = "3.409" src = "3.825">0.416</twClkSkew><twDelConst>3.750</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X10Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.903</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270</twBEL></twPathDel><twLogDel>1.096</twLogDel><twRouteDel>1.417</twRouteDel><twTotDel>2.513</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.750">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_1 (SLICE_X9Y78.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_1</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew dest = "1.444" src = "1.336">-0.108</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X8Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;3&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y78.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_mux0000&lt;0&gt;111</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_1</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.293</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0 (SLICE_X4Y78.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_0</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew dest = "0.156" src = "0.147">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_0</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.276</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y78.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.219</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_mux0000&lt;0&gt;1</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_0</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1 (SLICE_X4Y78.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.483</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew dest = "0.156" src = "0.147">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twSrcClk><twPathDel><twSite>SLICE_X4Y79.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y78.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.222</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n&lt;1&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_mux0000&lt;1&gt;1</twBEL><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_1</twBEL></twPathDel><twLogDel>0.211</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">Inst_MB/clk_200_0000MHz90PLL0</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="188"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;
        TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y84.SR" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="190" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y86.SR" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/><twPinLimit anchorID="191" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR" locationPin="OLOGIC_X0Y91.SR" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i"/></twPinLimitRpt></twConst><twConst anchorID="192" twConstType="PERIOD" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>11267</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4570</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.941</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl (SLICE_X0Y48.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twDest><twTotPathDel>4.858</twTotPathDel><twClkSkew dest = "1.454" src = "1.461">0.007</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X0Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X0Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y85.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twBEL></twPathDel><twLogDel>1.027</twLogDel><twRouteDel>3.831</twRouteDel><twTotDel>4.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.157</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twDest><twTotPathDel>4.760</twTotPathDel><twClkSkew dest = "1.454" src = "1.461">0.007</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X1Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>3.754</twRouteDel><twTotDel>4.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_rden_negedge_r</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twDest><twTotPathDel>4.493</twTotPathDel><twClkSkew dest = "1.454" src = "1.468">0.014</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_rden_negedge_r</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X1Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_rden_negedge_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_rden_negedge_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y85.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_rden_negedge_r</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_gate_pulse_r</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.AX</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_srl_in</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs&lt;0&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl</twBEL></twPathDel><twLogDel>0.912</twLogDel><twRouteDel>3.581</twRouteDel><twTotDel>4.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData_65 (SLICE_X53Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData_65</twDest><twTotPathDel>4.551</twTotPathDel><twClkSkew dest = "1.110" src = "1.398">0.288</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData_65</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X27Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushParity_r&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline_gen_write_Pop_d1_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.784</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline_gen_write_Pop_d1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData&lt;67&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData_65</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.460</twRouteDel><twTotDel>4.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData_66 (SLICE_X53Y67.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.085</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData_66</twDest><twTotPathDel>4.551</twTotPathDel><twClkSkew dest = "1.110" src = "1.398">0.288</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData_66</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_200_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X27Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PushParity_r&lt;7&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline_gen_write_Pop_d1_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.784</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline_gen_write_Pop_d1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData&lt;67&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/PopData_66</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>3.460</twRouteDel><twTotDel>4.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31 (SLICE_X24Y66.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_31</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew dest = "3.658" src = "3.391">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_31</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X25Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;31&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y66.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;31&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_31</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_30 (SLICE_X24Y66.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_30</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_30</twDest><twTotPathDel>0.473</twTotPathDel><twClkSkew dest = "3.658" src = "3.391">-0.267</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_30</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_30</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X25Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;31&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;31&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_30</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_35 (SLICE_X16Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_35</twSrc><twDest BELType="FF">Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_35</twDest><twTotPathDel>0.483</twTotPathDel><twClkSkew dest = "3.665" src = "3.393">-0.272</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.154" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.205</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_35</twSrc><twDest BELType='FF'>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_35</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_MB/clk_100_0000MHzPLL0</twSrcClk><twPathDel><twSite>SLICE_X21Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;36&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly&lt;35&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.230</twDelInfo><twComp>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1&lt;35&gt;</twComp><twBEL>Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_35</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">Inst_MB/clk_200_0000MHzPLL0</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;
        TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="210" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y231.REV" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="211" type="MINHIGHPULSE" name="Torpwh" slack="2.450" period="5.000" constraintValue="2.500" deviceLimit="1.275" physResource="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV" locationPin="OLOGIC_X0Y234.REV" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/><twPinLimit anchorID="212" type="MINHIGHPULSE" name="Tospwh" slack="2.500" period="5.000" constraintValue="2.500" deviceLimit="1.250" physResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR" logResource="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR" locationPin="OLOGIC_X0Y96.SR" clockNet="Inst_MB/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i"/></twPinLimitRpt></twConst><twConstRollupTable uID="33" anchorID="213"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.619" actualRollup="9.882" errors="0" errorRollup="0" items="1416" itemsRollup="511492"/><twConstRollup name="TS_MC_RD_DATA_SEL" fullName="TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.871" actualRollup="N/A" errors="0" errorRollup="0" items="384" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_0" fullName="TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_MC_PHY_INIT_DATA_SEL_90" fullName="TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="4.340" actualRollup="N/A" errors="0" errorRollup="0" items="39" itemsRollup="0"/><twConstRollup name="TS_MC_GATE_DLY" fullName="TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="3.286" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_MC_RDEN_DLY" fullName="TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="1.864" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_MC_CAL_RDEN_DLY" fullName="TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         TS_sys_clk_pin * 2;" type="child" depth="1" requirement="5.000" prefType="maxdelay" actual="1.874" actualRollup="N/A" errors="0" errorRollup="0" items="5" itemsRollup="0"/><twConstRollup name="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" fullName="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.822" actualRollup="N/A" errors="0" errorRollup="0" items="498854" itemsRollup="0"/><twConstRollup name="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" fullName="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1&quot;         TS_sys_clk_pin * 2 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.456" actualRollup="N/A" errors="0" errorRollup="0" items="898" itemsRollup="0"/><twConstRollup name="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" fullName="TS_Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD         TIMEGRP &quot;Inst_MB_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2&quot;         TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.941" actualRollup="N/A" errors="0" errorRollup="0" items="11267" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="214">0</twUnmetConstCnt><twDataSheet anchorID="215" twNameLen="33"><twClk2SUList anchorID="216" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="217" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="218" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>1.790</twFallRise><twFallFall>1.814</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>1.790</twFallRise><twFallFall>1.814</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="219" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.657</twFallRise><twFallFall>1.681</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.657</twFallRise><twFallFall>1.681</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="220" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>1.779</twFallRise><twFallFall>1.803</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>1.779</twFallRise><twFallFall>1.803</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="221" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.850</twFallRise><twFallFall>1.874</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.850</twFallRise><twFallFall>1.874</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="222" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.648</twFallRise><twFallFall>1.672</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.648</twFallRise><twFallFall>1.672</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="223" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="224" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;0&gt;</twSrc><twFallRise>1.809</twFallRise><twFallFall>1.833</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="225" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;1&gt;</twSrc><twFallRise>1.764</twFallRise><twFallFall>1.788</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="226" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;2&gt;</twSrc><twFallRise>1.790</twFallRise><twFallFall>1.814</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;2&gt;</twSrc><twFallRise>1.790</twFallRise><twFallFall>1.814</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="227" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;3&gt;</twSrc><twFallRise>1.657</twFallRise><twFallFall>1.681</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;3&gt;</twSrc><twFallRise>1.657</twFallRise><twFallFall>1.681</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="228" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;4&gt;</twSrc><twFallRise>1.779</twFallRise><twFallFall>1.803</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;4&gt;</twSrc><twFallRise>1.779</twFallRise><twFallFall>1.803</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="229" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;5&gt;</twSrc><twFallRise>1.850</twFallRise><twFallFall>1.874</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;5&gt;</twSrc><twFallRise>1.850</twFallRise><twFallFall>1.874</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="230" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;6&gt;</twSrc><twFallRise>1.648</twFallRise><twFallFall>1.672</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;6&gt;</twSrc><twFallRise>1.648</twFallRise><twFallFall>1.672</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="231" twDestWidth="35"><twDest>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twDest><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU><twClk2SU><twSrc>fpga_0_DDR2_SDRAM_DDR2_DQS_pin&lt;7&gt;</twSrc><twFallRise>1.817</twFallRise><twFallFall>1.841</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="232" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>9.799</twRiseRise><twFallRise>2.458</twFallRise><twRiseFall>3.723</twRiseFall><twFallFall>4.510</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="233"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>513036</twPathCnt><twNetCnt>16</twNetCnt><twConnCnt>38403</twConnCnt></twConstCov><twStats anchorID="234"><twMinPer>9.822</twMinPer><twFootnote number="1" /><twMaxFreq>101.812</twMaxFreq><twMaxFromToDel>4.871</twMaxFromToDel><twMaxNetDel>0.805</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Aug 15 12:35:48 2012 </twTimestamp></twFoot><twClientInfo anchorID="235"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 666 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
