INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_functions.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_functions
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sources_1/new/seg_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Downloads/DD_Proj/DD_Proj/project_1/project_1.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
