library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity top is
   PORT
	(
		SW: IN UNSIGNED(17 downto 0);
		KEY: IN	UNSIGNED(3 downto 0);
		CLOCK_50 : IN STD_LOGIC;
		LEDR: OUT 	UNSIGNED(17 downto 0);
		LEDG : OUT UNSIGNED(8 downto 0)
	);
end top;

architecture inst of top is

signal sig_A : unsigned(63 downto 0);
signal sig_S : unsigned(31 downto 0);
signal sig_clk, sig_reset, sig_debut, sig_fin : std_logic;

component nios_system is
  port (
     clk_clk       : in std_logic := 'X'; -- clk
     reset_reset_n : in std_logic := 'X'  -- reset_n
  );
end component nios_system;

begin

sig_clk <= CLOCK_50;
--sig_debut <= SW(17);
--sig_reset <= not KEY(0);
--sig_A <= SW(15 downto 0)&SW(15 downto 0)&SW(15 downto 0)&SW(15 downto 0);
--LEDR(17 downto 0) <= sig_S(17 downto 0);
--LEDG(0) <= sig_fin;
--
--circuit: entity work.sqrt_seq(archi3)
--		generic map(nb_bits => 32)
--		port map(A => sig_A, clk => sig_clk, debut => sig_debut, Resultat => sig_S, reset => sig_reset, fini => sig_fin);
		
NIOS0 : component nios_system
        port map (
            clk_clk       => sig_clk,       --   clk.clk
            reset_reset_n => KEY(0)  -- reset.reset_n
        );

		
end inst;