$date
	Tue Oct 31 07:50:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_DEC5T32E $end
$var reg 1 ! En $end
$var reg 5 " I [4:0] $end
$var integer 32 # j [31:0] $end
$scope module DEC5T32E_inist $end
$var wire 1 ! En $end
$var wire 5 $ I [4:0] $end
$var wire 32 % Y [31:0] $end
$scope function dec $end
$var reg 1 & En $end
$var reg 5 ' I [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
1&
b1 %
b0 $
b0 #
b0 "
1!
$end
#100
b10 %
b1 '
b1 "
b1 $
b1 #
#200
b100 %
b10 '
b10 "
b10 $
b10 #
#300
b1000 %
b11 '
b11 "
b11 $
b11 #
#400
b10000 %
b100 '
b100 "
b100 $
b100 #
#500
b100000 %
b101 '
b101 "
b101 $
b101 #
#600
b1000000 %
b110 '
b110 "
b110 $
b110 #
#700
b10000000 %
b111 '
b111 "
b111 $
b111 #
#800
b100000000 %
b1000 '
b1000 "
b1000 $
b1000 #
#900
b1000000000 %
b1001 '
b1001 "
b1001 $
b1001 #
#1000
b10000000000 %
b1010 '
b1010 "
b1010 $
b1010 #
#1100
b100000000000 %
b1011 '
b1011 "
b1011 $
b1011 #
#1200
b1000000000000 %
b1100 '
b1100 "
b1100 $
b1100 #
#1300
b10000000000000 %
b1101 '
b1101 "
b1101 $
b1101 #
#1400
b100000000000000 %
b1110 '
b1110 "
b1110 $
b1110 #
#1500
b1000000000000000 %
b1111 '
b1111 "
b1111 $
b1111 #
#1600
b0 %
0&
b10000 '
0!
b10000 "
b10000 $
b10000 #
#1700
b10001 '
b10001 "
b10001 $
b10001 #
#1800
b10010 '
b10010 "
b10010 $
b10010 #
#1900
b10011 '
b10011 "
b10011 $
b10011 #
#2000
b10100 '
b10100 "
b10100 $
b10100 #
#2100
b10101 '
b10101 "
b10101 $
b10101 #
#2200
b10110 '
b10110 "
b10110 $
b10110 #
#2300
b10111 '
b10111 "
b10111 $
b10111 #
#2400
b11000 '
b11000 "
b11000 $
b11000 #
#2500
b11001 '
b11001 "
b11001 $
b11001 #
#2600
b11010 '
b11010 "
b11010 $
b11010 #
#2700
b11011 '
b11011 "
b11011 $
b11011 #
#2800
b11100 '
b11100 "
b11100 $
b11100 #
#2900
b11101 '
b11101 "
b11101 $
b11101 #
#3000
b11110 '
b11110 "
b11110 $
b11110 #
#3100
b11111 '
b11111 "
b11111 $
b11111 #
#3200
b100000 #
#10000
