# Tiny Tapeout project information
project:
  title:        "Leros SoC"      # Project title
  author:       "Tjark Petersen"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Small Leros processor system"      # One line description of what your project does
  language:     "Chisel" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "4x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_example"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_chisel_template.v"
    - "ChiselTop.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "gpi[8]"
  ui[1]: "gpi[9]"
  ui[2]: "gpi[10]"
  ui[3]: "gpi[11]"
  ui[4]: "gpi[12]"
  ui[5]: "gpi[13]"
  ui[6]: "gpi[14]"
  ui[7]: "gpi[15]"

  # Outputs
  uo[0]: "gpo[8]"
  uo[1]: "gpo[9]"
  uo[2]: "gpo[10]"
  uo[3]: "gpo[11]"
  uo[4]: "gpo[12]"
  uo[5]: "gpo[13]"
  uo[6]: "gpo[14]"
  uo[7]: "gpo[15]"

  # Bidirectional pins
  uio[0]: "gpio[0]"
  uio[1]: "gpio[1]"
  uio[2]: "gpio[2]"
  uio[3]: "gpio[3]"
  uio[4]: "gpio[4]"
  uio[5]: "gpio[5]"
  uio[6]: "gpio[6]"
  uio[7]: "gpio[7]"

# Do not change!
yaml_version: 6
