{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622851537356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622851537362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 17:05:37 2021 " "Processing started: Fri Jun 04 17:05:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622851537362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851537362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Design_Project -c ECE_272_Design_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_272_Design_Project -c ECE_272_Design_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851537362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622851538280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622851538281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "../SystemVerilog/synchronizer.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/shiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/shiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "../SystemVerilog/ShiftRegister.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/ShiftRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/sevseg display decorder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/sevseg display decorder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevSegDecoder " "Found entity 1: sevSegDecoder" {  } { { "../SystemVerilog/SevSeg Display Decorder.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/SevSeg Display Decorder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/roll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/roll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Roll " "Found entity 1: Roll" {  } { { "../SystemVerilog/Roll.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Roll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/prng.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/prng.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prng " "Found entity 1: prng" {  } { { "../SystemVerilog/PRNG.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/PRNG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../SystemVerilog/Mux2.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/modulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/modulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "../SystemVerilog/modulator.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/modulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/displaycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/displaycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "../SystemVerilog/DisplayController.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DisplayController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/dicemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/dicemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DiceMachine " "Found entity 1: DiceMachine" {  } { { "../SystemVerilog/DiceMachine.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "../SystemVerilog/DFlipFlop.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DFlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/school/ece-271-design-project/systemverilog/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/school/ece-271-design-project/systemverilog/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../SystemVerilog/Counter.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece_272_design_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ece_272_design_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ECE_272_Design_Project " "Found entity 1: ECE_272_Design_Project" {  } { { "ECE_272_Design_Project.bdf" "" { Schematic "D:/GitHub/School/ECE-271-Design-Project/Quartus/ECE_272_Design_Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622851545836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE_272_Design_Project " "Elaborating entity \"ECE_272_Design_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622851545865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiceMachine DiceMachine:inst " "Elaborating entity \"DiceMachine\" for hierarchy \"DiceMachine:inst\"" {  } { { "ECE_272_Design_Project.bdf" "inst" { Schematic "D:/GitHub/School/ECE-271-Design-Project/Quartus/ECE_272_Design_Project.bdf" { { 96 368 552 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator DiceMachine:inst\|modulator:CM " "Elaborating entity \"modulator\" for hierarchy \"DiceMachine:inst\|modulator:CM\"" {  } { { "../SystemVerilog/DiceMachine.sv" "CM" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter DiceMachine:inst\|modulator:CM\|counter:count " "Elaborating entity \"counter\" for hierarchy \"DiceMachine:inst\|modulator:CM\|counter:count\"" {  } { { "../SystemVerilog/modulator.sv" "count" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/modulator.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Counter.sv(9) " "Verilog HDL assignment warning at Counter.sv(9): truncated value with size 32 to match size of target (24)" {  } { { "../SystemVerilog/Counter.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622851545879 "|ECE_272_Design_Project|DiceMachine:inst|modulator:CM|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Roll DiceMachine:inst\|Roll:RF " "Elaborating entity \"Roll\" for hierarchy \"DiceMachine:inst\|Roll:RF\"" {  } { { "../SystemVerilog/DiceMachine.sv" "RF" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545895 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "LED Roll.sv(19) " "Verilog HDL warning at Roll.sv(19): initial value for variable LED should be constant" {  } { { "../SystemVerilog/Roll.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Roll.sv" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1622851545896 "|ECE_272_Design_Project|DiceMachine:inst|Roll:RF"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED Roll.sv(6) " "Output port \"LED\" at Roll.sv(6) has no driver" {  } { { "../SystemVerilog/Roll.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Roll.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622851545896 "|ECE_272_Design_Project|DiceMachine:inst|Roll:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister DiceMachine:inst\|Roll:RF\|ShiftRegister:SR " "Elaborating entity \"ShiftRegister\" for hierarchy \"DiceMachine:inst\|Roll:RF\|ShiftRegister:SR\"" {  } { { "../SystemVerilog/Roll.sv" "SR" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/Roll.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prng DiceMachine:inst\|prng:PRNG " "Elaborating entity \"prng\" for hierarchy \"DiceMachine:inst\|prng:PRNG\"" {  } { { "../SystemVerilog/DiceMachine.sv" "PRNG" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser DiceMachine:inst\|parser:P " "Elaborating entity \"parser\" for hierarchy \"DiceMachine:inst\|parser:P\"" {  } { { "../SystemVerilog/DiceMachine.sv" "P" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(4) " "Verilog HDL assignment warning at parser.sv(4): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622851545908 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(5) " "Verilog HDL assignment warning at parser.sv(5): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622851545908 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(6) " "Verilog HDL assignment warning at parser.sv(6): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622851545908 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(7) " "Verilog HDL assignment warning at parser.sv(7): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622851545908 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(8) " "Verilog HDL assignment warning at parser.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622851545909 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(9) " "Verilog HDL assignment warning at parser.sv(9): truncated value with size 32 to match size of target (4)" {  } { { "../SystemVerilog/parser.sv" "" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/parser.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622851545909 "|ECE_272_Design_Project|DiceMachine:inst|parser:P"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayController DiceMachine:inst\|DisplayController:DC0 " "Elaborating entity \"DisplayController\" for hierarchy \"DiceMachine:inst\|DisplayController:DC0\"" {  } { { "../SystemVerilog/DiceMachine.sv" "DC0" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DiceMachine.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevSegDecoder DiceMachine:inst\|DisplayController:DC0\|sevSegDecoder:SSD " "Elaborating entity \"sevSegDecoder\" for hierarchy \"DiceMachine:inst\|DisplayController:DC0\|sevSegDecoder:SSD\"" {  } { { "../SystemVerilog/DisplayController.sv" "SSD" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DisplayController.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 DiceMachine:inst\|DisplayController:DC0\|mux2:Mux " "Elaborating entity \"mux2\" for hierarchy \"DiceMachine:inst\|DisplayController:DC0\|mux2:Mux\"" {  } { { "../SystemVerilog/DisplayController.sv" "Mux" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DisplayController.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DiceMachine:inst\|DisplayController:DC0\|DFlipFlop:DFF " "Elaborating entity \"DFlipFlop\" for hierarchy \"DiceMachine:inst\|DisplayController:DC0\|DFlipFlop:DFF\"" {  } { { "../SystemVerilog/DisplayController.sv" "DFF" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/DisplayController.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622851545926 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SYNC sync " "Node instance \"SYNC\" instantiates undefined entity \"sync\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../SystemVerilog/modulator.sv" "SYNC" { Text "D:/GitHub/School/ECE-271-Design-Project/SystemVerilog/modulator.sv" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1622851545941 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622851545979 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 04 17:05:45 2021 " "Processing ended: Fri Jun 04 17:05:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622851545979 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622851545979 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622851545979 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622851545979 ""}
