// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition"

// DATE "08/09/2020 16:31:25"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module fpgaLcdLoadingtester (
	CLOCK_50,
	KEY,
	GPIO_0,
	GPIO_1);
input 	reg CLOCK_50 ;
input 	logic [1:0] KEY ;
inout 	logic [33:0] GPIO_0 ;
inout 	logic [33:0] GPIO_1 ;

// Design Ports Information
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[3]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[4]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[7]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[8]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[9]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[10]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[11]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[12]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[13]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[14]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[15]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[16]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[17]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[18]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[19]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[20]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[21]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[22]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[23]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[24]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[25]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[26]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[27]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[28]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[29]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[30]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[31]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[32]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_1[33]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \inst_pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst_loadCtrl|state.STATE_READROM~0_combout ;
wire \inst_loadCtrl|state.STATE_READROM~q ;
wire \inst_loadCtrl|readRomCounter~9_combout ;
wire \inst_loadCtrl|Add0~0_combout ;
wire \inst_loadCtrl|readRomCounter~0_combout ;
wire \inst_loadCtrl|Add0~1 ;
wire \inst_loadCtrl|Add0~2_combout ;
wire \inst_loadCtrl|readRomCounter~1_combout ;
wire \inst_loadCtrl|Add0~3 ;
wire \inst_loadCtrl|Add0~4_combout ;
wire \inst_loadCtrl|readRomCounter~2_combout ;
wire \inst_loadCtrl|Add0~5 ;
wire \inst_loadCtrl|Add0~6_combout ;
wire \inst_loadCtrl|readRomCounter~3_combout ;
wire \inst_loadCtrl|Add0~7 ;
wire \inst_loadCtrl|Add0~8_combout ;
wire \inst_loadCtrl|readRomCounter~4_combout ;
wire \inst_loadCtrl|Add0~9 ;
wire \inst_loadCtrl|Add0~10_combout ;
wire \inst_loadCtrl|readRomCounter~5_combout ;
wire \inst_loadCtrl|Add0~11 ;
wire \inst_loadCtrl|Add0~12_combout ;
wire \inst_loadCtrl|readRomCounter~7_combout ;
wire \inst_loadCtrl|Add0~13 ;
wire \inst_loadCtrl|Add0~14_combout ;
wire \inst_loadCtrl|readRomCounter~6_combout ;
wire \inst_loadCtrl|Add0~15 ;
wire \inst_loadCtrl|Add0~16_combout ;
wire \inst_loadCtrl|readRomCounter~8_combout ;
wire \inst_loadCtrl|Add0~17 ;
wire \inst_loadCtrl|Add0~18_combout ;
wire \inst_loadCtrl|readRomCounter~10_combout ;
wire \inst_loadCtrl|Add0~19 ;
wire \inst_loadCtrl|Add0~20_combout ;
wire \inst_loadCtrl|readRomCounter~11_combout ;
wire \inst_loadCtrl|Add0~21 ;
wire \inst_loadCtrl|Add0~22_combout ;
wire \inst_loadCtrl|Equal0~2_combout ;
wire \inst_loadCtrl|Equal0~1_combout ;
wire \inst_loadCtrl|Equal0~0_combout ;
wire \inst_loadCtrl|Add0~23 ;
wire \inst_loadCtrl|Add0~24_combout ;
wire \inst_loadCtrl|readRomCounter~12_combout ;
wire \inst_loadCtrl|Add0~25 ;
wire \inst_loadCtrl|Add0~26_combout ;
wire \inst_loadCtrl|readRomCounter~13_combout ;
wire \inst_loadCtrl|Add0~27 ;
wire \inst_loadCtrl|Add0~28_combout ;
wire \inst_loadCtrl|Equal0~3_combout ;
wire \inst_loadCtrl|Equal0~4_combout ;
wire \KEY[0]~input_o ;
wire \inst_lcdPixelWriter|dclk_counter[0]~16_combout ;
wire \inst_lcdPixelWriter|dclk_counter[4]~27 ;
wire \inst_lcdPixelWriter|dclk_counter[5]~28_combout ;
wire \inst_lcdPixelWriter|hclk_counter[0]~16_combout ;
wire \inst_lcdPixelWriter|hclk_counter[0]~20_combout ;
wire \inst_lcdPixelWriter|hclk_counter[0]~17 ;
wire \inst_lcdPixelWriter|hclk_counter[1]~18_combout ;
wire \inst_lcdPixelWriter|hclk_counter[1]~19 ;
wire \inst_lcdPixelWriter|hclk_counter[2]~21_combout ;
wire \inst_lcdPixelWriter|hclk_counter[2]~22 ;
wire \inst_lcdPixelWriter|hclk_counter[3]~23_combout ;
wire \inst_lcdPixelWriter|hclk_counter[3]~24 ;
wire \inst_lcdPixelWriter|hclk_counter[4]~25_combout ;
wire \inst_lcdPixelWriter|hclk_counter[4]~26 ;
wire \inst_lcdPixelWriter|hclk_counter[5]~27_combout ;
wire \inst_lcdPixelWriter|hclk_counter[5]~28 ;
wire \inst_lcdPixelWriter|hclk_counter[6]~29_combout ;
wire \inst_lcdPixelWriter|hclk_counter[6]~30 ;
wire \inst_lcdPixelWriter|hclk_counter[7]~31_combout ;
wire \inst_lcdPixelWriter|hclk_counter[7]~32 ;
wire \inst_lcdPixelWriter|hclk_counter[8]~33_combout ;
wire \inst_lcdPixelWriter|hclk_counter[8]~34 ;
wire \inst_lcdPixelWriter|hclk_counter[9]~35_combout ;
wire \inst_lcdPixelWriter|hclk_counter[9]~36 ;
wire \inst_lcdPixelWriter|hclk_counter[10]~37_combout ;
wire \inst_lcdPixelWriter|hclk_counter[10]~38 ;
wire \inst_lcdPixelWriter|hclk_counter[11]~39_combout ;
wire \inst_lcdPixelWriter|hclk_counter[11]~40 ;
wire \inst_lcdPixelWriter|hclk_counter[12]~41_combout ;
wire \inst_lcdPixelWriter|hclk_counter[12]~42 ;
wire \inst_lcdPixelWriter|hclk_counter[13]~43_combout ;
wire \inst_lcdPixelWriter|hclk_counter[13]~44 ;
wire \inst_lcdPixelWriter|hclk_counter[14]~45_combout ;
wire \inst_lcdPixelWriter|LessThan1~2_combout ;
wire \inst_lcdPixelWriter|LessThan1~1_combout ;
wire \inst_lcdPixelWriter|hclk_counter[14]~46 ;
wire \inst_lcdPixelWriter|hclk_counter[15]~47_combout ;
wire \inst_lcdPixelWriter|LessThan1~0_combout ;
wire \inst_lcdPixelWriter|LessThan1~5_combout ;
wire \inst_lcdPixelWriter|Equal4~0_combout ;
wire \inst_lcdPixelWriter|state~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \inst_lcdPixelWriter|dclk_counter[10]~19_combout ;
wire \inst_lcdPixelWriter|dclk_counter[5]~29 ;
wire \inst_lcdPixelWriter|dclk_counter[6]~30_combout ;
wire \inst_lcdPixelWriter|Equal3~0_combout ;
wire \inst_lcdPixelWriter|dclk_counter[6]~31 ;
wire \inst_lcdPixelWriter|dclk_counter[7]~32_combout ;
wire \inst_lcdPixelWriter|dclk_counter[7]~33 ;
wire \inst_lcdPixelWriter|dclk_counter[8]~34_combout ;
wire \inst_lcdPixelWriter|dclk_counter[8]~35 ;
wire \inst_lcdPixelWriter|dclk_counter[9]~36_combout ;
wire \inst_lcdPixelWriter|dclk_counter[9]~37 ;
wire \inst_lcdPixelWriter|dclk_counter[10]~38_combout ;
wire \inst_lcdPixelWriter|dclk_counter[10]~39 ;
wire \inst_lcdPixelWriter|dclk_counter[11]~40_combout ;
wire \inst_lcdPixelWriter|dclk_counter[11]~41 ;
wire \inst_lcdPixelWriter|dclk_counter[12]~42_combout ;
wire \inst_lcdPixelWriter|dclk_counter[12]~43 ;
wire \inst_lcdPixelWriter|dclk_counter[13]~44_combout ;
wire \inst_lcdPixelWriter|LessThan0~1_combout ;
wire \inst_lcdPixelWriter|dclk_counter[13]~45 ;
wire \inst_lcdPixelWriter|dclk_counter[14]~46_combout ;
wire \inst_lcdPixelWriter|dclk_counter[14]~47 ;
wire \inst_lcdPixelWriter|dclk_counter[15]~48_combout ;
wire \inst_lcdPixelWriter|LessThan0~5_combout ;
wire \inst_lcdPixelWriter|Equal3~1_combout ;
wire \inst_lcdPixelWriter|dclk_counter[10]~18_combout ;
wire \inst_lcdPixelWriter|dclk_counter[0]~17 ;
wire \inst_lcdPixelWriter|dclk_counter[1]~20_combout ;
wire \inst_lcdPixelWriter|dclk_counter[1]~21 ;
wire \inst_lcdPixelWriter|dclk_counter[2]~22_combout ;
wire \inst_lcdPixelWriter|dclk_counter[2]~23 ;
wire \inst_lcdPixelWriter|dclk_counter[3]~24_combout ;
wire \inst_lcdPixelWriter|dclk_counter[3]~25 ;
wire \inst_lcdPixelWriter|dclk_counter[4]~26_combout ;
wire \inst_lcdPixelWriter|LessThan0~0_combout ;
wire \inst_lcdPixelWriter|LessThan0~3_combout ;
wire \inst_lcdPixelWriter|LessThan0~2_combout ;
wire \inst_lcdPixelWriter|LessThan0~4_combout ;
wire \inst_lcdPixelWriter|LessThan1~3_combout ;
wire \inst_lcdPixelWriter|LessThan1~4_combout ;
wire \inst_lcdPixelWriter|data_req~0_combout ;
wire \inst_lcdPixelWriter|data_req~q ;
wire \inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \inst_fifo|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \buttonSt~0_combout ;
wire \buttonSt~q ;
wire \newFrame~0_combout ;
wire \newFrame~q ;
wire \inst_loadCtrl|Add2~0_combout ;
wire \inst_loadCtrl|Selector15~0_combout ;
wire \inst_loadCtrl|Add2~1 ;
wire \inst_loadCtrl|Add2~2_combout ;
wire \inst_loadCtrl|Selector14~0_combout ;
wire \inst_loadCtrl|Add2~3 ;
wire \inst_loadCtrl|Add2~4_combout ;
wire \inst_loadCtrl|Selector13~0_combout ;
wire \inst_loadCtrl|Add2~5 ;
wire \inst_loadCtrl|Add2~6_combout ;
wire \inst_loadCtrl|Selector12~0_combout ;
wire \inst_loadCtrl|Add2~7 ;
wire \inst_loadCtrl|Add2~8_combout ;
wire \inst_loadCtrl|Selector11~0_combout ;
wire \inst_loadCtrl|Add2~9 ;
wire \inst_loadCtrl|Add2~10_combout ;
wire \inst_loadCtrl|Selector10~0_combout ;
wire \inst_loadCtrl|Add2~11 ;
wire \inst_loadCtrl|Add2~12_combout ;
wire \inst_loadCtrl|Selector9~0_combout ;
wire \inst_loadCtrl|Add2~13 ;
wire \inst_loadCtrl|Add2~14_combout ;
wire \inst_loadCtrl|Selector8~0_combout ;
wire \inst_loadCtrl|Add2~15 ;
wire \inst_loadCtrl|Add2~16_combout ;
wire \inst_loadCtrl|Selector7~1_combout ;
wire \inst_loadCtrl|Add2~17 ;
wire \inst_loadCtrl|Add2~18_combout ;
wire \inst_loadCtrl|Selector6~0_combout ;
wire \inst_loadCtrl|Add2~19 ;
wire \inst_loadCtrl|Add2~20_combout ;
wire \inst_loadCtrl|Selector5~0_combout ;
wire \inst_loadCtrl|Add2~21 ;
wire \inst_loadCtrl|Add2~22_combout ;
wire \inst_loadCtrl|Selector4~0_combout ;
wire \inst_loadCtrl|Add2~23 ;
wire \inst_loadCtrl|Add2~24_combout ;
wire \inst_loadCtrl|Selector3~0_combout ;
wire \inst_loadCtrl|Add2~25 ;
wire \inst_loadCtrl|Add2~26_combout ;
wire \inst_loadCtrl|Selector2~0_combout ;
wire \inst_loadCtrl|Add2~27 ;
wire \inst_loadCtrl|Add2~28_combout ;
wire \inst_loadCtrl|Selector1~0_combout ;
wire \inst_loadCtrl|Add2~29 ;
wire \inst_loadCtrl|Add2~30_combout ;
wire \inst_loadCtrl|Selector0~0_combout ;
wire \inst_loadCtrl|Add2~31 ;
wire \inst_loadCtrl|Add2~32_combout ;
wire \inst_loadCtrl|Equal1~3_combout ;
wire \inst_loadCtrl|Equal1~1_combout ;
wire \inst_loadCtrl|Equal1~0_combout ;
wire \inst_loadCtrl|Equal1~2_combout ;
wire \inst_loadCtrl|Equal1~4_combout ;
wire \inst_loadCtrl|Equal1~5_combout ;
wire \inst_loadCtrl|Selector7~0_combout ;
wire \inst_loadCtrl|Add1~0_combout ;
wire \inst_loadCtrl|Selector31~1_combout ;
wire \inst_loadCtrl|Selector31~2_combout ;
wire \inst_loadCtrl|Add1~1 ;
wire \inst_loadCtrl|Add1~2_combout ;
wire \inst_loadCtrl|Selector30~0_combout ;
wire \inst_loadCtrl|Selector30~1_combout ;
wire \inst_loadCtrl|Add1~3 ;
wire \inst_loadCtrl|Add1~4_combout ;
wire \inst_loadCtrl|Selector29~0_combout ;
wire \inst_loadCtrl|Selector29~1_combout ;
wire \inst_loadCtrl|Add1~5 ;
wire \inst_loadCtrl|Add1~6_combout ;
wire \inst_loadCtrl|Selector28~0_combout ;
wire \inst_loadCtrl|Selector28~1_combout ;
wire \inst_loadCtrl|Add1~7 ;
wire \inst_loadCtrl|Add1~8_combout ;
wire \inst_loadCtrl|Equal1~6_combout ;
wire \inst_loadCtrl|Selector31~0_combout ;
wire \inst_loadCtrl|Equal2~0_combout ;
wire \inst_loadCtrl|Equal2~3_combout ;
wire \inst_loadCtrl|Equal2~2_combout ;
wire \inst_loadCtrl|Equal2~1_combout ;
wire \inst_loadCtrl|Equal2~4_combout ;
wire \inst_loadCtrl|Selector27~0_combout ;
wire \inst_loadCtrl|Selector27~1_combout ;
wire \inst_loadCtrl|Add1~9 ;
wire \inst_loadCtrl|Add1~10_combout ;
wire \inst_loadCtrl|Selector26~0_combout ;
wire \inst_loadCtrl|Selector26~1_combout ;
wire \inst_loadCtrl|Add1~11 ;
wire \inst_loadCtrl|Add1~12_combout ;
wire \inst_loadCtrl|Selector25~0_combout ;
wire \inst_loadCtrl|Selector25~1_combout ;
wire \inst_loadCtrl|Add1~13 ;
wire \inst_loadCtrl|Add1~14_combout ;
wire \inst_loadCtrl|Selector24~0_combout ;
wire \inst_loadCtrl|Selector24~1_combout ;
wire \inst_loadCtrl|Add1~15 ;
wire \inst_loadCtrl|Add1~16_combout ;
wire \inst_loadCtrl|Selector23~0_combout ;
wire \inst_loadCtrl|Selector23~1_combout ;
wire \inst_loadCtrl|Add1~17 ;
wire \inst_loadCtrl|Add1~18_combout ;
wire \inst_loadCtrl|Selector22~0_combout ;
wire \inst_loadCtrl|Selector22~1_combout ;
wire \inst_loadCtrl|Add1~19 ;
wire \inst_loadCtrl|Add1~20_combout ;
wire \inst_loadCtrl|Selector21~0_combout ;
wire \inst_loadCtrl|Selector21~1_combout ;
wire \inst_loadCtrl|Add1~21 ;
wire \inst_loadCtrl|Add1~22_combout ;
wire \inst_loadCtrl|Selector20~0_combout ;
wire \inst_loadCtrl|Selector20~1_combout ;
wire \inst_loadCtrl|Add1~23 ;
wire \inst_loadCtrl|Add1~24_combout ;
wire \inst_loadCtrl|Selector19~0_combout ;
wire \inst_loadCtrl|Selector19~1_combout ;
wire \inst_loadCtrl|Add1~25 ;
wire \inst_loadCtrl|Add1~26_combout ;
wire \inst_loadCtrl|Selector18~0_combout ;
wire \inst_loadCtrl|Selector18~1_combout ;
wire \inst_loadCtrl|Add1~27 ;
wire \inst_loadCtrl|Add1~28_combout ;
wire \inst_loadCtrl|Selector17~0_combout ;
wire \inst_loadCtrl|Selector17~1_combout ;
wire \inst_loadCtrl|Add1~29 ;
wire \inst_loadCtrl|Add1~30_combout ;
wire \inst_loadCtrl|Selector16~0_combout ;
wire \inst_loadCtrl|Selector16~1_combout ;
wire \inst_loadCtrl|Add1~31 ;
wire \inst_loadCtrl|Add1~32_combout ;
wire \inst_loadCtrl|Selector32~0_combout ;
wire \inst_loadCtrl|Selector33~0_combout ;
wire \inst_loadCtrl|state.STATE_RENDER~q ;
wire \inst_loadCtrl|Selector32~1_combout ;
wire \inst_loadCtrl|Selector32~2_combout ;
wire \inst_loadCtrl|state.STATE_IDLE~q ;
wire \inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ;
wire \inst_loadCtrl|Add3~1_cout ;
wire \inst_loadCtrl|Add3~3 ;
wire \inst_loadCtrl|Add3~5 ;
wire \inst_loadCtrl|Add3~7 ;
wire \inst_loadCtrl|Add3~9 ;
wire \inst_loadCtrl|Add3~11 ;
wire \inst_loadCtrl|Add3~13 ;
wire \inst_loadCtrl|Add3~15 ;
wire \inst_loadCtrl|Add3~17 ;
wire \inst_loadCtrl|Add3~19 ;
wire \inst_loadCtrl|Add3~21 ;
wire \inst_loadCtrl|Add3~22_combout ;
wire \inst_loadCtrl|Add3~20_combout ;
wire \inst_loadCtrl|Add3~18_combout ;
wire \inst_loadCtrl|Add3~16_combout ;
wire \inst_loadCtrl|Add3~14_combout ;
wire \inst_loadCtrl|Add3~12_combout ;
wire \inst_loadCtrl|Add3~10_combout ;
wire \inst_loadCtrl|Add3~8_combout ;
wire \inst_loadCtrl|Add4~1 ;
wire \inst_loadCtrl|Add4~3 ;
wire \inst_loadCtrl|Add4~5 ;
wire \inst_loadCtrl|Add4~7 ;
wire \inst_loadCtrl|Add4~9 ;
wire \inst_loadCtrl|Add4~11 ;
wire \inst_loadCtrl|Add4~13 ;
wire \inst_loadCtrl|Add4~14_combout ;
wire \inst_loadCtrl|Add4~12_combout ;
wire \inst_loadCtrl|Add4~10_combout ;
wire \inst_loadCtrl|Add4~8_combout ;
wire \inst_loadCtrl|Add4~6_combout ;
wire \inst_loadCtrl|Add4~4_combout ;
wire \inst_loadCtrl|Add4~2_combout ;
wire \inst_loadCtrl|Add4~0_combout ;
wire \inst_loadCtrl|Add3~6_combout ;
wire \inst_loadCtrl|Add3~4_combout ;
wire \inst_loadCtrl|Add3~2_combout ;
wire \inst_loadCtrl|Add5~1 ;
wire \inst_loadCtrl|Add5~3 ;
wire \inst_loadCtrl|Add5~5 ;
wire \inst_loadCtrl|Add5~7 ;
wire \inst_loadCtrl|Add5~9 ;
wire \inst_loadCtrl|Add5~11 ;
wire \inst_loadCtrl|Add5~13 ;
wire \inst_loadCtrl|Add5~15 ;
wire \inst_loadCtrl|Add5~17 ;
wire \inst_loadCtrl|Add5~19 ;
wire \inst_loadCtrl|Add5~21 ;
wire \inst_loadCtrl|Add5~22_combout ;
wire \inst_loadCtrl|Add5~20_combout ;
wire \inst_loadCtrl|Add5~18_combout ;
wire \inst_loadCtrl|Add5~16_combout ;
wire \inst_loadCtrl|Add5~14_combout ;
wire \inst_loadCtrl|Add5~12_combout ;
wire \inst_loadCtrl|Add5~10_combout ;
wire \inst_loadCtrl|Add5~8_combout ;
wire \inst_loadCtrl|Add6~1 ;
wire \inst_loadCtrl|Add6~3 ;
wire \inst_loadCtrl|Add6~5 ;
wire \inst_loadCtrl|Add6~7 ;
wire \inst_loadCtrl|Add6~9 ;
wire \inst_loadCtrl|Add6~11 ;
wire \inst_loadCtrl|Add6~13 ;
wire \inst_loadCtrl|Add6~14_combout ;
wire \~GND~combout ;
wire \inst_loadCtrl|Add5~0_combout ;
wire \inst_loadCtrl|Add5~2_combout ;
wire \inst_loadCtrl|Add5~4_combout ;
wire \inst_loadCtrl|Add5~6_combout ;
wire \inst_loadCtrl|Add6~0_combout ;
wire \inst_loadCtrl|Add6~2_combout ;
wire \inst_loadCtrl|Add6~4_combout ;
wire \inst_loadCtrl|Add6~6_combout ;
wire \inst_loadCtrl|Add6~8_combout ;
wire \inst_loadCtrl|Add6~10_combout ;
wire \inst_loadCtrl|Add6~12_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[3]~7_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[0]~6_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[1]~5_combout ;
wire \inst_loadCtrl|Mux0~2_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout ;
wire \inst_loadCtrl|Mux0~3_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[4]~2_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[6]~1_combout ;
wire \inst_loadCtrl|Mux0~0_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[7]~3_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[5]~0_combout ;
wire \inst_loadCtrl|Mux0~1_combout ;
wire \inst_loadCtrl|Mux0~4_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout ;
wire \inst_loadCtrl|Decoder0~0_combout ;
wire \inst_loadCtrl|Decoder0~2_combout ;
wire \inst_loadCtrl|Decoder0~1_combout ;
wire \inst_loadCtrl|Decoder0~5_combout ;
wire \inst_loadCtrl|Decoder0~8_combout ;
wire \inst_loadCtrl|romHeader[8][0]~q ;
wire \inst_loadCtrl|Decoder0~7_combout ;
wire \inst_loadCtrl|romHeader[11][0]~q ;
wire \inst_loadCtrl|color[0]~8_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1_combout ;
wire \inst_loadCtrl|romHeader[8][1]~q ;
wire \inst_loadCtrl|romHeader[11][1]~q ;
wire \inst_loadCtrl|color[1]~9_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2_combout ;
wire \inst_loadCtrl|romHeader[8][2]~q ;
wire \inst_loadCtrl|romHeader[11][2]~q ;
wire \inst_loadCtrl|color[2]~10_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3_combout ;
wire \inst_loadCtrl|romHeader[11][3]~q ;
wire \inst_loadCtrl|romHeader[8][3]~q ;
wire \inst_loadCtrl|color[3]~11_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4_combout ;
wire \inst_loadCtrl|romHeader[11][4]~q ;
wire \inst_loadCtrl|romHeader[8][4]~q ;
wire \inst_loadCtrl|color[4]~12_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5_combout ;
wire \inst_loadCtrl|romHeader[8][5]~q ;
wire \inst_loadCtrl|romHeader[11][5]~q ;
wire \inst_loadCtrl|color[5]~13_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6_combout ;
wire \inst_loadCtrl|romHeader[8][6]~q ;
wire \inst_loadCtrl|romHeader[11][6]~q ;
wire \inst_loadCtrl|color[6]~14_combout ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7_combout ;
wire \inst_loadCtrl|romHeader[8][7]~q ;
wire \inst_loadCtrl|romHeader[11][7]~q ;
wire \inst_loadCtrl|color[7]~15_combout ;
wire \inst_loadCtrl|Decoder0~3_combout ;
wire \inst_loadCtrl|Decoder0~9_combout ;
wire \inst_loadCtrl|romHeader[12][0]~q ;
wire \inst_loadCtrl|Decoder0~10_combout ;
wire \inst_loadCtrl|romHeader[9][0]~q ;
wire \inst_loadCtrl|color[8]~16_combout ;
wire \inst_loadCtrl|romHeader[12][1]~q ;
wire \inst_loadCtrl|romHeader[9][1]~q ;
wire \inst_loadCtrl|color[9]~17_combout ;
wire \inst_loadCtrl|romHeader[12][2]~q ;
wire \inst_loadCtrl|romHeader[9][2]~q ;
wire \inst_loadCtrl|color[10]~18_combout ;
wire \inst_loadCtrl|romHeader[12][3]~q ;
wire \inst_loadCtrl|romHeader[9][3]~q ;
wire \inst_loadCtrl|color[11]~19_combout ;
wire \inst_loadCtrl|romHeader[9][4]~q ;
wire \inst_loadCtrl|romHeader[12][4]~q ;
wire \inst_loadCtrl|color[12]~20_combout ;
wire \inst_loadCtrl|romHeader[12][5]~q ;
wire \inst_loadCtrl|romHeader[9][5]~q ;
wire \inst_loadCtrl|color[13]~21_combout ;
wire \inst_loadCtrl|romHeader[12][6]~q ;
wire \inst_loadCtrl|romHeader[9][6]~q ;
wire \inst_loadCtrl|color[14]~22_combout ;
wire \inst_loadCtrl|romHeader[12][7]~q ;
wire \inst_loadCtrl|romHeader[9][7]~q ;
wire \inst_loadCtrl|color[15]~23_combout ;
wire \inst_loadCtrl|Decoder0~6_combout ;
wire \inst_loadCtrl|romHeader[10][0]~q ;
wire \inst_loadCtrl|Decoder0~4_combout ;
wire \inst_loadCtrl|romHeader[13][0]~q ;
wire \inst_loadCtrl|color[16]~0_combout ;
wire \inst_loadCtrl|romHeader[10][1]~q ;
wire \inst_loadCtrl|romHeader[13][1]~q ;
wire \inst_loadCtrl|color[17]~1_combout ;
wire \inst_loadCtrl|romHeader[13][2]~q ;
wire \inst_loadCtrl|romHeader[10][2]~q ;
wire \inst_loadCtrl|color[18]~2_combout ;
wire \inst_loadCtrl|romHeader[13][3]~q ;
wire \inst_loadCtrl|romHeader[10][3]~q ;
wire \inst_loadCtrl|color[19]~3_combout ;
wire \inst_loadCtrl|romHeader[10][4]~q ;
wire \inst_loadCtrl|romHeader[13][4]~q ;
wire \inst_loadCtrl|color[20]~4_combout ;
wire \inst_loadCtrl|romHeader[10][5]~q ;
wire \inst_loadCtrl|romHeader[13][5]~q ;
wire \inst_loadCtrl|color[21]~5_combout ;
wire \inst_loadCtrl|romHeader[10][6]~q ;
wire \inst_loadCtrl|romHeader[13][6]~q ;
wire \inst_loadCtrl|color[22]~6_combout ;
wire \inst_loadCtrl|romHeader[10][7]~q ;
wire \inst_loadCtrl|romHeader[13][7]~q ;
wire \inst_loadCtrl|color[23]~7_combout ;
wire \inst_lcdPixelWriter|dclk_en~0_combout ;
wire \inst_lcdPixelWriter|dclk_en~q ;
wire \inst_lcdPixelWriter|lcdPins.d_clk~combout ;
wire \inst_lcdPixelWriter|hsync~0_combout ;
wire \inst_lcdPixelWriter|lcdPins.hsync~q ;
wire \inst_lcdPixelWriter|vsync~0_combout ;
wire \inst_lcdPixelWriter|lcdPins.vsync~q ;
wire \inst_lcdPixelWriter|d_en~0_combout ;
wire \inst_lcdPixelWriter|lcdPins.d_en~q ;
wire [15:0] \inst_lcdPixelWriter|dclk_counter ;
wire [23:0] \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [1:0] \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [4:0] \inst_pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \inst_lcdPixelWriter|state ;
wire [15:0] \inst_loadCtrl|xPixel ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \inst_fifo|dcfifo_component|auto_generated|wrptr_g ;
wire [15:0] \inst_lcdPixelWriter|hclk_counter ;
wire [6:0] \inst_fifo|dcfifo_component|auto_generated|ram_address_a ;
wire [15:0] \inst_loadCtrl|yPixel ;
wire [7:0] \inst_fifo|dcfifo_component|auto_generated|rdptr_g ;
wire [13:0] \inst_loadCtrl|readRomCounter ;
wire [7:0] \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a ;
wire [7:0] \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b ;
wire [7:0] \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a ;
wire [7:0] \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a ;
wire [1:0] \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [7:0] \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g ;

wire [35:0] \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [4:0] \inst_pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;

assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [16];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [17];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [18];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [19];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [20];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [21];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [22];
assign \inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [23];

assign \inst_pll|altpll_component|auto_generated|wire_pll1_clk [0] = \inst_pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst_pll|altpll_component|auto_generated|wire_pll1_clk [1] = \inst_pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst_pll|altpll_component|auto_generated|wire_pll1_clk [2] = \inst_pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst_pll|altpll_component|auto_generated|wire_pll1_clk [3] = \inst_pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst_pll|altpll_component|auto_generated|wire_pll1_clk [4] = \inst_pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \GPIO_0[0]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \GPIO_0[1]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \GPIO_0[2]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \GPIO_0[3]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \GPIO_0[4]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \GPIO_0[5]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \GPIO_0[6]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \GPIO_0[7]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \GPIO_0[8]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \GPIO_0[9]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \GPIO_0[10]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \GPIO_0[11]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \GPIO_0[12]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \GPIO_0[13]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \GPIO_0[14]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \GPIO_0[15]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \GPIO_0[16]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \GPIO_0[17]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \GPIO_0[18]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \GPIO_0[19]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \GPIO_0[20]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \GPIO_0[21]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \GPIO_0[22]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \GPIO_0[23]~output (
	.i(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \GPIO_0[24]~output (
	.i(\inst_lcdPixelWriter|lcdPins.d_clk~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \GPIO_0[26]~output (
	.i(!\inst_lcdPixelWriter|lcdPins.hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \GPIO_0[27]~output (
	.i(!\inst_lcdPixelWriter|lcdPins.vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \GPIO_0[28]~output (
	.i(\inst_lcdPixelWriter|lcdPins.d_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst_pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst_pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst_pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst_pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst_pll|altpll_component|auto_generated|pll1 .c0_high = 25;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c0_low = 25;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst_pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst_pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst_pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst_pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst_pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst_pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst_pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst_pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst_pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 25;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 6;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst_pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst_pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst_pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst_pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst_pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst_pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst_pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst_pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst_pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst_pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst_pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst_pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst_pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst_pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst_pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst_pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst_pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst_pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst_pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \inst_loadCtrl|state.STATE_READROM~0 (
// Equation(s):
// \inst_loadCtrl|state.STATE_READROM~0_combout  = (\inst_loadCtrl|state.STATE_READROM~q ) # (!\inst_loadCtrl|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(\inst_loadCtrl|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|state.STATE_READROM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|state.STATE_READROM~0 .lut_mask = 16'hF0FF;
defparam \inst_loadCtrl|state.STATE_READROM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \inst_loadCtrl|state.STATE_READROM (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|state.STATE_READROM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|state.STATE_READROM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|state.STATE_READROM .is_wysiwyg = "true";
defparam \inst_loadCtrl|state.STATE_READROM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~9 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~9_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(\inst_loadCtrl|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~9 .lut_mask = 16'h0F00;
defparam \inst_loadCtrl|readRomCounter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \inst_loadCtrl|readRomCounter[9] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[9] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \inst_loadCtrl|Add0~0 (
// Equation(s):
// \inst_loadCtrl|Add0~0_combout  = \inst_loadCtrl|readRomCounter [0] $ (VCC)
// \inst_loadCtrl|Add0~1  = CARRY(\inst_loadCtrl|readRomCounter [0])

	.dataa(gnd),
	.datab(\inst_loadCtrl|readRomCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_loadCtrl|Add0~0_combout ),
	.cout(\inst_loadCtrl|Add0~1 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~0 .lut_mask = 16'h33CC;
defparam \inst_loadCtrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~0 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~0_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~0_combout )

	.dataa(gnd),
	.datab(\inst_loadCtrl|state.STATE_READROM~q ),
	.datac(gnd),
	.datad(\inst_loadCtrl|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~0 .lut_mask = 16'h3300;
defparam \inst_loadCtrl|readRomCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \inst_loadCtrl|readRomCounter[0] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \inst_loadCtrl|Add0~2 (
// Equation(s):
// \inst_loadCtrl|Add0~2_combout  = (\inst_loadCtrl|readRomCounter [1] & (!\inst_loadCtrl|Add0~1 )) # (!\inst_loadCtrl|readRomCounter [1] & ((\inst_loadCtrl|Add0~1 ) # (GND)))
// \inst_loadCtrl|Add0~3  = CARRY((!\inst_loadCtrl|Add0~1 ) # (!\inst_loadCtrl|readRomCounter [1]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|readRomCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~1 ),
	.combout(\inst_loadCtrl|Add0~2_combout ),
	.cout(\inst_loadCtrl|Add0~3 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~1 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~1_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~2_combout )

	.dataa(gnd),
	.datab(\inst_loadCtrl|state.STATE_READROM~q ),
	.datac(gnd),
	.datad(\inst_loadCtrl|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~1 .lut_mask = 16'h3300;
defparam \inst_loadCtrl|readRomCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \inst_loadCtrl|readRomCounter[1] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[1] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \inst_loadCtrl|Add0~4 (
// Equation(s):
// \inst_loadCtrl|Add0~4_combout  = (\inst_loadCtrl|readRomCounter [2] & (\inst_loadCtrl|Add0~3  $ (GND))) # (!\inst_loadCtrl|readRomCounter [2] & (!\inst_loadCtrl|Add0~3  & VCC))
// \inst_loadCtrl|Add0~5  = CARRY((\inst_loadCtrl|readRomCounter [2] & !\inst_loadCtrl|Add0~3 ))

	.dataa(\inst_loadCtrl|readRomCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~3 ),
	.combout(\inst_loadCtrl|Add0~4_combout ),
	.cout(\inst_loadCtrl|Add0~5 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~4 .lut_mask = 16'hA50A;
defparam \inst_loadCtrl|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~2 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~2_combout  = (\inst_loadCtrl|Add0~4_combout  & !\inst_loadCtrl|state.STATE_READROM~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|Add0~4_combout ),
	.datad(\inst_loadCtrl|state.STATE_READROM~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~2 .lut_mask = 16'h00F0;
defparam \inst_loadCtrl|readRomCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \inst_loadCtrl|readRomCounter[2] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[2] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \inst_loadCtrl|Add0~6 (
// Equation(s):
// \inst_loadCtrl|Add0~6_combout  = (\inst_loadCtrl|readRomCounter [3] & (!\inst_loadCtrl|Add0~5 )) # (!\inst_loadCtrl|readRomCounter [3] & ((\inst_loadCtrl|Add0~5 ) # (GND)))
// \inst_loadCtrl|Add0~7  = CARRY((!\inst_loadCtrl|Add0~5 ) # (!\inst_loadCtrl|readRomCounter [3]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|readRomCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~5 ),
	.combout(\inst_loadCtrl|Add0~6_combout ),
	.cout(\inst_loadCtrl|Add0~7 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~3 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~3_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~6_combout )

	.dataa(\inst_loadCtrl|state.STATE_READROM~q ),
	.datab(gnd),
	.datac(\inst_loadCtrl|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~3 .lut_mask = 16'h5050;
defparam \inst_loadCtrl|readRomCounter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \inst_loadCtrl|readRomCounter[3] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[3] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \inst_loadCtrl|Add0~8 (
// Equation(s):
// \inst_loadCtrl|Add0~8_combout  = (\inst_loadCtrl|readRomCounter [4] & (\inst_loadCtrl|Add0~7  $ (GND))) # (!\inst_loadCtrl|readRomCounter [4] & (!\inst_loadCtrl|Add0~7  & VCC))
// \inst_loadCtrl|Add0~9  = CARRY((\inst_loadCtrl|readRomCounter [4] & !\inst_loadCtrl|Add0~7 ))

	.dataa(\inst_loadCtrl|readRomCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~7 ),
	.combout(\inst_loadCtrl|Add0~8_combout ),
	.cout(\inst_loadCtrl|Add0~9 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~8 .lut_mask = 16'hA50A;
defparam \inst_loadCtrl|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~4 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~4_combout  = (\inst_loadCtrl|Add0~8_combout  & !\inst_loadCtrl|state.STATE_READROM~q )

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add0~8_combout ),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~4 .lut_mask = 16'h0C0C;
defparam \inst_loadCtrl|readRomCounter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \inst_loadCtrl|readRomCounter[4] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[4] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \inst_loadCtrl|Add0~10 (
// Equation(s):
// \inst_loadCtrl|Add0~10_combout  = (\inst_loadCtrl|readRomCounter [5] & (!\inst_loadCtrl|Add0~9 )) # (!\inst_loadCtrl|readRomCounter [5] & ((\inst_loadCtrl|Add0~9 ) # (GND)))
// \inst_loadCtrl|Add0~11  = CARRY((!\inst_loadCtrl|Add0~9 ) # (!\inst_loadCtrl|readRomCounter [5]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|readRomCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~9 ),
	.combout(\inst_loadCtrl|Add0~10_combout ),
	.cout(\inst_loadCtrl|Add0~11 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~5 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~5_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(\inst_loadCtrl|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~5 .lut_mask = 16'h0F00;
defparam \inst_loadCtrl|readRomCounter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \inst_loadCtrl|readRomCounter[5] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[5] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \inst_loadCtrl|Add0~12 (
// Equation(s):
// \inst_loadCtrl|Add0~12_combout  = (\inst_loadCtrl|readRomCounter [6] & (\inst_loadCtrl|Add0~11  $ (GND))) # (!\inst_loadCtrl|readRomCounter [6] & (!\inst_loadCtrl|Add0~11  & VCC))
// \inst_loadCtrl|Add0~13  = CARRY((\inst_loadCtrl|readRomCounter [6] & !\inst_loadCtrl|Add0~11 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|readRomCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~11 ),
	.combout(\inst_loadCtrl|Add0~12_combout ),
	.cout(\inst_loadCtrl|Add0~13 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~12 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~7 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~7_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(\inst_loadCtrl|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~7 .lut_mask = 16'h0F00;
defparam \inst_loadCtrl|readRomCounter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \inst_loadCtrl|readRomCounter[6] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[6] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \inst_loadCtrl|Add0~14 (
// Equation(s):
// \inst_loadCtrl|Add0~14_combout  = (\inst_loadCtrl|readRomCounter [7] & (!\inst_loadCtrl|Add0~13 )) # (!\inst_loadCtrl|readRomCounter [7] & ((\inst_loadCtrl|Add0~13 ) # (GND)))
// \inst_loadCtrl|Add0~15  = CARRY((!\inst_loadCtrl|Add0~13 ) # (!\inst_loadCtrl|readRomCounter [7]))

	.dataa(\inst_loadCtrl|readRomCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~13 ),
	.combout(\inst_loadCtrl|Add0~14_combout ),
	.cout(\inst_loadCtrl|Add0~15 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~6 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~6_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(\inst_loadCtrl|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~6 .lut_mask = 16'h0F00;
defparam \inst_loadCtrl|readRomCounter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \inst_loadCtrl|readRomCounter[7] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[7] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \inst_loadCtrl|Add0~16 (
// Equation(s):
// \inst_loadCtrl|Add0~16_combout  = (\inst_loadCtrl|readRomCounter [8] & (\inst_loadCtrl|Add0~15  $ (GND))) # (!\inst_loadCtrl|readRomCounter [8] & (!\inst_loadCtrl|Add0~15  & VCC))
// \inst_loadCtrl|Add0~17  = CARRY((\inst_loadCtrl|readRomCounter [8] & !\inst_loadCtrl|Add0~15 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|readRomCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~15 ),
	.combout(\inst_loadCtrl|Add0~16_combout ),
	.cout(\inst_loadCtrl|Add0~17 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~16 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~8 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~8_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(\inst_loadCtrl|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~8 .lut_mask = 16'h0F00;
defparam \inst_loadCtrl|readRomCounter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \inst_loadCtrl|readRomCounter[8] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[8] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \inst_loadCtrl|Add0~18 (
// Equation(s):
// \inst_loadCtrl|Add0~18_combout  = (\inst_loadCtrl|readRomCounter [9] & (!\inst_loadCtrl|Add0~17 )) # (!\inst_loadCtrl|readRomCounter [9] & ((\inst_loadCtrl|Add0~17 ) # (GND)))
// \inst_loadCtrl|Add0~19  = CARRY((!\inst_loadCtrl|Add0~17 ) # (!\inst_loadCtrl|readRomCounter [9]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|readRomCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~17 ),
	.combout(\inst_loadCtrl|Add0~18_combout ),
	.cout(\inst_loadCtrl|Add0~19 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~10 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~10_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(\inst_loadCtrl|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~10 .lut_mask = 16'h0F00;
defparam \inst_loadCtrl|readRomCounter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \inst_loadCtrl|readRomCounter[10] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[10] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \inst_loadCtrl|Add0~20 (
// Equation(s):
// \inst_loadCtrl|Add0~20_combout  = (\inst_loadCtrl|readRomCounter [10] & (\inst_loadCtrl|Add0~19  $ (GND))) # (!\inst_loadCtrl|readRomCounter [10] & (!\inst_loadCtrl|Add0~19  & VCC))
// \inst_loadCtrl|Add0~21  = CARRY((\inst_loadCtrl|readRomCounter [10] & !\inst_loadCtrl|Add0~19 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|readRomCounter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~19 ),
	.combout(\inst_loadCtrl|Add0~20_combout ),
	.cout(\inst_loadCtrl|Add0~21 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~20 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~11 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~11_combout  = (\inst_loadCtrl|Add0~22_combout  & !\inst_loadCtrl|state.STATE_READROM~q )

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add0~22_combout ),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~11 .lut_mask = 16'h0C0C;
defparam \inst_loadCtrl|readRomCounter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \inst_loadCtrl|readRomCounter[11] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[11] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \inst_loadCtrl|Add0~22 (
// Equation(s):
// \inst_loadCtrl|Add0~22_combout  = (\inst_loadCtrl|readRomCounter [11] & (!\inst_loadCtrl|Add0~21 )) # (!\inst_loadCtrl|readRomCounter [11] & ((\inst_loadCtrl|Add0~21 ) # (GND)))
// \inst_loadCtrl|Add0~23  = CARRY((!\inst_loadCtrl|Add0~21 ) # (!\inst_loadCtrl|readRomCounter [11]))

	.dataa(\inst_loadCtrl|readRomCounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~21 ),
	.combout(\inst_loadCtrl|Add0~22_combout ),
	.cout(\inst_loadCtrl|Add0~23 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \inst_loadCtrl|Equal0~2 (
// Equation(s):
// \inst_loadCtrl|Equal0~2_combout  = (\inst_loadCtrl|Add0~18_combout ) # ((\inst_loadCtrl|Add0~20_combout ) # ((\inst_loadCtrl|Add0~22_combout ) # (\inst_loadCtrl|Add0~16_combout )))

	.dataa(\inst_loadCtrl|Add0~18_combout ),
	.datab(\inst_loadCtrl|Add0~20_combout ),
	.datac(\inst_loadCtrl|Add0~22_combout ),
	.datad(\inst_loadCtrl|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal0~2 .lut_mask = 16'hFFFE;
defparam \inst_loadCtrl|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \inst_loadCtrl|Equal0~1 (
// Equation(s):
// \inst_loadCtrl|Equal0~1_combout  = ((\inst_loadCtrl|Add0~14_combout ) # ((\inst_loadCtrl|Add0~8_combout ) # (\inst_loadCtrl|Add0~10_combout ))) # (!\inst_loadCtrl|Add0~12_combout )

	.dataa(\inst_loadCtrl|Add0~12_combout ),
	.datab(\inst_loadCtrl|Add0~14_combout ),
	.datac(\inst_loadCtrl|Add0~8_combout ),
	.datad(\inst_loadCtrl|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal0~1 .lut_mask = 16'hFFFD;
defparam \inst_loadCtrl|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \inst_loadCtrl|Equal0~0 (
// Equation(s):
// \inst_loadCtrl|Equal0~0_combout  = (\inst_loadCtrl|Add0~2_combout ) # ((\inst_loadCtrl|Add0~0_combout ) # ((\inst_loadCtrl|Add0~4_combout ) # (\inst_loadCtrl|Add0~6_combout )))

	.dataa(\inst_loadCtrl|Add0~2_combout ),
	.datab(\inst_loadCtrl|Add0~0_combout ),
	.datac(\inst_loadCtrl|Add0~4_combout ),
	.datad(\inst_loadCtrl|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal0~0 .lut_mask = 16'hFFFE;
defparam \inst_loadCtrl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \inst_loadCtrl|Add0~24 (
// Equation(s):
// \inst_loadCtrl|Add0~24_combout  = (\inst_loadCtrl|readRomCounter [12] & (\inst_loadCtrl|Add0~23  $ (GND))) # (!\inst_loadCtrl|readRomCounter [12] & (!\inst_loadCtrl|Add0~23  & VCC))
// \inst_loadCtrl|Add0~25  = CARRY((\inst_loadCtrl|readRomCounter [12] & !\inst_loadCtrl|Add0~23 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|readRomCounter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~23 ),
	.combout(\inst_loadCtrl|Add0~24_combout ),
	.cout(\inst_loadCtrl|Add0~25 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~24 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~12 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~12_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~24_combout )

	.dataa(\inst_loadCtrl|state.STATE_READROM~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_loadCtrl|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~12 .lut_mask = 16'h5500;
defparam \inst_loadCtrl|readRomCounter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \inst_loadCtrl|readRomCounter[12] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|readRomCounter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[12] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \inst_loadCtrl|Add0~26 (
// Equation(s):
// \inst_loadCtrl|Add0~26_combout  = (\inst_loadCtrl|readRomCounter [13] & (!\inst_loadCtrl|Add0~25 )) # (!\inst_loadCtrl|readRomCounter [13] & ((\inst_loadCtrl|Add0~25 ) # (GND)))
// \inst_loadCtrl|Add0~27  = CARRY((!\inst_loadCtrl|Add0~25 ) # (!\inst_loadCtrl|readRomCounter [13]))

	.dataa(\inst_loadCtrl|readRomCounter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add0~25 ),
	.combout(\inst_loadCtrl|Add0~26_combout ),
	.cout(\inst_loadCtrl|Add0~27 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \inst_loadCtrl|readRomCounter~13 (
// Equation(s):
// \inst_loadCtrl|readRomCounter~13_combout  = (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|Add0~26_combout )

	.dataa(gnd),
	.datab(\inst_loadCtrl|state.STATE_READROM~q ),
	.datac(gnd),
	.datad(\inst_loadCtrl|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|readRomCounter~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter~13 .lut_mask = 16'h3300;
defparam \inst_loadCtrl|readRomCounter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \inst_loadCtrl|readRomCounter[13] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|readRomCounter~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|readRomCounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|readRomCounter[13] .is_wysiwyg = "true";
defparam \inst_loadCtrl|readRomCounter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \inst_loadCtrl|Add0~28 (
// Equation(s):
// \inst_loadCtrl|Add0~28_combout  = !\inst_loadCtrl|Add0~27 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_loadCtrl|Add0~27 ),
	.combout(\inst_loadCtrl|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Add0~28 .lut_mask = 16'h0F0F;
defparam \inst_loadCtrl|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \inst_loadCtrl|Equal0~3 (
// Equation(s):
// \inst_loadCtrl|Equal0~3_combout  = (\inst_loadCtrl|Add0~28_combout ) # ((\inst_loadCtrl|Add0~24_combout ) # (\inst_loadCtrl|Add0~26_combout ))

	.dataa(\inst_loadCtrl|Add0~28_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|Add0~24_combout ),
	.datad(\inst_loadCtrl|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal0~3 .lut_mask = 16'hFFFA;
defparam \inst_loadCtrl|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \inst_loadCtrl|Equal0~4 (
// Equation(s):
// \inst_loadCtrl|Equal0~4_combout  = (\inst_loadCtrl|Equal0~2_combout ) # ((\inst_loadCtrl|Equal0~1_combout ) # ((\inst_loadCtrl|Equal0~0_combout ) # (\inst_loadCtrl|Equal0~3_combout )))

	.dataa(\inst_loadCtrl|Equal0~2_combout ),
	.datab(\inst_loadCtrl|Equal0~1_combout ),
	.datac(\inst_loadCtrl|Equal0~0_combout ),
	.datad(\inst_loadCtrl|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal0~4 .lut_mask = 16'hFFFE;
defparam \inst_loadCtrl|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[0]~16 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[0]~16_combout  = \inst_lcdPixelWriter|dclk_counter [0] $ (VCC)
// \inst_lcdPixelWriter|dclk_counter[0]~17  = CARRY(\inst_lcdPixelWriter|dclk_counter [0])

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|dclk_counter[0]~16_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[0]~17 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[0]~16 .lut_mask = 16'h33CC;
defparam \inst_lcdPixelWriter|dclk_counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[4]~26 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[4]~26_combout  = (\inst_lcdPixelWriter|dclk_counter [4] & (\inst_lcdPixelWriter|dclk_counter[3]~25  $ (GND))) # (!\inst_lcdPixelWriter|dclk_counter [4] & (!\inst_lcdPixelWriter|dclk_counter[3]~25  & VCC))
// \inst_lcdPixelWriter|dclk_counter[4]~27  = CARRY((\inst_lcdPixelWriter|dclk_counter [4] & !\inst_lcdPixelWriter|dclk_counter[3]~25 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[3]~25 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[4]~26_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[4]~27 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[4]~26 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|dclk_counter[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[5]~28 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[5]~28_combout  = (\inst_lcdPixelWriter|dclk_counter [5] & (!\inst_lcdPixelWriter|dclk_counter[4]~27 )) # (!\inst_lcdPixelWriter|dclk_counter [5] & ((\inst_lcdPixelWriter|dclk_counter[4]~27 ) # (GND)))
// \inst_lcdPixelWriter|dclk_counter[5]~29  = CARRY((!\inst_lcdPixelWriter|dclk_counter[4]~27 ) # (!\inst_lcdPixelWriter|dclk_counter [5]))

	.dataa(\inst_lcdPixelWriter|dclk_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[4]~27 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[5]~28_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[5]~29 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[5]~28 .lut_mask = 16'h5A5F;
defparam \inst_lcdPixelWriter|dclk_counter[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[0]~16 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[0]~16_combout  = \inst_lcdPixelWriter|hclk_counter [0] $ (VCC)
// \inst_lcdPixelWriter|hclk_counter[0]~17  = CARRY(\inst_lcdPixelWriter|hclk_counter [0])

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|hclk_counter[0]~16_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[0]~17 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[0]~16 .lut_mask = 16'h33CC;
defparam \inst_lcdPixelWriter|hclk_counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[0]~20 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[0]~20_combout  = (!\inst_lcdPixelWriter|state [0]) # (!\inst_lcdPixelWriter|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_lcdPixelWriter|Equal4~0_combout ),
	.datad(\inst_lcdPixelWriter|state [0]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[0]~20 .lut_mask = 16'h0FFF;
defparam \inst_lcdPixelWriter|hclk_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \inst_lcdPixelWriter|hclk_counter[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[0] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[1]~18 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[1]~18_combout  = (\inst_lcdPixelWriter|hclk_counter [1] & (!\inst_lcdPixelWriter|hclk_counter[0]~17 )) # (!\inst_lcdPixelWriter|hclk_counter [1] & ((\inst_lcdPixelWriter|hclk_counter[0]~17 ) # (GND)))
// \inst_lcdPixelWriter|hclk_counter[1]~19  = CARRY((!\inst_lcdPixelWriter|hclk_counter[0]~17 ) # (!\inst_lcdPixelWriter|hclk_counter [1]))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[0]~17 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[1]~18_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[1]~19 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[1]~18 .lut_mask = 16'h3C3F;
defparam \inst_lcdPixelWriter|hclk_counter[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N3
dffeas \inst_lcdPixelWriter|hclk_counter[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[1] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[2]~21 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[2]~21_combout  = (\inst_lcdPixelWriter|hclk_counter [2] & (\inst_lcdPixelWriter|hclk_counter[1]~19  $ (GND))) # (!\inst_lcdPixelWriter|hclk_counter [2] & (!\inst_lcdPixelWriter|hclk_counter[1]~19  & VCC))
// \inst_lcdPixelWriter|hclk_counter[2]~22  = CARRY((\inst_lcdPixelWriter|hclk_counter [2] & !\inst_lcdPixelWriter|hclk_counter[1]~19 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[1]~19 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[2]~21_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[2]~22 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[2]~21 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|hclk_counter[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N5
dffeas \inst_lcdPixelWriter|hclk_counter[2] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[2] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[3]~23 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[3]~23_combout  = (\inst_lcdPixelWriter|hclk_counter [3] & (!\inst_lcdPixelWriter|hclk_counter[2]~22 )) # (!\inst_lcdPixelWriter|hclk_counter [3] & ((\inst_lcdPixelWriter|hclk_counter[2]~22 ) # (GND)))
// \inst_lcdPixelWriter|hclk_counter[3]~24  = CARRY((!\inst_lcdPixelWriter|hclk_counter[2]~22 ) # (!\inst_lcdPixelWriter|hclk_counter [3]))

	.dataa(\inst_lcdPixelWriter|hclk_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[2]~22 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[3]~23_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[3]~24 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[3]~23 .lut_mask = 16'h5A5F;
defparam \inst_lcdPixelWriter|hclk_counter[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N7
dffeas \inst_lcdPixelWriter|hclk_counter[3] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[3] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[4]~25 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[4]~25_combout  = (\inst_lcdPixelWriter|hclk_counter [4] & (\inst_lcdPixelWriter|hclk_counter[3]~24  $ (GND))) # (!\inst_lcdPixelWriter|hclk_counter [4] & (!\inst_lcdPixelWriter|hclk_counter[3]~24  & VCC))
// \inst_lcdPixelWriter|hclk_counter[4]~26  = CARRY((\inst_lcdPixelWriter|hclk_counter [4] & !\inst_lcdPixelWriter|hclk_counter[3]~24 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[3]~24 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[4]~25_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[4]~26 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[4]~25 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|hclk_counter[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N9
dffeas \inst_lcdPixelWriter|hclk_counter[4] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[4] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[5]~27 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[5]~27_combout  = (\inst_lcdPixelWriter|hclk_counter [5] & (!\inst_lcdPixelWriter|hclk_counter[4]~26 )) # (!\inst_lcdPixelWriter|hclk_counter [5] & ((\inst_lcdPixelWriter|hclk_counter[4]~26 ) # (GND)))
// \inst_lcdPixelWriter|hclk_counter[5]~28  = CARRY((!\inst_lcdPixelWriter|hclk_counter[4]~26 ) # (!\inst_lcdPixelWriter|hclk_counter [5]))

	.dataa(\inst_lcdPixelWriter|hclk_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[4]~26 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[5]~27_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[5]~28 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[5]~27 .lut_mask = 16'h5A5F;
defparam \inst_lcdPixelWriter|hclk_counter[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N11
dffeas \inst_lcdPixelWriter|hclk_counter[5] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[5] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[6]~29 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[6]~29_combout  = (\inst_lcdPixelWriter|hclk_counter [6] & (\inst_lcdPixelWriter|hclk_counter[5]~28  $ (GND))) # (!\inst_lcdPixelWriter|hclk_counter [6] & (!\inst_lcdPixelWriter|hclk_counter[5]~28  & VCC))
// \inst_lcdPixelWriter|hclk_counter[6]~30  = CARRY((\inst_lcdPixelWriter|hclk_counter [6] & !\inst_lcdPixelWriter|hclk_counter[5]~28 ))

	.dataa(\inst_lcdPixelWriter|hclk_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[5]~28 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[6]~29_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[6]~30 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[6]~29 .lut_mask = 16'hA50A;
defparam \inst_lcdPixelWriter|hclk_counter[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N13
dffeas \inst_lcdPixelWriter|hclk_counter[6] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[6] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[7]~31 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[7]~31_combout  = (\inst_lcdPixelWriter|hclk_counter [7] & (!\inst_lcdPixelWriter|hclk_counter[6]~30 )) # (!\inst_lcdPixelWriter|hclk_counter [7] & ((\inst_lcdPixelWriter|hclk_counter[6]~30 ) # (GND)))
// \inst_lcdPixelWriter|hclk_counter[7]~32  = CARRY((!\inst_lcdPixelWriter|hclk_counter[6]~30 ) # (!\inst_lcdPixelWriter|hclk_counter [7]))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[6]~30 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[7]~31_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[7]~32 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[7]~31 .lut_mask = 16'h3C3F;
defparam \inst_lcdPixelWriter|hclk_counter[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N15
dffeas \inst_lcdPixelWriter|hclk_counter[7] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[7] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[8]~33 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[8]~33_combout  = (\inst_lcdPixelWriter|hclk_counter [8] & (\inst_lcdPixelWriter|hclk_counter[7]~32  $ (GND))) # (!\inst_lcdPixelWriter|hclk_counter [8] & (!\inst_lcdPixelWriter|hclk_counter[7]~32  & VCC))
// \inst_lcdPixelWriter|hclk_counter[8]~34  = CARRY((\inst_lcdPixelWriter|hclk_counter [8] & !\inst_lcdPixelWriter|hclk_counter[7]~32 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[7]~32 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[8]~33_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[8]~34 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[8]~33 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|hclk_counter[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N17
dffeas \inst_lcdPixelWriter|hclk_counter[8] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[8] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[9]~35 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[9]~35_combout  = (\inst_lcdPixelWriter|hclk_counter [9] & (!\inst_lcdPixelWriter|hclk_counter[8]~34 )) # (!\inst_lcdPixelWriter|hclk_counter [9] & ((\inst_lcdPixelWriter|hclk_counter[8]~34 ) # (GND)))
// \inst_lcdPixelWriter|hclk_counter[9]~36  = CARRY((!\inst_lcdPixelWriter|hclk_counter[8]~34 ) # (!\inst_lcdPixelWriter|hclk_counter [9]))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[8]~34 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[9]~35_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[9]~36 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[9]~35 .lut_mask = 16'h3C3F;
defparam \inst_lcdPixelWriter|hclk_counter[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N19
dffeas \inst_lcdPixelWriter|hclk_counter[9] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[9] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[10]~37 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[10]~37_combout  = (\inst_lcdPixelWriter|hclk_counter [10] & (\inst_lcdPixelWriter|hclk_counter[9]~36  $ (GND))) # (!\inst_lcdPixelWriter|hclk_counter [10] & (!\inst_lcdPixelWriter|hclk_counter[9]~36  & VCC))
// \inst_lcdPixelWriter|hclk_counter[10]~38  = CARRY((\inst_lcdPixelWriter|hclk_counter [10] & !\inst_lcdPixelWriter|hclk_counter[9]~36 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[9]~36 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[10]~37_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[10]~38 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[10]~37 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|hclk_counter[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N21
dffeas \inst_lcdPixelWriter|hclk_counter[10] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[10] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[11]~39 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[11]~39_combout  = (\inst_lcdPixelWriter|hclk_counter [11] & (!\inst_lcdPixelWriter|hclk_counter[10]~38 )) # (!\inst_lcdPixelWriter|hclk_counter [11] & ((\inst_lcdPixelWriter|hclk_counter[10]~38 ) # (GND)))
// \inst_lcdPixelWriter|hclk_counter[11]~40  = CARRY((!\inst_lcdPixelWriter|hclk_counter[10]~38 ) # (!\inst_lcdPixelWriter|hclk_counter [11]))

	.dataa(\inst_lcdPixelWriter|hclk_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[10]~38 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[11]~39_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[11]~40 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[11]~39 .lut_mask = 16'h5A5F;
defparam \inst_lcdPixelWriter|hclk_counter[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N23
dffeas \inst_lcdPixelWriter|hclk_counter[11] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[11] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[12]~41 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[12]~41_combout  = (\inst_lcdPixelWriter|hclk_counter [12] & (\inst_lcdPixelWriter|hclk_counter[11]~40  $ (GND))) # (!\inst_lcdPixelWriter|hclk_counter [12] & (!\inst_lcdPixelWriter|hclk_counter[11]~40  & VCC))
// \inst_lcdPixelWriter|hclk_counter[12]~42  = CARRY((\inst_lcdPixelWriter|hclk_counter [12] & !\inst_lcdPixelWriter|hclk_counter[11]~40 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[11]~40 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[12]~41_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[12]~42 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[12]~41 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|hclk_counter[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N25
dffeas \inst_lcdPixelWriter|hclk_counter[12] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[12] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[13]~43 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[13]~43_combout  = (\inst_lcdPixelWriter|hclk_counter [13] & (!\inst_lcdPixelWriter|hclk_counter[12]~42 )) # (!\inst_lcdPixelWriter|hclk_counter [13] & ((\inst_lcdPixelWriter|hclk_counter[12]~42 ) # (GND)))
// \inst_lcdPixelWriter|hclk_counter[13]~44  = CARRY((!\inst_lcdPixelWriter|hclk_counter[12]~42 ) # (!\inst_lcdPixelWriter|hclk_counter [13]))

	.dataa(\inst_lcdPixelWriter|hclk_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[12]~42 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[13]~43_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[13]~44 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[13]~43 .lut_mask = 16'h5A5F;
defparam \inst_lcdPixelWriter|hclk_counter[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N27
dffeas \inst_lcdPixelWriter|hclk_counter[13] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[13] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[14]~45 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[14]~45_combout  = (\inst_lcdPixelWriter|hclk_counter [14] & (\inst_lcdPixelWriter|hclk_counter[13]~44  $ (GND))) # (!\inst_lcdPixelWriter|hclk_counter [14] & (!\inst_lcdPixelWriter|hclk_counter[13]~44  & VCC))
// \inst_lcdPixelWriter|hclk_counter[14]~46  = CARRY((\inst_lcdPixelWriter|hclk_counter [14] & !\inst_lcdPixelWriter|hclk_counter[13]~44 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|hclk_counter[13]~44 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[14]~45_combout ),
	.cout(\inst_lcdPixelWriter|hclk_counter[14]~46 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[14]~45 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|hclk_counter[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \inst_lcdPixelWriter|hclk_counter[14] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[14] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan1~2 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan1~2_combout  = (!\inst_lcdPixelWriter|hclk_counter [14] & (!\inst_lcdPixelWriter|hclk_counter [12] & (!\inst_lcdPixelWriter|hclk_counter [13] & !\inst_lcdPixelWriter|hclk_counter [11])))

	.dataa(\inst_lcdPixelWriter|hclk_counter [14]),
	.datab(\inst_lcdPixelWriter|hclk_counter [12]),
	.datac(\inst_lcdPixelWriter|hclk_counter [13]),
	.datad(\inst_lcdPixelWriter|hclk_counter [11]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan1~2 .lut_mask = 16'h0001;
defparam \inst_lcdPixelWriter|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan1~1 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan1~1_combout  = (!\inst_lcdPixelWriter|hclk_counter [10] & (!\inst_lcdPixelWriter|hclk_counter [7] & (!\inst_lcdPixelWriter|hclk_counter [6] & !\inst_lcdPixelWriter|hclk_counter [9])))

	.dataa(\inst_lcdPixelWriter|hclk_counter [10]),
	.datab(\inst_lcdPixelWriter|hclk_counter [7]),
	.datac(\inst_lcdPixelWriter|hclk_counter [6]),
	.datad(\inst_lcdPixelWriter|hclk_counter [9]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan1~1 .lut_mask = 16'h0001;
defparam \inst_lcdPixelWriter|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneive_lcell_comb \inst_lcdPixelWriter|hclk_counter[15]~47 (
// Equation(s):
// \inst_lcdPixelWriter|hclk_counter[15]~47_combout  = \inst_lcdPixelWriter|hclk_counter [15] $ (\inst_lcdPixelWriter|hclk_counter[14]~46 )

	.dataa(\inst_lcdPixelWriter|hclk_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_lcdPixelWriter|hclk_counter[14]~46 ),
	.combout(\inst_lcdPixelWriter|hclk_counter[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[15]~47 .lut_mask = 16'h5A5A;
defparam \inst_lcdPixelWriter|hclk_counter[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y25_N31
dffeas \inst_lcdPixelWriter|hclk_counter[15] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hclk_counter[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|hclk_counter[0]~20_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|hclk_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|hclk_counter[15] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|hclk_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N0
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan1~0 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan1~0_combout  = (!\inst_lcdPixelWriter|hclk_counter [1] & (!\inst_lcdPixelWriter|hclk_counter [2] & (!\inst_lcdPixelWriter|hclk_counter [3] & !\inst_lcdPixelWriter|hclk_counter [5])))

	.dataa(\inst_lcdPixelWriter|hclk_counter [1]),
	.datab(\inst_lcdPixelWriter|hclk_counter [2]),
	.datac(\inst_lcdPixelWriter|hclk_counter [3]),
	.datad(\inst_lcdPixelWriter|hclk_counter [5]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan1~0 .lut_mask = 16'h0001;
defparam \inst_lcdPixelWriter|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan1~5 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan1~5_combout  = (\inst_lcdPixelWriter|LessThan1~2_combout  & (\inst_lcdPixelWriter|LessThan1~1_combout  & (!\inst_lcdPixelWriter|hclk_counter [15] & \inst_lcdPixelWriter|LessThan1~0_combout )))

	.dataa(\inst_lcdPixelWriter|LessThan1~2_combout ),
	.datab(\inst_lcdPixelWriter|LessThan1~1_combout ),
	.datac(\inst_lcdPixelWriter|hclk_counter [15]),
	.datad(\inst_lcdPixelWriter|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan1~5 .lut_mask = 16'h0800;
defparam \inst_lcdPixelWriter|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneive_lcell_comb \inst_lcdPixelWriter|Equal4~0 (
// Equation(s):
// \inst_lcdPixelWriter|Equal4~0_combout  = (((!\inst_lcdPixelWriter|hclk_counter [8]) # (!\inst_lcdPixelWriter|hclk_counter [0])) # (!\inst_lcdPixelWriter|hclk_counter [4])) # (!\inst_lcdPixelWriter|LessThan1~5_combout )

	.dataa(\inst_lcdPixelWriter|LessThan1~5_combout ),
	.datab(\inst_lcdPixelWriter|hclk_counter [4]),
	.datac(\inst_lcdPixelWriter|hclk_counter [0]),
	.datad(\inst_lcdPixelWriter|hclk_counter [8]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|Equal4~0 .lut_mask = 16'h7FFF;
defparam \inst_lcdPixelWriter|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cycloneive_lcell_comb \inst_lcdPixelWriter|state~0 (
// Equation(s):
// \inst_lcdPixelWriter|state~0_combout  = (\inst_lcdPixelWriter|state [0] & ((\inst_lcdPixelWriter|Equal3~1_combout ) # ((\inst_lcdPixelWriter|Equal4~0_combout )))) # (!\inst_lcdPixelWriter|state [0] & 
// (((!\inst_fifo|dcfifo_component|auto_generated|int_rdempty~combout ))))

	.dataa(\inst_lcdPixelWriter|Equal3~1_combout ),
	.datab(\inst_lcdPixelWriter|Equal4~0_combout ),
	.datac(\inst_lcdPixelWriter|state [0]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|state~0 .lut_mask = 16'hE0EF;
defparam \inst_lcdPixelWriter|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N23
dffeas \inst_lcdPixelWriter|state[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|state[0] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N9
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N27
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N7
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h9669;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N21
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0200;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hD2F0;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N13
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0100;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # ((\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # 
// (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'hFFBB;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  & 
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1 .lut_mask = 16'hC3F0;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N15
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// !\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hD2D2;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N29
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & 
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h7878;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N1
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h6996;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1])

	.dataa(gnd),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'hCC33;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N29
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0FF0;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h6666;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N3
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N23
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N1
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N19
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1])

	.dataa(gnd),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'hCC33;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N31
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ((\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ) # 
// (\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h3322;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\inst_lcdPixelWriter|data_req~q  & 
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\inst_lcdPixelWriter|data_req~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h4000;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N21
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hC3F0;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N13
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N31
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N13
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N9
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N15
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N11
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7])))) # (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6] & (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h1428;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N1
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [7] & (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6])))) # (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7] & (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [6]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [7]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h1428;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N9
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N27
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N25
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N31
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N17
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N17
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N21
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [5] & (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [4] $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) # (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g [5] & 
// (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [4] $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h8241;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (!\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout  & (\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  
// & \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h4400;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4])))) # (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5] & (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [5]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [4]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h8421;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ) # 
// ((\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  & (\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout  & \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout 
// )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'hECCC;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N3
dffeas \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N27
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N9
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N21
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N23
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & 
// (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] $ (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) # (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1] $ (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h6006;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N3
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N3
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X32_Y26_N25
dffeas \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2])))) # (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3] & (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h9009;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [2] & (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [3] $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3])))) # (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g [2] & 
// (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2] & (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [3] $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [2]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [3]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h9009;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N11
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [0] & (\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1])))) # (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g [0] & 
// (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0] & (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [0]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a [1]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h8421;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (!\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout  & (\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  
// & \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h4400;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  = (\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ) # 
// ((\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  & (\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout  & \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout 
// )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'hFF80;
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\inst_loadCtrl|state.STATE_IDLE~q  & (!\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ((!\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ) # 
// (!\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0105;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h78F0;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N23
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N3
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N7
dffeas \inst_fifo|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y28_N11
dffeas \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N29
dffeas \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & 
// (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [2] $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2])))) # (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3] & (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [2] $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h8421;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N7
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N15
dffeas \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [1] & (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & 
// (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0])))) # (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g [1] & 
// (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1] & (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8421;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & 
// (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1])))) # (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0] & (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [0]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [1]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h4812;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & 
// (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3])))) # (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2] & (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [2]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [3]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  & 
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h8800;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (!\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  & ((\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout 
// ) # ((!\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ) # (!\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h00BF;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[10]~19 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[10]~19_combout  = ((\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # (\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )) # (!\inst_lcdPixelWriter|state [0])

	.dataa(\inst_lcdPixelWriter|state [0]),
	.datab(gnd),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[10]~19 .lut_mask = 16'hFFF5;
defparam \inst_lcdPixelWriter|dclk_counter[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N11
dffeas \inst_lcdPixelWriter|dclk_counter[5] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[5] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[6]~30 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[6]~30_combout  = (\inst_lcdPixelWriter|dclk_counter [6] & (\inst_lcdPixelWriter|dclk_counter[5]~29  $ (GND))) # (!\inst_lcdPixelWriter|dclk_counter [6] & (!\inst_lcdPixelWriter|dclk_counter[5]~29  & VCC))
// \inst_lcdPixelWriter|dclk_counter[6]~31  = CARRY((\inst_lcdPixelWriter|dclk_counter [6] & !\inst_lcdPixelWriter|dclk_counter[5]~29 ))

	.dataa(\inst_lcdPixelWriter|dclk_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[5]~29 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[6]~30_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[6]~31 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[6]~30 .lut_mask = 16'hA50A;
defparam \inst_lcdPixelWriter|dclk_counter[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N13
dffeas \inst_lcdPixelWriter|dclk_counter[6] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[6]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[6] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneive_lcell_comb \inst_lcdPixelWriter|Equal3~0 (
// Equation(s):
// \inst_lcdPixelWriter|Equal3~0_combout  = (((\inst_lcdPixelWriter|dclk_counter [0]) # (!\inst_lcdPixelWriter|dclk_counter [1])) # (!\inst_lcdPixelWriter|dclk_counter [6])) # (!\inst_lcdPixelWriter|dclk_counter [5])

	.dataa(\inst_lcdPixelWriter|dclk_counter [5]),
	.datab(\inst_lcdPixelWriter|dclk_counter [6]),
	.datac(\inst_lcdPixelWriter|dclk_counter [0]),
	.datad(\inst_lcdPixelWriter|dclk_counter [1]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|Equal3~0 .lut_mask = 16'hF7FF;
defparam \inst_lcdPixelWriter|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[7]~32 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[7]~32_combout  = (\inst_lcdPixelWriter|dclk_counter [7] & (!\inst_lcdPixelWriter|dclk_counter[6]~31 )) # (!\inst_lcdPixelWriter|dclk_counter [7] & ((\inst_lcdPixelWriter|dclk_counter[6]~31 ) # (GND)))
// \inst_lcdPixelWriter|dclk_counter[7]~33  = CARRY((!\inst_lcdPixelWriter|dclk_counter[6]~31 ) # (!\inst_lcdPixelWriter|dclk_counter [7]))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[6]~31 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[7]~32_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[7]~33 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[7]~32 .lut_mask = 16'h3C3F;
defparam \inst_lcdPixelWriter|dclk_counter[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N15
dffeas \inst_lcdPixelWriter|dclk_counter[7] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[7] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[8]~34 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[8]~34_combout  = (\inst_lcdPixelWriter|dclk_counter [8] & (\inst_lcdPixelWriter|dclk_counter[7]~33  $ (GND))) # (!\inst_lcdPixelWriter|dclk_counter [8] & (!\inst_lcdPixelWriter|dclk_counter[7]~33  & VCC))
// \inst_lcdPixelWriter|dclk_counter[8]~35  = CARRY((\inst_lcdPixelWriter|dclk_counter [8] & !\inst_lcdPixelWriter|dclk_counter[7]~33 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[7]~33 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[8]~34_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[8]~35 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[8]~34 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|dclk_counter[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \inst_lcdPixelWriter|dclk_counter[8] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[8] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[9]~36 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[9]~36_combout  = (\inst_lcdPixelWriter|dclk_counter [9] & (!\inst_lcdPixelWriter|dclk_counter[8]~35 )) # (!\inst_lcdPixelWriter|dclk_counter [9] & ((\inst_lcdPixelWriter|dclk_counter[8]~35 ) # (GND)))
// \inst_lcdPixelWriter|dclk_counter[9]~37  = CARRY((!\inst_lcdPixelWriter|dclk_counter[8]~35 ) # (!\inst_lcdPixelWriter|dclk_counter [9]))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[8]~35 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[9]~36_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[9]~37 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[9]~36 .lut_mask = 16'h3C3F;
defparam \inst_lcdPixelWriter|dclk_counter[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N19
dffeas \inst_lcdPixelWriter|dclk_counter[9] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[9]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[9] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[10]~38 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[10]~38_combout  = (\inst_lcdPixelWriter|dclk_counter [10] & (\inst_lcdPixelWriter|dclk_counter[9]~37  $ (GND))) # (!\inst_lcdPixelWriter|dclk_counter [10] & (!\inst_lcdPixelWriter|dclk_counter[9]~37  & VCC))
// \inst_lcdPixelWriter|dclk_counter[10]~39  = CARRY((\inst_lcdPixelWriter|dclk_counter [10] & !\inst_lcdPixelWriter|dclk_counter[9]~37 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[9]~37 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[10]~38_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[10]~39 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[10]~38 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|dclk_counter[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N21
dffeas \inst_lcdPixelWriter|dclk_counter[10] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[10]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[10] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[11]~40 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[11]~40_combout  = (\inst_lcdPixelWriter|dclk_counter [11] & (!\inst_lcdPixelWriter|dclk_counter[10]~39 )) # (!\inst_lcdPixelWriter|dclk_counter [11] & ((\inst_lcdPixelWriter|dclk_counter[10]~39 ) # (GND)))
// \inst_lcdPixelWriter|dclk_counter[11]~41  = CARRY((!\inst_lcdPixelWriter|dclk_counter[10]~39 ) # (!\inst_lcdPixelWriter|dclk_counter [11]))

	.dataa(\inst_lcdPixelWriter|dclk_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[10]~39 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[11]~40_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[11]~41 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[11]~40 .lut_mask = 16'h5A5F;
defparam \inst_lcdPixelWriter|dclk_counter[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N23
dffeas \inst_lcdPixelWriter|dclk_counter[11] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[11]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[11] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[12]~42 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[12]~42_combout  = (\inst_lcdPixelWriter|dclk_counter [12] & (\inst_lcdPixelWriter|dclk_counter[11]~41  $ (GND))) # (!\inst_lcdPixelWriter|dclk_counter [12] & (!\inst_lcdPixelWriter|dclk_counter[11]~41  & VCC))
// \inst_lcdPixelWriter|dclk_counter[12]~43  = CARRY((\inst_lcdPixelWriter|dclk_counter [12] & !\inst_lcdPixelWriter|dclk_counter[11]~41 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[11]~41 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[12]~42_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[12]~43 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[12]~42 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|dclk_counter[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N25
dffeas \inst_lcdPixelWriter|dclk_counter[12] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[12]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[12] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[13]~44 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[13]~44_combout  = (\inst_lcdPixelWriter|dclk_counter [13] & (!\inst_lcdPixelWriter|dclk_counter[12]~43 )) # (!\inst_lcdPixelWriter|dclk_counter [13] & ((\inst_lcdPixelWriter|dclk_counter[12]~43 ) # (GND)))
// \inst_lcdPixelWriter|dclk_counter[13]~45  = CARRY((!\inst_lcdPixelWriter|dclk_counter[12]~43 ) # (!\inst_lcdPixelWriter|dclk_counter [13]))

	.dataa(\inst_lcdPixelWriter|dclk_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[12]~43 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[13]~44_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[13]~45 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[13]~44 .lut_mask = 16'h5A5F;
defparam \inst_lcdPixelWriter|dclk_counter[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N27
dffeas \inst_lcdPixelWriter|dclk_counter[13] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[13]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[13] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan0~1 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan0~1_combout  = (!\inst_lcdPixelWriter|dclk_counter [12] & (!\inst_lcdPixelWriter|dclk_counter [13] & (!\inst_lcdPixelWriter|dclk_counter [11] & !\inst_lcdPixelWriter|dclk_counter [10])))

	.dataa(\inst_lcdPixelWriter|dclk_counter [12]),
	.datab(\inst_lcdPixelWriter|dclk_counter [13]),
	.datac(\inst_lcdPixelWriter|dclk_counter [11]),
	.datad(\inst_lcdPixelWriter|dclk_counter [10]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan0~1 .lut_mask = 16'h0001;
defparam \inst_lcdPixelWriter|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[14]~46 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[14]~46_combout  = (\inst_lcdPixelWriter|dclk_counter [14] & (\inst_lcdPixelWriter|dclk_counter[13]~45  $ (GND))) # (!\inst_lcdPixelWriter|dclk_counter [14] & (!\inst_lcdPixelWriter|dclk_counter[13]~45  & VCC))
// \inst_lcdPixelWriter|dclk_counter[14]~47  = CARRY((\inst_lcdPixelWriter|dclk_counter [14] & !\inst_lcdPixelWriter|dclk_counter[13]~45 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[13]~45 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[14]~46_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[14]~47 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[14]~46 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|dclk_counter[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N29
dffeas \inst_lcdPixelWriter|dclk_counter[14] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[14]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[14] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[15]~48 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[15]~48_combout  = \inst_lcdPixelWriter|dclk_counter [15] $ (\inst_lcdPixelWriter|dclk_counter[14]~47 )

	.dataa(\inst_lcdPixelWriter|dclk_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_lcdPixelWriter|dclk_counter[14]~47 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[15]~48 .lut_mask = 16'h5A5A;
defparam \inst_lcdPixelWriter|dclk_counter[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N31
dffeas \inst_lcdPixelWriter|dclk_counter[15] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[15] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan0~5 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan0~5_combout  = (\inst_lcdPixelWriter|LessThan0~1_combout  & (!\inst_lcdPixelWriter|dclk_counter [14] & (!\inst_lcdPixelWriter|dclk_counter [15] & \inst_lcdPixelWriter|LessThan0~0_combout )))

	.dataa(\inst_lcdPixelWriter|LessThan0~1_combout ),
	.datab(\inst_lcdPixelWriter|dclk_counter [14]),
	.datac(\inst_lcdPixelWriter|dclk_counter [15]),
	.datad(\inst_lcdPixelWriter|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan0~5 .lut_mask = 16'h0200;
defparam \inst_lcdPixelWriter|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cycloneive_lcell_comb \inst_lcdPixelWriter|Equal3~1 (
// Equation(s):
// \inst_lcdPixelWriter|Equal3~1_combout  = (\inst_lcdPixelWriter|Equal3~0_combout ) # (((!\inst_lcdPixelWriter|dclk_counter [8]) # (!\inst_lcdPixelWriter|dclk_counter [7])) # (!\inst_lcdPixelWriter|LessThan0~5_combout ))

	.dataa(\inst_lcdPixelWriter|Equal3~0_combout ),
	.datab(\inst_lcdPixelWriter|LessThan0~5_combout ),
	.datac(\inst_lcdPixelWriter|dclk_counter [7]),
	.datad(\inst_lcdPixelWriter|dclk_counter [8]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|Equal3~1 .lut_mask = 16'hBFFF;
defparam \inst_lcdPixelWriter|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N20
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[10]~18 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[10]~18_combout  = (!\inst_lcdPixelWriter|state [0]) # (!\inst_lcdPixelWriter|Equal3~1_combout )

	.dataa(\inst_lcdPixelWriter|Equal3~1_combout ),
	.datab(gnd),
	.datac(\inst_lcdPixelWriter|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[10]~18 .lut_mask = 16'h5F5F;
defparam \inst_lcdPixelWriter|dclk_counter[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N1
dffeas \inst_lcdPixelWriter|dclk_counter[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[0] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[1]~20 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[1]~20_combout  = (\inst_lcdPixelWriter|dclk_counter [1] & (!\inst_lcdPixelWriter|dclk_counter[0]~17 )) # (!\inst_lcdPixelWriter|dclk_counter [1] & ((\inst_lcdPixelWriter|dclk_counter[0]~17 ) # (GND)))
// \inst_lcdPixelWriter|dclk_counter[1]~21  = CARRY((!\inst_lcdPixelWriter|dclk_counter[0]~17 ) # (!\inst_lcdPixelWriter|dclk_counter [1]))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[0]~17 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[1]~20_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[1]~21 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[1]~20 .lut_mask = 16'h3C3F;
defparam \inst_lcdPixelWriter|dclk_counter[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N3
dffeas \inst_lcdPixelWriter|dclk_counter[1] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[1] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[2]~22 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[2]~22_combout  = (\inst_lcdPixelWriter|dclk_counter [2] & (\inst_lcdPixelWriter|dclk_counter[1]~21  $ (GND))) # (!\inst_lcdPixelWriter|dclk_counter [2] & (!\inst_lcdPixelWriter|dclk_counter[1]~21  & VCC))
// \inst_lcdPixelWriter|dclk_counter[2]~23  = CARRY((\inst_lcdPixelWriter|dclk_counter [2] & !\inst_lcdPixelWriter|dclk_counter[1]~21 ))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|dclk_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[1]~21 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[2]~22_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[2]~23 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[2]~22 .lut_mask = 16'hC30C;
defparam \inst_lcdPixelWriter|dclk_counter[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N5
dffeas \inst_lcdPixelWriter|dclk_counter[2] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[2] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_counter[3]~24 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_counter[3]~24_combout  = (\inst_lcdPixelWriter|dclk_counter [3] & (!\inst_lcdPixelWriter|dclk_counter[2]~23 )) # (!\inst_lcdPixelWriter|dclk_counter [3] & ((\inst_lcdPixelWriter|dclk_counter[2]~23 ) # (GND)))
// \inst_lcdPixelWriter|dclk_counter[3]~25  = CARRY((!\inst_lcdPixelWriter|dclk_counter[2]~23 ) # (!\inst_lcdPixelWriter|dclk_counter [3]))

	.dataa(\inst_lcdPixelWriter|dclk_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_lcdPixelWriter|dclk_counter[2]~23 ),
	.combout(\inst_lcdPixelWriter|dclk_counter[3]~24_combout ),
	.cout(\inst_lcdPixelWriter|dclk_counter[3]~25 ));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[3]~24 .lut_mask = 16'h5A5F;
defparam \inst_lcdPixelWriter|dclk_counter[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y27_N7
dffeas \inst_lcdPixelWriter|dclk_counter[3] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[3] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y27_N9
dffeas \inst_lcdPixelWriter|dclk_counter[4] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_counter[4]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst_lcdPixelWriter|dclk_counter[10]~18_combout ),
	.sload(gnd),
	.ena(\inst_lcdPixelWriter|dclk_counter[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_counter[4] .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan0~0 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan0~0_combout  = (!\inst_lcdPixelWriter|dclk_counter [4] & (!\inst_lcdPixelWriter|dclk_counter [3] & (!\inst_lcdPixelWriter|dclk_counter [2] & !\inst_lcdPixelWriter|dclk_counter [9])))

	.dataa(\inst_lcdPixelWriter|dclk_counter [4]),
	.datab(\inst_lcdPixelWriter|dclk_counter [3]),
	.datac(\inst_lcdPixelWriter|dclk_counter [2]),
	.datad(\inst_lcdPixelWriter|dclk_counter [9]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan0~0 .lut_mask = 16'h0001;
defparam \inst_lcdPixelWriter|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan0~3 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan0~3_combout  = (!\inst_lcdPixelWriter|dclk_counter [15] & !\inst_lcdPixelWriter|dclk_counter [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_lcdPixelWriter|dclk_counter [15]),
	.datad(\inst_lcdPixelWriter|dclk_counter [14]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan0~3 .lut_mask = 16'h000F;
defparam \inst_lcdPixelWriter|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan0~2 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan0~2_combout  = (!\inst_lcdPixelWriter|dclk_counter [5] & (!\inst_lcdPixelWriter|dclk_counter [6] & (!\inst_lcdPixelWriter|dclk_counter [7] & !\inst_lcdPixelWriter|dclk_counter [8])))

	.dataa(\inst_lcdPixelWriter|dclk_counter [5]),
	.datab(\inst_lcdPixelWriter|dclk_counter [6]),
	.datac(\inst_lcdPixelWriter|dclk_counter [7]),
	.datad(\inst_lcdPixelWriter|dclk_counter [8]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan0~2 .lut_mask = 16'h0001;
defparam \inst_lcdPixelWriter|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan0~4 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan0~4_combout  = (\inst_lcdPixelWriter|LessThan0~0_combout  & (\inst_lcdPixelWriter|LessThan0~3_combout  & (\inst_lcdPixelWriter|LessThan0~2_combout  & \inst_lcdPixelWriter|LessThan0~1_combout )))

	.dataa(\inst_lcdPixelWriter|LessThan0~0_combout ),
	.datab(\inst_lcdPixelWriter|LessThan0~3_combout ),
	.datac(\inst_lcdPixelWriter|LessThan0~2_combout ),
	.datad(\inst_lcdPixelWriter|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan0~4 .lut_mask = 16'h8000;
defparam \inst_lcdPixelWriter|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan1~3 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan1~3_combout  = (!\inst_lcdPixelWriter|hclk_counter [4] & (!\inst_lcdPixelWriter|hclk_counter [15] & !\inst_lcdPixelWriter|hclk_counter [8]))

	.dataa(gnd),
	.datab(\inst_lcdPixelWriter|hclk_counter [4]),
	.datac(\inst_lcdPixelWriter|hclk_counter [15]),
	.datad(\inst_lcdPixelWriter|hclk_counter [8]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan1~3 .lut_mask = 16'h0003;
defparam \inst_lcdPixelWriter|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneive_lcell_comb \inst_lcdPixelWriter|LessThan1~4 (
// Equation(s):
// \inst_lcdPixelWriter|LessThan1~4_combout  = (\inst_lcdPixelWriter|LessThan1~3_combout  & (\inst_lcdPixelWriter|LessThan1~1_combout  & (\inst_lcdPixelWriter|LessThan1~2_combout  & \inst_lcdPixelWriter|LessThan1~0_combout )))

	.dataa(\inst_lcdPixelWriter|LessThan1~3_combout ),
	.datab(\inst_lcdPixelWriter|LessThan1~1_combout ),
	.datac(\inst_lcdPixelWriter|LessThan1~2_combout ),
	.datad(\inst_lcdPixelWriter|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|LessThan1~4 .lut_mask = 16'h8000;
defparam \inst_lcdPixelWriter|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cycloneive_lcell_comb \inst_lcdPixelWriter|data_req~0 (
// Equation(s):
// \inst_lcdPixelWriter|data_req~0_combout  = (!\inst_lcdPixelWriter|LessThan1~4_combout  & (((\inst_lcdPixelWriter|dclk_counter [0] & \inst_lcdPixelWriter|dclk_counter [1])) # (!\inst_lcdPixelWriter|LessThan0~4_combout )))

	.dataa(\inst_lcdPixelWriter|LessThan0~4_combout ),
	.datab(\inst_lcdPixelWriter|LessThan1~4_combout ),
	.datac(\inst_lcdPixelWriter|dclk_counter [0]),
	.datad(\inst_lcdPixelWriter|dclk_counter [1]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|data_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|data_req~0 .lut_mask = 16'h3111;
defparam \inst_lcdPixelWriter|data_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N27
dffeas \inst_lcdPixelWriter|data_req (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|data_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|data_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|data_req .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|data_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\inst_lcdPixelWriter|data_req~q  & ((\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # (\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\inst_lcdPixelWriter|data_req~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hAA88;
defparam \inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & !\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0D2;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N9
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ((\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )) # 
// (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'hFF77;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  & 
// \inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.datab(gnd),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1 .lut_mask = 16'hA5F0;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N5
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N15
dffeas \inst_fifo|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N31
dffeas \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N21
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N5
dffeas \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y28_N9
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N19
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  = (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [5] & (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & 
// (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [4] $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4])))) # (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g [5] & 
// (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5] & (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [4] $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h8421;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N10
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y27_N11
dffeas \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout  = \inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .lut_mask = 16'hFF00;
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N29
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .power_up = "low";
defparam \inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\inst_fifo|dcfifo_component|auto_generated|rdptr_g [6] & (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & 
// (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] $ (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g [7])))) # (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g [6] & 
// (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] & (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] $ (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h8241;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & 
// (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )))) # (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7] & (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6] $ (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [6]),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [7]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h8241;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & 
// (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5])))) # (!\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4] & (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]))))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [4]),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a [5]),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h8421;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  & 
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h8800;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout  = (!\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  & (((\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout 
// ) # (!\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout )) # (!\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout )))

	.dataa(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datac(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h00F7;
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|int_rdempty~combout  = (!\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & !\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )

	.dataa(gnd),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h0033;
defparam \inst_fifo|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneive_lcell_comb \buttonSt~0 (
// Equation(s):
// \buttonSt~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & (((\buttonSt~q  & !\inst_fifo|dcfifo_component|auto_generated|int_rdempty~combout )) # (!\KEY[0]~input_o ))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & (((\buttonSt~q ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\buttonSt~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\buttonSt~0_combout ),
	.cout());
// synopsys translate_off
defparam \buttonSt~0 .lut_mask = 16'h72F2;
defparam \buttonSt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas buttonSt(
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\buttonSt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buttonSt~q ),
	.prn(vcc));
// synopsys translate_off
defparam buttonSt.is_wysiwyg = "true";
defparam buttonSt.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \newFrame~0 (
// Equation(s):
// \newFrame~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & (!\KEY[0]~input_o  & !\buttonSt~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\buttonSt~q ),
	.cin(gnd),
	.combout(\newFrame~0_combout ),
	.cout());
// synopsys translate_off
defparam \newFrame~0 .lut_mask = 16'h000C;
defparam \newFrame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas newFrame(
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\newFrame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\newFrame~q ),
	.prn(vcc));
// synopsys translate_off
defparam newFrame.is_wysiwyg = "true";
defparam newFrame.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \inst_loadCtrl|Add2~0 (
// Equation(s):
// \inst_loadCtrl|Add2~0_combout  = \inst_loadCtrl|xPixel [0] $ (VCC)
// \inst_loadCtrl|Add2~1  = CARRY(\inst_loadCtrl|xPixel [0])

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_loadCtrl|Add2~0_combout ),
	.cout(\inst_loadCtrl|Add2~1 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~0 .lut_mask = 16'h33CC;
defparam \inst_loadCtrl|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \inst_loadCtrl|Selector15~0 (
// Equation(s):
// \inst_loadCtrl|Selector15~0_combout  = (\inst_loadCtrl|Add2~0_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ) # ((\inst_loadCtrl|state.STATE_IDLE~q  & \inst_loadCtrl|xPixel [0])))) # (!\inst_loadCtrl|Add2~0_combout  & (\inst_loadCtrl|state.STATE_IDLE~q 
//  & (\inst_loadCtrl|xPixel [0])))

	.dataa(\inst_loadCtrl|Add2~0_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|xPixel [0]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector15~0 .lut_mask = 16'hEAC0;
defparam \inst_loadCtrl|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N9
dffeas \inst_loadCtrl|xPixel[0] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \inst_loadCtrl|Add2~2 (
// Equation(s):
// \inst_loadCtrl|Add2~2_combout  = (\inst_loadCtrl|xPixel [1] & (!\inst_loadCtrl|Add2~1 )) # (!\inst_loadCtrl|xPixel [1] & ((\inst_loadCtrl|Add2~1 ) # (GND)))
// \inst_loadCtrl|Add2~3  = CARRY((!\inst_loadCtrl|Add2~1 ) # (!\inst_loadCtrl|xPixel [1]))

	.dataa(\inst_loadCtrl|xPixel [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~1 ),
	.combout(\inst_loadCtrl|Add2~2_combout ),
	.cout(\inst_loadCtrl|Add2~3 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~2 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \inst_loadCtrl|Selector14~0 (
// Equation(s):
// \inst_loadCtrl|Selector14~0_combout  = (\inst_loadCtrl|Add2~2_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ) # ((\inst_loadCtrl|state.STATE_IDLE~q  & \inst_loadCtrl|xPixel [1])))) # (!\inst_loadCtrl|Add2~2_combout  & (\inst_loadCtrl|state.STATE_IDLE~q 
//  & (\inst_loadCtrl|xPixel [1])))

	.dataa(\inst_loadCtrl|Add2~2_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|xPixel [1]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector14~0 .lut_mask = 16'hEAC0;
defparam \inst_loadCtrl|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N11
dffeas \inst_loadCtrl|xPixel[1] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[1] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \inst_loadCtrl|Add2~4 (
// Equation(s):
// \inst_loadCtrl|Add2~4_combout  = (\inst_loadCtrl|xPixel [2] & (\inst_loadCtrl|Add2~3  $ (GND))) # (!\inst_loadCtrl|xPixel [2] & (!\inst_loadCtrl|Add2~3  & VCC))
// \inst_loadCtrl|Add2~5  = CARRY((\inst_loadCtrl|xPixel [2] & !\inst_loadCtrl|Add2~3 ))

	.dataa(\inst_loadCtrl|xPixel [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~3 ),
	.combout(\inst_loadCtrl|Add2~4_combout ),
	.cout(\inst_loadCtrl|Add2~5 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~4 .lut_mask = 16'hA50A;
defparam \inst_loadCtrl|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \inst_loadCtrl|Selector13~0 (
// Equation(s):
// \inst_loadCtrl|Selector13~0_combout  = (\inst_loadCtrl|Add2~4_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ) # ((\inst_loadCtrl|state.STATE_IDLE~q  & \inst_loadCtrl|xPixel [2])))) # (!\inst_loadCtrl|Add2~4_combout  & (\inst_loadCtrl|state.STATE_IDLE~q 
//  & (\inst_loadCtrl|xPixel [2])))

	.dataa(\inst_loadCtrl|Add2~4_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|xPixel [2]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector13~0 .lut_mask = 16'hEAC0;
defparam \inst_loadCtrl|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \inst_loadCtrl|xPixel[2] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[2] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \inst_loadCtrl|Add2~6 (
// Equation(s):
// \inst_loadCtrl|Add2~6_combout  = (\inst_loadCtrl|xPixel [3] & (!\inst_loadCtrl|Add2~5 )) # (!\inst_loadCtrl|xPixel [3] & ((\inst_loadCtrl|Add2~5 ) # (GND)))
// \inst_loadCtrl|Add2~7  = CARRY((!\inst_loadCtrl|Add2~5 ) # (!\inst_loadCtrl|xPixel [3]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~5 ),
	.combout(\inst_loadCtrl|Add2~6_combout ),
	.cout(\inst_loadCtrl|Add2~7 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~6 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \inst_loadCtrl|Selector12~0 (
// Equation(s):
// \inst_loadCtrl|Selector12~0_combout  = (\inst_loadCtrl|Add2~6_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ) # ((\inst_loadCtrl|state.STATE_IDLE~q  & \inst_loadCtrl|xPixel [3])))) # (!\inst_loadCtrl|Add2~6_combout  & (\inst_loadCtrl|state.STATE_IDLE~q 
//  & (\inst_loadCtrl|xPixel [3])))

	.dataa(\inst_loadCtrl|Add2~6_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|xPixel [3]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector12~0 .lut_mask = 16'hEAC0;
defparam \inst_loadCtrl|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \inst_loadCtrl|xPixel[3] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[3] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \inst_loadCtrl|Add2~8 (
// Equation(s):
// \inst_loadCtrl|Add2~8_combout  = (\inst_loadCtrl|xPixel [4] & (\inst_loadCtrl|Add2~7  $ (GND))) # (!\inst_loadCtrl|xPixel [4] & (!\inst_loadCtrl|Add2~7  & VCC))
// \inst_loadCtrl|Add2~9  = CARRY((\inst_loadCtrl|xPixel [4] & !\inst_loadCtrl|Add2~7 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~7 ),
	.combout(\inst_loadCtrl|Add2~8_combout ),
	.cout(\inst_loadCtrl|Add2~9 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~8 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \inst_loadCtrl|Selector11~0 (
// Equation(s):
// \inst_loadCtrl|Selector11~0_combout  = (\inst_loadCtrl|Add2~8_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ) # ((\inst_loadCtrl|state.STATE_IDLE~q  & \inst_loadCtrl|xPixel [4])))) # (!\inst_loadCtrl|Add2~8_combout  & (\inst_loadCtrl|state.STATE_IDLE~q 
//  & (\inst_loadCtrl|xPixel [4])))

	.dataa(\inst_loadCtrl|Add2~8_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|xPixel [4]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector11~0 .lut_mask = 16'hEAC0;
defparam \inst_loadCtrl|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N15
dffeas \inst_loadCtrl|xPixel[4] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[4] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \inst_loadCtrl|Add2~10 (
// Equation(s):
// \inst_loadCtrl|Add2~10_combout  = (\inst_loadCtrl|xPixel [5] & (!\inst_loadCtrl|Add2~9 )) # (!\inst_loadCtrl|xPixel [5] & ((\inst_loadCtrl|Add2~9 ) # (GND)))
// \inst_loadCtrl|Add2~11  = CARRY((!\inst_loadCtrl|Add2~9 ) # (!\inst_loadCtrl|xPixel [5]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~9 ),
	.combout(\inst_loadCtrl|Add2~10_combout ),
	.cout(\inst_loadCtrl|Add2~11 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~10 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \inst_loadCtrl|Selector10~0 (
// Equation(s):
// \inst_loadCtrl|Selector10~0_combout  = (\inst_loadCtrl|Selector7~0_combout  & ((\inst_loadCtrl|Add2~10_combout ) # ((\inst_loadCtrl|xPixel [5] & \inst_loadCtrl|state.STATE_IDLE~q )))) # (!\inst_loadCtrl|Selector7~0_combout  & (((\inst_loadCtrl|xPixel [5] 
// & \inst_loadCtrl|state.STATE_IDLE~q ))))

	.dataa(\inst_loadCtrl|Selector7~0_combout ),
	.datab(\inst_loadCtrl|Add2~10_combout ),
	.datac(\inst_loadCtrl|xPixel [5]),
	.datad(\inst_loadCtrl|state.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector10~0 .lut_mask = 16'hF888;
defparam \inst_loadCtrl|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \inst_loadCtrl|xPixel[5] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[5] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \inst_loadCtrl|Add2~12 (
// Equation(s):
// \inst_loadCtrl|Add2~12_combout  = (\inst_loadCtrl|xPixel [6] & (\inst_loadCtrl|Add2~11  $ (GND))) # (!\inst_loadCtrl|xPixel [6] & (!\inst_loadCtrl|Add2~11  & VCC))
// \inst_loadCtrl|Add2~13  = CARRY((\inst_loadCtrl|xPixel [6] & !\inst_loadCtrl|Add2~11 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~11 ),
	.combout(\inst_loadCtrl|Add2~12_combout ),
	.cout(\inst_loadCtrl|Add2~13 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~12 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \inst_loadCtrl|Selector9~0 (
// Equation(s):
// \inst_loadCtrl|Selector9~0_combout  = (\inst_loadCtrl|Selector7~0_combout  & ((\inst_loadCtrl|Add2~12_combout ) # ((\inst_loadCtrl|xPixel [6] & \inst_loadCtrl|state.STATE_IDLE~q )))) # (!\inst_loadCtrl|Selector7~0_combout  & (((\inst_loadCtrl|xPixel [6] & 
// \inst_loadCtrl|state.STATE_IDLE~q ))))

	.dataa(\inst_loadCtrl|Selector7~0_combout ),
	.datab(\inst_loadCtrl|Add2~12_combout ),
	.datac(\inst_loadCtrl|xPixel [6]),
	.datad(\inst_loadCtrl|state.STATE_IDLE~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector9~0 .lut_mask = 16'hF888;
defparam \inst_loadCtrl|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \inst_loadCtrl|xPixel[6] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[6] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \inst_loadCtrl|Add2~14 (
// Equation(s):
// \inst_loadCtrl|Add2~14_combout  = (\inst_loadCtrl|xPixel [7] & (!\inst_loadCtrl|Add2~13 )) # (!\inst_loadCtrl|xPixel [7] & ((\inst_loadCtrl|Add2~13 ) # (GND)))
// \inst_loadCtrl|Add2~15  = CARRY((!\inst_loadCtrl|Add2~13 ) # (!\inst_loadCtrl|xPixel [7]))

	.dataa(\inst_loadCtrl|xPixel [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~13 ),
	.combout(\inst_loadCtrl|Add2~14_combout ),
	.cout(\inst_loadCtrl|Add2~15 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~14 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \inst_loadCtrl|Selector8~0 (
// Equation(s):
// \inst_loadCtrl|Selector8~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & ((\inst_loadCtrl|xPixel [7]) # ((\inst_loadCtrl|Add2~14_combout  & \inst_loadCtrl|Selector7~0_combout )))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & (\inst_loadCtrl|Add2~14_combout 
//  & ((\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Add2~14_combout ),
	.datac(\inst_loadCtrl|xPixel [7]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector8~0 .lut_mask = 16'hECA0;
defparam \inst_loadCtrl|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \inst_loadCtrl|xPixel[7] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[7] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \inst_loadCtrl|Add2~16 (
// Equation(s):
// \inst_loadCtrl|Add2~16_combout  = (\inst_loadCtrl|xPixel [8] & (\inst_loadCtrl|Add2~15  $ (GND))) # (!\inst_loadCtrl|xPixel [8] & (!\inst_loadCtrl|Add2~15  & VCC))
// \inst_loadCtrl|Add2~17  = CARRY((\inst_loadCtrl|xPixel [8] & !\inst_loadCtrl|Add2~15 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~15 ),
	.combout(\inst_loadCtrl|Add2~16_combout ),
	.cout(\inst_loadCtrl|Add2~17 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~16 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \inst_loadCtrl|Selector7~1 (
// Equation(s):
// \inst_loadCtrl|Selector7~1_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & ((\inst_loadCtrl|xPixel [8]) # ((\inst_loadCtrl|Add2~16_combout  & \inst_loadCtrl|Selector7~0_combout )))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & (\inst_loadCtrl|Add2~16_combout 
//  & ((\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Add2~16_combout ),
	.datac(\inst_loadCtrl|xPixel [8]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector7~1 .lut_mask = 16'hECA0;
defparam \inst_loadCtrl|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \inst_loadCtrl|xPixel[8] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[8] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \inst_loadCtrl|Add2~18 (
// Equation(s):
// \inst_loadCtrl|Add2~18_combout  = (\inst_loadCtrl|xPixel [9] & (!\inst_loadCtrl|Add2~17 )) # (!\inst_loadCtrl|xPixel [9] & ((\inst_loadCtrl|Add2~17 ) # (GND)))
// \inst_loadCtrl|Add2~19  = CARRY((!\inst_loadCtrl|Add2~17 ) # (!\inst_loadCtrl|xPixel [9]))

	.dataa(\inst_loadCtrl|xPixel [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~17 ),
	.combout(\inst_loadCtrl|Add2~18_combout ),
	.cout(\inst_loadCtrl|Add2~19 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~18 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \inst_loadCtrl|Selector6~0 (
// Equation(s):
// \inst_loadCtrl|Selector6~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & ((\inst_loadCtrl|xPixel [9]) # ((\inst_loadCtrl|Add2~18_combout  & \inst_loadCtrl|state.STATE_RENDER~q )))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & 
// (\inst_loadCtrl|Add2~18_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Add2~18_combout ),
	.datac(\inst_loadCtrl|xPixel [9]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector6~0 .lut_mask = 16'hECA0;
defparam \inst_loadCtrl|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N27
dffeas \inst_loadCtrl|xPixel[9] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[9] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \inst_loadCtrl|Add2~20 (
// Equation(s):
// \inst_loadCtrl|Add2~20_combout  = (\inst_loadCtrl|xPixel [10] & (\inst_loadCtrl|Add2~19  $ (GND))) # (!\inst_loadCtrl|xPixel [10] & (!\inst_loadCtrl|Add2~19  & VCC))
// \inst_loadCtrl|Add2~21  = CARRY((\inst_loadCtrl|xPixel [10] & !\inst_loadCtrl|Add2~19 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~19 ),
	.combout(\inst_loadCtrl|Add2~20_combout ),
	.cout(\inst_loadCtrl|Add2~21 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~20 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \inst_loadCtrl|Selector5~0 (
// Equation(s):
// \inst_loadCtrl|Selector5~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & ((\inst_loadCtrl|xPixel [10]) # ((\inst_loadCtrl|Add2~20_combout  & \inst_loadCtrl|state.STATE_RENDER~q )))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & 
// (\inst_loadCtrl|Add2~20_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Add2~20_combout ),
	.datac(\inst_loadCtrl|xPixel [10]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector5~0 .lut_mask = 16'hECA0;
defparam \inst_loadCtrl|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N21
dffeas \inst_loadCtrl|xPixel[10] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[10] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \inst_loadCtrl|Add2~22 (
// Equation(s):
// \inst_loadCtrl|Add2~22_combout  = (\inst_loadCtrl|xPixel [11] & (!\inst_loadCtrl|Add2~21 )) # (!\inst_loadCtrl|xPixel [11] & ((\inst_loadCtrl|Add2~21 ) # (GND)))
// \inst_loadCtrl|Add2~23  = CARRY((!\inst_loadCtrl|Add2~21 ) # (!\inst_loadCtrl|xPixel [11]))

	.dataa(\inst_loadCtrl|xPixel [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~21 ),
	.combout(\inst_loadCtrl|Add2~22_combout ),
	.cout(\inst_loadCtrl|Add2~23 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~22 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \inst_loadCtrl|Selector4~0 (
// Equation(s):
// \inst_loadCtrl|Selector4~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & ((\inst_loadCtrl|xPixel [11]) # ((\inst_loadCtrl|Add2~22_combout  & \inst_loadCtrl|state.STATE_RENDER~q )))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & 
// (\inst_loadCtrl|Add2~22_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Add2~22_combout ),
	.datac(\inst_loadCtrl|xPixel [11]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector4~0 .lut_mask = 16'hECA0;
defparam \inst_loadCtrl|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \inst_loadCtrl|xPixel[11] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[11] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \inst_loadCtrl|Add2~24 (
// Equation(s):
// \inst_loadCtrl|Add2~24_combout  = (\inst_loadCtrl|xPixel [12] & (\inst_loadCtrl|Add2~23  $ (GND))) # (!\inst_loadCtrl|xPixel [12] & (!\inst_loadCtrl|Add2~23  & VCC))
// \inst_loadCtrl|Add2~25  = CARRY((\inst_loadCtrl|xPixel [12] & !\inst_loadCtrl|Add2~23 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~23 ),
	.combout(\inst_loadCtrl|Add2~24_combout ),
	.cout(\inst_loadCtrl|Add2~25 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~24 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \inst_loadCtrl|Selector3~0 (
// Equation(s):
// \inst_loadCtrl|Selector3~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & ((\inst_loadCtrl|xPixel [12]) # ((\inst_loadCtrl|Add2~24_combout  & \inst_loadCtrl|state.STATE_RENDER~q )))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & 
// (\inst_loadCtrl|Add2~24_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Add2~24_combout ),
	.datac(\inst_loadCtrl|xPixel [12]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector3~0 .lut_mask = 16'hECA0;
defparam \inst_loadCtrl|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N25
dffeas \inst_loadCtrl|xPixel[12] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[12] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \inst_loadCtrl|Add2~26 (
// Equation(s):
// \inst_loadCtrl|Add2~26_combout  = (\inst_loadCtrl|xPixel [13] & (!\inst_loadCtrl|Add2~25 )) # (!\inst_loadCtrl|xPixel [13] & ((\inst_loadCtrl|Add2~25 ) # (GND)))
// \inst_loadCtrl|Add2~27  = CARRY((!\inst_loadCtrl|Add2~25 ) # (!\inst_loadCtrl|xPixel [13]))

	.dataa(\inst_loadCtrl|xPixel [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~25 ),
	.combout(\inst_loadCtrl|Add2~26_combout ),
	.cout(\inst_loadCtrl|Add2~27 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~26 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \inst_loadCtrl|Selector2~0 (
// Equation(s):
// \inst_loadCtrl|Selector2~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & ((\inst_loadCtrl|xPixel [13]) # ((\inst_loadCtrl|Add2~26_combout  & \inst_loadCtrl|state.STATE_RENDER~q )))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & 
// (\inst_loadCtrl|Add2~26_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Add2~26_combout ),
	.datac(\inst_loadCtrl|xPixel [13]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector2~0 .lut_mask = 16'hECA0;
defparam \inst_loadCtrl|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \inst_loadCtrl|xPixel[13] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[13] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \inst_loadCtrl|Add2~28 (
// Equation(s):
// \inst_loadCtrl|Add2~28_combout  = (\inst_loadCtrl|xPixel [14] & (\inst_loadCtrl|Add2~27  $ (GND))) # (!\inst_loadCtrl|xPixel [14] & (!\inst_loadCtrl|Add2~27  & VCC))
// \inst_loadCtrl|Add2~29  = CARRY((\inst_loadCtrl|xPixel [14] & !\inst_loadCtrl|Add2~27 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~27 ),
	.combout(\inst_loadCtrl|Add2~28_combout ),
	.cout(\inst_loadCtrl|Add2~29 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~28 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \inst_loadCtrl|Selector1~0 (
// Equation(s):
// \inst_loadCtrl|Selector1~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & ((\inst_loadCtrl|xPixel [14]) # ((\inst_loadCtrl|state.STATE_RENDER~q  & \inst_loadCtrl|Add2~28_combout )))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & 
// (\inst_loadCtrl|state.STATE_RENDER~q  & ((\inst_loadCtrl|Add2~28_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|state.STATE_RENDER~q ),
	.datac(\inst_loadCtrl|xPixel [14]),
	.datad(\inst_loadCtrl|Add2~28_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector1~0 .lut_mask = 16'hECA0;
defparam \inst_loadCtrl|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N19
dffeas \inst_loadCtrl|xPixel[14] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[14] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \inst_loadCtrl|Add2~30 (
// Equation(s):
// \inst_loadCtrl|Add2~30_combout  = (\inst_loadCtrl|xPixel [15] & (!\inst_loadCtrl|Add2~29 )) # (!\inst_loadCtrl|xPixel [15] & ((\inst_loadCtrl|Add2~29 ) # (GND)))
// \inst_loadCtrl|Add2~31  = CARRY((!\inst_loadCtrl|Add2~29 ) # (!\inst_loadCtrl|xPixel [15]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|xPixel [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add2~29 ),
	.combout(\inst_loadCtrl|Add2~30_combout ),
	.cout(\inst_loadCtrl|Add2~31 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add2~30 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \inst_loadCtrl|Selector0~0 (
// Equation(s):
// \inst_loadCtrl|Selector0~0_combout  = (\inst_loadCtrl|state.STATE_IDLE~q  & ((\inst_loadCtrl|xPixel [15]) # ((\inst_loadCtrl|Add2~30_combout  & \inst_loadCtrl|state.STATE_RENDER~q )))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & 
// (\inst_loadCtrl|Add2~30_combout  & ((\inst_loadCtrl|state.STATE_RENDER~q ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Add2~30_combout ),
	.datac(\inst_loadCtrl|xPixel [15]),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector0~0 .lut_mask = 16'hECA0;
defparam \inst_loadCtrl|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N29
dffeas \inst_loadCtrl|xPixel[15] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|xPixel [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|xPixel[15] .is_wysiwyg = "true";
defparam \inst_loadCtrl|xPixel[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \inst_loadCtrl|Add2~32 (
// Equation(s):
// \inst_loadCtrl|Add2~32_combout  = !\inst_loadCtrl|Add2~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_loadCtrl|Add2~31 ),
	.combout(\inst_loadCtrl|Add2~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Add2~32 .lut_mask = 16'h0F0F;
defparam \inst_loadCtrl|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \inst_loadCtrl|Equal1~3 (
// Equation(s):
// \inst_loadCtrl|Equal1~3_combout  = (!\inst_loadCtrl|Add2~22_combout  & (!\inst_loadCtrl|Add2~18_combout  & (!\inst_loadCtrl|Add2~20_combout  & \inst_loadCtrl|Add2~16_combout )))

	.dataa(\inst_loadCtrl|Add2~22_combout ),
	.datab(\inst_loadCtrl|Add2~18_combout ),
	.datac(\inst_loadCtrl|Add2~20_combout ),
	.datad(\inst_loadCtrl|Add2~16_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal1~3 .lut_mask = 16'h0100;
defparam \inst_loadCtrl|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \inst_loadCtrl|Equal1~1 (
// Equation(s):
// \inst_loadCtrl|Equal1~1_combout  = (\inst_loadCtrl|Add2~10_combout  & !\inst_loadCtrl|Add2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|Add2~10_combout ),
	.datad(\inst_loadCtrl|Add2~8_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal1~1 .lut_mask = 16'h00F0;
defparam \inst_loadCtrl|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \inst_loadCtrl|Equal1~0 (
// Equation(s):
// \inst_loadCtrl|Equal1~0_combout  = (!\inst_loadCtrl|Add2~4_combout  & (!\inst_loadCtrl|Add2~2_combout  & (!\inst_loadCtrl|Add2~6_combout  & !\inst_loadCtrl|Add2~0_combout )))

	.dataa(\inst_loadCtrl|Add2~4_combout ),
	.datab(\inst_loadCtrl|Add2~2_combout ),
	.datac(\inst_loadCtrl|Add2~6_combout ),
	.datad(\inst_loadCtrl|Add2~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal1~0 .lut_mask = 16'h0001;
defparam \inst_loadCtrl|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \inst_loadCtrl|Equal1~2 (
// Equation(s):
// \inst_loadCtrl|Equal1~2_combout  = (\inst_loadCtrl|Equal1~1_combout  & (\inst_loadCtrl|Equal1~0_combout  & (\inst_loadCtrl|Add2~14_combout  & \inst_loadCtrl|Add2~12_combout )))

	.dataa(\inst_loadCtrl|Equal1~1_combout ),
	.datab(\inst_loadCtrl|Equal1~0_combout ),
	.datac(\inst_loadCtrl|Add2~14_combout ),
	.datad(\inst_loadCtrl|Add2~12_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal1~2 .lut_mask = 16'h8000;
defparam \inst_loadCtrl|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \inst_loadCtrl|Equal1~4 (
// Equation(s):
// \inst_loadCtrl|Equal1~4_combout  = (!\inst_loadCtrl|Add2~28_combout  & (!\inst_loadCtrl|Add2~30_combout  & (!\inst_loadCtrl|Add2~24_combout  & !\inst_loadCtrl|Add2~26_combout )))

	.dataa(\inst_loadCtrl|Add2~28_combout ),
	.datab(\inst_loadCtrl|Add2~30_combout ),
	.datac(\inst_loadCtrl|Add2~24_combout ),
	.datad(\inst_loadCtrl|Add2~26_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal1~4 .lut_mask = 16'h0001;
defparam \inst_loadCtrl|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \inst_loadCtrl|Equal1~5 (
// Equation(s):
// \inst_loadCtrl|Equal1~5_combout  = (!\inst_loadCtrl|Add2~32_combout  & (\inst_loadCtrl|Equal1~3_combout  & (\inst_loadCtrl|Equal1~2_combout  & \inst_loadCtrl|Equal1~4_combout )))

	.dataa(\inst_loadCtrl|Add2~32_combout ),
	.datab(\inst_loadCtrl|Equal1~3_combout ),
	.datac(\inst_loadCtrl|Equal1~2_combout ),
	.datad(\inst_loadCtrl|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal1~5 .lut_mask = 16'h4000;
defparam \inst_loadCtrl|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \inst_loadCtrl|Selector7~0 (
// Equation(s):
// \inst_loadCtrl|Selector7~0_combout  = (!\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|state.STATE_RENDER~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_loadCtrl|Equal1~5_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector7~0 .lut_mask = 16'h0F00;
defparam \inst_loadCtrl|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \inst_loadCtrl|Add1~0 (
// Equation(s):
// \inst_loadCtrl|Add1~0_combout  = \inst_loadCtrl|yPixel [0] $ (VCC)
// \inst_loadCtrl|Add1~1  = CARRY(\inst_loadCtrl|yPixel [0])

	.dataa(\inst_loadCtrl|yPixel [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_loadCtrl|Add1~0_combout ),
	.cout(\inst_loadCtrl|Add1~1 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~0 .lut_mask = 16'h55AA;
defparam \inst_loadCtrl|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \inst_loadCtrl|Selector31~1 (
// Equation(s):
// \inst_loadCtrl|Selector31~1_combout  = (\inst_loadCtrl|Add1~0_combout  & (\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add1~0_combout ),
	.datac(\inst_loadCtrl|Equal1~5_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector31~1 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \inst_loadCtrl|Selector31~2 (
// Equation(s):
// \inst_loadCtrl|Selector31~2_combout  = (\inst_loadCtrl|Selector31~1_combout ) # ((\inst_loadCtrl|yPixel [0] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector31~1_combout ),
	.datac(\inst_loadCtrl|yPixel [0]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector31~2 .lut_mask = 16'hFCEC;
defparam \inst_loadCtrl|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \inst_loadCtrl|yPixel[0] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector31~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \inst_loadCtrl|Add1~2 (
// Equation(s):
// \inst_loadCtrl|Add1~2_combout  = (\inst_loadCtrl|yPixel [1] & (!\inst_loadCtrl|Add1~1 )) # (!\inst_loadCtrl|yPixel [1] & ((\inst_loadCtrl|Add1~1 ) # (GND)))
// \inst_loadCtrl|Add1~3  = CARRY((!\inst_loadCtrl|Add1~1 ) # (!\inst_loadCtrl|yPixel [1]))

	.dataa(\inst_loadCtrl|yPixel [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~1 ),
	.combout(\inst_loadCtrl|Add1~2_combout ),
	.cout(\inst_loadCtrl|Add1~3 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \inst_loadCtrl|Selector30~0 (
// Equation(s):
// \inst_loadCtrl|Selector30~0_combout  = (\inst_loadCtrl|Equal1~5_combout  & (\inst_loadCtrl|Add1~2_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(\inst_loadCtrl|Equal1~5_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|Add1~2_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector30~0 .lut_mask = 16'hA000;
defparam \inst_loadCtrl|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \inst_loadCtrl|Selector30~1 (
// Equation(s):
// \inst_loadCtrl|Selector30~1_combout  = (\inst_loadCtrl|Selector30~0_combout ) # ((\inst_loadCtrl|yPixel [1] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|Selector30~0_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|yPixel [1]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector30~1 .lut_mask = 16'hFAEA;
defparam \inst_loadCtrl|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \inst_loadCtrl|yPixel[1] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[1] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \inst_loadCtrl|Add1~4 (
// Equation(s):
// \inst_loadCtrl|Add1~4_combout  = (\inst_loadCtrl|yPixel [2] & (\inst_loadCtrl|Add1~3  $ (GND))) # (!\inst_loadCtrl|yPixel [2] & (!\inst_loadCtrl|Add1~3  & VCC))
// \inst_loadCtrl|Add1~5  = CARRY((\inst_loadCtrl|yPixel [2] & !\inst_loadCtrl|Add1~3 ))

	.dataa(\inst_loadCtrl|yPixel [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~3 ),
	.combout(\inst_loadCtrl|Add1~4_combout ),
	.cout(\inst_loadCtrl|Add1~5 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~4 .lut_mask = 16'hA50A;
defparam \inst_loadCtrl|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \inst_loadCtrl|Selector29~0 (
// Equation(s):
// \inst_loadCtrl|Selector29~0_combout  = (\inst_loadCtrl|Add1~4_combout  & (\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add1~4_combout ),
	.datac(\inst_loadCtrl|Equal1~5_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector29~0 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \inst_loadCtrl|Selector29~1 (
// Equation(s):
// \inst_loadCtrl|Selector29~1_combout  = (\inst_loadCtrl|Selector29~0_combout ) # ((\inst_loadCtrl|yPixel [2] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector29~0_combout ),
	.datac(\inst_loadCtrl|yPixel [2]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector29~1 .lut_mask = 16'hFCEC;
defparam \inst_loadCtrl|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \inst_loadCtrl|yPixel[2] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[2] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \inst_loadCtrl|Add1~6 (
// Equation(s):
// \inst_loadCtrl|Add1~6_combout  = (\inst_loadCtrl|yPixel [3] & (!\inst_loadCtrl|Add1~5 )) # (!\inst_loadCtrl|yPixel [3] & ((\inst_loadCtrl|Add1~5 ) # (GND)))
// \inst_loadCtrl|Add1~7  = CARRY((!\inst_loadCtrl|Add1~5 ) # (!\inst_loadCtrl|yPixel [3]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~5 ),
	.combout(\inst_loadCtrl|Add1~6_combout ),
	.cout(\inst_loadCtrl|Add1~7 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \inst_loadCtrl|Selector28~0 (
// Equation(s):
// \inst_loadCtrl|Selector28~0_combout  = (\inst_loadCtrl|Add1~6_combout  & (\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add1~6_combout ),
	.datac(\inst_loadCtrl|Equal1~5_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector28~0 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \inst_loadCtrl|Selector28~1 (
// Equation(s):
// \inst_loadCtrl|Selector28~1_combout  = (\inst_loadCtrl|Selector28~0_combout ) # ((\inst_loadCtrl|yPixel [3] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector28~0_combout ),
	.datac(\inst_loadCtrl|yPixel [3]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector28~1 .lut_mask = 16'hFCEC;
defparam \inst_loadCtrl|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \inst_loadCtrl|yPixel[3] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[3] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \inst_loadCtrl|Add1~8 (
// Equation(s):
// \inst_loadCtrl|Add1~8_combout  = (\inst_loadCtrl|yPixel [4] & (\inst_loadCtrl|Add1~7  $ (GND))) # (!\inst_loadCtrl|yPixel [4] & (!\inst_loadCtrl|Add1~7  & VCC))
// \inst_loadCtrl|Add1~9  = CARRY((\inst_loadCtrl|yPixel [4] & !\inst_loadCtrl|Add1~7 ))

	.dataa(\inst_loadCtrl|yPixel [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~7 ),
	.combout(\inst_loadCtrl|Add1~8_combout ),
	.cout(\inst_loadCtrl|Add1~9 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~8 .lut_mask = 16'hA50A;
defparam \inst_loadCtrl|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \inst_loadCtrl|Equal1~6 (
// Equation(s):
// \inst_loadCtrl|Equal1~6_combout  = (\inst_loadCtrl|Equal1~4_combout  & \inst_loadCtrl|Equal1~3_combout )

	.dataa(gnd),
	.datab(\inst_loadCtrl|Equal1~4_combout ),
	.datac(gnd),
	.datad(\inst_loadCtrl|Equal1~3_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal1~6 .lut_mask = 16'hCC00;
defparam \inst_loadCtrl|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \inst_loadCtrl|Selector31~0 (
// Equation(s):
// \inst_loadCtrl|Selector31~0_combout  = (\inst_loadCtrl|state.STATE_RENDER~q  & (!\inst_loadCtrl|Add2~32_combout  & (\inst_loadCtrl|Equal1~2_combout  & \inst_loadCtrl|Equal1~6_combout )))

	.dataa(\inst_loadCtrl|state.STATE_RENDER~q ),
	.datab(\inst_loadCtrl|Add2~32_combout ),
	.datac(\inst_loadCtrl|Equal1~2_combout ),
	.datad(\inst_loadCtrl|Equal1~6_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector31~0 .lut_mask = 16'h2000;
defparam \inst_loadCtrl|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \inst_loadCtrl|Equal2~0 (
// Equation(s):
// \inst_loadCtrl|Equal2~0_combout  = (\inst_loadCtrl|Add1~2_combout ) # ((\inst_loadCtrl|Add1~4_combout ) # ((\inst_loadCtrl|Add1~6_combout ) # (\inst_loadCtrl|Add1~0_combout )))

	.dataa(\inst_loadCtrl|Add1~2_combout ),
	.datab(\inst_loadCtrl|Add1~4_combout ),
	.datac(\inst_loadCtrl|Add1~6_combout ),
	.datad(\inst_loadCtrl|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal2~0 .lut_mask = 16'hFFFE;
defparam \inst_loadCtrl|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \inst_loadCtrl|Equal2~3 (
// Equation(s):
// \inst_loadCtrl|Equal2~3_combout  = (\inst_loadCtrl|Add1~24_combout ) # ((\inst_loadCtrl|Add1~28_combout ) # ((\inst_loadCtrl|Add1~30_combout ) # (\inst_loadCtrl|Add1~26_combout )))

	.dataa(\inst_loadCtrl|Add1~24_combout ),
	.datab(\inst_loadCtrl|Add1~28_combout ),
	.datac(\inst_loadCtrl|Add1~30_combout ),
	.datad(\inst_loadCtrl|Add1~26_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal2~3 .lut_mask = 16'hFFFE;
defparam \inst_loadCtrl|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \inst_loadCtrl|Equal2~2 (
// Equation(s):
// \inst_loadCtrl|Equal2~2_combout  = (\inst_loadCtrl|Add1~22_combout ) # (((\inst_loadCtrl|Add1~20_combout ) # (\inst_loadCtrl|Add1~18_combout )) # (!\inst_loadCtrl|Add1~16_combout ))

	.dataa(\inst_loadCtrl|Add1~22_combout ),
	.datab(\inst_loadCtrl|Add1~16_combout ),
	.datac(\inst_loadCtrl|Add1~20_combout ),
	.datad(\inst_loadCtrl|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal2~2 .lut_mask = 16'hFFFB;
defparam \inst_loadCtrl|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \inst_loadCtrl|Equal2~1 (
// Equation(s):
// \inst_loadCtrl|Equal2~1_combout  = (\inst_loadCtrl|Add1~10_combout ) # ((\inst_loadCtrl|Add1~12_combout ) # ((\inst_loadCtrl|Add1~14_combout ) # (!\inst_loadCtrl|Add1~8_combout )))

	.dataa(\inst_loadCtrl|Add1~10_combout ),
	.datab(\inst_loadCtrl|Add1~12_combout ),
	.datac(\inst_loadCtrl|Add1~14_combout ),
	.datad(\inst_loadCtrl|Add1~8_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal2~1 .lut_mask = 16'hFEFF;
defparam \inst_loadCtrl|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \inst_loadCtrl|Equal2~4 (
// Equation(s):
// \inst_loadCtrl|Equal2~4_combout  = (\inst_loadCtrl|Equal2~0_combout ) # ((\inst_loadCtrl|Equal2~3_combout ) # ((\inst_loadCtrl|Equal2~2_combout ) # (\inst_loadCtrl|Equal2~1_combout )))

	.dataa(\inst_loadCtrl|Equal2~0_combout ),
	.datab(\inst_loadCtrl|Equal2~3_combout ),
	.datac(\inst_loadCtrl|Equal2~2_combout ),
	.datad(\inst_loadCtrl|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Equal2~4 .lut_mask = 16'hFFFE;
defparam \inst_loadCtrl|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneive_lcell_comb \inst_loadCtrl|Selector27~0 (
// Equation(s):
// \inst_loadCtrl|Selector27~0_combout  = (\inst_loadCtrl|Add1~8_combout  & (\inst_loadCtrl|Selector31~0_combout  & ((\inst_loadCtrl|Add1~32_combout ) # (\inst_loadCtrl|Equal2~4_combout ))))

	.dataa(\inst_loadCtrl|Add1~32_combout ),
	.datab(\inst_loadCtrl|Add1~8_combout ),
	.datac(\inst_loadCtrl|Selector31~0_combout ),
	.datad(\inst_loadCtrl|Equal2~4_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector27~0 .lut_mask = 16'hC080;
defparam \inst_loadCtrl|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneive_lcell_comb \inst_loadCtrl|Selector27~1 (
// Equation(s):
// \inst_loadCtrl|Selector27~1_combout  = (\inst_loadCtrl|Selector27~0_combout ) # ((\inst_loadCtrl|yPixel [4] & ((\inst_loadCtrl|Selector7~0_combout ) # (\inst_loadCtrl|state.STATE_IDLE~q ))))

	.dataa(\inst_loadCtrl|Selector7~0_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|yPixel [4]),
	.datad(\inst_loadCtrl|Selector27~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector27~1 .lut_mask = 16'hFFE0;
defparam \inst_loadCtrl|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \inst_loadCtrl|yPixel[4] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[4] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \inst_loadCtrl|Add1~10 (
// Equation(s):
// \inst_loadCtrl|Add1~10_combout  = (\inst_loadCtrl|yPixel [5] & (!\inst_loadCtrl|Add1~9 )) # (!\inst_loadCtrl|yPixel [5] & ((\inst_loadCtrl|Add1~9 ) # (GND)))
// \inst_loadCtrl|Add1~11  = CARRY((!\inst_loadCtrl|Add1~9 ) # (!\inst_loadCtrl|yPixel [5]))

	.dataa(\inst_loadCtrl|yPixel [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~9 ),
	.combout(\inst_loadCtrl|Add1~10_combout ),
	.cout(\inst_loadCtrl|Add1~11 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \inst_loadCtrl|Selector26~0 (
// Equation(s):
// \inst_loadCtrl|Selector26~0_combout  = (\inst_loadCtrl|Equal1~5_combout  & (\inst_loadCtrl|Add1~10_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Equal1~5_combout ),
	.datac(\inst_loadCtrl|Add1~10_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector26~0 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \inst_loadCtrl|Selector26~1 (
// Equation(s):
// \inst_loadCtrl|Selector26~1_combout  = (\inst_loadCtrl|Selector26~0_combout ) # ((\inst_loadCtrl|yPixel [5] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector26~0_combout ),
	.datac(\inst_loadCtrl|yPixel [5]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector26~1 .lut_mask = 16'hFCEC;
defparam \inst_loadCtrl|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \inst_loadCtrl|yPixel[5] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[5] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \inst_loadCtrl|Add1~12 (
// Equation(s):
// \inst_loadCtrl|Add1~12_combout  = (\inst_loadCtrl|yPixel [6] & (\inst_loadCtrl|Add1~11  $ (GND))) # (!\inst_loadCtrl|yPixel [6] & (!\inst_loadCtrl|Add1~11  & VCC))
// \inst_loadCtrl|Add1~13  = CARRY((\inst_loadCtrl|yPixel [6] & !\inst_loadCtrl|Add1~11 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~11 ),
	.combout(\inst_loadCtrl|Add1~12_combout ),
	.cout(\inst_loadCtrl|Add1~13 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~12 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \inst_loadCtrl|Selector25~0 (
// Equation(s):
// \inst_loadCtrl|Selector25~0_combout  = (\inst_loadCtrl|Add1~12_combout  & (\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add1~12_combout ),
	.datac(\inst_loadCtrl|Equal1~5_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector25~0 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \inst_loadCtrl|Selector25~1 (
// Equation(s):
// \inst_loadCtrl|Selector25~1_combout  = (\inst_loadCtrl|Selector25~0_combout ) # ((\inst_loadCtrl|yPixel [6] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector25~0_combout ),
	.datac(\inst_loadCtrl|yPixel [6]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector25~1 .lut_mask = 16'hFCEC;
defparam \inst_loadCtrl|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \inst_loadCtrl|yPixel[6] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[6] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \inst_loadCtrl|Add1~14 (
// Equation(s):
// \inst_loadCtrl|Add1~14_combout  = (\inst_loadCtrl|yPixel [7] & (!\inst_loadCtrl|Add1~13 )) # (!\inst_loadCtrl|yPixel [7] & ((\inst_loadCtrl|Add1~13 ) # (GND)))
// \inst_loadCtrl|Add1~15  = CARRY((!\inst_loadCtrl|Add1~13 ) # (!\inst_loadCtrl|yPixel [7]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~13 ),
	.combout(\inst_loadCtrl|Add1~14_combout ),
	.cout(\inst_loadCtrl|Add1~15 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \inst_loadCtrl|Selector24~0 (
// Equation(s):
// \inst_loadCtrl|Selector24~0_combout  = (\inst_loadCtrl|Equal1~5_combout  & (\inst_loadCtrl|Add1~14_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Equal1~5_combout ),
	.datac(\inst_loadCtrl|Add1~14_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector24~0 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \inst_loadCtrl|Selector24~1 (
// Equation(s):
// \inst_loadCtrl|Selector24~1_combout  = (\inst_loadCtrl|Selector24~0_combout ) # ((\inst_loadCtrl|yPixel [7] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector24~0_combout ),
	.datac(\inst_loadCtrl|yPixel [7]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector24~1 .lut_mask = 16'hFCEC;
defparam \inst_loadCtrl|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \inst_loadCtrl|yPixel[7] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[7] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \inst_loadCtrl|Add1~16 (
// Equation(s):
// \inst_loadCtrl|Add1~16_combout  = (\inst_loadCtrl|yPixel [8] & (\inst_loadCtrl|Add1~15  $ (GND))) # (!\inst_loadCtrl|yPixel [8] & (!\inst_loadCtrl|Add1~15  & VCC))
// \inst_loadCtrl|Add1~17  = CARRY((\inst_loadCtrl|yPixel [8] & !\inst_loadCtrl|Add1~15 ))

	.dataa(\inst_loadCtrl|yPixel [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~15 ),
	.combout(\inst_loadCtrl|Add1~16_combout ),
	.cout(\inst_loadCtrl|Add1~17 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~16 .lut_mask = 16'hA50A;
defparam \inst_loadCtrl|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \inst_loadCtrl|Selector23~0 (
// Equation(s):
// \inst_loadCtrl|Selector23~0_combout  = (\inst_loadCtrl|Add1~16_combout  & (\inst_loadCtrl|Selector31~0_combout  & ((\inst_loadCtrl|Add1~32_combout ) # (\inst_loadCtrl|Equal2~4_combout ))))

	.dataa(\inst_loadCtrl|Add1~32_combout ),
	.datab(\inst_loadCtrl|Add1~16_combout ),
	.datac(\inst_loadCtrl|Selector31~0_combout ),
	.datad(\inst_loadCtrl|Equal2~4_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector23~0 .lut_mask = 16'hC080;
defparam \inst_loadCtrl|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \inst_loadCtrl|Selector23~1 (
// Equation(s):
// \inst_loadCtrl|Selector23~1_combout  = (\inst_loadCtrl|Selector23~0_combout ) # ((\inst_loadCtrl|yPixel [8] & ((\inst_loadCtrl|Selector7~0_combout ) # (\inst_loadCtrl|state.STATE_IDLE~q ))))

	.dataa(\inst_loadCtrl|Selector7~0_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|yPixel [8]),
	.datad(\inst_loadCtrl|Selector23~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector23~1 .lut_mask = 16'hFFE0;
defparam \inst_loadCtrl|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \inst_loadCtrl|yPixel[8] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[8] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \inst_loadCtrl|Add1~18 (
// Equation(s):
// \inst_loadCtrl|Add1~18_combout  = (\inst_loadCtrl|yPixel [9] & (!\inst_loadCtrl|Add1~17 )) # (!\inst_loadCtrl|yPixel [9] & ((\inst_loadCtrl|Add1~17 ) # (GND)))
// \inst_loadCtrl|Add1~19  = CARRY((!\inst_loadCtrl|Add1~17 ) # (!\inst_loadCtrl|yPixel [9]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~17 ),
	.combout(\inst_loadCtrl|Add1~18_combout ),
	.cout(\inst_loadCtrl|Add1~19 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~18 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneive_lcell_comb \inst_loadCtrl|Selector22~0 (
// Equation(s):
// \inst_loadCtrl|Selector22~0_combout  = (\inst_loadCtrl|state.STATE_RENDER~q  & (\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|Add1~18_combout ))

	.dataa(\inst_loadCtrl|state.STATE_RENDER~q ),
	.datab(\inst_loadCtrl|Equal1~5_combout ),
	.datac(gnd),
	.datad(\inst_loadCtrl|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector22~0 .lut_mask = 16'h8800;
defparam \inst_loadCtrl|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \inst_loadCtrl|Selector22~1 (
// Equation(s):
// \inst_loadCtrl|Selector22~1_combout  = (\inst_loadCtrl|Selector22~0_combout ) # ((\inst_loadCtrl|yPixel [9] & ((\inst_loadCtrl|Selector7~0_combout ) # (\inst_loadCtrl|state.STATE_IDLE~q ))))

	.dataa(\inst_loadCtrl|Selector7~0_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|yPixel [9]),
	.datad(\inst_loadCtrl|Selector22~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector22~1 .lut_mask = 16'hFFE0;
defparam \inst_loadCtrl|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \inst_loadCtrl|yPixel[9] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[9] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \inst_loadCtrl|Add1~20 (
// Equation(s):
// \inst_loadCtrl|Add1~20_combout  = (\inst_loadCtrl|yPixel [10] & (\inst_loadCtrl|Add1~19  $ (GND))) # (!\inst_loadCtrl|yPixel [10] & (!\inst_loadCtrl|Add1~19  & VCC))
// \inst_loadCtrl|Add1~21  = CARRY((\inst_loadCtrl|yPixel [10] & !\inst_loadCtrl|Add1~19 ))

	.dataa(\inst_loadCtrl|yPixel [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~19 ),
	.combout(\inst_loadCtrl|Add1~20_combout ),
	.cout(\inst_loadCtrl|Add1~21 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~20 .lut_mask = 16'hA50A;
defparam \inst_loadCtrl|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \inst_loadCtrl|Selector21~0 (
// Equation(s):
// \inst_loadCtrl|Selector21~0_combout  = (\inst_loadCtrl|Add1~20_combout  & (\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add1~20_combout ),
	.datac(\inst_loadCtrl|Equal1~5_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector21~0 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \inst_loadCtrl|Selector21~1 (
// Equation(s):
// \inst_loadCtrl|Selector21~1_combout  = (\inst_loadCtrl|Selector21~0_combout ) # ((\inst_loadCtrl|yPixel [10] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector21~0_combout ),
	.datac(\inst_loadCtrl|yPixel [10]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector21~1 .lut_mask = 16'hFCEC;
defparam \inst_loadCtrl|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \inst_loadCtrl|yPixel[10] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[10] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \inst_loadCtrl|Add1~22 (
// Equation(s):
// \inst_loadCtrl|Add1~22_combout  = (\inst_loadCtrl|yPixel [11] & (!\inst_loadCtrl|Add1~21 )) # (!\inst_loadCtrl|yPixel [11] & ((\inst_loadCtrl|Add1~21 ) # (GND)))
// \inst_loadCtrl|Add1~23  = CARRY((!\inst_loadCtrl|Add1~21 ) # (!\inst_loadCtrl|yPixel [11]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~21 ),
	.combout(\inst_loadCtrl|Add1~22_combout ),
	.cout(\inst_loadCtrl|Add1~23 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~22 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \inst_loadCtrl|Selector20~0 (
// Equation(s):
// \inst_loadCtrl|Selector20~0_combout  = (\inst_loadCtrl|Equal1~5_combout  & (\inst_loadCtrl|Add1~22_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Equal1~5_combout ),
	.datac(\inst_loadCtrl|Add1~22_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector20~0 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \inst_loadCtrl|Selector20~1 (
// Equation(s):
// \inst_loadCtrl|Selector20~1_combout  = (\inst_loadCtrl|Selector20~0_combout ) # ((\inst_loadCtrl|yPixel [11] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector20~0_combout ),
	.datac(\inst_loadCtrl|yPixel [11]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector20~1 .lut_mask = 16'hFCEC;
defparam \inst_loadCtrl|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \inst_loadCtrl|yPixel[11] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[11] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \inst_loadCtrl|Add1~24 (
// Equation(s):
// \inst_loadCtrl|Add1~24_combout  = (\inst_loadCtrl|yPixel [12] & (\inst_loadCtrl|Add1~23  $ (GND))) # (!\inst_loadCtrl|yPixel [12] & (!\inst_loadCtrl|Add1~23  & VCC))
// \inst_loadCtrl|Add1~25  = CARRY((\inst_loadCtrl|yPixel [12] & !\inst_loadCtrl|Add1~23 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~23 ),
	.combout(\inst_loadCtrl|Add1~24_combout ),
	.cout(\inst_loadCtrl|Add1~25 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~24 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \inst_loadCtrl|Selector19~0 (
// Equation(s):
// \inst_loadCtrl|Selector19~0_combout  = (\inst_loadCtrl|Add1~24_combout  & (\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(\inst_loadCtrl|Add1~24_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|Equal1~5_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector19~0 .lut_mask = 16'hA000;
defparam \inst_loadCtrl|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \inst_loadCtrl|Selector19~1 (
// Equation(s):
// \inst_loadCtrl|Selector19~1_combout  = (\inst_loadCtrl|Selector19~0_combout ) # ((\inst_loadCtrl|yPixel [12] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector7~0_combout ),
	.datac(\inst_loadCtrl|yPixel [12]),
	.datad(\inst_loadCtrl|Selector19~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector19~1 .lut_mask = 16'hFFE0;
defparam \inst_loadCtrl|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \inst_loadCtrl|yPixel[12] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[12] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \inst_loadCtrl|Add1~26 (
// Equation(s):
// \inst_loadCtrl|Add1~26_combout  = (\inst_loadCtrl|yPixel [13] & (!\inst_loadCtrl|Add1~25 )) # (!\inst_loadCtrl|yPixel [13] & ((\inst_loadCtrl|Add1~25 ) # (GND)))
// \inst_loadCtrl|Add1~27  = CARRY((!\inst_loadCtrl|Add1~25 ) # (!\inst_loadCtrl|yPixel [13]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~25 ),
	.combout(\inst_loadCtrl|Add1~26_combout ),
	.cout(\inst_loadCtrl|Add1~27 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~26 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \inst_loadCtrl|Selector18~0 (
// Equation(s):
// \inst_loadCtrl|Selector18~0_combout  = (\inst_loadCtrl|Add1~26_combout  & (\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(\inst_loadCtrl|Add1~26_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|Equal1~5_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector18~0 .lut_mask = 16'hA000;
defparam \inst_loadCtrl|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \inst_loadCtrl|Selector18~1 (
// Equation(s):
// \inst_loadCtrl|Selector18~1_combout  = (\inst_loadCtrl|Selector18~0_combout ) # ((\inst_loadCtrl|yPixel [13] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector7~0_combout ),
	.datac(\inst_loadCtrl|yPixel [13]),
	.datad(\inst_loadCtrl|Selector18~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector18~1 .lut_mask = 16'hFFE0;
defparam \inst_loadCtrl|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N29
dffeas \inst_loadCtrl|yPixel[13] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[13] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \inst_loadCtrl|Add1~28 (
// Equation(s):
// \inst_loadCtrl|Add1~28_combout  = (\inst_loadCtrl|yPixel [14] & (\inst_loadCtrl|Add1~27  $ (GND))) # (!\inst_loadCtrl|yPixel [14] & (!\inst_loadCtrl|Add1~27  & VCC))
// \inst_loadCtrl|Add1~29  = CARRY((\inst_loadCtrl|yPixel [14] & !\inst_loadCtrl|Add1~27 ))

	.dataa(\inst_loadCtrl|yPixel [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~27 ),
	.combout(\inst_loadCtrl|Add1~28_combout ),
	.cout(\inst_loadCtrl|Add1~29 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~28 .lut_mask = 16'hA50A;
defparam \inst_loadCtrl|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \inst_loadCtrl|Selector17~0 (
// Equation(s):
// \inst_loadCtrl|Selector17~0_combout  = (\inst_loadCtrl|Equal1~5_combout  & (\inst_loadCtrl|Add1~28_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Equal1~5_combout ),
	.datac(\inst_loadCtrl|Add1~28_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector17~0 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \inst_loadCtrl|Selector17~1 (
// Equation(s):
// \inst_loadCtrl|Selector17~1_combout  = (\inst_loadCtrl|Selector17~0_combout ) # ((\inst_loadCtrl|yPixel [14] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector7~0_combout ),
	.datac(\inst_loadCtrl|yPixel [14]),
	.datad(\inst_loadCtrl|Selector17~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector17~1 .lut_mask = 16'hFFE0;
defparam \inst_loadCtrl|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N27
dffeas \inst_loadCtrl|yPixel[14] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[14] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \inst_loadCtrl|Add1~30 (
// Equation(s):
// \inst_loadCtrl|Add1~30_combout  = (\inst_loadCtrl|yPixel [15] & (!\inst_loadCtrl|Add1~29 )) # (!\inst_loadCtrl|yPixel [15] & ((\inst_loadCtrl|Add1~29 ) # (GND)))
// \inst_loadCtrl|Add1~31  = CARRY((!\inst_loadCtrl|Add1~29 ) # (!\inst_loadCtrl|yPixel [15]))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add1~29 ),
	.combout(\inst_loadCtrl|Add1~30_combout ),
	.cout(\inst_loadCtrl|Add1~31 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add1~30 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \inst_loadCtrl|Selector16~0 (
// Equation(s):
// \inst_loadCtrl|Selector16~0_combout  = (\inst_loadCtrl|Add1~30_combout  & (\inst_loadCtrl|Equal1~5_combout  & \inst_loadCtrl|state.STATE_RENDER~q ))

	.dataa(\inst_loadCtrl|Add1~30_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|Equal1~5_combout ),
	.datad(\inst_loadCtrl|state.STATE_RENDER~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector16~0 .lut_mask = 16'hA000;
defparam \inst_loadCtrl|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \inst_loadCtrl|Selector16~1 (
// Equation(s):
// \inst_loadCtrl|Selector16~1_combout  = (\inst_loadCtrl|Selector16~0_combout ) # ((\inst_loadCtrl|yPixel [15] & ((\inst_loadCtrl|state.STATE_IDLE~q ) # (\inst_loadCtrl|Selector7~0_combout ))))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_loadCtrl|Selector16~0_combout ),
	.datac(\inst_loadCtrl|yPixel [15]),
	.datad(\inst_loadCtrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector16~1 .lut_mask = 16'hFCEC;
defparam \inst_loadCtrl|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \inst_loadCtrl|yPixel[15] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|yPixel [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|yPixel[15] .is_wysiwyg = "true";
defparam \inst_loadCtrl|yPixel[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \inst_loadCtrl|Add1~32 (
// Equation(s):
// \inst_loadCtrl|Add1~32_combout  = !\inst_loadCtrl|Add1~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_loadCtrl|Add1~31 ),
	.combout(\inst_loadCtrl|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Add1~32 .lut_mask = 16'h0F0F;
defparam \inst_loadCtrl|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \inst_loadCtrl|Selector32~0 (
// Equation(s):
// \inst_loadCtrl|Selector32~0_combout  = (\inst_loadCtrl|state.STATE_RENDER~q  & ((\inst_loadCtrl|Add1~32_combout ) # ((\inst_loadCtrl|Equal2~4_combout ) # (!\inst_loadCtrl|Equal1~5_combout ))))

	.dataa(\inst_loadCtrl|Add1~32_combout ),
	.datab(\inst_loadCtrl|Equal1~5_combout ),
	.datac(\inst_loadCtrl|state.STATE_RENDER~q ),
	.datad(\inst_loadCtrl|Equal2~4_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector32~0 .lut_mask = 16'hF0B0;
defparam \inst_loadCtrl|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \inst_loadCtrl|Selector33~0 (
// Equation(s):
// \inst_loadCtrl|Selector33~0_combout  = (\inst_loadCtrl|Selector32~0_combout ) # ((\newFrame~q  & \inst_loadCtrl|state.STATE_IDLE~q ))

	.dataa(\newFrame~q ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(gnd),
	.datad(\inst_loadCtrl|Selector32~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector33~0 .lut_mask = 16'hFF88;
defparam \inst_loadCtrl|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \inst_loadCtrl|state.STATE_RENDER (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|state.STATE_RENDER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|state.STATE_RENDER .is_wysiwyg = "true";
defparam \inst_loadCtrl|state.STATE_RENDER .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \inst_loadCtrl|Selector32~1 (
// Equation(s):
// \inst_loadCtrl|Selector32~1_combout  = (!\inst_loadCtrl|state.STATE_RENDER~q  & ((\inst_loadCtrl|state.STATE_IDLE~q  & ((\newFrame~q ))) # (!\inst_loadCtrl|state.STATE_IDLE~q  & (\inst_loadCtrl|Equal0~4_combout ))))

	.dataa(\inst_loadCtrl|Equal0~4_combout ),
	.datab(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datac(\inst_loadCtrl|state.STATE_RENDER~q ),
	.datad(\newFrame~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector32~1 .lut_mask = 16'h0E02;
defparam \inst_loadCtrl|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneive_lcell_comb \inst_loadCtrl|Selector32~2 (
// Equation(s):
// \inst_loadCtrl|Selector32~2_combout  = (!\inst_loadCtrl|Selector32~1_combout  & !\inst_loadCtrl|Selector32~0_combout )

	.dataa(gnd),
	.datab(\inst_loadCtrl|Selector32~1_combout ),
	.datac(gnd),
	.datad(\inst_loadCtrl|Selector32~0_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Selector32~2 .lut_mask = 16'h0033;
defparam \inst_loadCtrl|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \inst_loadCtrl|state.STATE_IDLE (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|Selector32~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|state.STATE_IDLE .is_wysiwyg = "true";
defparam \inst_loadCtrl|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|valid_wrreq (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout  = (!\inst_loadCtrl|state.STATE_IDLE~q  & ((!\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ) # 
// (!\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q )))

	.dataa(\inst_loadCtrl|state.STATE_IDLE~q ),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|valid_wrreq .lut_mask = 16'h1155;
defparam \inst_fifo|dcfifo_component|auto_generated|valid_wrreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \inst_loadCtrl|Add3~1 (
// Equation(s):
// \inst_loadCtrl|Add3~1_cout  = CARRY(!\inst_loadCtrl|yPixel [0])

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst_loadCtrl|Add3~1_cout ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~1 .lut_mask = 16'h0033;
defparam \inst_loadCtrl|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \inst_loadCtrl|Add3~2 (
// Equation(s):
// \inst_loadCtrl|Add3~2_combout  = (\inst_loadCtrl|yPixel [1] & ((\inst_loadCtrl|Add3~1_cout ) # (GND))) # (!\inst_loadCtrl|yPixel [1] & (!\inst_loadCtrl|Add3~1_cout ))
// \inst_loadCtrl|Add3~3  = CARRY((\inst_loadCtrl|yPixel [1]) # (!\inst_loadCtrl|Add3~1_cout ))

	.dataa(\inst_loadCtrl|yPixel [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~1_cout ),
	.combout(\inst_loadCtrl|Add3~2_combout ),
	.cout(\inst_loadCtrl|Add3~3 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~2 .lut_mask = 16'hA5AF;
defparam \inst_loadCtrl|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \inst_loadCtrl|Add3~4 (
// Equation(s):
// \inst_loadCtrl|Add3~4_combout  = (\inst_loadCtrl|yPixel [2] & (!\inst_loadCtrl|Add3~3  & VCC)) # (!\inst_loadCtrl|yPixel [2] & (\inst_loadCtrl|Add3~3  $ (GND)))
// \inst_loadCtrl|Add3~5  = CARRY((!\inst_loadCtrl|yPixel [2] & !\inst_loadCtrl|Add3~3 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~3 ),
	.combout(\inst_loadCtrl|Add3~4_combout ),
	.cout(\inst_loadCtrl|Add3~5 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~4 .lut_mask = 16'h3C03;
defparam \inst_loadCtrl|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \inst_loadCtrl|Add3~6 (
// Equation(s):
// \inst_loadCtrl|Add3~6_combout  = (\inst_loadCtrl|yPixel [3] & ((\inst_loadCtrl|Add3~5 ) # (GND))) # (!\inst_loadCtrl|yPixel [3] & (!\inst_loadCtrl|Add3~5 ))
// \inst_loadCtrl|Add3~7  = CARRY((\inst_loadCtrl|yPixel [3]) # (!\inst_loadCtrl|Add3~5 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~5 ),
	.combout(\inst_loadCtrl|Add3~6_combout ),
	.cout(\inst_loadCtrl|Add3~7 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~6 .lut_mask = 16'hC3CF;
defparam \inst_loadCtrl|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \inst_loadCtrl|Add3~8 (
// Equation(s):
// \inst_loadCtrl|Add3~8_combout  = (\inst_loadCtrl|yPixel [4] & (!\inst_loadCtrl|Add3~7  & VCC)) # (!\inst_loadCtrl|yPixel [4] & (\inst_loadCtrl|Add3~7  $ (GND)))
// \inst_loadCtrl|Add3~9  = CARRY((!\inst_loadCtrl|yPixel [4] & !\inst_loadCtrl|Add3~7 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~7 ),
	.combout(\inst_loadCtrl|Add3~8_combout ),
	.cout(\inst_loadCtrl|Add3~9 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~8 .lut_mask = 16'h3C03;
defparam \inst_loadCtrl|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \inst_loadCtrl|Add3~10 (
// Equation(s):
// \inst_loadCtrl|Add3~10_combout  = (\inst_loadCtrl|yPixel [5] & ((\inst_loadCtrl|Add3~9 ) # (GND))) # (!\inst_loadCtrl|yPixel [5] & (!\inst_loadCtrl|Add3~9 ))
// \inst_loadCtrl|Add3~11  = CARRY((\inst_loadCtrl|yPixel [5]) # (!\inst_loadCtrl|Add3~9 ))

	.dataa(\inst_loadCtrl|yPixel [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~9 ),
	.combout(\inst_loadCtrl|Add3~10_combout ),
	.cout(\inst_loadCtrl|Add3~11 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~10 .lut_mask = 16'hA5AF;
defparam \inst_loadCtrl|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \inst_loadCtrl|Add3~12 (
// Equation(s):
// \inst_loadCtrl|Add3~12_combout  = (\inst_loadCtrl|yPixel [6] & (!\inst_loadCtrl|Add3~11  & VCC)) # (!\inst_loadCtrl|yPixel [6] & (\inst_loadCtrl|Add3~11  $ (GND)))
// \inst_loadCtrl|Add3~13  = CARRY((!\inst_loadCtrl|yPixel [6] & !\inst_loadCtrl|Add3~11 ))

	.dataa(\inst_loadCtrl|yPixel [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~11 ),
	.combout(\inst_loadCtrl|Add3~12_combout ),
	.cout(\inst_loadCtrl|Add3~13 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~12 .lut_mask = 16'h5A05;
defparam \inst_loadCtrl|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \inst_loadCtrl|Add3~14 (
// Equation(s):
// \inst_loadCtrl|Add3~14_combout  = (\inst_loadCtrl|yPixel [7] & ((\inst_loadCtrl|Add3~13 ) # (GND))) # (!\inst_loadCtrl|yPixel [7] & (!\inst_loadCtrl|Add3~13 ))
// \inst_loadCtrl|Add3~15  = CARRY((\inst_loadCtrl|yPixel [7]) # (!\inst_loadCtrl|Add3~13 ))

	.dataa(\inst_loadCtrl|yPixel [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~13 ),
	.combout(\inst_loadCtrl|Add3~14_combout ),
	.cout(\inst_loadCtrl|Add3~15 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~14 .lut_mask = 16'hA5AF;
defparam \inst_loadCtrl|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \inst_loadCtrl|Add3~16 (
// Equation(s):
// \inst_loadCtrl|Add3~16_combout  = (\inst_loadCtrl|yPixel [8] & (!\inst_loadCtrl|Add3~15  & VCC)) # (!\inst_loadCtrl|yPixel [8] & (\inst_loadCtrl|Add3~15  $ (GND)))
// \inst_loadCtrl|Add3~17  = CARRY((!\inst_loadCtrl|yPixel [8] & !\inst_loadCtrl|Add3~15 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~15 ),
	.combout(\inst_loadCtrl|Add3~16_combout ),
	.cout(\inst_loadCtrl|Add3~17 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~16 .lut_mask = 16'h3C03;
defparam \inst_loadCtrl|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \inst_loadCtrl|Add3~18 (
// Equation(s):
// \inst_loadCtrl|Add3~18_combout  = (\inst_loadCtrl|yPixel [9] & ((\inst_loadCtrl|Add3~17 ) # (GND))) # (!\inst_loadCtrl|yPixel [9] & (!\inst_loadCtrl|Add3~17 ))
// \inst_loadCtrl|Add3~19  = CARRY((\inst_loadCtrl|yPixel [9]) # (!\inst_loadCtrl|Add3~17 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~17 ),
	.combout(\inst_loadCtrl|Add3~18_combout ),
	.cout(\inst_loadCtrl|Add3~19 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~18 .lut_mask = 16'hC3CF;
defparam \inst_loadCtrl|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \inst_loadCtrl|Add3~20 (
// Equation(s):
// \inst_loadCtrl|Add3~20_combout  = (\inst_loadCtrl|yPixel [10] & (!\inst_loadCtrl|Add3~19  & VCC)) # (!\inst_loadCtrl|yPixel [10] & (\inst_loadCtrl|Add3~19  $ (GND)))
// \inst_loadCtrl|Add3~21  = CARRY((!\inst_loadCtrl|yPixel [10] & !\inst_loadCtrl|Add3~19 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add3~19 ),
	.combout(\inst_loadCtrl|Add3~20_combout ),
	.cout(\inst_loadCtrl|Add3~21 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add3~20 .lut_mask = 16'h3C03;
defparam \inst_loadCtrl|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \inst_loadCtrl|Add3~22 (
// Equation(s):
// \inst_loadCtrl|Add3~22_combout  = \inst_loadCtrl|Add3~21  $ (!\inst_loadCtrl|yPixel [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_loadCtrl|yPixel [11]),
	.cin(\inst_loadCtrl|Add3~21 ),
	.combout(\inst_loadCtrl|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Add3~22 .lut_mask = 16'hF00F;
defparam \inst_loadCtrl|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \inst_loadCtrl|Add4~0 (
// Equation(s):
// \inst_loadCtrl|Add4~0_combout  = (\inst_loadCtrl|yPixel [0] & (\inst_loadCtrl|Add3~8_combout  $ (VCC))) # (!\inst_loadCtrl|yPixel [0] & (\inst_loadCtrl|Add3~8_combout  & VCC))
// \inst_loadCtrl|Add4~1  = CARRY((\inst_loadCtrl|yPixel [0] & \inst_loadCtrl|Add3~8_combout ))

	.dataa(\inst_loadCtrl|yPixel [0]),
	.datab(\inst_loadCtrl|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_loadCtrl|Add4~0_combout ),
	.cout(\inst_loadCtrl|Add4~1 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add4~0 .lut_mask = 16'h6688;
defparam \inst_loadCtrl|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \inst_loadCtrl|Add4~2 (
// Equation(s):
// \inst_loadCtrl|Add4~2_combout  = (\inst_loadCtrl|yPixel [1] & ((\inst_loadCtrl|Add3~10_combout  & (\inst_loadCtrl|Add4~1  & VCC)) # (!\inst_loadCtrl|Add3~10_combout  & (!\inst_loadCtrl|Add4~1 )))) # (!\inst_loadCtrl|yPixel [1] & 
// ((\inst_loadCtrl|Add3~10_combout  & (!\inst_loadCtrl|Add4~1 )) # (!\inst_loadCtrl|Add3~10_combout  & ((\inst_loadCtrl|Add4~1 ) # (GND)))))
// \inst_loadCtrl|Add4~3  = CARRY((\inst_loadCtrl|yPixel [1] & (!\inst_loadCtrl|Add3~10_combout  & !\inst_loadCtrl|Add4~1 )) # (!\inst_loadCtrl|yPixel [1] & ((!\inst_loadCtrl|Add4~1 ) # (!\inst_loadCtrl|Add3~10_combout ))))

	.dataa(\inst_loadCtrl|yPixel [1]),
	.datab(\inst_loadCtrl|Add3~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add4~1 ),
	.combout(\inst_loadCtrl|Add4~2_combout ),
	.cout(\inst_loadCtrl|Add4~3 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add4~2 .lut_mask = 16'h9617;
defparam \inst_loadCtrl|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \inst_loadCtrl|Add4~4 (
// Equation(s):
// \inst_loadCtrl|Add4~4_combout  = ((\inst_loadCtrl|yPixel [2] $ (\inst_loadCtrl|Add3~12_combout  $ (!\inst_loadCtrl|Add4~3 )))) # (GND)
// \inst_loadCtrl|Add4~5  = CARRY((\inst_loadCtrl|yPixel [2] & ((\inst_loadCtrl|Add3~12_combout ) # (!\inst_loadCtrl|Add4~3 ))) # (!\inst_loadCtrl|yPixel [2] & (\inst_loadCtrl|Add3~12_combout  & !\inst_loadCtrl|Add4~3 )))

	.dataa(\inst_loadCtrl|yPixel [2]),
	.datab(\inst_loadCtrl|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add4~3 ),
	.combout(\inst_loadCtrl|Add4~4_combout ),
	.cout(\inst_loadCtrl|Add4~5 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add4~4 .lut_mask = 16'h698E;
defparam \inst_loadCtrl|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \inst_loadCtrl|Add4~6 (
// Equation(s):
// \inst_loadCtrl|Add4~6_combout  = (\inst_loadCtrl|Add3~14_combout  & ((\inst_loadCtrl|yPixel [3] & (\inst_loadCtrl|Add4~5  & VCC)) # (!\inst_loadCtrl|yPixel [3] & (!\inst_loadCtrl|Add4~5 )))) # (!\inst_loadCtrl|Add3~14_combout  & ((\inst_loadCtrl|yPixel 
// [3] & (!\inst_loadCtrl|Add4~5 )) # (!\inst_loadCtrl|yPixel [3] & ((\inst_loadCtrl|Add4~5 ) # (GND)))))
// \inst_loadCtrl|Add4~7  = CARRY((\inst_loadCtrl|Add3~14_combout  & (!\inst_loadCtrl|yPixel [3] & !\inst_loadCtrl|Add4~5 )) # (!\inst_loadCtrl|Add3~14_combout  & ((!\inst_loadCtrl|Add4~5 ) # (!\inst_loadCtrl|yPixel [3]))))

	.dataa(\inst_loadCtrl|Add3~14_combout ),
	.datab(\inst_loadCtrl|yPixel [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add4~5 ),
	.combout(\inst_loadCtrl|Add4~6_combout ),
	.cout(\inst_loadCtrl|Add4~7 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add4~6 .lut_mask = 16'h9617;
defparam \inst_loadCtrl|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \inst_loadCtrl|Add4~8 (
// Equation(s):
// \inst_loadCtrl|Add4~8_combout  = ((\inst_loadCtrl|yPixel [4] $ (\inst_loadCtrl|Add3~16_combout  $ (!\inst_loadCtrl|Add4~7 )))) # (GND)
// \inst_loadCtrl|Add4~9  = CARRY((\inst_loadCtrl|yPixel [4] & ((\inst_loadCtrl|Add3~16_combout ) # (!\inst_loadCtrl|Add4~7 ))) # (!\inst_loadCtrl|yPixel [4] & (\inst_loadCtrl|Add3~16_combout  & !\inst_loadCtrl|Add4~7 )))

	.dataa(\inst_loadCtrl|yPixel [4]),
	.datab(\inst_loadCtrl|Add3~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add4~7 ),
	.combout(\inst_loadCtrl|Add4~8_combout ),
	.cout(\inst_loadCtrl|Add4~9 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add4~8 .lut_mask = 16'h698E;
defparam \inst_loadCtrl|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \inst_loadCtrl|Add4~10 (
// Equation(s):
// \inst_loadCtrl|Add4~10_combout  = (\inst_loadCtrl|yPixel [5] & ((\inst_loadCtrl|Add3~18_combout  & (\inst_loadCtrl|Add4~9  & VCC)) # (!\inst_loadCtrl|Add3~18_combout  & (!\inst_loadCtrl|Add4~9 )))) # (!\inst_loadCtrl|yPixel [5] & 
// ((\inst_loadCtrl|Add3~18_combout  & (!\inst_loadCtrl|Add4~9 )) # (!\inst_loadCtrl|Add3~18_combout  & ((\inst_loadCtrl|Add4~9 ) # (GND)))))
// \inst_loadCtrl|Add4~11  = CARRY((\inst_loadCtrl|yPixel [5] & (!\inst_loadCtrl|Add3~18_combout  & !\inst_loadCtrl|Add4~9 )) # (!\inst_loadCtrl|yPixel [5] & ((!\inst_loadCtrl|Add4~9 ) # (!\inst_loadCtrl|Add3~18_combout ))))

	.dataa(\inst_loadCtrl|yPixel [5]),
	.datab(\inst_loadCtrl|Add3~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add4~9 ),
	.combout(\inst_loadCtrl|Add4~10_combout ),
	.cout(\inst_loadCtrl|Add4~11 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add4~10 .lut_mask = 16'h9617;
defparam \inst_loadCtrl|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \inst_loadCtrl|Add4~12 (
// Equation(s):
// \inst_loadCtrl|Add4~12_combout  = ((\inst_loadCtrl|Add3~20_combout  $ (\inst_loadCtrl|yPixel [6] $ (!\inst_loadCtrl|Add4~11 )))) # (GND)
// \inst_loadCtrl|Add4~13  = CARRY((\inst_loadCtrl|Add3~20_combout  & ((\inst_loadCtrl|yPixel [6]) # (!\inst_loadCtrl|Add4~11 ))) # (!\inst_loadCtrl|Add3~20_combout  & (\inst_loadCtrl|yPixel [6] & !\inst_loadCtrl|Add4~11 )))

	.dataa(\inst_loadCtrl|Add3~20_combout ),
	.datab(\inst_loadCtrl|yPixel [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add4~11 ),
	.combout(\inst_loadCtrl|Add4~12_combout ),
	.cout(\inst_loadCtrl|Add4~13 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add4~12 .lut_mask = 16'h698E;
defparam \inst_loadCtrl|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \inst_loadCtrl|Add4~14 (
// Equation(s):
// \inst_loadCtrl|Add4~14_combout  = \inst_loadCtrl|yPixel [7] $ (\inst_loadCtrl|Add4~13  $ (\inst_loadCtrl|Add3~22_combout ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|yPixel [7]),
	.datac(gnd),
	.datad(\inst_loadCtrl|Add3~22_combout ),
	.cin(\inst_loadCtrl|Add4~13 ),
	.combout(\inst_loadCtrl|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Add4~14 .lut_mask = 16'hC33C;
defparam \inst_loadCtrl|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \inst_loadCtrl|Add5~0 (
// Equation(s):
// \inst_loadCtrl|Add5~0_combout  = (\inst_loadCtrl|xPixel [5] & (\inst_loadCtrl|yPixel [0] $ (VCC))) # (!\inst_loadCtrl|xPixel [5] & (\inst_loadCtrl|yPixel [0] & VCC))
// \inst_loadCtrl|Add5~1  = CARRY((\inst_loadCtrl|xPixel [5] & \inst_loadCtrl|yPixel [0]))

	.dataa(\inst_loadCtrl|xPixel [5]),
	.datab(\inst_loadCtrl|yPixel [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_loadCtrl|Add5~0_combout ),
	.cout(\inst_loadCtrl|Add5~1 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~0 .lut_mask = 16'h6688;
defparam \inst_loadCtrl|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \inst_loadCtrl|Add5~2 (
// Equation(s):
// \inst_loadCtrl|Add5~2_combout  = (\inst_loadCtrl|Add3~2_combout  & ((\inst_loadCtrl|xPixel [6] & (\inst_loadCtrl|Add5~1  & VCC)) # (!\inst_loadCtrl|xPixel [6] & (!\inst_loadCtrl|Add5~1 )))) # (!\inst_loadCtrl|Add3~2_combout  & ((\inst_loadCtrl|xPixel [6] 
// & (!\inst_loadCtrl|Add5~1 )) # (!\inst_loadCtrl|xPixel [6] & ((\inst_loadCtrl|Add5~1 ) # (GND)))))
// \inst_loadCtrl|Add5~3  = CARRY((\inst_loadCtrl|Add3~2_combout  & (!\inst_loadCtrl|xPixel [6] & !\inst_loadCtrl|Add5~1 )) # (!\inst_loadCtrl|Add3~2_combout  & ((!\inst_loadCtrl|Add5~1 ) # (!\inst_loadCtrl|xPixel [6]))))

	.dataa(\inst_loadCtrl|Add3~2_combout ),
	.datab(\inst_loadCtrl|xPixel [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~1 ),
	.combout(\inst_loadCtrl|Add5~2_combout ),
	.cout(\inst_loadCtrl|Add5~3 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~2 .lut_mask = 16'h9617;
defparam \inst_loadCtrl|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \inst_loadCtrl|Add5~4 (
// Equation(s):
// \inst_loadCtrl|Add5~4_combout  = ((\inst_loadCtrl|xPixel [7] $ (\inst_loadCtrl|Add3~4_combout  $ (!\inst_loadCtrl|Add5~3 )))) # (GND)
// \inst_loadCtrl|Add5~5  = CARRY((\inst_loadCtrl|xPixel [7] & ((\inst_loadCtrl|Add3~4_combout ) # (!\inst_loadCtrl|Add5~3 ))) # (!\inst_loadCtrl|xPixel [7] & (\inst_loadCtrl|Add3~4_combout  & !\inst_loadCtrl|Add5~3 )))

	.dataa(\inst_loadCtrl|xPixel [7]),
	.datab(\inst_loadCtrl|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~3 ),
	.combout(\inst_loadCtrl|Add5~4_combout ),
	.cout(\inst_loadCtrl|Add5~5 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~4 .lut_mask = 16'h698E;
defparam \inst_loadCtrl|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \inst_loadCtrl|Add5~6 (
// Equation(s):
// \inst_loadCtrl|Add5~6_combout  = (\inst_loadCtrl|Add3~6_combout  & ((\inst_loadCtrl|xPixel [8] & (\inst_loadCtrl|Add5~5  & VCC)) # (!\inst_loadCtrl|xPixel [8] & (!\inst_loadCtrl|Add5~5 )))) # (!\inst_loadCtrl|Add3~6_combout  & ((\inst_loadCtrl|xPixel [8] 
// & (!\inst_loadCtrl|Add5~5 )) # (!\inst_loadCtrl|xPixel [8] & ((\inst_loadCtrl|Add5~5 ) # (GND)))))
// \inst_loadCtrl|Add5~7  = CARRY((\inst_loadCtrl|Add3~6_combout  & (!\inst_loadCtrl|xPixel [8] & !\inst_loadCtrl|Add5~5 )) # (!\inst_loadCtrl|Add3~6_combout  & ((!\inst_loadCtrl|Add5~5 ) # (!\inst_loadCtrl|xPixel [8]))))

	.dataa(\inst_loadCtrl|Add3~6_combout ),
	.datab(\inst_loadCtrl|xPixel [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~5 ),
	.combout(\inst_loadCtrl|Add5~6_combout ),
	.cout(\inst_loadCtrl|Add5~7 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~6 .lut_mask = 16'h9617;
defparam \inst_loadCtrl|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \inst_loadCtrl|Add5~8 (
// Equation(s):
// \inst_loadCtrl|Add5~8_combout  = ((\inst_loadCtrl|xPixel [9] $ (\inst_loadCtrl|Add4~0_combout  $ (!\inst_loadCtrl|Add5~7 )))) # (GND)
// \inst_loadCtrl|Add5~9  = CARRY((\inst_loadCtrl|xPixel [9] & ((\inst_loadCtrl|Add4~0_combout ) # (!\inst_loadCtrl|Add5~7 ))) # (!\inst_loadCtrl|xPixel [9] & (\inst_loadCtrl|Add4~0_combout  & !\inst_loadCtrl|Add5~7 )))

	.dataa(\inst_loadCtrl|xPixel [9]),
	.datab(\inst_loadCtrl|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~7 ),
	.combout(\inst_loadCtrl|Add5~8_combout ),
	.cout(\inst_loadCtrl|Add5~9 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~8 .lut_mask = 16'h698E;
defparam \inst_loadCtrl|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \inst_loadCtrl|Add5~10 (
// Equation(s):
// \inst_loadCtrl|Add5~10_combout  = (\inst_loadCtrl|Add4~2_combout  & ((\inst_loadCtrl|xPixel [10] & (\inst_loadCtrl|Add5~9  & VCC)) # (!\inst_loadCtrl|xPixel [10] & (!\inst_loadCtrl|Add5~9 )))) # (!\inst_loadCtrl|Add4~2_combout  & ((\inst_loadCtrl|xPixel 
// [10] & (!\inst_loadCtrl|Add5~9 )) # (!\inst_loadCtrl|xPixel [10] & ((\inst_loadCtrl|Add5~9 ) # (GND)))))
// \inst_loadCtrl|Add5~11  = CARRY((\inst_loadCtrl|Add4~2_combout  & (!\inst_loadCtrl|xPixel [10] & !\inst_loadCtrl|Add5~9 )) # (!\inst_loadCtrl|Add4~2_combout  & ((!\inst_loadCtrl|Add5~9 ) # (!\inst_loadCtrl|xPixel [10]))))

	.dataa(\inst_loadCtrl|Add4~2_combout ),
	.datab(\inst_loadCtrl|xPixel [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~9 ),
	.combout(\inst_loadCtrl|Add5~10_combout ),
	.cout(\inst_loadCtrl|Add5~11 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~10 .lut_mask = 16'h9617;
defparam \inst_loadCtrl|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \inst_loadCtrl|Add5~12 (
// Equation(s):
// \inst_loadCtrl|Add5~12_combout  = ((\inst_loadCtrl|xPixel [11] $ (\inst_loadCtrl|Add4~4_combout  $ (!\inst_loadCtrl|Add5~11 )))) # (GND)
// \inst_loadCtrl|Add5~13  = CARRY((\inst_loadCtrl|xPixel [11] & ((\inst_loadCtrl|Add4~4_combout ) # (!\inst_loadCtrl|Add5~11 ))) # (!\inst_loadCtrl|xPixel [11] & (\inst_loadCtrl|Add4~4_combout  & !\inst_loadCtrl|Add5~11 )))

	.dataa(\inst_loadCtrl|xPixel [11]),
	.datab(\inst_loadCtrl|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~11 ),
	.combout(\inst_loadCtrl|Add5~12_combout ),
	.cout(\inst_loadCtrl|Add5~13 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~12 .lut_mask = 16'h698E;
defparam \inst_loadCtrl|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \inst_loadCtrl|Add5~14 (
// Equation(s):
// \inst_loadCtrl|Add5~14_combout  = (\inst_loadCtrl|Add4~6_combout  & ((\inst_loadCtrl|xPixel [12] & (\inst_loadCtrl|Add5~13  & VCC)) # (!\inst_loadCtrl|xPixel [12] & (!\inst_loadCtrl|Add5~13 )))) # (!\inst_loadCtrl|Add4~6_combout  & ((\inst_loadCtrl|xPixel 
// [12] & (!\inst_loadCtrl|Add5~13 )) # (!\inst_loadCtrl|xPixel [12] & ((\inst_loadCtrl|Add5~13 ) # (GND)))))
// \inst_loadCtrl|Add5~15  = CARRY((\inst_loadCtrl|Add4~6_combout  & (!\inst_loadCtrl|xPixel [12] & !\inst_loadCtrl|Add5~13 )) # (!\inst_loadCtrl|Add4~6_combout  & ((!\inst_loadCtrl|Add5~13 ) # (!\inst_loadCtrl|xPixel [12]))))

	.dataa(\inst_loadCtrl|Add4~6_combout ),
	.datab(\inst_loadCtrl|xPixel [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~13 ),
	.combout(\inst_loadCtrl|Add5~14_combout ),
	.cout(\inst_loadCtrl|Add5~15 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~14 .lut_mask = 16'h9617;
defparam \inst_loadCtrl|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \inst_loadCtrl|Add5~16 (
// Equation(s):
// \inst_loadCtrl|Add5~16_combout  = ((\inst_loadCtrl|Add4~8_combout  $ (\inst_loadCtrl|xPixel [13] $ (!\inst_loadCtrl|Add5~15 )))) # (GND)
// \inst_loadCtrl|Add5~17  = CARRY((\inst_loadCtrl|Add4~8_combout  & ((\inst_loadCtrl|xPixel [13]) # (!\inst_loadCtrl|Add5~15 ))) # (!\inst_loadCtrl|Add4~8_combout  & (\inst_loadCtrl|xPixel [13] & !\inst_loadCtrl|Add5~15 )))

	.dataa(\inst_loadCtrl|Add4~8_combout ),
	.datab(\inst_loadCtrl|xPixel [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~15 ),
	.combout(\inst_loadCtrl|Add5~16_combout ),
	.cout(\inst_loadCtrl|Add5~17 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~16 .lut_mask = 16'h698E;
defparam \inst_loadCtrl|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \inst_loadCtrl|Add5~18 (
// Equation(s):
// \inst_loadCtrl|Add5~18_combout  = (\inst_loadCtrl|xPixel [14] & ((\inst_loadCtrl|Add4~10_combout  & (\inst_loadCtrl|Add5~17  & VCC)) # (!\inst_loadCtrl|Add4~10_combout  & (!\inst_loadCtrl|Add5~17 )))) # (!\inst_loadCtrl|xPixel [14] & 
// ((\inst_loadCtrl|Add4~10_combout  & (!\inst_loadCtrl|Add5~17 )) # (!\inst_loadCtrl|Add4~10_combout  & ((\inst_loadCtrl|Add5~17 ) # (GND)))))
// \inst_loadCtrl|Add5~19  = CARRY((\inst_loadCtrl|xPixel [14] & (!\inst_loadCtrl|Add4~10_combout  & !\inst_loadCtrl|Add5~17 )) # (!\inst_loadCtrl|xPixel [14] & ((!\inst_loadCtrl|Add5~17 ) # (!\inst_loadCtrl|Add4~10_combout ))))

	.dataa(\inst_loadCtrl|xPixel [14]),
	.datab(\inst_loadCtrl|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~17 ),
	.combout(\inst_loadCtrl|Add5~18_combout ),
	.cout(\inst_loadCtrl|Add5~19 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~18 .lut_mask = 16'h9617;
defparam \inst_loadCtrl|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \inst_loadCtrl|Add5~20 (
// Equation(s):
// \inst_loadCtrl|Add5~20_combout  = ((\inst_loadCtrl|xPixel [15] $ (\inst_loadCtrl|Add4~12_combout  $ (!\inst_loadCtrl|Add5~19 )))) # (GND)
// \inst_loadCtrl|Add5~21  = CARRY((\inst_loadCtrl|xPixel [15] & ((\inst_loadCtrl|Add4~12_combout ) # (!\inst_loadCtrl|Add5~19 ))) # (!\inst_loadCtrl|xPixel [15] & (\inst_loadCtrl|Add4~12_combout  & !\inst_loadCtrl|Add5~19 )))

	.dataa(\inst_loadCtrl|xPixel [15]),
	.datab(\inst_loadCtrl|Add4~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add5~19 ),
	.combout(\inst_loadCtrl|Add5~20_combout ),
	.cout(\inst_loadCtrl|Add5~21 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add5~20 .lut_mask = 16'h698E;
defparam \inst_loadCtrl|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \inst_loadCtrl|Add5~22 (
// Equation(s):
// \inst_loadCtrl|Add5~22_combout  = \inst_loadCtrl|Add4~14_combout  $ (\inst_loadCtrl|Add5~21 )

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add4~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst_loadCtrl|Add5~21 ),
	.combout(\inst_loadCtrl|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Add5~22 .lut_mask = 16'h3C3C;
defparam \inst_loadCtrl|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \inst_loadCtrl|Add6~0 (
// Equation(s):
// \inst_loadCtrl|Add6~0_combout  = \inst_loadCtrl|Add5~8_combout  $ (VCC)
// \inst_loadCtrl|Add6~1  = CARRY(\inst_loadCtrl|Add5~8_combout )

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add5~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_loadCtrl|Add6~0_combout ),
	.cout(\inst_loadCtrl|Add6~1 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add6~0 .lut_mask = 16'h33CC;
defparam \inst_loadCtrl|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \inst_loadCtrl|Add6~2 (
// Equation(s):
// \inst_loadCtrl|Add6~2_combout  = (\inst_loadCtrl|Add5~10_combout  & (!\inst_loadCtrl|Add6~1 )) # (!\inst_loadCtrl|Add5~10_combout  & ((\inst_loadCtrl|Add6~1 ) # (GND)))
// \inst_loadCtrl|Add6~3  = CARRY((!\inst_loadCtrl|Add6~1 ) # (!\inst_loadCtrl|Add5~10_combout ))

	.dataa(\inst_loadCtrl|Add5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add6~1 ),
	.combout(\inst_loadCtrl|Add6~2_combout ),
	.cout(\inst_loadCtrl|Add6~3 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add6~2 .lut_mask = 16'h5A5F;
defparam \inst_loadCtrl|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \inst_loadCtrl|Add6~4 (
// Equation(s):
// \inst_loadCtrl|Add6~4_combout  = (\inst_loadCtrl|Add5~12_combout  & (\inst_loadCtrl|Add6~3  $ (GND))) # (!\inst_loadCtrl|Add5~12_combout  & (!\inst_loadCtrl|Add6~3  & VCC))
// \inst_loadCtrl|Add6~5  = CARRY((\inst_loadCtrl|Add5~12_combout  & !\inst_loadCtrl|Add6~3 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add5~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add6~3 ),
	.combout(\inst_loadCtrl|Add6~4_combout ),
	.cout(\inst_loadCtrl|Add6~5 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add6~4 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \inst_loadCtrl|Add6~6 (
// Equation(s):
// \inst_loadCtrl|Add6~6_combout  = (\inst_loadCtrl|Add5~14_combout  & (!\inst_loadCtrl|Add6~5 )) # (!\inst_loadCtrl|Add5~14_combout  & ((\inst_loadCtrl|Add6~5 ) # (GND)))
// \inst_loadCtrl|Add6~7  = CARRY((!\inst_loadCtrl|Add6~5 ) # (!\inst_loadCtrl|Add5~14_combout ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add5~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add6~5 ),
	.combout(\inst_loadCtrl|Add6~6_combout ),
	.cout(\inst_loadCtrl|Add6~7 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add6~6 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \inst_loadCtrl|Add6~8 (
// Equation(s):
// \inst_loadCtrl|Add6~8_combout  = (\inst_loadCtrl|Add5~16_combout  & (\inst_loadCtrl|Add6~7  $ (GND))) # (!\inst_loadCtrl|Add5~16_combout  & (!\inst_loadCtrl|Add6~7  & VCC))
// \inst_loadCtrl|Add6~9  = CARRY((\inst_loadCtrl|Add5~16_combout  & !\inst_loadCtrl|Add6~7 ))

	.dataa(\inst_loadCtrl|Add5~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add6~7 ),
	.combout(\inst_loadCtrl|Add6~8_combout ),
	.cout(\inst_loadCtrl|Add6~9 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add6~8 .lut_mask = 16'hA50A;
defparam \inst_loadCtrl|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \inst_loadCtrl|Add6~10 (
// Equation(s):
// \inst_loadCtrl|Add6~10_combout  = (\inst_loadCtrl|Add5~18_combout  & (!\inst_loadCtrl|Add6~9 )) # (!\inst_loadCtrl|Add5~18_combout  & ((\inst_loadCtrl|Add6~9 ) # (GND)))
// \inst_loadCtrl|Add6~11  = CARRY((!\inst_loadCtrl|Add6~9 ) # (!\inst_loadCtrl|Add5~18_combout ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add5~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add6~9 ),
	.combout(\inst_loadCtrl|Add6~10_combout ),
	.cout(\inst_loadCtrl|Add6~11 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add6~10 .lut_mask = 16'h3C3F;
defparam \inst_loadCtrl|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \inst_loadCtrl|Add6~12 (
// Equation(s):
// \inst_loadCtrl|Add6~12_combout  = (\inst_loadCtrl|Add5~20_combout  & (\inst_loadCtrl|Add6~11  $ (GND))) # (!\inst_loadCtrl|Add5~20_combout  & (!\inst_loadCtrl|Add6~11  & VCC))
// \inst_loadCtrl|Add6~13  = CARRY((\inst_loadCtrl|Add5~20_combout  & !\inst_loadCtrl|Add6~11 ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Add5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst_loadCtrl|Add6~11 ),
	.combout(\inst_loadCtrl|Add6~12_combout ),
	.cout(\inst_loadCtrl|Add6~13 ));
// synopsys translate_off
defparam \inst_loadCtrl|Add6~12 .lut_mask = 16'hC30C;
defparam \inst_loadCtrl|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \inst_loadCtrl|Add6~14 (
// Equation(s):
// \inst_loadCtrl|Add6~14_combout  = \inst_loadCtrl|Add6~13  $ (\inst_loadCtrl|Add5~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_loadCtrl|Add5~22_combout ),
	.cin(\inst_loadCtrl|Add6~13 ),
	.combout(\inst_loadCtrl|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Add6~14 .lut_mask = 16'h0FF0;
defparam \inst_loadCtrl|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst_loadCtrl|Add6~14_combout ),
	.ena1(\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFF0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0007FFFFFFFFFFE0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFF;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFC0007FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000030000000000000030000000000000030000000000000070000000000000050000000000000050000000000000010000000000000010000000000000080000000000000080000000000000080000000000000A8891938000000024A919380000000042B1B3800000040C273B3800000051C256A7800000001524480800000001114440000000001115440000000001111440000000000551001000000000451101000000000449111000000002449991000000002648A91000000002228E90000000002220E80000000000220C000000000002A2C020000000008A2802000000000892022000000;
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|Add6~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\inst_loadCtrl|Add6~14_combout ),
	.ena1(!\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h004893122000000004C9112200000000445110000000000445510000000000555550000000000555554400000000555154400000000673998400000000E73998400000000E73998400000000C4B118000000000002000000000000000000000000000000000800000000000000800000000004000800000000004000800000000004000800000000014000000000000014000000000000010000000000000010001000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[3]~7 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[3]~7_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3~portadataout )))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[3]~7 .lut_mask = 16'hBB88;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst_loadCtrl|Add6~14_combout ),
	.ena1(\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0007FFFFFFFFFFE0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFF;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFC000FFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000200000000000000300000000000000700000000000000700000000000000000000000000000000000000000000800000000000000800000000000000800000000000000000000000000000000000000000040025513800000051427537800000055D27737800000055D17737000000055D11457000000001515450000000001555551000000000451111000000000449111000000002449991000000002648991000000002228890000000002220A80000000000220A000000000002A26020000000008A2C02000000000892D22000000004893922000000004C91122000000004451120000000;
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\inst_loadCtrl|Add6~14_combout ),
	.ena1(!\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00445110000000000444510000000000154440400000000114444400000000112444400000000812004400000000A32A00400000000E6BB98000000000E4BB98000000000449318000000000449110800000000000000800000000004000800000000004000800000000004000800000000004000000000000004000000000000000000000000000010001000000000010001000000000008001000000000008001000000000008001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[0]~6 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[0]~6_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[0]~6 .lut_mask = 16'hCCF0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\inst_loadCtrl|Add6~14_combout ),
	.ena1(!\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00445112000000000445110000000000445510000000000554454400000000554444400000000512044400000000C12810400000000E73998400000000E6B998000000000E4B198000000000449110000000000000000800000000000000800000000004000800000000004000800000000004000800000000004000000000000004000000000000010000000000000010001000000000010001000000000008001000000000008001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003800;
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst_loadCtrl|Add6~14_combout ),
	.ena1(\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0007FFFFFFFFFFE0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFF;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFC0007FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000200000000000000300000000000000700000000000000700000000000000500000000000000100000000000000800000000000000800000000000000800000000000000800000000000000000000000000000029113800000040427533800000051C27737800000055D27737800000055D15417000000001515450000000001515440000000001551451000000000451111000000000449111000000002449991000000002648991000000002228890000000002220A80000000000220E000000000002A2E020000000008A2C02000000000892922000000004893922000000004C91122000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[1]~5 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[1]~5_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1~portadataout ))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[1]~5 .lut_mask = 16'hEE22;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \inst_loadCtrl|Mux0~2 (
// Equation(s):
// \inst_loadCtrl|Mux0~2_combout  = (\inst_loadCtrl|xPixel [1] & (((\inst_loadCtrl|xPixel [0])))) # (!\inst_loadCtrl|xPixel [1] & ((\inst_loadCtrl|xPixel [0] & ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[1]~5_combout 
// ))) # (!\inst_loadCtrl|xPixel [0] & (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[0]~6_combout ))))

	.dataa(\inst_loadCtrl|xPixel [1]),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[0]~6_combout ),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[1]~5_combout ),
	.datad(\inst_loadCtrl|xPixel [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Mux0~2 .lut_mask = 16'hFA44;
defparam \inst_loadCtrl|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst_loadCtrl|Add6~14_combout ),
	.ena1(\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0007FFFFFFFFFFE0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFF;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFC0007FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000003000000000000003000000000000007000000000000007000000000000005000000000000001000000000000001000000000000008000000000000008000000000000008000000000000008000000000000020A91138000000004291B38000000404271B3800000051C277B7800000055D25607800000001515440000000001515440000000001515440000000001551001000000000451111000000000449111000000002449991000000002648891000000002228A90000000002220E80000000000220E000000000002A2C020000000008A2C02000000000892822000000004893122000000;
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\inst_loadCtrl|Add6~14_combout ),
	.ena1(!\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h004C9112200000000445112000000000445110000000000455510000000000555454400000000555454400000000453054400000000E73998400000000E73998400000000E4B998000000000C4B110000000000000000000000000000000800000000000000800000000004000800000000004000800000000004000800000000004000000000000014000000000000010000000000000010001000000000010001000000000008001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F45;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[2]~4 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[2]~4 .lut_mask = 16'hAAF0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \inst_loadCtrl|Mux0~3 (
// Equation(s):
// \inst_loadCtrl|Mux0~3_combout  = (\inst_loadCtrl|Mux0~2_combout  & ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[3]~7_combout ) # ((!\inst_loadCtrl|xPixel [1])))) # (!\inst_loadCtrl|Mux0~2_combout  & 
// (((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout  & \inst_loadCtrl|xPixel [1]))))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[3]~7_combout ),
	.datab(\inst_loadCtrl|Mux0~2_combout ),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout ),
	.datad(\inst_loadCtrl|xPixel [1]),
	.cin(gnd),
	.combout(\inst_loadCtrl|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Mux0~3 .lut_mask = 16'hB8CC;
defparam \inst_loadCtrl|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst_loadCtrl|Add6~14_combout ),
	.ena1(\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFF0003FFFFFFFFFFF0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0007FFFFFFFFFFE0007FFFFFFFFFFC0007FFFFFFFFFFC0007FFFFFFFFF;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFC0007FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000030000000000000030000000000000030000000000000070000000000000050000000000000050000000000000010000000000000010000000000000000000000000000080000000000000080000000000002A88919380000000AC8919B8000000024A91BB800000000C2B3BB800000040C262AB8000000018244888000000011244C0800000001114440000000001114440000000001111440000000000551101000000000451101000000000449111000000002449A91000000002648E91000000002628E90000000002220E80000000000220C000000000002A28020000000008A2002000000;
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\inst_loadCtrl|Add6~14_combout ),
	.ena1(!\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h000892022000000004893122000000004491122000000004451100000000004555100000000005555540000000005455544000000007759DC400000000673998400000000E73998400000000E53198400000000002000000000000002000000000000000000000000000000000800000000000000800000000004000800000000004000800000000004000800000000014000000000000014000000000000010000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000701;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[4]~2 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[4]~2_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[4]~2 .lut_mask = 16'hBB88;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst_loadCtrl|Add6~14_combout ),
	.ena1(\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFF0001FFFFFFFFFFF0001FFFFFFFFFFF0003FFFFFFFFFFF0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0007FFFFFFFFFFE0007FFFFFFFFF;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFC0007FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000010000000000000030000000000000030000000000000030000000000000040000000000000040000000000000040000000000000010000000000000000000000000000000000000000000080000000000002A89329BC0000002AE8BB9B80000002AE89B9B80000000AE899BB800000002EAAAAB800000000A2AAA88000000002240888000000012244888000000011244C8800000001114448000000001114440000000001110400000000000151101000000000451101000000000449291000000002449E91000000002648E91000000002228C90000000002220880000000000220800000000;
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\inst_loadCtrl|Add6~14_combout ),
	.ena1(!\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h0002A20020000000008A202200000000089222200000000489122200000000409112200000000445510000000000555554000000000364DDC0000000003649DC400000000274998400000000272988400000000002000400000000002000400000000002000000000000002000000000000000000000000000000000800000000000000800000000004000800000000004000800000000004000800000000014000000000000014000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003814;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[6]~1 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[6]~1_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[6]~1 .lut_mask = 16'hCCF0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \inst_loadCtrl|Mux0~0 (
// Equation(s):
// \inst_loadCtrl|Mux0~0_combout  = (\inst_loadCtrl|xPixel [1] & (((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[6]~1_combout ) # (\inst_loadCtrl|xPixel [0])))) # (!\inst_loadCtrl|xPixel [1] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[4]~2_combout  & ((!\inst_loadCtrl|xPixel [0]))))

	.dataa(\inst_loadCtrl|xPixel [1]),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[4]~2_combout ),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[6]~1_combout ),
	.datad(\inst_loadCtrl|xPixel [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Mux0~0 .lut_mask = 16'hAAE4;
defparam \inst_loadCtrl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst_loadCtrl|Add6~14_combout ),
	.ena1(\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFF0001FFFFFFFFFFF0001FFFFFFFFFFF0001FFFFFFFFFFF0003FFFFFFFFFFF0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0007FFFFFFFFF;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFE0007FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000100000000000000300000000000000300000000000000300000000000000000000000000000400000000000000400000000000000400000000000000000000000000000000000000000000000000000000028812A9BC0000002AE93B9BC0000002AE8BB9B80000002AE89B9B80000000AE88AAB800000000AAAAA8800000000A28A888000000002248888000000012244C88000000011244C8800000001114448000000001114440000000000110500000000000151101000000000451301000000000449691000000002449E91000000002648C91000000002228890000000002228880000000;
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\inst_loadCtrl|Add6~14_combout ),
	.ena1(!\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h002220800000000000AA20020000000008A222200000000089222200000000489022200000000409100200000000555544000000000775DCC000000000364DCC000000000264988400000000234988400000000002000400000000002000400000000002000400000000002000000000000002000000000000000000000000000000000800000000008000800000000004000800000000004000800000000004000800000000014000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003804;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[7]~3 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[7]~3_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7~portadataout )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[7]~3 .lut_mask = 16'hCCF0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(!\inst_loadCtrl|Add6~14_combout ),
	.ena1(!\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h0008A200200000000089202200000000489132200000000449112200000000445110000000000555554000000000555554000000000365DDC400000000275998400000000273998400000000A52998400000000002000400000000002000000000000002000000000000000000000000000000000800000000000000800000000004000800000000004000800000000004000800000000014000000000000014000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003811;
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst_loadCtrl|Add6~14_combout ),
	.ena1(\inst_loadCtrl|readRomCounter [13]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst_loadCtrl|Add6~12_combout ,\inst_loadCtrl|Add6~10_combout ,\inst_loadCtrl|Add6~8_combout ,\inst_loadCtrl|Add6~6_combout ,\inst_loadCtrl|Add6~4_combout ,\inst_loadCtrl|Add6~2_combout ,\inst_loadCtrl|Add6~0_combout ,\inst_loadCtrl|Add5~6_combout ,
\inst_loadCtrl|Add5~4_combout ,\inst_loadCtrl|Add5~2_combout ,\inst_loadCtrl|Add5~0_combout ,\inst_loadCtrl|xPixel [4],\inst_loadCtrl|xPixel [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst_loadCtrl|readRomCounter [12],\inst_loadCtrl|readRomCounter [11],\inst_loadCtrl|readRomCounter [10],\inst_loadCtrl|readRomCounter [9],\inst_loadCtrl|readRomCounter [8],\inst_loadCtrl|readRomCounter [7],\inst_loadCtrl|readRomCounter [6],\inst_loadCtrl|readRomCounter [5],
\inst_loadCtrl|readRomCounter [4],\inst_loadCtrl|readRomCounter [3],\inst_loadCtrl|readRomCounter [2],\inst_loadCtrl|readRomCounter [1],\inst_loadCtrl|readRomCounter [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./ip/rom/loadingScreen.mif";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "loadingScreenController:inst_loadCtrl|loadingScreenROM:inst_loadRom|altsyncram:altsyncram_component|altsyncram_tt42:auto_generated|ALTSYNCRAM";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFF0001FFFFFFFFFFF0003FFFFFFFFFFF0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0003FFFFFFFFFFE0007FFFFFFFFFFE0007FFFFFFFFFFC0007FFFFFFFFF;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFC0007FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000010000000000000030000000000000030000000000000030000000000000050000000000000050000000000000050000000000000010000000000000000000000000000000000000000000080000000000002A88B29B80000002AC8939B80000000AC8919B8000000026AB1BB800000000E2A2AB8000000008242888000000010244888000000011244C8800000001114440000000001114440000000001111400000000000151101000000000451101000000000449391000000002449A91000000002648E91000000002628E90000000002220C800000000002208000000000002A2002000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[5]~0 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[5]~0_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5~portadataout ))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[5]~0 .lut_mask = 16'hE2E2;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \inst_loadCtrl|Mux0~1 (
// Equation(s):
// \inst_loadCtrl|Mux0~1_combout  = (\inst_loadCtrl|Mux0~0_combout  & ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[7]~3_combout ) # ((!\inst_loadCtrl|xPixel [0])))) # (!\inst_loadCtrl|Mux0~0_combout  & 
// (((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[5]~0_combout  & \inst_loadCtrl|xPixel [0]))))

	.dataa(\inst_loadCtrl|Mux0~0_combout ),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[7]~3_combout ),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux4|result_node[5]~0_combout ),
	.datad(\inst_loadCtrl|xPixel [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Mux0~1 .lut_mask = 16'hD8AA;
defparam \inst_loadCtrl|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \inst_loadCtrl|Mux0~4 (
// Equation(s):
// \inst_loadCtrl|Mux0~4_combout  = (\inst_loadCtrl|xPixel [2] & ((\inst_loadCtrl|Mux0~1_combout ))) # (!\inst_loadCtrl|xPixel [2] & (\inst_loadCtrl|Mux0~3_combout ))

	.dataa(\inst_loadCtrl|Mux0~3_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|xPixel [2]),
	.datad(\inst_loadCtrl|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Mux0~4 .lut_mask = 16'hFA0A;
defparam \inst_loadCtrl|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|readRomCounter [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0 .lut_mask = 16'hCCAA;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~0 (
// Equation(s):
// \inst_loadCtrl|Decoder0~0_combout  = (!\inst_loadCtrl|readRomCounter [11] & (!\inst_loadCtrl|readRomCounter [12] & (!\inst_loadCtrl|readRomCounter [13] & !\inst_loadCtrl|readRomCounter [10])))

	.dataa(\inst_loadCtrl|readRomCounter [11]),
	.datab(\inst_loadCtrl|readRomCounter [12]),
	.datac(\inst_loadCtrl|readRomCounter [13]),
	.datad(\inst_loadCtrl|readRomCounter [10]),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~0 .lut_mask = 16'h0001;
defparam \inst_loadCtrl|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~2 (
// Equation(s):
// \inst_loadCtrl|Decoder0~2_combout  = (!\inst_loadCtrl|readRomCounter [4] & (!\inst_loadCtrl|readRomCounter [5] & (!\inst_loadCtrl|state.STATE_READROM~q  & \inst_loadCtrl|readRomCounter [3])))

	.dataa(\inst_loadCtrl|readRomCounter [4]),
	.datab(\inst_loadCtrl|readRomCounter [5]),
	.datac(\inst_loadCtrl|state.STATE_READROM~q ),
	.datad(\inst_loadCtrl|readRomCounter [3]),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~2 .lut_mask = 16'h0100;
defparam \inst_loadCtrl|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~1 (
// Equation(s):
// \inst_loadCtrl|Decoder0~1_combout  = (!\inst_loadCtrl|readRomCounter [7] & (!\inst_loadCtrl|readRomCounter [6] & (!\inst_loadCtrl|readRomCounter [8] & !\inst_loadCtrl|readRomCounter [9])))

	.dataa(\inst_loadCtrl|readRomCounter [7]),
	.datab(\inst_loadCtrl|readRomCounter [6]),
	.datac(\inst_loadCtrl|readRomCounter [8]),
	.datad(\inst_loadCtrl|readRomCounter [9]),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~1 .lut_mask = 16'h0001;
defparam \inst_loadCtrl|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~5 (
// Equation(s):
// \inst_loadCtrl|Decoder0~5_combout  = (\inst_loadCtrl|Decoder0~0_combout  & (\inst_loadCtrl|Decoder0~2_combout  & (!\inst_loadCtrl|readRomCounter [2] & \inst_loadCtrl|Decoder0~1_combout )))

	.dataa(\inst_loadCtrl|Decoder0~0_combout ),
	.datab(\inst_loadCtrl|Decoder0~2_combout ),
	.datac(\inst_loadCtrl|readRomCounter [2]),
	.datad(\inst_loadCtrl|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~5 .lut_mask = 16'h0800;
defparam \inst_loadCtrl|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~8 (
// Equation(s):
// \inst_loadCtrl|Decoder0~8_combout  = (!\inst_loadCtrl|readRomCounter [0] & (!\inst_loadCtrl|readRomCounter [1] & \inst_loadCtrl|Decoder0~5_combout ))

	.dataa(\inst_loadCtrl|readRomCounter [0]),
	.datab(gnd),
	.datac(\inst_loadCtrl|readRomCounter [1]),
	.datad(\inst_loadCtrl|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~8 .lut_mask = 16'h0500;
defparam \inst_loadCtrl|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N11
dffeas \inst_loadCtrl|romHeader[8][0] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[8][0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~7 (
// Equation(s):
// \inst_loadCtrl|Decoder0~7_combout  = (\inst_loadCtrl|readRomCounter [0] & (\inst_loadCtrl|readRomCounter [1] & \inst_loadCtrl|Decoder0~5_combout ))

	.dataa(\inst_loadCtrl|readRomCounter [0]),
	.datab(gnd),
	.datac(\inst_loadCtrl|readRomCounter [1]),
	.datad(\inst_loadCtrl|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~7 .lut_mask = 16'hA000;
defparam \inst_loadCtrl|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \inst_loadCtrl|romHeader[11][0] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[11][0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneive_lcell_comb \inst_loadCtrl|color[0]~8 (
// Equation(s):
// \inst_loadCtrl|color[0]~8_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[11][0]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[8][0]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[8][0]~q ),
	.datad(\inst_loadCtrl|romHeader[11][0]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[0]~8 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|ram_address_a[6] (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|ram_address_a [6] = \inst_fifo|dcfifo_component|auto_generated|wrptr_g [7] $ (\inst_fifo|dcfifo_component|auto_generated|wrptr_g [6])

	.dataa(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\inst_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|ram_address_a [6]),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|ram_address_a[6] .lut_mask = 16'h6666;
defparam \inst_fifo|dcfifo_component|auto_generated|ram_address_a[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneive_lcell_comb \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )

	.dataa(gnd),
	.datab(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(gnd),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h33CC;
defparam \inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 )))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1 .lut_mask = 16'hF5A0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \inst_loadCtrl|romHeader[8][1] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[8][1] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \inst_loadCtrl|romHeader[11][1] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[11][1] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \inst_loadCtrl|color[1]~9 (
// Equation(s):
// \inst_loadCtrl|color[1]~9_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[11][1]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[8][1]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[8][1]~q ),
	.datad(\inst_loadCtrl|romHeader[11][1]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[1]~9 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2 .lut_mask = 16'hCCF0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N3
dffeas \inst_loadCtrl|romHeader[8][2] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[8][2] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N1
dffeas \inst_loadCtrl|romHeader[11][2] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[11][2] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cycloneive_lcell_comb \inst_loadCtrl|color[2]~10 (
// Equation(s):
// \inst_loadCtrl|color[2]~10_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[11][2]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[8][2]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[8][2]~q ),
	.datad(\inst_loadCtrl|romHeader[11][2]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[2]~10 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ))) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N5
dffeas \inst_loadCtrl|romHeader[11][3] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[11][3] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \inst_loadCtrl|romHeader[8][3] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[8][3] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \inst_loadCtrl|color[3]~11 (
// Equation(s):
// \inst_loadCtrl|color[3]~11_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[11][3]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[8][3]~q )))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(\inst_loadCtrl|romHeader[11][3]~q ),
	.datac(\inst_loadCtrl|romHeader[8][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[3]~11 .lut_mask = 16'hD8D8;
defparam \inst_loadCtrl|color[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4 .lut_mask = 16'hBB88;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N9
dffeas \inst_loadCtrl|romHeader[11][4] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[11][4] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \inst_loadCtrl|romHeader[8][4] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[8][4] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneive_lcell_comb \inst_loadCtrl|color[4]~12 (
// Equation(s):
// \inst_loadCtrl|color[4]~12_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[11][4]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[8][4]~q )))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(\inst_loadCtrl|romHeader[11][4]~q ),
	.datac(\inst_loadCtrl|romHeader[8][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[4]~12 .lut_mask = 16'hD8D8;
defparam \inst_loadCtrl|color[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 )))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datab(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datac(gnd),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5 .lut_mask = 16'hAACC;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N7
dffeas \inst_loadCtrl|romHeader[8][5] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[8][5] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \inst_loadCtrl|romHeader[11][5] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[11][5] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneive_lcell_comb \inst_loadCtrl|color[5]~13 (
// Equation(s):
// \inst_loadCtrl|color[5]~13_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[11][5]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[8][5]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[8][5]~q ),
	.datad(\inst_loadCtrl|romHeader[11][5]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[5]~13 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 )))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6 .lut_mask = 16'hAAF0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \inst_loadCtrl|romHeader[8][6] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[8][6] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \inst_loadCtrl|romHeader[11][6] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[11][6] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \inst_loadCtrl|color[6]~14 (
// Equation(s):
// \inst_loadCtrl|color[6]~14_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[11][6]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[8][6]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[8][6]~q ),
	.datad(\inst_loadCtrl|romHeader[11][6]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[6]~14 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7 (
// Equation(s):
// \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7_combout  = (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 )) # (!\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )))

	.dataa(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datab(gnd),
	.datac(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.cin(gnd),
	.combout(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7 .lut_mask = 16'hAFA0;
defparam \inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N15
dffeas \inst_loadCtrl|romHeader[8][7] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[8][7] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \inst_loadCtrl|romHeader[11][7] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[11][7] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cycloneive_lcell_comb \inst_loadCtrl|color[7]~15 (
// Equation(s):
// \inst_loadCtrl|color[7]~15_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[11][7]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[8][7]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[8][7]~q ),
	.datad(\inst_loadCtrl|romHeader[11][7]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[7]~15 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~3 (
// Equation(s):
// \inst_loadCtrl|Decoder0~3_combout  = (\inst_loadCtrl|Decoder0~2_combout  & (\inst_loadCtrl|Decoder0~0_combout  & \inst_loadCtrl|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Decoder0~2_combout ),
	.datac(\inst_loadCtrl|Decoder0~0_combout ),
	.datad(\inst_loadCtrl|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~3 .lut_mask = 16'hC000;
defparam \inst_loadCtrl|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~9 (
// Equation(s):
// \inst_loadCtrl|Decoder0~9_combout  = (\inst_loadCtrl|Decoder0~3_combout  & (\inst_loadCtrl|readRomCounter [2] & (!\inst_loadCtrl|readRomCounter [1] & !\inst_loadCtrl|readRomCounter [0])))

	.dataa(\inst_loadCtrl|Decoder0~3_combout ),
	.datab(\inst_loadCtrl|readRomCounter [2]),
	.datac(\inst_loadCtrl|readRomCounter [1]),
	.datad(\inst_loadCtrl|readRomCounter [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~9 .lut_mask = 16'h0008;
defparam \inst_loadCtrl|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \inst_loadCtrl|romHeader[12][0] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[12][0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~10 (
// Equation(s):
// \inst_loadCtrl|Decoder0~10_combout  = (\inst_loadCtrl|readRomCounter [0] & (!\inst_loadCtrl|readRomCounter [1] & \inst_loadCtrl|Decoder0~5_combout ))

	.dataa(\inst_loadCtrl|readRomCounter [0]),
	.datab(gnd),
	.datac(\inst_loadCtrl|readRomCounter [1]),
	.datad(\inst_loadCtrl|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~10 .lut_mask = 16'h0A00;
defparam \inst_loadCtrl|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \inst_loadCtrl|romHeader[9][0] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_loadCtrl|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[9][0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \inst_loadCtrl|color[8]~16 (
// Equation(s):
// \inst_loadCtrl|color[8]~16_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[12][0]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[9][0]~q )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Mux0~4_combout ),
	.datac(\inst_loadCtrl|romHeader[12][0]~q ),
	.datad(\inst_loadCtrl|romHeader[9][0]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[8]~16 .lut_mask = 16'hF3C0;
defparam \inst_loadCtrl|color[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \inst_loadCtrl|romHeader[12][1] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[12][1] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N31
dffeas \inst_loadCtrl|romHeader[9][1] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_loadCtrl|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[9][1] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \inst_loadCtrl|color[9]~17 (
// Equation(s):
// \inst_loadCtrl|color[9]~17_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[12][1]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[9][1]~q )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Mux0~4_combout ),
	.datac(\inst_loadCtrl|romHeader[12][1]~q ),
	.datad(\inst_loadCtrl|romHeader[9][1]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[9]~17 .lut_mask = 16'hF3C0;
defparam \inst_loadCtrl|color[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \inst_loadCtrl|romHeader[12][2] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[12][2] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \inst_loadCtrl|romHeader[9][2] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_loadCtrl|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[9][2] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \inst_loadCtrl|color[10]~18 (
// Equation(s):
// \inst_loadCtrl|color[10]~18_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[12][2]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[9][2]~q )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Mux0~4_combout ),
	.datac(\inst_loadCtrl|romHeader[12][2]~q ),
	.datad(\inst_loadCtrl|romHeader[9][2]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[10]~18 .lut_mask = 16'hF3C0;
defparam \inst_loadCtrl|color[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N13
dffeas \inst_loadCtrl|romHeader[12][3] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[12][3] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \inst_loadCtrl|romHeader[9][3] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_loadCtrl|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[9][3] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \inst_loadCtrl|color[11]~19 (
// Equation(s):
// \inst_loadCtrl|color[11]~19_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[12][3]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[9][3]~q )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Mux0~4_combout ),
	.datac(\inst_loadCtrl|romHeader[12][3]~q ),
	.datad(\inst_loadCtrl|romHeader[9][3]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[11]~19 .lut_mask = 16'hF3C0;
defparam \inst_loadCtrl|color[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N27
dffeas \inst_loadCtrl|romHeader[9][4] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[9][4] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \inst_loadCtrl|romHeader[12][4] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[12][4] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \inst_loadCtrl|color[12]~20 (
// Equation(s):
// \inst_loadCtrl|color[12]~20_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[12][4]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[9][4]~q ))

	.dataa(\inst_loadCtrl|romHeader[9][4]~q ),
	.datab(\inst_loadCtrl|Mux0~4_combout ),
	.datac(\inst_loadCtrl|romHeader[12][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[12]~20 .lut_mask = 16'hE2E2;
defparam \inst_loadCtrl|color[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \inst_loadCtrl|romHeader[12][5] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[12][5] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \inst_loadCtrl|romHeader[9][5] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_loadCtrl|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[9][5] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \inst_loadCtrl|color[13]~21 (
// Equation(s):
// \inst_loadCtrl|color[13]~21_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[12][5]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[9][5]~q )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Mux0~4_combout ),
	.datac(\inst_loadCtrl|romHeader[12][5]~q ),
	.datad(\inst_loadCtrl|romHeader[9][5]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[13]~21 .lut_mask = 16'hF3C0;
defparam \inst_loadCtrl|color[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \inst_loadCtrl|romHeader[12][6] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[12][6] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N3
dffeas \inst_loadCtrl|romHeader[9][6] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_loadCtrl|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[9][6] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \inst_loadCtrl|color[14]~22 (
// Equation(s):
// \inst_loadCtrl|color[14]~22_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[12][6]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[9][6]~q )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Mux0~4_combout ),
	.datac(\inst_loadCtrl|romHeader[12][6]~q ),
	.datad(\inst_loadCtrl|romHeader[9][6]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[14]~22 .lut_mask = 16'hF3C0;
defparam \inst_loadCtrl|color[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \inst_loadCtrl|romHeader[12][7] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[12][7] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \inst_loadCtrl|romHeader[9][7] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[9][7] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \inst_loadCtrl|color[15]~23 (
// Equation(s):
// \inst_loadCtrl|color[15]~23_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[12][7]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[9][7]~q )))

	.dataa(gnd),
	.datab(\inst_loadCtrl|Mux0~4_combout ),
	.datac(\inst_loadCtrl|romHeader[12][7]~q ),
	.datad(\inst_loadCtrl|romHeader[9][7]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[15]~23 .lut_mask = 16'hF3C0;
defparam \inst_loadCtrl|color[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~6 (
// Equation(s):
// \inst_loadCtrl|Decoder0~6_combout  = (!\inst_loadCtrl|readRomCounter [0] & (\inst_loadCtrl|readRomCounter [1] & \inst_loadCtrl|Decoder0~5_combout ))

	.dataa(\inst_loadCtrl|readRomCounter [0]),
	.datab(gnd),
	.datac(\inst_loadCtrl|readRomCounter [1]),
	.datad(\inst_loadCtrl|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~6 .lut_mask = 16'h5000;
defparam \inst_loadCtrl|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \inst_loadCtrl|romHeader[10][0] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[10][0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \inst_loadCtrl|Decoder0~4 (
// Equation(s):
// \inst_loadCtrl|Decoder0~4_combout  = (\inst_loadCtrl|Decoder0~3_combout  & (\inst_loadCtrl|readRomCounter [2] & (!\inst_loadCtrl|readRomCounter [1] & \inst_loadCtrl|readRomCounter [0])))

	.dataa(\inst_loadCtrl|Decoder0~3_combout ),
	.datab(\inst_loadCtrl|readRomCounter [2]),
	.datac(\inst_loadCtrl|readRomCounter [1]),
	.datad(\inst_loadCtrl|readRomCounter [0]),
	.cin(gnd),
	.combout(\inst_loadCtrl|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|Decoder0~4 .lut_mask = 16'h0800;
defparam \inst_loadCtrl|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \inst_loadCtrl|romHeader[13][0] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[13][0] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneive_lcell_comb \inst_loadCtrl|color[16]~0 (
// Equation(s):
// \inst_loadCtrl|color[16]~0_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[13][0]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[10][0]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[10][0]~q ),
	.datad(\inst_loadCtrl|romHeader[13][0]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[16]~0 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \inst_loadCtrl|romHeader[10][1] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[10][1] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \inst_loadCtrl|romHeader[13][1] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[13][1] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \inst_loadCtrl|color[17]~1 (
// Equation(s):
// \inst_loadCtrl|color[17]~1_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[13][1]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[10][1]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[10][1]~q ),
	.datad(\inst_loadCtrl|romHeader[13][1]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[17]~1 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \inst_loadCtrl|romHeader[13][2] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[13][2] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \inst_loadCtrl|romHeader[10][2] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[10][2] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \inst_loadCtrl|color[18]~2 (
// Equation(s):
// \inst_loadCtrl|color[18]~2_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[13][2]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[10][2]~q )))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(\inst_loadCtrl|romHeader[13][2]~q ),
	.datac(\inst_loadCtrl|romHeader[10][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[18]~2 .lut_mask = 16'hD8D8;
defparam \inst_loadCtrl|color[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \inst_loadCtrl|romHeader[13][3] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[13][3] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \inst_loadCtrl|romHeader[10][3] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[10][3] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \inst_loadCtrl|color[19]~3 (
// Equation(s):
// \inst_loadCtrl|color[19]~3_combout  = (\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[13][3]~q )) # (!\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[10][3]~q )))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(\inst_loadCtrl|romHeader[13][3]~q ),
	.datac(\inst_loadCtrl|romHeader[10][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[19]~3 .lut_mask = 16'hD8D8;
defparam \inst_loadCtrl|color[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \inst_loadCtrl|romHeader[10][4] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[10][4] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \inst_loadCtrl|romHeader[13][4] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[13][4] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneive_lcell_comb \inst_loadCtrl|color[20]~4 (
// Equation(s):
// \inst_loadCtrl|color[20]~4_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[13][4]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[10][4]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[10][4]~q ),
	.datad(\inst_loadCtrl|romHeader[13][4]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[20]~4 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \inst_loadCtrl|romHeader[10][5] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[10][5] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \inst_loadCtrl|romHeader[13][5] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[13][5] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneive_lcell_comb \inst_loadCtrl|color[21]~5 (
// Equation(s):
// \inst_loadCtrl|color[21]~5_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[13][5]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[10][5]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[10][5]~q ),
	.datad(\inst_loadCtrl|romHeader[13][5]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[21]~5 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \inst_loadCtrl|romHeader[10][6] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[10][6] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \inst_loadCtrl|romHeader[13][6] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[13][6] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneive_lcell_comb \inst_loadCtrl|color[22]~6 (
// Equation(s):
// \inst_loadCtrl|color[22]~6_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[13][6]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[10][6]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[10][6]~q ),
	.datad(\inst_loadCtrl|romHeader[13][6]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[22]~6 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \inst_loadCtrl|romHeader[10][7] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[10][7] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \inst_loadCtrl|romHeader[13][7] (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst_loadCtrl|inst_loadRom|altsyncram_component|auto_generated|mux5|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_loadCtrl|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_loadCtrl|romHeader[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_loadCtrl|romHeader[13][7] .is_wysiwyg = "true";
defparam \inst_loadCtrl|romHeader[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneive_lcell_comb \inst_loadCtrl|color[23]~7 (
// Equation(s):
// \inst_loadCtrl|color[23]~7_combout  = (\inst_loadCtrl|Mux0~4_combout  & ((\inst_loadCtrl|romHeader[13][7]~q ))) # (!\inst_loadCtrl|Mux0~4_combout  & (\inst_loadCtrl|romHeader[10][7]~q ))

	.dataa(\inst_loadCtrl|Mux0~4_combout ),
	.datab(gnd),
	.datac(\inst_loadCtrl|romHeader[10][7]~q ),
	.datad(\inst_loadCtrl|romHeader[13][7]~q ),
	.cin(gnd),
	.combout(\inst_loadCtrl|color[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_loadCtrl|color[23]~7 .lut_mask = 16'hFA50;
defparam \inst_loadCtrl|color[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\inst_fifo|dcfifo_component|auto_generated|valid_wrreq~combout ),
	.ena1(\inst_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst_loadCtrl|color[23]~7_combout ,\inst_loadCtrl|color[22]~6_combout ,\inst_loadCtrl|color[21]~5_combout ,\inst_loadCtrl|color[20]~4_combout ,\inst_loadCtrl|color[19]~3_combout ,\inst_loadCtrl|color[18]~2_combout ,
\inst_loadCtrl|color[17]~1_combout ,\inst_loadCtrl|color[16]~0_combout ,\inst_loadCtrl|color[15]~23_combout ,\inst_loadCtrl|color[14]~22_combout ,\inst_loadCtrl|color[13]~21_combout ,\inst_loadCtrl|color[12]~20_combout ,\inst_loadCtrl|color[11]~19_combout ,
\inst_loadCtrl|color[10]~18_combout ,\inst_loadCtrl|color[9]~17_combout ,\inst_loadCtrl|color[8]~16_combout ,\inst_loadCtrl|color[7]~15_combout ,\inst_loadCtrl|color[6]~14_combout ,\inst_loadCtrl|color[5]~13_combout ,\inst_loadCtrl|color[4]~12_combout ,
\inst_loadCtrl|color[3]~11_combout ,\inst_loadCtrl|color[2]~10_combout ,\inst_loadCtrl|color[1]~9_combout ,\inst_loadCtrl|color[0]~8_combout }),
	.portaaddr({\inst_fifo|dcfifo_component|auto_generated|ram_address_a [6],\inst_fifo|dcfifo_component|auto_generated|wrptr_g [5],\inst_fifo|dcfifo_component|auto_generated|wrptr_g [4],\inst_fifo|dcfifo_component|auto_generated|wrptr_g [3],
\inst_fifo|dcfifo_component|auto_generated|wrptr_g [2],\inst_fifo|dcfifo_component|auto_generated|wrptr_g [1],\inst_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,
\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "pixelFifo:inst_fifo|dcfifo:dcfifo_component|dcfifo_clf1:auto_generated|altsyncram_ub41:fifo_ram|ALTSYNCRAM";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 7;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 36;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 127;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 128;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 24;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "none";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 7;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "none";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 36;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 127;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 128;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 24;
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \inst_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cycloneive_lcell_comb \inst_lcdPixelWriter|dclk_en~0 (
// Equation(s):
// \inst_lcdPixelWriter|dclk_en~0_combout  = (\inst_lcdPixelWriter|state [0] & ((\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # (\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )))

	.dataa(\inst_lcdPixelWriter|state [0]),
	.datab(gnd),
	.datac(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\inst_fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|dclk_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_en~0 .lut_mask = 16'hAAA0;
defparam \inst_lcdPixelWriter|dclk_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N25
dffeas \inst_lcdPixelWriter|dclk_en (
	.clk(!\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|dclk_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|dclk_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|dclk_en .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|dclk_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cycloneive_lcell_comb \inst_lcdPixelWriter|lcdPins.d_clk (
// Equation(s):
// \inst_lcdPixelWriter|lcdPins.d_clk~combout  = (GLOBAL(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ) & \inst_lcdPixelWriter|dclk_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.datad(\inst_lcdPixelWriter|dclk_en~q ),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|lcdPins.d_clk~combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|lcdPins.d_clk .lut_mask = 16'hF000;
defparam \inst_lcdPixelWriter|lcdPins.d_clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cycloneive_lcell_comb \inst_lcdPixelWriter|hsync~0 (
// Equation(s):
// \inst_lcdPixelWriter|hsync~0_combout  = (\inst_lcdPixelWriter|LessThan0~4_combout  & (!\inst_lcdPixelWriter|dclk_counter [0] & (\inst_lcdPixelWriter|state [0] & \inst_lcdPixelWriter|dclk_counter [1])))

	.dataa(\inst_lcdPixelWriter|LessThan0~4_combout ),
	.datab(\inst_lcdPixelWriter|dclk_counter [0]),
	.datac(\inst_lcdPixelWriter|state [0]),
	.datad(\inst_lcdPixelWriter|dclk_counter [1]),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|hsync~0 .lut_mask = 16'h2000;
defparam \inst_lcdPixelWriter|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N29
dffeas \inst_lcdPixelWriter|lcdPins.hsync (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|hsync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|lcdPins.hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|lcdPins.hsync .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|lcdPins.hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cycloneive_lcell_comb \inst_lcdPixelWriter|vsync~0 (
// Equation(s):
// \inst_lcdPixelWriter|vsync~0_combout  = (\inst_lcdPixelWriter|hclk_counter [0] & (\inst_lcdPixelWriter|LessThan1~4_combout  & \inst_lcdPixelWriter|state [0]))

	.dataa(\inst_lcdPixelWriter|hclk_counter [0]),
	.datab(\inst_lcdPixelWriter|LessThan1~4_combout ),
	.datac(\inst_lcdPixelWriter|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|vsync~0 .lut_mask = 16'h8080;
defparam \inst_lcdPixelWriter|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N15
dffeas \inst_lcdPixelWriter|lcdPins.vsync (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|vsync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|lcdPins.vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|lcdPins.vsync .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|lcdPins.vsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneive_lcell_comb \inst_lcdPixelWriter|d_en~0 (
// Equation(s):
// \inst_lcdPixelWriter|d_en~0_combout  = (\inst_lcdPixelWriter|state [0] & \inst_lcdPixelWriter|data_req~q )

	.dataa(\inst_lcdPixelWriter|state [0]),
	.datab(gnd),
	.datac(\inst_lcdPixelWriter|data_req~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst_lcdPixelWriter|d_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_lcdPixelWriter|d_en~0 .lut_mask = 16'hA0A0;
defparam \inst_lcdPixelWriter|d_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N1
dffeas \inst_lcdPixelWriter|lcdPins.d_en (
	.clk(\inst_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst_lcdPixelWriter|d_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_lcdPixelWriter|lcdPins.d_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_lcdPixelWriter|lcdPins.d_en .is_wysiwyg = "true";
defparam \inst_lcdPixelWriter|lcdPins.d_en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N22
cycloneive_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N15
cycloneive_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneive_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N8
cycloneive_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cycloneive_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cycloneive_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cycloneive_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N22
cycloneive_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N15
cycloneive_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cycloneive_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N22
cycloneive_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
