Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Apr 15 14:27:58 2019
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command      : report_drc -file ctp7_top_drc_routed.rpt -pb ctp7_top_drc_routed.pb -rpx ctp7_top_drc_routed.rpx
| Design       : ctp7_top
| Device       : xc7vx690tffg1927-2
| Speed File   : -2
| Design State : Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| PDRC-62   | Warning  | SLICEM_5lutO5_B5                                    | 1          |
| PLIO-3    | Warning  | Placement Constraints Check for IO constraints      | 4          |
| RTSTAT-10 | Warning  | No routable loads                                   | 1          |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-62#1 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X124Y307:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_n_i[3:0] are not locked:  refclk_B_0_n_i[0]
Related violations: <none>

PLIO-3#2 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus refclk_B_0_p_i[3:0] are not locked:  refclk_B_0_p_i[0]
Related violations: <none>

PLIO-3#3 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_n_i[3:0] are not locked:  refclk_B_1_n_i[0]
Related violations: <none>

PLIO-3#4 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus refclk_B_1_p_i[3:0] are not locked:  refclk_B_1_p_i[0]
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
856 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/aurora_rst_out_cdc_to, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/aurora_rst_out_r1, i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/aurora_rst_out_r2, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], GEM_style_source_links.i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/gth_misc_status_o[eyescandataerror], GEM_style_source_links.i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/gth_misc_status_o[eyescandataerror], GEM_style_source_links.i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/gth_misc_status_o[eyescandataerror], GEM_style_source_links.i_gth_wrapper/gen_gth_single[10].gen_gth_4p8g.i_gth_single_4p8g/gth_misc_status_o[eyescandataerror], GEM_style_source_links.i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/gth_misc_status_o[eyescandataerror], GEM_style_source_links.i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/gth_misc_status_o[eyescandataerror], GEM_style_source_links.i_gth_wrapper/gen_gth_single[4].gen_gth_4p8g.i_gth_single_4p8g/gth_misc_status_o[eyescandataerror], GEM_style_source_links.i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/gth_misc_status_o[eyescandataerror] (the first 15 of 494 listed).
Related violations: <none>


