
---------- Begin Simulation Statistics ----------
final_tick                                63203942500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 280458                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730576                       # Number of bytes of host memory used
host_op_rate                                   454069                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   178.28                       # Real time elapsed on the host
host_tick_rate                              354520651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    50000000                       # Number of instructions simulated
sim_ops                                      80951428                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063204                       # Number of seconds simulated
sim_ticks                                 63203942500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                43                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                95                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              22                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               22                       # Number of indirect misses.
system.cpu.branchPred.lookups                      95                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    50000000                       # Number of instructions committed
system.cpu.committedOps                      80951428                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.528158                       # CPI: cycles per instruction
system.cpu.discardedOps                      12884358                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.l2_Accesses                     606445                       # L2 TLB accesses on requests
system.cpu.dtb.l2_Misses                       187310                       # L2 TLB misses on requests
system.cpu.dtb.rdAccesses                    18640035                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        218010                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     8074121                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        388435                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  8                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        19755988                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.395545                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    12396164                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           169                       # TLB misses on write requests
system.cpu.numCycles                        126407885                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               89841      0.11%      0.11% # Class of committed instruction
system.cpu.op_class_0::IntAlu                56594751     69.91%     70.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                    137      0.00%     70.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1369      0.00%     70.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   223      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   176      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    952      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    988      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                   1344      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   912      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  333      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.03% # Class of committed instruction
system.cpu.op_class_0::MemRead               16315362     20.15%     90.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite               7815370      9.65%     99.84% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             65096      0.08%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            64574      0.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 80951428                       # Class of committed instruction
system.cpu.tickCycles                       106651897                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        77559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        188398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       793269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          587                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1588074                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            587                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              29332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        61783                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15776                       # Transaction distribution
system.membus.trans_dist::ReadExReq             81507                       # Transaction distribution
system.membus.trans_dist::ReadExResp            81507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29332                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       299237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       299237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 299237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11047808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11047808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11047808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            110839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  110839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              110839                       # Request fanout histogram
system.membus.reqLayer2.occupancy           458802500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          602528750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            506956                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       739892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1069                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          130454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1581                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       505375                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2378648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2382879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       169600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     94165312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               94334912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           78146                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3954112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           872951                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000680                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 872357     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    594      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             872951                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1473215000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1189836000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2371500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               683818                       # number of demand (read+write) hits
system.l2.demand_hits::total                   683966                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 148                       # number of overall hits
system.l2.overall_hits::.cpu.data              683818                       # number of overall hits
system.l2.overall_hits::total                  683966                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1433                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109406                       # number of demand (read+write) misses
system.l2.demand_misses::total                 110839                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1433                       # number of overall misses
system.l2.overall_misses::.cpu.data            109406                       # number of overall misses
system.l2.overall_misses::total                110839                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    110114500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9564488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9674602500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    110114500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9564488000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9674602500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           793224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               794805                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          793224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              794805                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.906388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.137926                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139454                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.906388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.137926                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139454                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76841.939986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87421.969545                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87285.183915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76841.939986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87421.969545                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87285.183915                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               61783                       # number of writebacks
system.l2.writebacks::total                     61783                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            110839                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           110839                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     95784500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8470428000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8566212500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     95784500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8470428000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8566212500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.906388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.137926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139454                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.906388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.137926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139454                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66841.939986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77421.969545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77285.183915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66841.939986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77421.969545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77285.183915                       # average overall mshr miss latency
system.l2.replacements                          78146                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       678109                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           678109                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       678109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       678109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1069                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1069                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1069                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1069                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            206342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                206342                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           81507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               81507                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7267455000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7267455000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287849                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.283159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.283159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89163.568773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89163.568773                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        81507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          81507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6452385000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6452385000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.283159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.283159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79163.568773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79163.568773                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    110114500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    110114500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.906388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76841.939986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76841.939986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     95784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.906388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.906388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66841.939986                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66841.939986                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        477476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            477476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        27899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2297033000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2297033000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       505375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        505375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.055205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82333.882935                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82333.882935                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        27899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2018043000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2018043000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.055205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72333.882935                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72333.882935                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 24961.622033                       # Cycle average of tags in use
system.l2.tags.total_refs                     1588067                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    110914                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.318003                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.575978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       587.628196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24357.417859                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.743329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.761768                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26462                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12815450                       # Number of tag accesses
system.l2.tags.data_accesses                 12815450                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          91712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7001984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7093696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        91712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         91712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3954112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3954112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          109406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              110839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        61783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1451049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         110783975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112235024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1451049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1451049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       62561161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62561161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       62561161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1451049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        110783975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            174796185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     61783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    109334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003338366500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3575                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3575                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              295576                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58285                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      110839                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61783                       # Number of write requests accepted
system.mem_ctrls.readBursts                    110839                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61783                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3709                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1925937750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  553835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4002819000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17387.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36137.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    49304                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17501                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                28.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                110839                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   99039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       105720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    104.441922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.456659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   134.482392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        82874     78.39%     78.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17122     16.20%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2030      1.92%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          768      0.73%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1046      0.99%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          189      0.18%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          133      0.13%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          173      0.16%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1385      1.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       105720                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.980699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.438782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    115.707940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3490     97.62%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           82      2.29%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3575                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.274965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.240297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.091083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1427     39.92%     39.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      2.10%     42.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1743     48.76%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              323      9.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3575                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7089088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3952512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7093696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3954112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       112.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   63195201000                       # Total gap between requests
system.mem_ctrls.avgGap                     366090.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        91712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6997376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3952512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1451048.722158431774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 110711068.379951149225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62535845.766266874969                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       109406                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        61783                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37111250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3965707750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1474171463500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25897.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36247.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23860470.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    38.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            373250640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            198387420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           392757120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          159998220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4989032880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15343009200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11349885120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32806320600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.054972                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29360446500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2110420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31733076000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            381590160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            202819980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           398119260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          162378540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4989032880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15127826790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11531091360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32792858970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.841985                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29831283250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2110420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31262239250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     12394536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12394536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12394536                       # number of overall hits
system.cpu.icache.overall_hits::total        12394536                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1581                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1581                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1581                       # number of overall misses
system.cpu.icache.overall_misses::total          1581                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    115625500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    115625500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    115625500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    115625500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12396117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12396117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12396117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12396117                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73134.408602                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73134.408602                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73134.408602                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73134.408602                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1069                       # number of writebacks
system.cpu.icache.writebacks::total              1069                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1581                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114044500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114044500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000128                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000128                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000128                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000128                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72134.408602                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72134.408602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72134.408602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72134.408602                       # average overall mshr miss latency
system.cpu.icache.replacements                   1069                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12394536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12394536                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1581                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1581                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    115625500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    115625500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12396117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12396117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73134.408602                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73134.408602                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114044500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114044500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72134.408602                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72134.408602                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.471685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12396117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7840.681214                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.471685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998968                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998968                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24793815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24793815                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     25589201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25589201                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     25590382                       # number of overall hits
system.cpu.dcache.overall_hits::total        25590382                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       816802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         816802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       831174                       # number of overall misses
system.cpu.dcache.overall_misses::total        831174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20062160499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20062160499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20062160499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20062160499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26406003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26406003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26421556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26421556                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030932                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031458                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031458                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24561.840567                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24561.840567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24137.136748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24137.136748                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4454                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   127.257143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       678109                       # number of writebacks
system.cpu.dcache.writebacks::total            678109                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       785673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       785673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       793224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       793224                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17397762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17397762000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17948130500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17948130500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030022                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22143.769736                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22143.769736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22626.812225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22626.812225                       # average overall mshr miss latency
system.cpu.dcache.replacements                 792200                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     18029676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18029676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       498085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        498085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8046703499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8046703499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     18527761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18527761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16155.281727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16155.281727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       497824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       497824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7525251000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7525251000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15116.288086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15116.288086                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7559525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7559525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       318717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       318717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12015457000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12015457000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7878242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7878242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040455                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040455                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37699.454375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37699.454375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287849                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287849                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9872511000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9872511000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34297.534471                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34297.534471                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1181                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1181                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        14372                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14372                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        15553                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        15553                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.924066                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.924066                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7551                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7551                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    550368500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    550368500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.485501                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.485501                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 72886.836181                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 72886.836181                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.475218                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26383606                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            793224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.261230                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.475218                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53636336                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53636336                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  63203942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63203942500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
