-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax_Pipeline_find_max_blocks is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    max_val : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_1_ce1 : OUT STD_LOGIC;
    x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_2_ce1 : OUT STD_LOGIC;
    x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_3_ce1 : OUT STD_LOGIC;
    x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    x_0_ce1 : OUT STD_LOGIC;
    x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    max_val_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    max_val_1_out_ap_vld : OUT STD_LOGIC;
    grp_fu_753_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_753_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_753_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_753_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_753_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_float_safe_softmax_Pipeline_find_max_blocks is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv15_3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000011";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv15_5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000101";
    constant ap_const_lv15_6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000110";
    constant ap_const_lv15_7 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000111";
    constant ap_const_lv16_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";
    constant ap_const_lv32_FF7FFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111011111111111111111111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal tmp_reg_1201 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_1195 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_216_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_val_1_load_1_reg_1245 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal max_val_3_fu_358_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_3_reg_1252 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_5_fu_369_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_5_reg_1259 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_7_fu_379_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_7_reg_1266 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_9_fu_389_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_9_reg_1273 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_12_fu_399_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_12_reg_1280 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_2_fu_409_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_2_reg_1287 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_11_fu_419_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_11_reg_1294 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_16_fu_452_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_16_reg_1301 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_4_fu_542_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_4_reg_1308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal max_val_6_fu_631_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_6_reg_1315 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal max_val_8_fu_720_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_8_reg_1322 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal max_val_10_fu_809_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_10_reg_1329 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal max_val_13_fu_898_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_13_reg_1336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal max_val_14_fu_987_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_14_reg_1343 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal max_val_15_fu_1076_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_15_reg_1350 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln254_fu_238_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln254_1_fu_261_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln254_2_fu_272_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln254_3_fu_293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln254_4_fu_314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln254_5_fu_335_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal max_val_1_fu_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_17_fu_1165_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_max_val_1_load_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal idx_fu_82 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln245_fu_340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal grp_fu_199_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_199_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal lshr_ln_fu_228_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln245_fu_224_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln252_fu_245_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal lshr_ln254_1_fu_251_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln254_fu_266_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln252_1_fu_277_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal lshr_ln254_2_fu_283_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln252_2_fu_298_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal lshr_ln254_3_fu_304_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln254_1_fu_319_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal lshr_ln254_4_fu_325_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln254_fu_355_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln252_3_fu_429_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_442_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_1_fu_477_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_463_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_fu_473_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_1_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_480_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_1_fu_490_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_3_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_2_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_1_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_1_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln259_2_fu_549_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_3_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_552_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_2_fu_562_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_5_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_4_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_569_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_3_fu_579_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_7_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_6_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_3_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_2_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_2_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_3_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln259_4_fu_638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_5_fu_655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_641_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_4_fu_651_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_9_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_8_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_658_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_5_fu_668_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_11_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_10_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_5_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_4_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_4_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_5_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln259_6_fu_727_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_7_fu_744_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_730_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_6_fu_740_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_13_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_12_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_747_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_7_fu_757_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_15_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_14_fu_779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_7_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_6_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_6_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_7_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln259_8_fu_816_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_9_fu_833_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_819_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_8_fu_829_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_17_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_16_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_836_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_9_fu_846_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_19_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_18_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_9_fu_880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_8_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_8_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_9_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln259_10_fu_905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_11_fu_922_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_908_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_10_fu_918_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_21_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_20_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_925_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_11_fu_935_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_23_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_22_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_11_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_10_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_10_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_11_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln259_12_fu_994_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_13_fu_1011_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_997_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_12_fu_1007_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_25_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_24_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1014_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_13_fu_1024_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_27_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_26_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_13_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_12_fu_1040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_12_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_13_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln259_14_fu_1083_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_15_fu_1100_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1086_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_14_fu_1096_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_29_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_28_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1103_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln259_15_fu_1113_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln259_31_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_30_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_15_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_14_fu_1129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_14_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_15_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component activation_accelerator_mux_22_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_22_32_1_1_U145 : component activation_accelerator_mux_22_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => x_1_q1,
        din2 => trunc_ln254_fu_355_p1,
        dout => max_val_3_fu_358_p4);

    mux_22_32_1_1_U146 : component activation_accelerator_mux_22_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => x_2_q1,
        din2 => trunc_ln254_fu_355_p1,
        dout => max_val_5_fu_369_p4);

    mux_22_32_1_1_U147 : component activation_accelerator_mux_22_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => x_3_q1,
        din2 => trunc_ln254_fu_355_p1,
        dout => max_val_7_fu_379_p4);

    mux_22_32_1_1_U148 : component activation_accelerator_mux_22_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => x_0_q1,
        din2 => trunc_ln254_fu_355_p1,
        dout => max_val_9_fu_389_p4);

    mux_22_32_1_1_U149 : component activation_accelerator_mux_22_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => x_1_q0,
        din2 => trunc_ln254_fu_355_p1,
        dout => max_val_12_fu_399_p4);

    mux_22_32_1_1_U150 : component activation_accelerator_mux_22_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => x_2_q0,
        din2 => trunc_ln254_fu_355_p1,
        dout => max_val_2_fu_409_p4);

    mux_22_32_1_1_U151 : component activation_accelerator_mux_22_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => x_3_q0,
        din2 => trunc_ln254_fu_355_p1,
        dout => max_val_11_fu_419_p4);

    mux_22_32_1_1_U152 : component activation_accelerator_mux_22_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => x_0_q0,
        din2 => trunc_ln254_fu_355_p1,
        dout => tmp_7_fu_442_p4);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_fu_216_p3 = ap_const_lv1_0))) then 
                    idx_fu_82 <= add_ln245_fu_340_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_82 <= ap_const_lv16_1;
                end if;
            end if; 
        end if;
    end process;

    max_val_1_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                max_val_1_fu_78 <= max_val;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                max_val_1_fu_78 <= max_val_17_fu_1165_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_reg_1195 <= ap_sig_allocacmp_i;
                max_val_15_reg_1350 <= max_val_15_fu_1076_p3;
                tmp_reg_1201 <= ap_sig_allocacmp_i(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1201 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                max_val_10_reg_1329 <= max_val_10_fu_809_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1201 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                max_val_11_reg_1294 <= max_val_11_fu_419_p4;
                max_val_12_reg_1280 <= max_val_12_fu_399_p4;
                max_val_16_reg_1301 <= max_val_16_fu_452_p3;
                max_val_1_load_1_reg_1245 <= ap_sig_allocacmp_max_val_1_load_1;
                max_val_2_reg_1287 <= max_val_2_fu_409_p4;
                max_val_3_reg_1252 <= max_val_3_fu_358_p4;
                max_val_5_reg_1259 <= max_val_5_fu_369_p4;
                max_val_7_reg_1266 <= max_val_7_fu_379_p4;
                max_val_9_reg_1273 <= max_val_9_fu_389_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1201 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                max_val_13_reg_1336 <= max_val_13_fu_898_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1201 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                max_val_14_reg_1343 <= max_val_14_fu_987_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1201 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                max_val_4_reg_1308 <= max_val_4_fu_542_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1201 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                max_val_6_reg_1315 <= max_val_6_fu_631_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1201 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                max_val_8_reg_1322 <= max_val_8_fu_720_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln245_fu_340_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv16_8));
    add_ln252_1_fu_277_p2 <= std_logic_vector(unsigned(trunc_ln245_fu_224_p1) + unsigned(ap_const_lv15_5));
    add_ln252_2_fu_298_p2 <= std_logic_vector(unsigned(trunc_ln245_fu_224_p1) + unsigned(ap_const_lv15_6));
    add_ln252_3_fu_429_p2 <= std_logic_vector(unsigned(i_reg_1195) + unsigned(ap_const_lv16_7));
    add_ln252_fu_245_p2 <= std_logic_vector(unsigned(trunc_ln245_fu_224_p1) + unsigned(ap_const_lv15_3));
    add_ln254_1_fu_319_p2 <= std_logic_vector(unsigned(trunc_ln245_fu_224_p1) + unsigned(ap_const_lv15_7));
    add_ln254_fu_266_p2 <= std_logic_vector(unsigned(lshr_ln_fu_228_p4) + unsigned(ap_const_lv13_1));
    and_ln259_10_fu_975_p2 <= (or_ln259_11_fu_969_p2 and or_ln259_10_fu_951_p2);
    and_ln259_11_fu_981_p2 <= (grp_fu_753_p_dout0 and and_ln259_10_fu_975_p2);
    and_ln259_12_fu_1064_p2 <= (or_ln259_13_fu_1058_p2 and or_ln259_12_fu_1040_p2);
    and_ln259_13_fu_1070_p2 <= (grp_fu_753_p_dout0 and and_ln259_12_fu_1064_p2);
    and_ln259_14_fu_1153_p2 <= (or_ln259_15_fu_1147_p2 and or_ln259_14_fu_1129_p2);
    and_ln259_15_fu_1159_p2 <= (grp_fu_753_p_dout0 and and_ln259_14_fu_1153_p2);
    and_ln259_1_fu_536_p2 <= (grp_fu_753_p_dout0 and and_ln259_fu_530_p2);
    and_ln259_2_fu_619_p2 <= (or_ln259_3_fu_613_p2 and or_ln259_2_fu_595_p2);
    and_ln259_3_fu_625_p2 <= (grp_fu_753_p_dout0 and and_ln259_2_fu_619_p2);
    and_ln259_4_fu_708_p2 <= (or_ln259_5_fu_702_p2 and or_ln259_4_fu_684_p2);
    and_ln259_5_fu_714_p2 <= (grp_fu_753_p_dout0 and and_ln259_4_fu_708_p2);
    and_ln259_6_fu_797_p2 <= (or_ln259_7_fu_791_p2 and or_ln259_6_fu_773_p2);
    and_ln259_7_fu_803_p2 <= (grp_fu_753_p_dout0 and and_ln259_6_fu_797_p2);
    and_ln259_8_fu_886_p2 <= (or_ln259_9_fu_880_p2 and or_ln259_8_fu_862_p2);
    and_ln259_9_fu_892_p2 <= (grp_fu_753_p_dout0 and and_ln259_8_fu_886_p2);
    and_ln259_fu_530_p2 <= (or_ln259_fu_506_p2 and or_ln259_1_fu_524_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, tmp_reg_1201)
    begin
        if (((tmp_reg_1201 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, idx_fu_82)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv16_1;
        else 
            ap_sig_allocacmp_i <= idx_fu_82;
        end if; 
    end process;


    ap_sig_allocacmp_max_val_1_load_1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, max_val_1_fu_78, max_val_17_fu_1165_p3, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_sig_allocacmp_max_val_1_load_1 <= max_val_17_fu_1165_p3;
        else 
            ap_sig_allocacmp_max_val_1_load_1 <= max_val_1_fu_78;
        end if; 
    end process;

    bitcast_ln259_10_fu_905_p1 <= max_val_2_reg_1287;
    bitcast_ln259_11_fu_922_p1 <= max_val_13_reg_1336;
    bitcast_ln259_12_fu_994_p1 <= max_val_11_reg_1294;
    bitcast_ln259_13_fu_1011_p1 <= max_val_14_reg_1343;
    bitcast_ln259_14_fu_1083_p1 <= max_val_16_reg_1301;
    bitcast_ln259_15_fu_1100_p1 <= max_val_15_reg_1350;
    bitcast_ln259_1_fu_477_p1 <= max_val_1_load_1_reg_1245;
    bitcast_ln259_2_fu_549_p1 <= max_val_5_reg_1259;
    bitcast_ln259_3_fu_566_p1 <= max_val_4_reg_1308;
    bitcast_ln259_4_fu_638_p1 <= max_val_7_reg_1266;
    bitcast_ln259_5_fu_655_p1 <= max_val_6_reg_1315;
    bitcast_ln259_6_fu_727_p1 <= max_val_9_reg_1273;
    bitcast_ln259_7_fu_744_p1 <= max_val_8_reg_1322;
    bitcast_ln259_8_fu_816_p1 <= max_val_12_reg_1280;
    bitcast_ln259_9_fu_833_p1 <= max_val_10_reg_1329;
    bitcast_ln259_fu_460_p1 <= max_val_3_reg_1252;

    grp_fu_199_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage7, max_val_3_fu_358_p4, max_val_5_reg_1259, max_val_7_reg_1266, max_val_9_reg_1273, max_val_12_reg_1280, max_val_2_reg_1287, max_val_11_reg_1294, max_val_16_reg_1301, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_199_p0 <= max_val_16_reg_1301;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_199_p0 <= max_val_11_reg_1294;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_199_p0 <= max_val_2_reg_1287;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_199_p0 <= max_val_12_reg_1280;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_199_p0 <= max_val_9_reg_1273;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_199_p0 <= max_val_7_reg_1266;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_199_p0 <= max_val_5_reg_1259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_199_p0 <= max_val_3_fu_358_p4;
        else 
            grp_fu_199_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_199_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage7, max_val_4_fu_542_p3, ap_CS_fsm_pp0_stage2, max_val_6_fu_631_p3, ap_CS_fsm_pp0_stage3, max_val_8_fu_720_p3, ap_CS_fsm_pp0_stage4, max_val_10_fu_809_p3, ap_CS_fsm_pp0_stage5, max_val_13_fu_898_p3, ap_CS_fsm_pp0_stage6, max_val_14_fu_987_p3, max_val_15_fu_1076_p3, ap_block_pp0_stage0, ap_sig_allocacmp_max_val_1_load_1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_199_p1 <= max_val_15_fu_1076_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_199_p1 <= max_val_14_fu_987_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_199_p1 <= max_val_13_fu_898_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_199_p1 <= max_val_10_fu_809_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_199_p1 <= max_val_8_fu_720_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_199_p1 <= max_val_6_fu_631_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_199_p1 <= max_val_4_fu_542_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_199_p1 <= ap_sig_allocacmp_max_val_1_load_1;
        else 
            grp_fu_199_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_753_p_ce <= ap_const_logic_1;
    grp_fu_753_p_din0 <= grp_fu_199_p0;
    grp_fu_753_p_din1 <= grp_fu_199_p1;
    grp_fu_753_p_opcode <= ap_const_lv5_2;
    icmp_ln259_10_fu_690_p2 <= "0" when (tmp_9_fu_658_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_11_fu_696_p2 <= "1" when (trunc_ln259_5_fu_668_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_12_fu_761_p2 <= "0" when (tmp_11_fu_730_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_13_fu_767_p2 <= "1" when (trunc_ln259_6_fu_740_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_14_fu_779_p2 <= "0" when (tmp_12_fu_747_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_15_fu_785_p2 <= "1" when (trunc_ln259_7_fu_757_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_16_fu_850_p2 <= "0" when (tmp_14_fu_819_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_17_fu_856_p2 <= "1" when (trunc_ln259_8_fu_829_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_18_fu_868_p2 <= "0" when (tmp_15_fu_836_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_19_fu_874_p2 <= "1" when (trunc_ln259_9_fu_846_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_1_fu_500_p2 <= "1" when (trunc_ln259_fu_473_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_20_fu_939_p2 <= "0" when (tmp_17_fu_908_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_21_fu_945_p2 <= "1" when (trunc_ln259_10_fu_918_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_22_fu_957_p2 <= "0" when (tmp_18_fu_925_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_23_fu_963_p2 <= "1" when (trunc_ln259_11_fu_935_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_24_fu_1028_p2 <= "0" when (tmp_20_fu_997_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_25_fu_1034_p2 <= "1" when (trunc_ln259_12_fu_1007_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_26_fu_1046_p2 <= "0" when (tmp_21_fu_1014_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_27_fu_1052_p2 <= "1" when (trunc_ln259_13_fu_1024_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_28_fu_1117_p2 <= "0" when (tmp_23_fu_1086_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_29_fu_1123_p2 <= "1" when (trunc_ln259_14_fu_1096_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_2_fu_512_p2 <= "0" when (tmp_6_fu_480_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_30_fu_1135_p2 <= "0" when (tmp_24_fu_1103_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_31_fu_1141_p2 <= "1" when (trunc_ln259_15_fu_1113_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_3_fu_518_p2 <= "1" when (trunc_ln259_1_fu_490_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_4_fu_583_p2 <= "0" when (tmp_2_fu_552_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_5_fu_589_p2 <= "1" when (trunc_ln259_2_fu_562_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_6_fu_601_p2 <= "0" when (tmp_3_fu_569_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_7_fu_607_p2 <= "1" when (trunc_ln259_3_fu_579_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_8_fu_672_p2 <= "0" when (tmp_8_fu_641_p4 = ap_const_lv8_FF) else "1";
    icmp_ln259_9_fu_678_p2 <= "1" when (trunc_ln259_4_fu_651_p1 = ap_const_lv23_0) else "0";
    icmp_ln259_fu_494_p2 <= "0" when (tmp_5_fu_463_p4 = ap_const_lv8_FF) else "1";
    lshr_ln254_1_fu_251_p4 <= add_ln252_fu_245_p2(14 downto 2);
    lshr_ln254_2_fu_283_p4 <= add_ln252_1_fu_277_p2(14 downto 2);
    lshr_ln254_3_fu_304_p4 <= add_ln252_2_fu_298_p2(14 downto 2);
    lshr_ln254_4_fu_325_p4 <= add_ln254_1_fu_319_p2(14 downto 2);
    lshr_ln_fu_228_p4 <= ap_sig_allocacmp_i(14 downto 2);
    max_val_10_fu_809_p3 <= 
        max_val_9_reg_1273 when (and_ln259_7_fu_803_p2(0) = '1') else 
        max_val_8_reg_1322;
    max_val_13_fu_898_p3 <= 
        max_val_12_reg_1280 when (and_ln259_9_fu_892_p2(0) = '1') else 
        max_val_10_reg_1329;
    max_val_14_fu_987_p3 <= 
        max_val_2_reg_1287 when (and_ln259_11_fu_981_p2(0) = '1') else 
        max_val_13_reg_1336;
    max_val_15_fu_1076_p3 <= 
        max_val_11_reg_1294 when (and_ln259_13_fu_1070_p2(0) = '1') else 
        max_val_14_reg_1343;
    max_val_16_fu_452_p3 <= 
        ap_const_lv32_FF7FFFFF when (tmp_1_fu_434_p3(0) = '1') else 
        tmp_7_fu_442_p4;
    max_val_17_fu_1165_p3 <= 
        max_val_16_reg_1301 when (and_ln259_15_fu_1159_p2(0) = '1') else 
        max_val_15_reg_1350;
    max_val_1_out <= max_val_1_fu_78;

    max_val_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, tmp_reg_1201, ap_block_pp0_stage1_11001)
    begin
        if (((tmp_reg_1201 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            max_val_1_out_ap_vld <= ap_const_logic_1;
        else 
            max_val_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    max_val_4_fu_542_p3 <= 
        max_val_3_reg_1252 when (and_ln259_1_fu_536_p2(0) = '1') else 
        max_val_1_load_1_reg_1245;
    max_val_6_fu_631_p3 <= 
        max_val_5_reg_1259 when (and_ln259_3_fu_625_p2(0) = '1') else 
        max_val_4_reg_1308;
    max_val_8_fu_720_p3 <= 
        max_val_7_reg_1266 when (and_ln259_5_fu_714_p2(0) = '1') else 
        max_val_6_reg_1315;
    or_ln259_10_fu_951_p2 <= (icmp_ln259_21_fu_945_p2 or icmp_ln259_20_fu_939_p2);
    or_ln259_11_fu_969_p2 <= (icmp_ln259_23_fu_963_p2 or icmp_ln259_22_fu_957_p2);
    or_ln259_12_fu_1040_p2 <= (icmp_ln259_25_fu_1034_p2 or icmp_ln259_24_fu_1028_p2);
    or_ln259_13_fu_1058_p2 <= (icmp_ln259_27_fu_1052_p2 or icmp_ln259_26_fu_1046_p2);
    or_ln259_14_fu_1129_p2 <= (icmp_ln259_29_fu_1123_p2 or icmp_ln259_28_fu_1117_p2);
    or_ln259_15_fu_1147_p2 <= (icmp_ln259_31_fu_1141_p2 or icmp_ln259_30_fu_1135_p2);
    or_ln259_1_fu_524_p2 <= (icmp_ln259_3_fu_518_p2 or icmp_ln259_2_fu_512_p2);
    or_ln259_2_fu_595_p2 <= (icmp_ln259_5_fu_589_p2 or icmp_ln259_4_fu_583_p2);
    or_ln259_3_fu_613_p2 <= (icmp_ln259_7_fu_607_p2 or icmp_ln259_6_fu_601_p2);
    or_ln259_4_fu_684_p2 <= (icmp_ln259_9_fu_678_p2 or icmp_ln259_8_fu_672_p2);
    or_ln259_5_fu_702_p2 <= (icmp_ln259_11_fu_696_p2 or icmp_ln259_10_fu_690_p2);
    or_ln259_6_fu_773_p2 <= (icmp_ln259_13_fu_767_p2 or icmp_ln259_12_fu_761_p2);
    or_ln259_7_fu_791_p2 <= (icmp_ln259_15_fu_785_p2 or icmp_ln259_14_fu_779_p2);
    or_ln259_8_fu_862_p2 <= (icmp_ln259_17_fu_856_p2 or icmp_ln259_16_fu_850_p2);
    or_ln259_9_fu_880_p2 <= (icmp_ln259_19_fu_874_p2 or icmp_ln259_18_fu_868_p2);
    or_ln259_fu_506_p2 <= (icmp_ln259_fu_494_p2 or icmp_ln259_1_fu_500_p2);
    tmp_11_fu_730_p4 <= bitcast_ln259_6_fu_727_p1(30 downto 23);
    tmp_12_fu_747_p4 <= bitcast_ln259_7_fu_744_p1(30 downto 23);
    tmp_14_fu_819_p4 <= bitcast_ln259_8_fu_816_p1(30 downto 23);
    tmp_15_fu_836_p4 <= bitcast_ln259_9_fu_833_p1(30 downto 23);
    tmp_17_fu_908_p4 <= bitcast_ln259_10_fu_905_p1(30 downto 23);
    tmp_18_fu_925_p4 <= bitcast_ln259_11_fu_922_p1(30 downto 23);
    tmp_1_fu_434_p3 <= add_ln252_3_fu_429_p2(15 downto 15);
    tmp_20_fu_997_p4 <= bitcast_ln259_12_fu_994_p1(30 downto 23);
    tmp_21_fu_1014_p4 <= bitcast_ln259_13_fu_1011_p1(30 downto 23);
    tmp_23_fu_1086_p4 <= bitcast_ln259_14_fu_1083_p1(30 downto 23);
    tmp_24_fu_1103_p4 <= bitcast_ln259_15_fu_1100_p1(30 downto 23);
    tmp_2_fu_552_p4 <= bitcast_ln259_2_fu_549_p1(30 downto 23);
    tmp_3_fu_569_p4 <= bitcast_ln259_3_fu_566_p1(30 downto 23);
    tmp_5_fu_463_p4 <= bitcast_ln259_fu_460_p1(30 downto 23);
    tmp_6_fu_480_p4 <= bitcast_ln259_1_fu_477_p1(30 downto 23);
    tmp_8_fu_641_p4 <= bitcast_ln259_4_fu_638_p1(30 downto 23);
    tmp_9_fu_658_p4 <= bitcast_ln259_5_fu_655_p1(30 downto 23);
    tmp_fu_216_p3 <= ap_sig_allocacmp_i(15 downto 15);
    trunc_ln245_fu_224_p1 <= ap_sig_allocacmp_i(15 - 1 downto 0);
    trunc_ln254_fu_355_p1 <= i_reg_1195(2 - 1 downto 0);
    trunc_ln259_10_fu_918_p1 <= bitcast_ln259_10_fu_905_p1(23 - 1 downto 0);
    trunc_ln259_11_fu_935_p1 <= bitcast_ln259_11_fu_922_p1(23 - 1 downto 0);
    trunc_ln259_12_fu_1007_p1 <= bitcast_ln259_12_fu_994_p1(23 - 1 downto 0);
    trunc_ln259_13_fu_1024_p1 <= bitcast_ln259_13_fu_1011_p1(23 - 1 downto 0);
    trunc_ln259_14_fu_1096_p1 <= bitcast_ln259_14_fu_1083_p1(23 - 1 downto 0);
    trunc_ln259_15_fu_1113_p1 <= bitcast_ln259_15_fu_1100_p1(23 - 1 downto 0);
    trunc_ln259_1_fu_490_p1 <= bitcast_ln259_1_fu_477_p1(23 - 1 downto 0);
    trunc_ln259_2_fu_562_p1 <= bitcast_ln259_2_fu_549_p1(23 - 1 downto 0);
    trunc_ln259_3_fu_579_p1 <= bitcast_ln259_3_fu_566_p1(23 - 1 downto 0);
    trunc_ln259_4_fu_651_p1 <= bitcast_ln259_4_fu_638_p1(23 - 1 downto 0);
    trunc_ln259_5_fu_668_p1 <= bitcast_ln259_5_fu_655_p1(23 - 1 downto 0);
    trunc_ln259_6_fu_740_p1 <= bitcast_ln259_6_fu_727_p1(23 - 1 downto 0);
    trunc_ln259_7_fu_757_p1 <= bitcast_ln259_7_fu_744_p1(23 - 1 downto 0);
    trunc_ln259_8_fu_829_p1 <= bitcast_ln259_8_fu_816_p1(23 - 1 downto 0);
    trunc_ln259_9_fu_846_p1 <= bitcast_ln259_9_fu_833_p1(23 - 1 downto 0);
    trunc_ln259_fu_473_p1 <= bitcast_ln259_fu_460_p1(23 - 1 downto 0);
    x_0_address0 <= zext_ln254_5_fu_335_p1(13 - 1 downto 0);
    x_0_address1 <= zext_ln254_1_fu_261_p1(13 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce1 <= ap_const_logic_1;
        else 
            x_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln254_2_fu_272_p1(13 - 1 downto 0);
    x_1_address1 <= zext_ln254_fu_238_p1(13 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce1 <= ap_const_logic_1;
        else 
            x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln254_3_fu_293_p1(13 - 1 downto 0);
    x_2_address1 <= zext_ln254_fu_238_p1(13 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce1 <= ap_const_logic_1;
        else 
            x_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln254_4_fu_314_p1(13 - 1 downto 0);
    x_3_address1 <= zext_ln254_fu_238_p1(13 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce1 <= ap_const_logic_1;
        else 
            x_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln254_1_fu_261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln254_1_fu_251_p4),64));
    zext_ln254_2_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln254_fu_266_p2),64));
    zext_ln254_3_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln254_2_fu_283_p4),64));
    zext_ln254_4_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln254_3_fu_304_p4),64));
    zext_ln254_5_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln254_4_fu_325_p4),64));
    zext_ln254_fu_238_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_228_p4),64));
end behav;
