
---------- Begin Simulation Statistics ----------
final_tick                               560741324463500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45362                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880116                       # Number of bytes of host memory used
host_op_rate                                   101961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   220.45                       # Real time elapsed on the host
host_tick_rate                               33100593                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007297                       # Number of seconds simulated
sim_ticks                                  7297013500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        73887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        156256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35106                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40191                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28173                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35106                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6933                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45680                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5113                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329256                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1551105                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468895                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14498726                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.550297                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.729470                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9820693     67.73%     67.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       681442      4.70%     72.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       826548      5.70%     78.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262596      1.81%     79.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       564243      3.89%     83.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260595      1.80%     85.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       334310      2.31%     87.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       197194      1.36%     89.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1551105     10.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14498726                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.459401                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.459401                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10706514                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108011                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           744195                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2488546                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6073                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        614662                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786261                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367334                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45680                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084018                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13447908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10472933                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12146                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003130                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1106351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33286                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.717619                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14560332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.600517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.046980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11083775     76.12%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104347      0.72%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           212811      1.46%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170148      1.17%     79.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179015      1.23%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141713      0.97%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           218008      1.50%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73154      0.50%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377361     16.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14560332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989049                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19172605                       # number of floating regfile writes
system.switch_cpus.idleCycles                   33674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36997                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.584944                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10313222                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367334                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          319059                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789870                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418833                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042267                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7945888                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4644                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23130677                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3721665                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6073                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3729792                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29820                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       576713                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138717                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167226                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          250                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28921632                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22919625                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606086                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17528984                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.570482                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22962658                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21299419                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345041                       # number of integer regfile writes
system.switch_cpus.ipc                       0.685213                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.685213                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237327     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2679      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47760      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476934     23.67%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002404     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       763389      3.30%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94651      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7184106     31.05%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272829      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23135327                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22516895                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44089684                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21443632                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671240                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1044827                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045162                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             601      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       124858     11.95%     12.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       264224     25.29%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88188      8.44%     45.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11537      1.10%     46.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       499863     47.84%     94.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55556      5.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1622109                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     17786621                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475993                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936161                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23135327                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          498                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       274959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14560332                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.588929                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.459668                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9181360     63.06%     63.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       686351      4.71%     67.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       703125      4.83%     72.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       630295      4.33%     76.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       894283      6.14%     83.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       705348      4.84%     87.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       776282      5.33%     93.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476027      3.27%     96.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507261      3.48%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14560332                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.585262                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084018                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23300                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        96047                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789870                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10620954                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14594006                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4100856                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         200479                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1025996                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2145627                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11128                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937000                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064282                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905905                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2813707                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4245116                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6073                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6613358                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514927                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040573                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167357                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3794684                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35827287                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954128                       # The number of ROB writes
system.switch_cpus.timesIdled                     365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            568                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              59771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27219                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46668                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22598                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22598                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         59771                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       238625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       238625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 238625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7013632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7013632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7013632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             82369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82369                       # Request fanout histogram
system.membus.reqLayer2.occupancy           279714000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          456102250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7297013500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          115787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30906                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80725                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9835264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9868096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           74444                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1742016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           186472                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003046                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 185904     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    568      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             186472                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          153534000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167442000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           54                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        29605                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29659                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           54                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        29605                       # number of overall hits
system.l2.overall_hits::total                   29659                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          341                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        82023                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82369                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          341                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        82023                       # number of overall misses
system.l2.overall_misses::total                 82369                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     26271500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8358928500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8385200000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     26271500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8358928500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8385200000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.863291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.734789                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735254                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.863291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.734789                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735254                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77042.521994                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101909.568048                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101800.434630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77042.521994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101909.568048                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101800.434630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27219                       # number of writebacks
system.l2.writebacks::total                     27219                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        82023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        82023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82364                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     22861500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7538698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7561560000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     22861500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7538698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7561560000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.863291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.734789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.863291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.734789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735209                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67042.521994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91909.568048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91806.614540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67042.521994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91909.568048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91806.614540                       # average overall mshr miss latency
system.l2.replacements                          74444                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42045                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42045                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42045                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42045                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         8308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8308                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        22596                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22598                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2253181000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2253181000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.731167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99715.923172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99707.097973                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22596                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22596                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2027221000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2027221000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.731167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.731120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89715.923172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89715.923172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     26271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26271500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.863291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.863980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77042.521994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76593.294461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     22861500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22861500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.863291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.858942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67042.521994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67042.521994                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        21297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        59427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6105747500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6105747500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.736175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.736178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102743.660289                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102741.931413                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        59427                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59427                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5511477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5511477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.736175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.736166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92743.660289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92743.660289                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7813.215392                       # Cycle average of tags in use
system.l2.tags.total_refs                      201115                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74444                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.701561                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.549047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.254610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.358733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    26.369247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7752.683756                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.946373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953762                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1052                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    973640                       # Number of tag accesses
system.l2.tags.data_accesses                   973640                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5249472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5271616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1742016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1742016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        82023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27219                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27219                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             26312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2990813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    719400067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             722434733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2990813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3008354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      238729995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            238729995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      238729995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            26312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2990813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    719400067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            961164729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     81934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000427790750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1637                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1637                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              170780                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25618                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       82364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27219                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27219                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     89                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1814                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2606792250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  411375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4149448500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31683.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50433.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10468                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20192                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 82364                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27219                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        78803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.900575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.902469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    77.947469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        67587     85.77%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6436      8.17%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2907      3.69%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1378      1.75%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          295      0.37%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          126      0.16%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      0.04%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        78803                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.242517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.856113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.421395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1636     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.611484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.580782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.038061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1179     72.02%     72.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.83%     73.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              338     20.65%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               69      4.22%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      1.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1637                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5265600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1740352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5271296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1742016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       721.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       238.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    722.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7296844500                       # Total gap between requests
system.mem_ctrls.avgGap                      66587.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        21824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5243776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1740352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2990812.611214162782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 718619473.569563746452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 238501956.999257296324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        82023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27219                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8838500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4140610000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 172933838250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25919.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50481.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6353423.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            291504780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            154927080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           308719320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           74567700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     575917680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3273553890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         45348960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4724539410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.462062                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     91733250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    243620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6961649750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271184340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144130305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           278724180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           67379760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     575917680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3267675480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         50297760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4655309505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.974632                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    104582500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    243620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6948800500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7297003000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083613                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083613                       # number of overall hits
system.cpu.icache.overall_hits::total         1083624                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          405                       # number of overall misses
system.cpu.icache.overall_misses::total           407                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     28280500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28280500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     28280500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28280500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084018                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084018                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000374                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000374                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69828.395062                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69485.257985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69828.395062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69485.257985                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     27445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     27445000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27445000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69481.012658                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69481.012658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69481.012658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69481.012658                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083613                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083624                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           407                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     28280500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28280500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69828.395062                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69485.257985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     27445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 69481.012658                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69481.012658                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44773                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.974138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168459                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168459                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9279450                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9279453                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9293264                       # number of overall hits
system.cpu.dcache.overall_hits::total         9293267                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       164233                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       167793                       # number of overall misses
system.cpu.dcache.overall_misses::total        167796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12626700189                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12626700189                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12626700189                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12626700189                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9443683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9443689                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9461057                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9461063                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017391                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017391                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017735                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017735                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76882.844428                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76881.440056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75251.650480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75250.305067                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1862131                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          134                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30450                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.153727                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          134                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        42045                       # number of writebacks
system.cpu.dcache.writebacks::total             42045                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        53884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        53884                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53884                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8732506689                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8732506689                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8844445189                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8844445189                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011685                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011685                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79135.349564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79135.349564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79231.422125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79231.422125                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7058800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7058801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       133303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133304                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10207082500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10207082500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7192103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7192105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76570.538548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76569.964142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        53858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79445                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6344136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6344136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011046                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79855.698911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79855.698911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220650                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30930                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2419617689                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2419617689                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78228.829260                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78223.771143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30904                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2388370689                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2388370689                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77283.545463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77283.545463                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13814                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13814                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3560                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3560                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.204904                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.204904                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    111938500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    111938500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073616                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073616                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87520.328382                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87520.328382                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560741324463500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013206                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7940804                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110607                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.792961                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013204                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          559                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19033757                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19033757                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560763733732500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899424                       # Number of bytes of host memory used
host_op_rate                                   132674                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   676.90                       # Real time elapsed on the host
host_tick_rate                               33105930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022409                       # Number of seconds simulated
sim_ticks                                 22409269000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       252747                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        505711                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       199499                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7717                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       227268                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126228                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       199499                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        73271                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          269501                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28212                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4172                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1112547                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1272310                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7866                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4631086                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1721867                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     44486419                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.513480                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.703742                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     30407579     68.35%     68.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2087377      4.69%     73.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2489408      5.60%     78.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       815758      1.83%     80.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1685261      3.79%     84.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       782566      1.76%     86.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       998421      2.24%     88.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       588963      1.32%     89.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4631086     10.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44486419                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.493951                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.493951                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      33053546                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69640206                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2279170                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7498044                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25022                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1859019                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23264850                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4767                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7110093                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1853                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              269501                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3289238                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              41314470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31684115                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1018                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           50044                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006013                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3374096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154440                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.706942                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     44714801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.572500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.026215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         34215317     76.52%     76.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           318530      0.71%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           638273      1.43%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           515552      1.15%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           547259      1.22%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           432926      0.97%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           662157      1.48%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           232601      0.52%     84.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7152186     16.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44714801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106673408                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56832687                       # number of floating regfile writes
system.switch_cpus.idleCycles                  103737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10164                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212167                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.551510                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30856442                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7110093                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          857748                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23286440                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281634                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69358510                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23746349                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26112                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69536394                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11389962                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25022                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11414454                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        92406                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1705057                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          804                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       477407                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550524                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          804                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2978                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86743773                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68883081                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606316                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52594178                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.536933                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69024456                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64598698                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4731911                       # number of integer regfile writes
system.switch_cpus.ipc                       0.669366                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.669366                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137138      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10275815     14.77%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8714      0.01%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          796      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152171      0.22%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4992      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5113      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           73      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216464     23.31%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860236     17.05%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2430330      3.49%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320366      0.46%     59.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21323340     30.65%     90.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6791004      9.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69562503                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66806249                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130815989                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63622543                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64363179                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3111294                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044727                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14597      0.47%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            677      0.02%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       366613     11.78%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       778067     25.01%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         261608      8.41%     45.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37262      1.20%     46.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1484840     47.72%     94.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       167265      5.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5730410                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     56140049                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5260538                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7025351                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69346001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69562503                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12509                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2029229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4934                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1145843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     44714801                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.555693                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.440638                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28487949     63.71%     63.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2084992      4.66%     68.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2140812      4.79%     73.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1918126      4.29%     77.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2689967      6.02%     83.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2123251      4.75%     88.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2330820      5.21%     93.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1430606      3.20%     96.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1508278      3.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44714801                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.552092                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289410                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   242                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        64824                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       305630                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23286440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281634                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31980127                       # number of misc regfile reads
system.switch_cpus.numCycles                 44818538                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12439591                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         558497                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3128042                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6693427                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         39844                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204277946                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69474161                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63157719                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8484464                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13280370                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25022                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      20637572                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1932693                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106840728                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64439965                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          110                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11414607                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            108690176                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138331010                       # The number of ROB writes
system.switch_cpus.timesIdled                    1263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1701                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22409269000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             182216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        93437                       # Transaction distribution
system.membus.trans_dist::CleanEvict           159310                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70748                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        182216                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       758675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       758675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 758675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22169664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22169664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22169664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252964                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252964    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252964                       # Request fanout histogram
system.membus.reqLayer2.occupancy           923274500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1401715250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22409269000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22409269000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22409269000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22409269000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       225088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2019                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          366492                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96841                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96841                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2251                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240356                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       273088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30006272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30279360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          254386                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5980160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           593834                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002876                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053553                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 592126     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1708      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             593834                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          473003500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505797000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3378496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22409269000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1060                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        85421                       # number of demand (read+write) hits
system.l2.demand_hits::total                    86481                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1060                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        85421                       # number of overall hits
system.l2.overall_hits::total                   86481                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1188                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       251776                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252964                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1188                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       251776                       # number of overall misses
system.l2.overall_misses::total                252964                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     99308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  25820407500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25919715500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     99308000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  25820407500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25919715500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2248                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337197                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2248                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337197                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.528470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.746673                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.745228                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.528470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.746673                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.745228                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83592.592593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102553.092829                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102464.048244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83592.592593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102553.092829                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102464.048244                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               93437                       # number of writebacks
system.l2.writebacks::total                     93437                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       251776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       251776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252964                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     87428000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23302647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23390075500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     87428000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23302647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23390075500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.528470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.746673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.745228                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.528470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.746673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.745228                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73592.592593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92553.092829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92464.048244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73592.592593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92553.092829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92464.048244                       # average overall mshr miss latency
system.l2.replacements                         254383                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       131651                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           131651                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       131651                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       131651                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2018                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2018                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2018                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2018                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           64                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            64                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        26093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26093                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        70748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70748                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7054737000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7054737000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.730558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.730558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99716.416012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99716.416012                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        70748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6347257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6347257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.730558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.730558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89716.416012                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89716.416012                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     99308000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99308000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2248                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.528470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.528470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83592.592593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83592.592593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1188                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     87428000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87428000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.528470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.528470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73592.592593                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73592.592593                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        59328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             59328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       181028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          181028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  18765670500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18765670500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.753166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.753166                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103661.701505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103661.701505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       181028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       181028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  16955390500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16955390500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.753166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.753166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93661.701505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93661.701505                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22409269000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      700224                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    262575                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.666758                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.721841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    23.110849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8126.167310                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.991964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2969035                       # Number of tag accesses
system.l2.tags.data_accesses                  2969035                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22409269000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        76032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16113664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16189696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        76032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5979968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5979968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       251776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        93437                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93437                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3392882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    719062456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             722455338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3392882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3392882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      266852435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            266852435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      266852435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3392882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    719062456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            989307773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     93437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    251644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000117164250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5638                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5638                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              535102                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87912                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93437                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93437                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    132                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5740                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8167788500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12908388500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32305.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51055.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    32787                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93437                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  141772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       244326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.701112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.848864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.911605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       207265     84.83%     84.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20755      8.49%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10169      4.16%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4445      1.82%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1086      0.44%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          408      0.17%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          111      0.05%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           51      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       244326                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.842497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.472672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.699721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              8      0.14%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            26      0.46%      0.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           401      7.11%      7.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1541     27.33%     35.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1711     30.35%     65.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1079     19.14%     84.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           554      9.83%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           175      3.10%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            65      1.15%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            33      0.59%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            24      0.43%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      0.20%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5638                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.572011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.542681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.014553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4163     73.84%     73.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.67%     75.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1093     19.39%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              218      3.87%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      1.05%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5638                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16181248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5979712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16189696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5979968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       722.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       266.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    722.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    266.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22408980000                       # Total gap between requests
system.mem_ctrls.avgGap                      64690.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        76032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16105216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5979712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3392881.757990410086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 718685468.945908069611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 266841011.190503358841                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       251776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        93437                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     38529750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12869858750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 546498674000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32432.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51116.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5848846.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            912156420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            484811250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           950769540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          253780740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1768933920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10052946930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        139519680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14562918480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.861380                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    281198250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    748280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21379790750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            832366920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            442405920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           854450940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          233939520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1768933920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10031643750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        157459200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14321200170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        639.074848                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    329040750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    748280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21331948250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29706272000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370314                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370303                       # number of overall hits
system.cpu.icache.overall_hits::total         4370314                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2953                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2955                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2953                       # number of overall misses
system.cpu.icache.overall_misses::total          2955                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    155995499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155995499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    155995499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155995499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373256                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373269                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373256                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373269                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000675                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000676                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000675                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000676                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52826.108703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52790.354992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52826.108703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52790.354992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          419                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.900000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2135                       # number of writebacks
system.cpu.icache.writebacks::total              2135                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          307                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          307                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2646                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2646                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2646                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2646                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    141350999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    141350999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    141350999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    141350999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000605                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000605                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53420.634543                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53420.634543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53420.634543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53420.634543                       # average overall mshr miss latency
system.cpu.icache.replacements                   2135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370314                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2953                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2955                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    155995499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155995499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373256                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000675                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000676                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52826.108703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52790.354992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          307                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    141350999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    141350999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53420.634543                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53420.634543                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372962                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1651.420695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000059                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8749186                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8749186                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37017882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37017885                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37076342                       # number of overall hits
system.cpu.dcache.overall_hits::total        37076345                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       660013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         660016                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       675095                       # number of overall misses
system.cpu.dcache.overall_misses::total        675098                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51363352435                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51363352435                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51363352435                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51363352435                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37677895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37677901                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37751437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37751443                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017883                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017883                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77821.728413                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77821.374686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76083.147461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76082.809362                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7649153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          408                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            124969                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.208404                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       173696                       # number of writebacks
system.cpu.dcache.writebacks::total            173696                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       216625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       216625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       216625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       216625                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448828                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448828                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  35614993435                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35614993435                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36090280935                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36090280935                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011768                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011768                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011889                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011889                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80324.666962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80324.666962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80410.047802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80410.047802                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447804                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28163017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28163018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       532161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        532162                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  41367666000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41367666000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28695178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28695180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77735.245537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77735.099462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       216521                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       216521                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  25748562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25748562000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81575.725510                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81575.725510                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9995686435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9995686435                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78181.697862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78180.474878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          104                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9866431435                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9866431435                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77233.549136                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77233.549136                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58460                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58460                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        15082                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15082                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73542                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73542                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.205080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.205080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    475287500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    475287500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073971                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073971                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87369.025735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87369.025735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560763733732500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.054127                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37525176                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448828                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.607030                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.054125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75951714                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75951714                       # Number of data accesses

---------- End Simulation Statistics   ----------
