Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

---- Other Options
Cores Search Directories           : {..\..\PotentioLED-V.srcs\sources_1\imports\coreGen}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/spi_slave_5.v" into library work
Parsing module <spi_slave_5>.
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/serial_tx_7.v" into library work
Parsing module <serial_tx_7>.
INFO:HDLCompiler:693 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/serial_tx_7.v" Line 14. parameter declaration becomes local in serial_tx_7 with formal parameter declaration list
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/serial_rx_6.v" into library work
Parsing module <serial_rx_6>.
INFO:HDLCompiler:693 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/serial_rx_6.v" Line 12. parameter declaration becomes local in serial_rx_6 with formal parameter declaration list
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/pwm_8.v" into library work
Parsing module <pwm_8>.
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/cclk_detector_4.v" into library work
Parsing module <cclk_detector_4>.
INFO:HDLCompiler:693 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/cclk_detector_4.v" Line 10. parameter declaration becomes local in cclk_detector_4 with formal parameter declaration list
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/spi_master_3.v" into library work
Parsing module <spi_master_3>.
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/input_capture_2.v" into library work
Parsing module <input_capture_2>.
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/avr_interface_1.v" into library work
Parsing module <avr_interface_1>.
INFO:HDLCompiler:693 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/avr_interface_1.v" Line 80. parameter declaration becomes local in avr_interface_1 with formal parameter declaration list
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/coreGen/dds_compiler_v5_0.v" into library work
Parsing module <dds_compiler_v5_0>.
Analyzing Verilog file "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <avr_interface_1>.

Elaborating module <cclk_detector_4(CLK_RATE=50000000)>.

Elaborating module <spi_slave_5>.

Elaborating module <serial_rx_6(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_7(CLK_PER_BIT=100)>.

Elaborating module <input_capture_2>.

Elaborating module <pwm_8(CTR_LEN=10)>.
WARNING:HDLCompiler:1127 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 65: Assignment to adc_temp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 79: Assignment to khz_50_clk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 87: Assignment to truncated ignored, since the identifier is never used

Elaborating module <dds_compiler_v5_0>.
WARNING:HDLCompiler:413 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 137: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 141: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <spi_master_3>.
WARNING:HDLCompiler:413 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/spi_master_3.v" Line 37: Result of 6-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v".
        FTV_VAL = 1
INFO:Xst:3210 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" line 34: Output port <rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" line 34: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" line 34: Output port <new_rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" line 57: Output port <sample_q> of the instance <input_capture> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" line 115: Output port <m_axis_data_tvalid> of the instance <oneKHz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/mojo_top_0.v" line 150: Output port <recvData> of the instance <mcp_4921> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <ss_count>.
    Found 7-bit register for signal <mcp_count>.
    Found 17-bit adder for signal <tempSignedConv> created at line 88.
    Found 7-bit adder for signal <mcp_count[6]_GND_1_o_add_9_OUT> created at line 137.
    Found 32-bit adder for signal <ss_count[31]_GND_1_o_add_15_OUT> created at line 145.
    Found 7-bit comparator greater for signal <mcp_clk> created at line 77
    Found 32-bit comparator greater for signal <mcp_xmit> created at line 78
    Found 7-bit comparator greater for signal <mcp_count[6]_GND_1_o_LessThan_9_o> created at line 136
    Found 32-bit comparator greater for signal <ss_count[31]_GND_1_o_LessThan_15_o> created at line 144
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <avr_interface_1>.
    Related source file is "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/avr_interface_1.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <block_q>.
    Found 1-bit register for signal <busy_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 106
    Found 1-bit tristate buffer for signal <spi_miso> created at line 107
    Found 1-bit tristate buffer for signal <tx> created at line 108
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface_1> synthesized.

Synthesizing Unit <cclk_detector_4>.
    Related source file is "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/cclk_detector_4.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_3_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector_4> synthesized.

Synthesizing Unit <spi_slave_5>.
    Related source file is "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/spi_slave_5.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_4_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave_5> synthesized.

Synthesizing Unit <serial_rx_6>.
    Related source file is "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/serial_rx_6.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_5_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_5_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_6> synthesized.

Synthesizing Unit <serial_tx_7>.
    Related source file is "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/serial_tx_7.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
INFO:Xst:1799 - State 10 is never reached in FSM <state_q>.
INFO:Xst:1799 - State 11 is never reached in FSM <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_7> synthesized.

Synthesizing Unit <input_capture_2>.
    Related source file is "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/input_capture_2.v".
    Found 10-bit register for signal <sample_q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <input_capture_2> synthesized.

Synthesizing Unit <pwm_8>.
    Related source file is "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/pwm_8.v".
        CTR_LEN = 10
    Found 1-bit register for signal <pwm_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_d> created at line 14.
    Found 10-bit comparator greater for signal <pwm_d> created at line 16
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pwm_8> synthesized.

Synthesizing Unit <spi_master_3>.
    Related source file is "C:/Users/John/Documents/mojo/PotentioLED-V/work/planAhead/PotentioLED-V/PotentioLED-V.srcs/sources_1/imports/verilog/spi_master_3.v".
    Found 1-bit register for signal <ss>.
    Found 5-bit register for signal <curbit>.
    Found 1-bit register for signal <init_flag>.
    Found 16-bit register for signal <recvData>.
    Found 16-bit register for signal <xmitData>.
    Found 2-bit register for signal <sclk_state>.
    Found 6-bit subtractor for signal <GND_16_o_GND_16_o_sub_11_OUT> created at line 42.
    Found 5-bit adder for signal <curbit[4]_GND_16_o_add_6_OUT> created at line 37.
    Found 1-bit 16-to-1 multiplexer for signal <mosi> created at line 18.
    Found 32-bit comparator lessequal for signal <n0012> created at line 42
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <spi_master_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
# Registers                                            : 37
 1-bit register                                        : 18
 10-bit register                                       : 4
 16-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 7-bit register                                        : 3
 8-bit register                                        : 3
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 29
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 20
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <..\..\PotentioLED-V.srcs\sources_1\imports\coreGen/dds_compiler_v5_0.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <dds_compiler_v5_0> for timing and area information for instance <oneKHz>.

Synthesizing (advanced) Unit <cclk_detector_4>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector_4> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <ss_count>: 1 register on signal <ss_count>.
The following registers are absorbed into counter <mcp_count>: 1 register on signal <mcp_count>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <pwm_8>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <pwm_8> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_6>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_6> synthesized (advanced).

Synthesizing (advanced) Unit <spi_master_3>.
The following registers are absorbed into counter <curbit>: 1 register on signal <curbit>.
Unit <spi_master_3> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_5>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 118
 Flip-Flops                                            : 118
# Comparators                                          : 6
 10-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 27
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 19
 10-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <busy_q> (without init value) has a constant value of 0 in block <avr_interface_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_0> is unconnected in block <avr_interface_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_1> is unconnected in block <avr_interface_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_2> is unconnected in block <avr_interface_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <block_q_3> is unconnected in block <avr_interface_1>.
INFO:Xst:2261 - The FF/Latch <xmitData_12> in Unit <spi_master_3> is equivalent to the following FF/Latch, which will be removed : <xmitData_13> 
INFO:Xst:2261 - The FF/Latch <xmitData_14> in Unit <spi_master_3> is equivalent to the following FF/Latch, which will be removed : <xmitData_15> 
WARNING:Xst:1710 - FF/Latch <block_q> (without init value) has a constant value of 0 in block <serial_tx_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xmitData_12> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <xmitData_14> (without init value) has a constant value of 0 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | unreached
 11    | unreached
-------------------
WARNING:Xst:1710 - FF/Latch <tx_q> (without init value) has a constant value of 1 in block <serial_tx_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ctr_q_0> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_1> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_2> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_3> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_4> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_5> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:2677 - Node <ctr_q_6> of sequential type is unconnected in block <serial_tx_7>.
WARNING:Xst:1710 - FF/Latch <recvData_0> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_1> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_2> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_3> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_4> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_5> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_6> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_7> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_8> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_9> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_10> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_11> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_12> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_13> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_14> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <recvData_15> (without init value) has a constant value of 1 in block <spi_master_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2973 - All outputs of instance <avr_interface/serial_rx> of block <serial_rx_6> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/busy_q> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <spi_slave_5> ...

Optimizing unit <serial_rx_6> ...

Optimizing unit <input_capture_2> ...

Optimizing unit <spi_master_3> ...
WARNING:Xst:1710 - FF/Latch <mcp_count_6> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_31> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_30> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_29> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_28> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_27> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_26> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_25> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_24> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_23> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_22> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_21> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_20> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_19> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_18> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_17> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_16> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_15> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_14> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_13> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ss_count_12> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 369
#      GND                         : 6
#      INV                         : 10
#      LUT1                        : 32
#      LUT2                        : 58
#      LUT3                        : 35
#      LUT4                        : 34
#      LUT5                        : 11
#      LUT6                        : 11
#      MUXCY                       : 92
#      VCC                         : 5
#      XORCY                       : 75
# FlipFlops/Latches                : 267
#      FD                          : 23
#      FDE                         : 134
#      FDR                         : 29
#      FDRE                        : 70
#      FDS                         : 2
#      FDSE                        : 9
# RAMS                             : 10
#      RAM16X1D                    : 3
#      RAM32M                      : 6
#      RAMB16BWER                  : 1
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 5
#      OBUF                        : 12
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             267  out of  11440     2%  
 Number of Slice LUTs:                  226  out of   5720     3%  
    Number used as Logic:               191  out of   5720     3%  
    Number used as Memory:               35  out of   1440     2%  
       Number used as RAM:               30
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    413
   Number with an unused Flip Flop:     146  out of    413    35%  
   Number with an unused LUT:           187  out of    413    45%  
   Number of fully used LUT-FF pairs:    80  out of    413    19%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                  | Load  |
-----------------------------------+----------------------------------------+-------+
clk                                | BUFGP                                  | 112   |
mcp_clk_OBUF(mcp_clk11:O)          | BUFG(*)(oneKHz/blk00000001/blk00000004)| 170   |
-----------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.224ns (Maximum Frequency: 236.742MHz)
   Minimum input arrival time before clock: 4.611ns
   Maximum output required time after clock: 7.015ns
   Maximum combinational path delay: 6.045ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.224ns (frequency: 236.742MHz)
  Total number of paths / destination ports: 1184 / 221
-------------------------------------------------------------------------
Delay:               4.224ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ctr_q_3 (FF)
  Destination:       avr_interface/cclk_detector/ctr_q_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: avr_interface/cclk_detector/ctr_q_3 to avr_interface/cclk_detector/ctr_q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.156  ctr_q_3 (ctr_q_3)
     LUT5:I0->O            2   0.254   0.726  ctr_q[9]_INV_6_o<9>_SW0 (N0)
     LUT6:I5->O           10   0.254   1.007  ctr_q[9]_INV_6_o_inv (ctr_q[9]_INV_6_o_inv)
     FDRE:CE                   0.302          ctr_q_0
    ----------------------------------------
    Total                      4.224ns (1.335ns logic, 2.889ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mcp_clk_OBUF'
  Clock period: 2.934ns (frequency: 340.864MHz)
  Total number of paths / destination ports: 1237 / 238
-------------------------------------------------------------------------
Delay:               2.934ns (Levels of Logic = 1)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      mcp_clk_OBUF rising
  Destination Clock: mcp_clk_OBUF rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out           26   0.525   1.419  sec_inst (sec_net)
     SEC:in->out           1   0.235   0.681  sec_inst (sec_net)
     SEC:in                    0.074          sec_inst
    ----------------------------------------
    Total                      2.934ns (0.834ns logic, 2.100ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 71 / 59
-------------------------------------------------------------------------
Offset:              4.611ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       mcp_4921/ss (FF)
  Destination Clock: clk rising

  Data Path: rst_n to mcp_4921/ss
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.328   1.260  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             21   0.255   1.309  rst1_INV_0 (rst)
     begin scope: 'mcp_4921:rst'
     FDS:S                     0.459          ss
    ----------------------------------------
    Total                      4.611ns (2.042ns logic, 2.569ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 43 / 17
-------------------------------------------------------------------------
Offset:              7.015ns (Levels of Logic = 4)
  Source:            mcp_4921/curbit_0 (FF)
  Destination:       mcp_mosi (PAD)
  Source Clock:      clk rising

  Data Path: mcp_4921/curbit_0 to mcp_mosi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.525   1.431  curbit_0 (curbit_0)
     LUT6:I0->O            1   0.254   0.958  Mmux_mosi_7 (Mmux_mosi_7)
     LUT6:I2->O            1   0.254   0.681  curbit<3>_inv11 (mosi)
     end scope: 'mcp_4921:mosi'
     OBUF:I->O                 2.912          mcp_mosi_OBUF (mcp_mosi)
    ----------------------------------------
    Total                      7.015ns (3.945ns logic, 3.070ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.045ns (Levels of Logic = 4)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  spi_ss_IBUF (spi_ss_IBUF)
     begin scope: 'avr_interface:spi_ss'
     LUT2:I0->O            1   0.250   0.681  ready_spi_ss_AND_3_o_inv1 (ready_spi_ss_AND_3_o_inv)
     end scope: 'avr_interface:ready_spi_ss_AND_3_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.045ns (4.490ns logic, 1.555ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.224|         |         |         |
mcp_clk_OBUF   |    1.811|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mcp_clk_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mcp_clk_OBUF   |    2.934|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.48 secs
 
--> 

Total memory usage is 265660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   61 (   0 filtered)
Number of infos    :   10 (   0 filtered)

