============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 22:08:05 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5854 instances
RUN-0007 : 2462 luts, 1985 seqs, 792 mslices, 443 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6992 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4774 nets have 2 pins
RUN-1001 : 1404 nets have [3 - 5] pins
RUN-1001 : 621 nets have [6 - 10] pins
RUN-1001 : 115 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5852 instances, 2462 luts, 1985 seqs, 1235 slices, 239 macros(1234 instances: 791 mslices 443 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1601 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27573, tnet num: 6990, tinst num: 5852, tnode num: 34050, tedge num: 45622.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.126800s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (101.2%)

RUN-1004 : used memory is 262 MB, reserved memory is 241 MB, peak memory is 262 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.260908s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.66517e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5852.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.14026e+06, overlap = 45
PHY-3002 : Step(2): len = 999810, overlap = 46.5
PHY-3002 : Step(3): len = 601216, overlap = 53.375
PHY-3002 : Step(4): len = 553572, overlap = 68.0312
PHY-3002 : Step(5): len = 430319, overlap = 74.6875
PHY-3002 : Step(6): len = 385045, overlap = 80.2812
PHY-3002 : Step(7): len = 343089, overlap = 110.875
PHY-3002 : Step(8): len = 316456, overlap = 147.344
PHY-3002 : Step(9): len = 262090, overlap = 158.875
PHY-3002 : Step(10): len = 236432, overlap = 159.812
PHY-3002 : Step(11): len = 226722, overlap = 169.75
PHY-3002 : Step(12): len = 204050, overlap = 187.562
PHY-3002 : Step(13): len = 185495, overlap = 187.344
PHY-3002 : Step(14): len = 181795, overlap = 195.156
PHY-3002 : Step(15): len = 166911, overlap = 204.062
PHY-3002 : Step(16): len = 165142, overlap = 211.938
PHY-3002 : Step(17): len = 161311, overlap = 218.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29477e-05
PHY-3002 : Step(18): len = 171489, overlap = 164.094
PHY-3002 : Step(19): len = 179933, overlap = 150.812
PHY-3002 : Step(20): len = 183348, overlap = 133.094
PHY-3002 : Step(21): len = 190560, overlap = 128.312
PHY-3002 : Step(22): len = 187364, overlap = 120.031
PHY-3002 : Step(23): len = 190395, overlap = 109.281
PHY-3002 : Step(24): len = 188656, overlap = 99.5625
PHY-3002 : Step(25): len = 185341, overlap = 81.3125
PHY-3002 : Step(26): len = 183160, overlap = 85.125
PHY-3002 : Step(27): len = 182121, overlap = 89.4062
PHY-3002 : Step(28): len = 174791, overlap = 84.4375
PHY-3002 : Step(29): len = 172483, overlap = 78.0312
PHY-3002 : Step(30): len = 168604, overlap = 75.1875
PHY-3002 : Step(31): len = 166396, overlap = 78.0938
PHY-3002 : Step(32): len = 165289, overlap = 76.25
PHY-3002 : Step(33): len = 159568, overlap = 67.9375
PHY-3002 : Step(34): len = 158360, overlap = 61.6875
PHY-3002 : Step(35): len = 156212, overlap = 62.4062
PHY-3002 : Step(36): len = 155484, overlap = 67.2188
PHY-3002 : Step(37): len = 153139, overlap = 73.7188
PHY-3002 : Step(38): len = 149815, overlap = 67.3125
PHY-3002 : Step(39): len = 150087, overlap = 60.875
PHY-3002 : Step(40): len = 149543, overlap = 63.2188
PHY-3002 : Step(41): len = 147980, overlap = 56.4375
PHY-3002 : Step(42): len = 146321, overlap = 54.7812
PHY-3002 : Step(43): len = 146039, overlap = 56.9375
PHY-3002 : Step(44): len = 145674, overlap = 59.4062
PHY-3002 : Step(45): len = 145359, overlap = 55.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58953e-05
PHY-3002 : Step(46): len = 144115, overlap = 50.8125
PHY-3002 : Step(47): len = 144136, overlap = 51.3125
PHY-3002 : Step(48): len = 145132, overlap = 51.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.17907e-05
PHY-3002 : Step(49): len = 147327, overlap = 49.2812
PHY-3002 : Step(50): len = 147642, overlap = 48.875
PHY-3002 : Step(51): len = 155230, overlap = 41.9688
PHY-3002 : Step(52): len = 160690, overlap = 41.3125
PHY-3002 : Step(53): len = 158359, overlap = 38.2812
PHY-3002 : Step(54): len = 157531, overlap = 37.4688
PHY-3002 : Step(55): len = 157405, overlap = 37.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.09076e-05
PHY-3002 : Step(56): len = 158891, overlap = 35.7812
PHY-3002 : Step(57): len = 159320, overlap = 38.0312
PHY-3002 : Step(58): len = 160639, overlap = 37.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020572s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (455.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6992.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 198312, over cnt = 803(2%), over = 3851, worst = 45
PHY-1001 : End global iterations;  0.355796s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (158.1%)

PHY-1001 : Congestion index: top1 = 55.82, top5 = 40.75, top10 = 32.55, top15 = 27.47.
PHY-3001 : End congestion estimation;  0.463899s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (148.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.156787s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.39881e-06
PHY-3002 : Step(59): len = 164102, overlap = 74.9062
PHY-3002 : Step(60): len = 164627, overlap = 75.1875
PHY-3002 : Step(61): len = 156817, overlap = 76.2188
PHY-3002 : Step(62): len = 156698, overlap = 79.3125
PHY-3002 : Step(63): len = 149690, overlap = 84.2812
PHY-3002 : Step(64): len = 149324, overlap = 84.25
PHY-3002 : Step(65): len = 145571, overlap = 76.875
PHY-3002 : Step(66): len = 144913, overlap = 77.6562
PHY-3002 : Step(67): len = 144992, overlap = 78.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.79762e-06
PHY-3002 : Step(68): len = 142861, overlap = 80.6562
PHY-3002 : Step(69): len = 142707, overlap = 80.4688
PHY-3002 : Step(70): len = 142488, overlap = 81.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75952e-05
PHY-3002 : Step(71): len = 145121, overlap = 81.0625
PHY-3002 : Step(72): len = 145396, overlap = 81.3125
PHY-3002 : Step(73): len = 154151, overlap = 68.5625
PHY-3002 : Step(74): len = 157623, overlap = 69.0312
PHY-3002 : Step(75): len = 159229, overlap = 59.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 605/6992.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 184552, over cnt = 767(2%), over = 3681, worst = 50
PHY-1001 : End global iterations;  0.322900s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (154.8%)

PHY-1001 : Congestion index: top1 = 54.46, top5 = 39.61, top10 = 31.71, top15 = 26.81.
PHY-3001 : End congestion estimation;  0.428152s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (138.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.154299s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27811e-05
PHY-3002 : Step(76): len = 158689, overlap = 246.656
PHY-3002 : Step(77): len = 159206, overlap = 240.844
PHY-3002 : Step(78): len = 161747, overlap = 202.156
PHY-3002 : Step(79): len = 162697, overlap = 187.906
PHY-3002 : Step(80): len = 163556, overlap = 173.281
PHY-3002 : Step(81): len = 162658, overlap = 159.688
PHY-3002 : Step(82): len = 163476, overlap = 146.5
PHY-3002 : Step(83): len = 164925, overlap = 132
PHY-3002 : Step(84): len = 162134, overlap = 131.156
PHY-3002 : Step(85): len = 161953, overlap = 127.188
PHY-3002 : Step(86): len = 160810, overlap = 121.531
PHY-3002 : Step(87): len = 160560, overlap = 124.25
PHY-3002 : Step(88): len = 160486, overlap = 125.062
PHY-3002 : Step(89): len = 160402, overlap = 127.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.55622e-05
PHY-3002 : Step(90): len = 162439, overlap = 114.094
PHY-3002 : Step(91): len = 163012, overlap = 111.5
PHY-3002 : Step(92): len = 164679, overlap = 109.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.06388e-05
PHY-3002 : Step(93): len = 174099, overlap = 84.625
PHY-3002 : Step(94): len = 175847, overlap = 83.6875
PHY-3002 : Step(95): len = 185746, overlap = 59.1562
PHY-3002 : Step(96): len = 185814, overlap = 49.5625
PHY-3002 : Step(97): len = 185915, overlap = 49.3438
PHY-3002 : Step(98): len = 185263, overlap = 49.7188
PHY-3002 : Step(99): len = 185388, overlap = 48.4375
PHY-3002 : Step(100): len = 186087, overlap = 42.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000181278
PHY-3002 : Step(101): len = 190993, overlap = 35.1562
PHY-3002 : Step(102): len = 194201, overlap = 33.8125
PHY-3002 : Step(103): len = 197493, overlap = 34.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000348003
PHY-3002 : Step(104): len = 200650, overlap = 31.6875
PHY-3002 : Step(105): len = 208411, overlap = 28.4062
PHY-3002 : Step(106): len = 217796, overlap = 25.4375
PHY-3002 : Step(107): len = 221388, overlap = 23.2812
PHY-3002 : Step(108): len = 219904, overlap = 20.9062
PHY-3002 : Step(109): len = 218664, overlap = 22.3125
PHY-3002 : Step(110): len = 217204, overlap = 23.3125
PHY-3002 : Step(111): len = 215918, overlap = 23.3125
PHY-3002 : Step(112): len = 215498, overlap = 20.4375
PHY-3002 : Step(113): len = 215730, overlap = 18.1875
PHY-3002 : Step(114): len = 216092, overlap = 19.75
PHY-3002 : Step(115): len = 215553, overlap = 20.9375
PHY-3002 : Step(116): len = 215190, overlap = 20.9688
PHY-3002 : Step(117): len = 214639, overlap = 18.8438
PHY-3002 : Step(118): len = 214295, overlap = 17.4688
PHY-3002 : Step(119): len = 213658, overlap = 17.0625
PHY-3002 : Step(120): len = 213354, overlap = 15.9062
PHY-3002 : Step(121): len = 213205, overlap = 15.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000696006
PHY-3002 : Step(122): len = 215505, overlap = 15.6562
PHY-3002 : Step(123): len = 217034, overlap = 15.8125
PHY-3002 : Step(124): len = 218318, overlap = 16.3438
PHY-3002 : Step(125): len = 219546, overlap = 13.5938
PHY-3002 : Step(126): len = 220927, overlap = 12.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00125758
PHY-3002 : Step(127): len = 222383, overlap = 11.625
PHY-3002 : Step(128): len = 224019, overlap = 12.2812
PHY-3002 : Step(129): len = 227144, overlap = 11.25
PHY-3002 : Step(130): len = 229853, overlap = 11.125
PHY-3002 : Step(131): len = 231991, overlap = 10.5938
PHY-3002 : Step(132): len = 234301, overlap = 7.875
PHY-3002 : Step(133): len = 236091, overlap = 7.3125
PHY-3002 : Step(134): len = 237258, overlap = 8.09375
PHY-3002 : Step(135): len = 237766, overlap = 8.53125
PHY-3002 : Step(136): len = 237677, overlap = 8.40625
PHY-3002 : Step(137): len = 237138, overlap = 8.40625
PHY-3002 : Step(138): len = 236709, overlap = 8.5625
PHY-3002 : Step(139): len = 236032, overlap = 8.125
PHY-3002 : Step(140): len = 235399, overlap = 7.375
PHY-3002 : Step(141): len = 234939, overlap = 7.46875
PHY-3002 : Step(142): len = 234429, overlap = 7.65625
PHY-3002 : Step(143): len = 233814, overlap = 7.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00242521
PHY-3002 : Step(144): len = 234661, overlap = 7.375
PHY-3002 : Step(145): len = 235356, overlap = 7.375
PHY-3002 : Step(146): len = 235785, overlap = 7.28125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27573, tnet num: 6990, tinst num: 5852, tnode num: 34050, tedge num: 45622.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.207246s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.7%)

RUN-1004 : used memory is 298 MB, reserved memory is 279 MB, peak memory is 310 MB
OPT-1001 : Total overflow 143.75 peak overflow 1.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 31/6992.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 296208, over cnt = 886(2%), over = 2527, worst = 15
PHY-1001 : End global iterations;  0.492465s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (177.7%)

PHY-1001 : Congestion index: top1 = 39.12, top5 = 31.51, top10 = 27.55, top15 = 24.97.
PHY-1001 : End incremental global routing;  0.602656s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (165.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.170820s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.886338s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (144.6%)

OPT-1001 : Current memory(MB): used = 306, reserve = 288, peak = 310.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5699/6992.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 296208, over cnt = 886(2%), over = 2527, worst = 15
PHY-1002 : len = 304872, over cnt = 451(1%), over = 1001, worst = 12
PHY-1002 : len = 310312, over cnt = 117(0%), over = 241, worst = 8
PHY-1002 : len = 311488, over cnt = 37(0%), over = 60, worst = 6
PHY-1002 : len = 312168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.369421s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (135.3%)

PHY-1001 : Congestion index: top1 = 34.27, top5 = 28.38, top10 = 25.28, top15 = 23.25.
OPT-1001 : End congestion update;  0.478167s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (124.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6990 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125142s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.9%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.603459s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (119.1%)

OPT-1001 : Current memory(MB): used = 310, reserve = 291, peak = 310.
OPT-1001 : End physical optimization;  2.751952s wall, 3.218750s user + 0.046875s system = 3.265625s CPU (118.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2462 LUT to BLE ...
SYN-4008 : Packed 2462 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 551 SEQ with LUT/SLICE
SYN-4006 : 1033 single LUT's are left
SYN-4006 : 412 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2874/5299 primitive instances ...
PHY-3001 : End packing;  0.261516s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (95.6%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3071 instances
RUN-1001 : 1449 mslices, 1450 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6033 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3774 nets have 2 pins
RUN-1001 : 1431 nets have [3 - 5] pins
RUN-1001 : 642 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3069 instances, 2899 slices, 239 macros(1234 instances: 791 mslices 443 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 237907, Over = 19.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3037/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 307312, over cnt = 314(0%), over = 426, worst = 5
PHY-1002 : len = 307888, over cnt = 189(0%), over = 249, worst = 5
PHY-1002 : len = 309344, over cnt = 83(0%), over = 102, worst = 4
PHY-1002 : len = 310032, over cnt = 38(0%), over = 45, worst = 3
PHY-1002 : len = 310416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.561496s wall, 0.812500s user + 0.109375s system = 0.921875s CPU (164.2%)

PHY-1001 : Congestion index: top1 = 33.34, top5 = 27.62, top10 = 24.59, top15 = 22.60.
PHY-3001 : End congestion estimation;  0.699571s wall, 0.953125s user + 0.109375s system = 1.062500s CPU (151.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24346, tnet num: 6031, tinst num: 3069, tnode num: 29173, tedge num: 41958.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.265490s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (100.0%)

RUN-1004 : used memory is 316 MB, reserved memory is 299 MB, peak memory is 316 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.428077s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.31173e-05
PHY-3002 : Step(147): len = 228221, overlap = 24
PHY-3002 : Step(148): len = 222116, overlap = 26.75
PHY-3002 : Step(149): len = 212808, overlap = 35.5
PHY-3002 : Step(150): len = 208386, overlap = 38
PHY-3002 : Step(151): len = 205997, overlap = 42.5
PHY-3002 : Step(152): len = 203925, overlap = 43.5
PHY-3002 : Step(153): len = 203032, overlap = 47.5
PHY-3002 : Step(154): len = 202696, overlap = 45
PHY-3002 : Step(155): len = 202654, overlap = 46
PHY-3002 : Step(156): len = 201892, overlap = 46
PHY-3002 : Step(157): len = 201763, overlap = 46.5
PHY-3002 : Step(158): len = 200979, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106235
PHY-3002 : Step(159): len = 206729, overlap = 38
PHY-3002 : Step(160): len = 209411, overlap = 34.25
PHY-3002 : Step(161): len = 213385, overlap = 32
PHY-3002 : Step(162): len = 215538, overlap = 32
PHY-3002 : Step(163): len = 216898, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000212469
PHY-3002 : Step(164): len = 220140, overlap = 30.25
PHY-3002 : Step(165): len = 222746, overlap = 28.5
PHY-3002 : Step(166): len = 229526, overlap = 24.25
PHY-3002 : Step(167): len = 230608, overlap = 23
PHY-3002 : Step(168): len = 229479, overlap = 24.5
PHY-3002 : Step(169): len = 228895, overlap = 21.75
PHY-3002 : Step(170): len = 228865, overlap = 22.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000382641
PHY-3002 : Step(171): len = 233982, overlap = 21.25
PHY-3002 : Step(172): len = 237882, overlap = 21.25
PHY-3002 : Step(173): len = 240343, overlap = 21.25
PHY-3002 : Step(174): len = 243200, overlap = 21.5
PHY-3002 : Step(175): len = 244861, overlap = 20.5
PHY-3002 : Step(176): len = 245836, overlap = 18.25
PHY-3002 : Step(177): len = 246343, overlap = 18.5
PHY-3002 : Step(178): len = 246844, overlap = 18
PHY-3002 : Step(179): len = 246934, overlap = 18.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000765281
PHY-3002 : Step(180): len = 250641, overlap = 18.5
PHY-3002 : Step(181): len = 255318, overlap = 15.75
PHY-3002 : Step(182): len = 258769, overlap = 14.5
PHY-3002 : Step(183): len = 262054, overlap = 13.5
PHY-3002 : Step(184): len = 264708, overlap = 13.5
PHY-3002 : Step(185): len = 266105, overlap = 13.75
PHY-3002 : Step(186): len = 266749, overlap = 13.5
PHY-3002 : Step(187): len = 266991, overlap = 13.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00145786
PHY-3002 : Step(188): len = 269072, overlap = 13.75
PHY-3002 : Step(189): len = 271906, overlap = 13.75
PHY-3002 : Step(190): len = 276218, overlap = 13.75
PHY-3002 : Step(191): len = 280375, overlap = 12.75
PHY-3002 : Step(192): len = 283922, overlap = 12.75
PHY-3002 : Step(193): len = 285291, overlap = 12.5
PHY-3002 : Step(194): len = 285600, overlap = 11.75
PHY-3002 : Step(195): len = 285800, overlap = 12.25
PHY-3002 : Step(196): len = 286042, overlap = 11.25
PHY-3002 : Step(197): len = 286081, overlap = 11.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00262666
PHY-3002 : Step(198): len = 287259, overlap = 11.25
PHY-3002 : Step(199): len = 289449, overlap = 11.5
PHY-3002 : Step(200): len = 292587, overlap = 11.5
PHY-3002 : Step(201): len = 294397, overlap = 12.25
PHY-3002 : Step(202): len = 296494, overlap = 12
PHY-3002 : Step(203): len = 298658, overlap = 10.75
PHY-3002 : Step(204): len = 299878, overlap = 10.5
PHY-3002 : Step(205): len = 300773, overlap = 9.5
PHY-3002 : Step(206): len = 302000, overlap = 9
PHY-3002 : Step(207): len = 302406, overlap = 9
PHY-3002 : Step(208): len = 302548, overlap = 9.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0047107
PHY-3002 : Step(209): len = 303301, overlap = 9.75
PHY-3002 : Step(210): len = 304458, overlap = 9.5
PHY-3002 : Step(211): len = 305651, overlap = 9.25
PHY-3002 : Step(212): len = 306737, overlap = 9.25
PHY-3002 : Step(213): len = 307826, overlap = 9.75
PHY-3002 : Step(214): len = 308944, overlap = 9.5
PHY-3002 : Step(215): len = 309895, overlap = 9.75
PHY-3002 : Step(216): len = 310860, overlap = 10.5
PHY-3002 : Step(217): len = 311438, overlap = 10.5
PHY-3002 : Step(218): len = 312199, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.929927s wall, 0.546875s user + 1.781250s system = 2.328125s CPU (250.4%)

PHY-3001 : Trial Legalized: Len = 318065
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 58/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 389408, over cnt = 395(1%), over = 590, worst = 8
PHY-1002 : len = 390984, over cnt = 245(0%), over = 317, worst = 4
PHY-1002 : len = 392328, over cnt = 130(0%), over = 164, worst = 4
PHY-1002 : len = 393648, over cnt = 32(0%), over = 43, worst = 4
PHY-1002 : len = 394152, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.968778s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (146.8%)

PHY-1001 : Congestion index: top1 = 35.82, top5 = 29.89, top10 = 26.80, top15 = 24.79.
PHY-3001 : End congestion estimation;  1.120107s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (140.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.168767s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161839
PHY-3002 : Step(219): len = 291284, overlap = 3.25
PHY-3002 : Step(220): len = 277927, overlap = 4.75
PHY-3002 : Step(221): len = 272565, overlap = 5.75
PHY-3002 : Step(222): len = 270308, overlap = 6.75
PHY-3002 : Step(223): len = 268438, overlap = 7.25
PHY-3002 : Step(224): len = 267837, overlap = 8.25
PHY-3002 : Step(225): len = 266771, overlap = 8.25
PHY-3002 : Step(226): len = 266222, overlap = 7
PHY-3002 : Step(227): len = 265915, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008299s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 270122, Over = 0
PHY-3001 : Spreading special nets. 20 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020384s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.3%)

PHY-3001 : 20 instances has been re-located, deltaX = 4, deltaY = 14, maxDist = 1.
PHY-3001 : Final: Len = 270420, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24346, tnet num: 6031, tinst num: 3069, tnode num: 29173, tedge num: 41958.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.324836s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.2%)

RUN-1004 : used memory is 316 MB, reserved memory is 298 MB, peak memory is 325 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1352/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 340792, over cnt = 395(1%), over = 588, worst = 7
PHY-1002 : len = 342376, over cnt = 233(0%), over = 327, worst = 7
PHY-1002 : len = 344080, over cnt = 115(0%), over = 144, worst = 3
PHY-1002 : len = 344824, over cnt = 57(0%), over = 73, worst = 3
PHY-1002 : len = 345368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.753312s wall, 1.093750s user + 0.093750s system = 1.187500s CPU (157.6%)

PHY-1001 : Congestion index: top1 = 33.12, top5 = 27.82, top10 = 24.94, top15 = 23.18.
PHY-1001 : End incremental global routing;  0.906771s wall, 1.250000s user + 0.093750s system = 1.343750s CPU (148.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.170282s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.194887s wall, 1.546875s user + 0.093750s system = 1.640625s CPU (137.3%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 325.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5162/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 345368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042450s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.4%)

PHY-1001 : Congestion index: top1 = 33.12, top5 = 27.82, top10 = 24.94, top15 = 23.18.
OPT-1001 : End congestion update;  0.163985s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.115332s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.4%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.279443s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 322, reserve = 305, peak = 325.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116087s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5162/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 345368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041774s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.2%)

PHY-1001 : Congestion index: top1 = 33.12, top5 = 27.82, top10 = 24.94, top15 = 23.18.
PHY-1001 : End incremental global routing;  0.160826s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.154170s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5162/6033.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 345368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042953s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.1%)

PHY-1001 : Congestion index: top1 = 33.12, top5 = 27.82, top10 = 24.94, top15 = 23.18.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.115460s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.560309s wall, 3.906250s user + 0.093750s system = 4.000000s CPU (112.3%)

RUN-1003 : finish command "place" in  22.015923s wall, 37.734375s user + 10.765625s system = 48.500000s CPU (220.3%)

RUN-1004 : used memory is 286 MB, reserved memory is 267 MB, peak memory is 325 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3071 instances
RUN-1001 : 1449 mslices, 1450 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6033 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3774 nets have 2 pins
RUN-1001 : 1431 nets have [3 - 5] pins
RUN-1001 : 642 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24346, tnet num: 6031, tinst num: 3069, tnode num: 29173, tedge num: 41958.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.247177s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.2%)

RUN-1004 : used memory is 309 MB, reserved memory is 292 MB, peak memory is 342 MB
PHY-1001 : 1449 mslices, 1450 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6031 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 334176, over cnt = 432(1%), over = 645, worst = 7
PHY-1002 : len = 336616, over cnt = 217(0%), over = 276, worst = 5
PHY-1002 : len = 338016, over cnt = 97(0%), over = 119, worst = 3
PHY-1002 : len = 339256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.755407s wall, 1.140625s user + 0.093750s system = 1.234375s CPU (163.4%)

PHY-1001 : Congestion index: top1 = 33.62, top5 = 27.70, top10 = 24.86, top15 = 23.04.
PHY-1001 : End global routing;  0.885169s wall, 1.265625s user + 0.093750s system = 1.359375s CPU (153.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 345, reserve = 328, peak = 348.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 601, reserve = 586, peak = 601.
PHY-1001 : End build detailed router design. 3.895434s wall, 3.843750s user + 0.046875s system = 3.890625s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89624, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.157363s wall, 4.140625s user + 0.015625s system = 4.156250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 634, reserve = 620, peak = 634.
PHY-1001 : End phase 1; 4.163532s wall, 4.156250s user + 0.015625s system = 4.171875s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 2257 net; 5.669692s wall, 5.671875s user + 0.000000s system = 5.671875s CPU (100.0%)

PHY-1022 : len = 711392, over cnt = 152(0%), over = 152, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 638, reserve = 624, peak = 638.
PHY-1001 : End initial routed; 11.576971s wall, 20.671875s user + 0.187500s system = 20.859375s CPU (180.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4955(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.576240s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 643, reserve = 630, peak = 643.
PHY-1001 : End phase 2; 13.153275s wall, 22.234375s user + 0.203125s system = 22.437500s CPU (170.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 711392, over cnt = 152(0%), over = 152, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022756s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 710320, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.206645s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (173.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 710336, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.086517s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (144.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 710424, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.076669s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (122.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4955(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.661279s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 41 feed throughs used by 26 nets
PHY-1001 : End commit to database; 0.715355s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 677, reserve = 665, peak = 677.
PHY-1001 : End phase 3; 2.926481s wall, 3.062500s user + 0.062500s system = 3.125000s CPU (106.8%)

PHY-1003 : Routed, final wirelength = 710424
PHY-1001 : Current memory(MB): used = 679, reserve = 667, peak = 679.
PHY-1001 : End export database. 0.021340s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.2%)

PHY-1001 : End detail routing;  24.428371s wall, 33.578125s user + 0.328125s system = 33.906250s CPU (138.8%)

RUN-1003 : finish command "route" in  26.803908s wall, 36.328125s user + 0.421875s system = 36.750000s CPU (137.1%)

RUN-1004 : used memory is 679 MB, reserved memory is 667 MB, peak memory is 679 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5033   out of  19600   25.68%
#reg                     1988   out of  19600   10.14%
#le                      5445
  #lut only              3457   out of   5445   63.49%
  #reg only               412   out of   5445    7.57%
  #lut&reg               1576   out of   5445   28.94%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 901
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              186
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              39
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add0_syn_50.q1                                      24
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add0_syn_50.q0                                      16
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg14_syn_37.f0    13
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_23.f0                         10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5445   |3798    |1235    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |797    |528     |173     |393     |2       |0       |
|    command1                          |command                                    |49     |49      |0       |40      |0       |0       |
|    control1                          |control_interface                          |96     |65      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |17     |17      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |70      |18      |102     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |70      |18      |102     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |20      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |28      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |125    |66      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |66      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |24      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |20      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |66      |44      |26      |0       |0       |
|  u_camera_init                       |camera_init                                |609    |591     |9       |88      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |170    |170     |0       |48      |0       |0       |
|  u_camera_reader                     |camera_reader                              |96     |51      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |3599   |2350    |982     |1345    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |170    |107     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |157    |101     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |169    |114     |45      |78      |2       |0       |
|      u_three_martix_3                |three_martix                               |163    |109     |45      |72      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |935    |650     |251     |251     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |173    |113     |45      |69      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |10     |2       |0       |10      |0       |0       |
|      u_three_martix                  |three_martix                               |163    |111     |45      |59      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |740    |441     |235     |277     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |505    |315     |190     |142     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |98     |68      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |95     |65      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |66     |36      |30      |17      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |235    |126     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |762    |478     |235     |253     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |533    |343     |190     |122     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |93     |63      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |93     |63      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |96     |66      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |55     |35      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |229    |135     |45      |131     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |82     |42      |14      |57      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |366    |246     |92      |149     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |160    |109     |47      |42      |0       |0       |
|      u_three_martix_2                |three_martix                               |206    |137     |45      |107     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |58     |58      |0       |31      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |140    |119     |10      |35      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3693  
    #2          2       633   
    #3          3       550   
    #4          4       200   
    #5        5-10      653   
    #6        11-50     150   
    #7       51-100      6    
    #8       101-500     5    
    #9        >500       1    
  Average     2.87            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3069
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6033, pip num: 56613
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 41
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3069 valid insts, and 172759 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.628221s wall, 71.343750s user + 0.625000s system = 71.968750s CPU (1278.7%)

RUN-1004 : used memory is 124 MB, reserved memory is 659 MB, peak memory is 830 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_220805.log"
