<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='278' type='bool'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='310' u='w' c='_ZN4llvm5SUnitC1EPNS_6SDNodeEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='321' u='w' c='_ZN4llvm5SUnitC1EPNS_12MachineInstrEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='331' u='w' c='_ZN4llvm5SUnitC1Ev'/>
<offset>1828</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='278'>///&lt; Is a commutable instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='556' u='w' c='_ZN4llvm17ScheduleDAGInstrs10initSUnitsEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='262' u='w' c='_ZN12_GLOBAL__N_115ScheduleDAGFast21CopyAndMoveSuccessorsEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1042' u='w' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList11TryUnfoldSUEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='3111' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='3111' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='97' u='w' c='_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='97' u='r' c='_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='457' u='w' c='_ZN4llvm18ScheduleDAGSDNodes13AddSchedEdgesEv'/>
