// generated by newgenasym  Wed Jun 02 15:38:03 2004


module sn74lvc2g14 (a, \y* );
    input [0:0] a;
    output [0:0] \y* ;


    initial
        begin
        end

endmodule
