# Reading D:/IntelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do hex_display_decoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/IntelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/FPGA/Lab7/lab7_part2/hex_display_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:42 on Dec 07,2025
# vcom -reportprogress 300 -93 -work work D:/FPGA/Lab7/lab7_part2/hex_display_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_display_decoder
# -- Compiling architecture behavioral of hex_display_decoder
# End time: 17:05:42 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/FPGA/Lab7/lab7_part2/two_digit_display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:42 on Dec 07,2025
# vcom -reportprogress 300 -93 -work work D:/FPGA/Lab7/lab7_part2/two_digit_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity two_digit_display
# -- Compiling architecture structural of two_digit_display
# End time: 17:05:42 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.two_digit_display
# vsim work.two_digit_display 
# Start time: 17:05:46 on Dec 07,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.two_digit_display(structural)
# Loading work.hex_display_decoder(behavioral)
do D:/FPGA/Lab7/lab7_part2/simulation/modelsim/test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:46 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/hex_display_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_display_decoder
# -- Compiling architecture behavioral of hex_display_decoder
# End time: 17:08:46 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:46 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/two_digit_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity two_digit_display
# -- Compiling architecture structural of two_digit_display
# End time: 17:08:46 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:08:47 on Dec 07,2025, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.two_digit_display 
# Start time: 17:08:47 on Dec 07,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.two_digit_display(structural)
# Loading work.hex_display_decoder(behavioral)
do D:/FPGA/Lab7/lab7_part2/simulation/modelsim/test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:59 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/hex_display_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_display_decoder
# -- Compiling architecture behavioral of hex_display_decoder
# End time: 17:13:59 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:59 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/two_digit_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity two_digit_display
# -- Compiling architecture structural of two_digit_display
# End time: 17:13:59 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:14:00 on Dec 07,2025, Elapsed time: 0:05:13
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.two_digit_display 
# Start time: 17:14:00 on Dec 07,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.two_digit_display(structural)
# Loading work.hex_display_decoder(behavioral)
# ** Error: bad field specifier "b"
# Error in macro D:\FPGA\Lab7\lab7_part2\simulation\modelsim\test.do line 31
# bad field specifier "b"
#     while executing
# "format "%04b" $value"
#     (procedure "to_bin_str" line 2)
#     invoked from within
# "to_bin_str $a"
#     ("for" body line 6)
#     invoked from within
# "for {set a 0} {$a < 16} {incr a} {
#     
#     # Bin = 0~15
#     for {set b 0} {$b < 16} {incr b} {
# 
#         set abin [to_bin_str $a]
#         set bbin [to..."
do D:/FPGA/Lab7/lab7_part2/simulation/modelsim/test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:15 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/hex_display_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_display_decoder
# -- Compiling architecture behavioral of hex_display_decoder
# End time: 17:15:15 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:15 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/two_digit_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity two_digit_display
# -- Compiling architecture structural of two_digit_display
# End time: 17:15:15 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:15:16 on Dec 07,2025, Elapsed time: 0:01:16
# Errors: 3, Warnings: 0
# vsim -voptargs="+acc" work.two_digit_display 
# Start time: 17:15:16 on Dec 07,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.two_digit_display(structural)
# Loading work.hex_display_decoder(behavioral)
# ** Error: can't read "val": no such variable
# Error in macro D:\FPGA\Lab7\lab7_part2\simulation\modelsim\test.do line 37
# can't read "val": no such variable
#     while executing
# "expr ($val >> $i) & 1"
#     (procedure "to_bin_str" line 5)
#     invoked from within
# "to_bin_str $a"
#     ("for" body line 6)
#     invoked from within
# "for {set a 0} {$a < 16} {incr a} {
#     
#     # Bin = 0~15
#     for {set b 0} {$b < 16} {incr b} {
# 
#         set abin [to_bin_str $a]
#         set bbin [to..."
do D:/FPGA/Lab7/lab7_part2/simulation/modelsim/test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:39 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/hex_display_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_display_decoder
# -- Compiling architecture behavioral of hex_display_decoder
# End time: 17:16:39 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:39 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/two_digit_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity two_digit_display
# -- Compiling architecture structural of two_digit_display
# End time: 17:16:39 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:16:40 on Dec 07,2025, Elapsed time: 0:01:24
# Errors: 3, Warnings: 0
# vsim -voptargs="+acc" work.two_digit_display 
# Start time: 17:16:40 on Dec 07,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.two_digit_display(structural)
# Loading work.hex_display_decoder(behavioral)
# ** Error: can't read "val": no such variable
# Error in macro D:\FPGA\Lab7\lab7_part2\simulation\modelsim\test.do line 36
# can't read "val": no such variable
#     while executing
# "expr { ( $val / (2 ** $i) ) % 2 }"
#     (procedure "to_bin_str" line 4)
#     invoked from within
# "to_bin_str $a"
#     ("for" body line 6)
#     invoked from within
# "for {set a 0} {$a < 16} {incr a} {
#     
#     # Bin = 0~15
#     for {set b 0} {$b < 16} {incr b} {
# 
#         set abin [to_bin_str $a]
#         set bbin [to..."
do D:/FPGA/Lab7/lab7_part2/simulation/modelsim/test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:09 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/hex_display_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_display_decoder
# -- Compiling architecture behavioral of hex_display_decoder
# End time: 17:18:09 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:09 on Dec 07,2025
# vcom -reportprogress 300 D:/FPGA/Lab7/lab7_part2/two_digit_display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity two_digit_display
# -- Compiling architecture structural of two_digit_display
# End time: 17:18:09 on Dec 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:18:10 on Dec 07,2025, Elapsed time: 0:01:30
# Errors: 3, Warnings: 0
# vsim -voptargs="+acc" work.two_digit_display 
# Start time: 17:18:10 on Dec 07,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.two_digit_display(structural)
# Loading work.hex_display_decoder(behavioral)
# End time: 17:19:52 on Dec 07,2025, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
