// Seed: 732604496
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    output wand id_8,
    output tri1 id_9,
    output supply1 id_10,
    input uwire id_11,
    output logic id_12,
    input tri1 id_13,
    input wire id_14,
    input tri id_15,
    input supply1 id_16,
    input supply0 id_17,
    input supply0 id_18
    , id_20
);
  logic id_21;
  always
    for (id_20 = -1; id_1; id_12 = id_20)
    `define pp_22 0
  assign module_1._id_5 = 0;
  assign id_10 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd24,
    parameter id_5 = 32'd19,
    parameter id_8 = 32'd96
) (
    input tri id_0,
    input supply1 id_1#(-1),
    output wor _id_2,
    input wor id_3[id_2 : id_8],
    input wire id_4,
    input supply0 _id_5,
    output supply0 id_6,
    input tri id_7,
    input tri0 _id_8,
    output supply0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input uwire id_12,
    input tri1 id_13,
    input tri0 id_14,
    output tri1 id_15,
    output logic id_16
);
  wire id_18;
  always id_16 <= -1 ? ({-1'h0{-1'b0}}) : id_18;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_11,
      id_13,
      id_9,
      id_0,
      id_6,
      id_3,
      id_15,
      id_9,
      id_9,
      id_10,
      id_16,
      id_12,
      id_7,
      id_1,
      id_0,
      id_12,
      id_14
  );
  wire id_19;
  wire [~  1  -  1 'b0 : id_5] id_20;
  wire id_21;
  wire id_22, id_23;
  wire id_24;
endmodule
