Loading plugins phase: Elapsed time ==> 0s.145ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\GasPedal.cyprj -d CY8C5888LTQ-LP097 -s Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_10 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_10\PSoC5\ADC_SAR_SEQ_v2_10.cysch (Shape_885)

ADD: fit.M0032: warning: Clock Warning: (TFT_SPI_IntClock's accuracy range '24 MHz +/- 1%, (23.76 MHz - 24.24 MHz)' is not within the specified tolerance range '66 MHz +/- 5%, (62.7 MHz - 69.3 MHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\SPI_Master_v2_50\SPI_Master_v2_50.cysch (Instance:IntClock)
 * Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\GasPedal.cydwr (TFT_SPI_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.215ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.090ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  GasPedal.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\GasPedal.cyprj -dcpsoc3 GasPedal.v -verilog
======================================================================

======================================================================
Compiling:  GasPedal.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\GasPedal.cyprj -dcpsoc3 GasPedal.v -verilog
======================================================================

======================================================================
Compiling:  GasPedal.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\GasPedal.cyprj -dcpsoc3 -verilog GasPedal.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 15 10:23:14 2024


======================================================================
Compiling:  GasPedal.v
Program  :   vpp
Options  :    -yv2 -q10 GasPedal.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 15 10:23:14 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'GasPedal.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
GasPedal.v (line 1166, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  GasPedal.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\GasPedal.cyprj -dcpsoc3 -verilog GasPedal.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 15 10:23:15 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\codegentemp\GasPedal.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\codegentemp\GasPedal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  GasPedal.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\GasPedal.cyprj -dcpsoc3 -verilog GasPedal.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 15 10:23:16 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\codegentemp\GasPedal.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\codegentemp\GasPedal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_2206
	Net_2201
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_2198
	\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_6:lt\
	\UART_LOG:BUART:sRX:MODULE_6:eq\
	\UART_LOG:BUART:sRX:MODULE_6:gt\
	\UART_LOG:BUART:sRX:MODULE_6:gte\
	\UART_LOG:BUART:sRX:MODULE_6:lte\
	\RGB_PWM_blue:PWMUDB:km_run\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_blue:PWMUDB:capt_rising\
	\RGB_PWM_blue:PWMUDB:capt_falling\
	\RGB_PWM_blue:PWMUDB:trig_rise\
	\RGB_PWM_blue:PWMUDB:trig_fall\
	\RGB_PWM_blue:PWMUDB:sc_kill\
	\RGB_PWM_blue:PWMUDB:min_kill\
	\RGB_PWM_blue:PWMUDB:km_tc\
	\RGB_PWM_blue:PWMUDB:db_tc\
	\RGB_PWM_blue:PWMUDB:dith_sel\
	\RGB_PWM_blue:Net_101\
	\RGB_PWM_blue:Net_96\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_23\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_22\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_21\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_20\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_19\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_18\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_17\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_16\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_15\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_14\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_13\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_12\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_11\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_10\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_9\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_8\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_7\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_6\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_5\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_4\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_3\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_2\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2215
	Net_2211
	Net_2218
	\RGB_PWM_blue:Net_113\
	\RGB_PWM_blue:Net_107\
	\RGB_PWM_blue:Net_114\
	\RGB_PWM_green:PWMUDB:km_run\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_green:PWMUDB:capt_rising\
	\RGB_PWM_green:PWMUDB:capt_falling\
	\RGB_PWM_green:PWMUDB:trig_rise\
	\RGB_PWM_green:PWMUDB:trig_fall\
	\RGB_PWM_green:PWMUDB:sc_kill\
	\RGB_PWM_green:PWMUDB:min_kill\
	\RGB_PWM_green:PWMUDB:km_tc\
	\RGB_PWM_green:PWMUDB:db_tc\
	\RGB_PWM_green:PWMUDB:dith_sel\
	\RGB_PWM_green:Net_101\
	\RGB_PWM_green:Net_96\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_8:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_25\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_24\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_25\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_24\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_23\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_22\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_21\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_20\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_19\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_18\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_17\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_16\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_15\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_14\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_13\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_12\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_11\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_10\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_9\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_8\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_7\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_6\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_5\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_4\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_3\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_2\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2227
	Net_2223
	Net_2229
	\RGB_PWM_green:Net_113\
	\RGB_PWM_green:Net_107\
	\RGB_PWM_green:Net_114\
	\RGB_PWM_red:PWMUDB:km_run\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_red:PWMUDB:capt_rising\
	\RGB_PWM_red:PWMUDB:capt_falling\
	\RGB_PWM_red:PWMUDB:trig_rise\
	\RGB_PWM_red:PWMUDB:trig_fall\
	\RGB_PWM_red:PWMUDB:sc_kill\
	\RGB_PWM_red:PWMUDB:min_kill\
	\RGB_PWM_red:PWMUDB:km_tc\
	\RGB_PWM_red:PWMUDB:db_tc\
	\RGB_PWM_red:PWMUDB:dith_sel\
	\RGB_PWM_red:Net_101\
	\RGB_PWM_red:Net_96\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_25\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_24\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_25\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_24\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_23\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_22\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_21\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_20\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_19\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_18\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_17\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_16\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_15\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_14\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_13\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_12\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_11\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_10\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_9\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_8\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_7\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_6\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_5\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_4\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_3\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_2\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2238
	Net_2234
	Net_2240
	\RGB_PWM_red:Net_113\
	\RGB_PWM_red:Net_107\
	\RGB_PWM_red:Net_114\
	\JOYSTICK_ADC_XY:SAR:Net_221\
	\JOYSTICK_ADC_XY:SAR:Net_383\
	\JOYSTICK_ADC_XY:bSAR_SEQ:sw_soc\
	\JOYSTICK_ADC_XY:soc_out\
	\JOYSTICK_ADC_XY:Net_3905\
	\JOYSTICK_ADC_XY:Net_3867\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_2\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_2\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_1\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_1\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:albi_0\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:agbi_0\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xneq\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xlt\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xlte\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xgt\
	\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xgte\
	\JOYSTICK_ADC_XY:MODULE_1:lt\
	\JOYSTICK_ADC_XY:MODULE_1:gt\
	\JOYSTICK_ADC_XY:MODULE_1:gte\
	\JOYSTICK_ADC_XY:MODULE_1:lte\
	\JOYSTICK_ADC_XY:MODULE_1:neq\
	\TFT_SPI:BSPIM:mosi_after_ld\
	\TFT_SPI:BSPIM:so_send\
	\TFT_SPI:BSPIM:mosi_fin\
	\TFT_SPI:BSPIM:mosi_cpha_0\
	\TFT_SPI:BSPIM:mosi_cpha_1\
	\TFT_SPI:BSPIM:pre_mosi\
	\TFT_SPI:BSPIM:dpcounter_zero\
	\TFT_SPI:BSPIM:control_7\
	\TFT_SPI:BSPIM:control_6\
	\TFT_SPI:BSPIM:control_5\
	\TFT_SPI:BSPIM:control_4\
	\TFT_SPI:BSPIM:control_3\
	\TFT_SPI:BSPIM:control_2\
	\TFT_SPI:BSPIM:control_1\
	\TFT_SPI:BSPIM:control_0\
	\TFT_SPI:Net_294\
	Net_2563
	Net_2569
	\TFT_BackLight:Net_114\

    Synthesized names
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_31\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_30\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_29\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_28\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_27\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_26\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_25\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_24\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_23\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_22\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_21\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_20\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_19\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_18\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_17\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_16\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_15\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_14\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_13\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_12\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_11\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_10\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_9\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_8\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_7\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_6\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_5\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_4\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_3\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_2\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_31\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_30\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_29\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_28\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_27\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_26\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_25\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_24\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_23\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_22\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_21\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_20\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_19\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_18\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_17\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_16\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_15\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_14\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_13\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_12\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_11\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_10\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_9\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_8\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_7\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_6\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_5\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_4\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_3\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_2\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_31\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_30\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_29\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_28\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_27\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_26\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_25\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_24\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_23\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_22\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_21\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_20\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_19\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_18\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_17\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_16\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_15\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_14\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_13\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_12\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_11\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_10\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_9\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_8\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_7\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_6\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_5\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_4\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_3\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 467 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SEVEN_reg:rst\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalParityType_1\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalParityType_0\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to \SEVEN_reg:clk\
Aliasing zero to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:tx_status_6\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:tx_status_5\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:tx_status_4\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN4_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN4_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN5_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN5_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:rx_status_1\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__DEBUG_RX_net_0 to one
Aliasing tmpOE__DEBUG_TX_net_0 to one
Aliasing tmpOE__RGB_B_net_0 to one
Aliasing tmpOE__RGB_G_net_0 to one
Aliasing tmpOE__RGB_R_net_0 to one
Aliasing \RGB_PWM_blue:PWMUDB:hwCapture\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:trig_out\ to one
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:final_kill\ to one
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:reset\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:status_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:status_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cs_addr_0\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:pwm_temp\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_23\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_22\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_21\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_20\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_19\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_18\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_17\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_16\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_15\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_14\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_13\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_12\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_11\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_10\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_9\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_8\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_7\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_5\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_3\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_2\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RGB_PWM_green:PWMUDB:hwCapture\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:trig_out\ to one
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:final_kill\ to one
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:reset\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:status_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:status_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cs_addr_0\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:pwm_temp\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_23\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_22\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_21\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_20\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_19\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_18\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_17\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_16\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_15\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_14\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_13\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_12\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_11\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_10\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_9\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_8\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_7\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_5\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_3\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_2\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RGB_PWM_red:PWMUDB:hwCapture\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:trig_out\ to one
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:final_kill\ to one
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:reset\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:status_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:status_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cs_addr_0\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:pwm_temp\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_23\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_22\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_21\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_20\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_19\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_18\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_17\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_16\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_15\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_14\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_13\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_12\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_11\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_10\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_9\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_8\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_7\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_5\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_3\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_2\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__SEVEN_DP_net_0 to one
Aliasing tmpOE__SEVEN_G_net_0 to one
Aliasing tmpOE__SEVEN_F_net_0 to one
Aliasing tmpOE__SEVEN_E_net_0 to one
Aliasing tmpOE__SEVEN_D_net_0 to one
Aliasing tmpOE__SEVEN_C_net_0 to one
Aliasing tmpOE__SEVEN_B_net_0 to one
Aliasing tmpOE__SEVEN_A_net_0 to one
Aliasing tmpOE__LED_yellow_net_0 to one
Aliasing tmpOE__LED_green_net_0 to one
Aliasing tmpOE__LED_red_net_0 to one
Aliasing tmpOE__SEVEN_SELECT_net_0 to one
Aliasing tmpOE__BUTTON_1_net_0 to one
Aliasing tmpOE__BUTTON_2_net_0 to one
Aliasing tmpOE__BUTTON_3_net_0 to one
Aliasing tmpOE__BUTTON_4_net_0 to one
Aliasing tmpOE__Joystick_horizontal_net_0 to one
Aliasing tmpOE__Joystick_button_net_0 to one
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\ to one
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_0\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_2\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_1\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_3\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_1\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:SAR:vp_ctl_3\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_0\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:SAR:vn_ctl_2\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:SAR:soc\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_7\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_6\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_5\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_4\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_3\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_2\ to \SEVEN_reg:clk\
Aliasing \JOYSTICK_ADC_XY:bSAR_SEQ:status_1\ to \SEVEN_reg:clk\
Aliasing Net_2337 to \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\
Aliasing \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Joystick_vertical_net_0 to one
Aliasing Net_2442 to \SEVEN_reg:clk\
Aliasing tmpOE__TFT_RES_net_0 to one
Aliasing Net_2436 to \SEVEN_reg:clk\
Aliasing tmpOE__TFT_LED_net_0 to one
Aliasing tmpOE__TFT_CS_net_0 to one
Aliasing tmpOE__TFT_DC_net_0 to one
Aliasing tmpOE__TFT_SCL_net_0 to one
Aliasing \TFT_SPI:BSPIM:pol_supprt\ to \SEVEN_reg:clk\
Aliasing \TFT_SPI:BSPIM:tx_status_3\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \TFT_SPI:BSPIM:tx_status_6\ to \SEVEN_reg:clk\
Aliasing \TFT_SPI:BSPIM:tx_status_5\ to \SEVEN_reg:clk\
Aliasing \TFT_SPI:BSPIM:rx_status_3\ to \SEVEN_reg:clk\
Aliasing \TFT_SPI:BSPIM:rx_status_2\ to \SEVEN_reg:clk\
Aliasing \TFT_SPI:BSPIM:rx_status_1\ to \SEVEN_reg:clk\
Aliasing \TFT_SPI:BSPIM:rx_status_0\ to \SEVEN_reg:clk\
Aliasing \TFT_SPI:Net_289\ to \SEVEN_reg:clk\
Aliasing tmpOE__TFT_SDA_net_0 to one
Aliasing \TFT_BackLight:Net_113\ to one
Aliasing Net_2448 to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:reset_reg\\D\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ to one
Aliasing \RGB_PWM_blue:PWMUDB:prevCapture\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:trig_last\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_blue:PWMUDB:status_2\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ to one
Aliasing \RGB_PWM_green:PWMUDB:prevCapture\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:trig_last\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \RGB_PWM_green:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_green:PWMUDB:status_2\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ to one
Aliasing \RGB_PWM_red:PWMUDB:prevCapture\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:trig_last\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \RGB_PWM_red:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_red:PWMUDB:status_2\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\\D\ to \JOYSTICK_ADC_XY:MODIN1_5\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\\D\ to \JOYSTICK_ADC_XY:MODIN1_4\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\\D\ to \JOYSTICK_ADC_XY:MODIN1_3\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\\D\ to \JOYSTICK_ADC_XY:MODIN1_2\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\\D\ to \JOYSTICK_ADC_XY:MODIN1_1\
Aliasing \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\\D\ to \JOYSTICK_ADC_XY:MODIN1_0\
Aliasing \TFT_SPI:BSPIM:so_send_reg\\D\ to \SEVEN_reg:clk\
Aliasing \TFT_SPI:BSPIM:mosi_pre_reg\\D\ to \SEVEN_reg:clk\
Aliasing \TFT_SPI:BSPIM:dpcounter_one_reg\\D\ to \TFT_SPI:BSPIM:load_rx_data\
Removing Lhs of wire \SEVEN_reg:rst\[1] = \SEVEN_reg:clk\[0]
Removing Rhs of wire Net_241[2] = \SEVEN_reg:control_out_0\[3]
Removing Rhs of wire Net_241[2] = \SEVEN_reg:control_0\[26]
Removing Rhs of wire Net_242[4] = \SEVEN_reg:control_out_1\[5]
Removing Rhs of wire Net_242[4] = \SEVEN_reg:control_1\[25]
Removing Rhs of wire Net_243[6] = \SEVEN_reg:control_out_2\[7]
Removing Rhs of wire Net_243[6] = \SEVEN_reg:control_2\[24]
Removing Rhs of wire Net_244[8] = \SEVEN_reg:control_out_3\[9]
Removing Rhs of wire Net_244[8] = \SEVEN_reg:control_3\[23]
Removing Rhs of wire Net_245[10] = \SEVEN_reg:control_out_4\[11]
Removing Rhs of wire Net_245[10] = \SEVEN_reg:control_4\[22]
Removing Rhs of wire Net_246[12] = \SEVEN_reg:control_out_5\[13]
Removing Rhs of wire Net_246[12] = \SEVEN_reg:control_5\[21]
Removing Rhs of wire Net_247[14] = \SEVEN_reg:control_out_6\[15]
Removing Rhs of wire Net_247[14] = \SEVEN_reg:control_6\[20]
Removing Rhs of wire Net_248[16] = \SEVEN_reg:control_out_7\[17]
Removing Rhs of wire Net_248[16] = \SEVEN_reg:control_7\[19]
Removing Lhs of wire \UART_LOG:Net_61\[29] = \UART_LOG:Net_9\[28]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[34] = \SEVEN_reg:clk\[0]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[35] = \SEVEN_reg:clk\[0]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[36] = \SEVEN_reg:clk\[0]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[37] = \SEVEN_reg:clk\[0]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[38] = \SEVEN_reg:clk\[0]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[39] = \SEVEN_reg:clk\[0]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[40] = \SEVEN_reg:clk\[0]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[41] = \SEVEN_reg:clk\[0]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[53] = \UART_LOG:BUART:tx_bitclk_dp\[90]
Removing Rhs of wire zero[54] = \SEVEN_reg:clk\[0]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[100] = \UART_LOG:BUART:tx_counter_dp\[91]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[101] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[102] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[103] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[105] = \UART_LOG:BUART:tx_fifo_empty\[68]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[107] = \UART_LOG:BUART:tx_fifo_notfull\[67]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[167] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[175] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[186]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[177] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[187]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[178] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[203]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[179] = \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[217]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[180] = \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[181]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[181] = \UART_LOG:BUART:pollcount_1\[173]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[182] = \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[183]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[183] = \UART_LOG:BUART:pollcount_0\[176]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[189] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[190] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[191] = \UART_LOG:BUART:pollcount_1\[173]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN4_1\[192] = \UART_LOG:BUART:pollcount_1\[173]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[193] = \UART_LOG:BUART:pollcount_0\[176]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN4_0\[194] = \UART_LOG:BUART:pollcount_0\[176]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[195] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[196] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[197] = \UART_LOG:BUART:pollcount_1\[173]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[198] = \UART_LOG:BUART:pollcount_0\[176]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[199] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[200] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[205] = \UART_LOG:BUART:pollcount_1\[173]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN5_1\[206] = \UART_LOG:BUART:pollcount_1\[173]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[207] = \UART_LOG:BUART:pollcount_0\[176]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN5_0\[208] = \UART_LOG:BUART:pollcount_0\[176]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[209] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[210] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[211] = \UART_LOG:BUART:pollcount_1\[173]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[212] = \UART_LOG:BUART:pollcount_0\[176]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[213] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[214] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[221] = zero[54]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[222] = \UART_LOG:BUART:rx_parity_error_status\[223]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[224] = \UART_LOG:BUART:rx_stop_bit_error\[225]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[235] = \UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_0\[284]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_6\[239] = \UART_LOG:BUART:sRX:MODULE_6:g1:a0:xneq\[306]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_6\[240] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_5\[241] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_4\[242] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_3\[243] = \UART_LOG:BUART:sRX:MODIN6_6\[244]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN6_6\[244] = \UART_LOG:BUART:rx_count_6\[162]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_2\[245] = \UART_LOG:BUART:sRX:MODIN6_5\[246]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN6_5\[246] = \UART_LOG:BUART:rx_count_5\[163]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_1\[247] = \UART_LOG:BUART:sRX:MODIN6_4\[248]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN6_4\[248] = \UART_LOG:BUART:rx_count_4\[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newa_0\[249] = \UART_LOG:BUART:sRX:MODIN6_3\[250]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN6_3\[250] = \UART_LOG:BUART:rx_count_3\[165]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_6\[251] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_5\[252] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_4\[253] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_3\[254] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_2\[255] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_1\[256] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:newb_0\[257] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_6\[258] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_5\[259] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_4\[260] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_3\[261] = \UART_LOG:BUART:rx_count_6\[162]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_2\[262] = \UART_LOG:BUART:rx_count_5\[163]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_1\[263] = \UART_LOG:BUART:rx_count_4\[164]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:dataa_0\[264] = \UART_LOG:BUART:rx_count_3\[165]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_6\[265] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_5\[266] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_4\[267] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_3\[268] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_2\[269] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_1\[270] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g2:a0:datab_0\[271] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:newa_0\[286] = \UART_LOG:BUART:rx_postpoll\[121]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:newb_0\[287] = \UART_LOG:BUART:rx_parity_bit\[238]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:dataa_0\[288] = \UART_LOG:BUART:rx_postpoll\[121]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:datab_0\[289] = \UART_LOG:BUART:rx_parity_bit\[238]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[290] = \UART_LOG:BUART:rx_postpoll\[121]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[291] = \UART_LOG:BUART:rx_parity_bit\[238]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[293] = one[31]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[294] = \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[292]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[295] = \UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[292]
Removing Lhs of wire tmpOE__DEBUG_RX_net_0[317] = one[31]
Removing Lhs of wire tmpOE__DEBUG_TX_net_0[322] = one[31]
Removing Lhs of wire tmpOE__RGB_B_net_0[328] = one[31]
Removing Rhs of wire Net_686[329] = \RGB_PWM_blue:PWMUDB:pwm1_i_reg\[517]
Removing Lhs of wire tmpOE__RGB_G_net_0[335] = one[31]
Removing Rhs of wire Net_200[336] = \RGB_PWM_green:PWMUDB:pwm1_i_reg\[898]
Removing Lhs of wire tmpOE__RGB_R_net_0[342] = one[31]
Removing Rhs of wire Net_130[343] = \RGB_PWM_red:PWMUDB:pwm1_i_reg\[1279]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ctrl_enable\[363] = \RGB_PWM_blue:PWMUDB:control_7\[355]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwCapture\[373] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwEnable\[374] = \RGB_PWM_blue:PWMUDB:control_7\[355]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_out\[378] = one[31]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\R\[380] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\S\[381] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_enable\[382] = \RGB_PWM_blue:PWMUDB:runmode_enable\[379]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\[386] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\[387] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\[388] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\[389] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill\[392] = one[31]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_1\[396] = \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_1\[684]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_0\[398] = \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_0\[685]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\R\[399] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\S\[400] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\R\[401] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\S\[402] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:reset\[405] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_6\[406] = zero[54]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_5\[407] = \RGB_PWM_blue:PWMUDB:final_kill_reg\[422]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_4\[408] = zero[54]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_3\[409] = \RGB_PWM_blue:PWMUDB:fifo_full\[429]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_1\[411] = \RGB_PWM_blue:PWMUDB:cmp2_status_reg\[421]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_0\[412] = \RGB_PWM_blue:PWMUDB:cmp1_status_reg\[420]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\[423] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\[424] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\[425] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\[426] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\[427] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\[428] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_2\[430] = \RGB_PWM_blue:PWMUDB:tc_i\[384]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_1\[431] = \RGB_PWM_blue:PWMUDB:runmode_enable\[379]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_0\[432] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare1\[513] = \RGB_PWM_blue:PWMUDB:cmp1_less\[484]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare2\[514] = \RGB_PWM_blue:PWMUDB:cmp2_less\[487]
Removing Rhs of wire Net_2216[524] = \RGB_PWM_blue:PWMUDB:pwm2_i_reg\[519]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_temp\[525] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_23\[566] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_22\[567] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_21\[568] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_20\[569] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_19\[570] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_18\[571] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_17\[572] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_16\[573] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_15\[574] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_14\[575] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_13\[576] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_12\[577] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_11\[578] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_10\[579] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_9\[580] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_8\[581] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_7\[582] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_6\[583] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_5\[584] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_4\[585] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_3\[586] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_2\[587] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_1\[588] = \RGB_PWM_blue:PWMUDB:MODIN7_1\[589]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN7_1\[589] = \RGB_PWM_blue:PWMUDB:dith_count_1\[395]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_0\[590] = \RGB_PWM_blue:PWMUDB:MODIN7_0\[591]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN7_0\[591] = \RGB_PWM_blue:PWMUDB:dith_count_0\[397]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[723] = one[31]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[724] = one[31]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ctrl_enable\[744] = \RGB_PWM_green:PWMUDB:control_7\[736]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwCapture\[754] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwEnable\[755] = \RGB_PWM_green:PWMUDB:control_7\[736]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_out\[759] = one[31]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\R\[761] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\S\[762] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_enable\[763] = \RGB_PWM_green:PWMUDB:runmode_enable\[760]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\[767] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\[768] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\R\[769] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\S\[770] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill\[773] = one[31]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_1\[777] = \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\[1065]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_8_0\[779] = \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\[1066]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\R\[780] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\S\[781] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\R\[782] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\S\[783] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:reset\[786] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_6\[787] = zero[54]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_5\[788] = \RGB_PWM_green:PWMUDB:final_kill_reg\[803]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_4\[789] = zero[54]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_3\[790] = \RGB_PWM_green:PWMUDB:fifo_full\[810]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_1\[792] = \RGB_PWM_green:PWMUDB:cmp2_status_reg\[802]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_0\[793] = \RGB_PWM_green:PWMUDB:cmp1_status_reg\[801]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\[804] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\[805] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\[806] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\[807] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\R\[808] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\S\[809] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_2\[811] = \RGB_PWM_green:PWMUDB:tc_i\[765]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_1\[812] = \RGB_PWM_green:PWMUDB:runmode_enable\[760]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_0\[813] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare1\[894] = \RGB_PWM_green:PWMUDB:cmp1_less\[865]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare2\[895] = \RGB_PWM_green:PWMUDB:cmp2_less\[868]
Removing Rhs of wire Net_1727[905] = \RGB_PWM_green:PWMUDB:pwm2_i_reg\[900]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_temp\[906] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_23\[947] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_22\[948] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_21\[949] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_20\[950] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_19\[951] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_18\[952] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_17\[953] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_16\[954] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_15\[955] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_14\[956] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_13\[957] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_12\[958] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_11\[959] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_10\[960] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_9\[961] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_8\[962] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_7\[963] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_6\[964] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_5\[965] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_4\[966] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_3\[967] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_2\[968] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_1\[969] = \RGB_PWM_green:PWMUDB:MODIN8_1\[970]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN8_1\[970] = \RGB_PWM_green:PWMUDB:dith_count_1\[776]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:a_0\[971] = \RGB_PWM_green:PWMUDB:MODIN8_0\[972]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN8_0\[972] = \RGB_PWM_green:PWMUDB:dith_count_0\[778]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1104] = one[31]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1105] = one[31]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ctrl_enable\[1125] = \RGB_PWM_red:PWMUDB:control_7\[1117]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwCapture\[1135] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwEnable\[1136] = \RGB_PWM_red:PWMUDB:control_7\[1117]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_out\[1140] = one[31]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\R\[1142] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\S\[1143] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_enable\[1144] = \RGB_PWM_red:PWMUDB:runmode_enable\[1141]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\[1148] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\[1149] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\R\[1150] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\S\[1151] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill\[1154] = one[31]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_1\[1158] = \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_1\[1446]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_0\[1160] = \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_0\[1447]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\R\[1161] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\S\[1162] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\R\[1163] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\S\[1164] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:reset\[1167] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_6\[1168] = zero[54]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_5\[1169] = \RGB_PWM_red:PWMUDB:final_kill_reg\[1184]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_4\[1170] = zero[54]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_3\[1171] = \RGB_PWM_red:PWMUDB:fifo_full\[1191]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_1\[1173] = \RGB_PWM_red:PWMUDB:cmp2_status_reg\[1183]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_0\[1174] = \RGB_PWM_red:PWMUDB:cmp1_status_reg\[1182]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\[1185] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\[1186] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\[1187] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\[1188] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\R\[1189] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\S\[1190] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_2\[1192] = \RGB_PWM_red:PWMUDB:tc_i\[1146]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_1\[1193] = \RGB_PWM_red:PWMUDB:runmode_enable\[1141]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_0\[1194] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare1\[1275] = \RGB_PWM_red:PWMUDB:cmp1_less\[1246]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare2\[1276] = \RGB_PWM_red:PWMUDB:cmp2_less\[1249]
Removing Rhs of wire Net_1739[1286] = \RGB_PWM_red:PWMUDB:pwm2_i_reg\[1281]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_temp\[1287] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_23\[1328] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_22\[1329] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_21\[1330] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_20\[1331] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_19\[1332] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_18\[1333] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_17\[1334] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_16\[1335] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_15\[1336] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_14\[1337] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_13\[1338] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_12\[1339] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_11\[1340] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_10\[1341] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_9\[1342] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_8\[1343] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_7\[1344] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_6\[1345] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_5\[1346] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_4\[1347] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_3\[1348] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_2\[1349] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_1\[1350] = \RGB_PWM_red:PWMUDB:MODIN9_1\[1351]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN9_1\[1351] = \RGB_PWM_red:PWMUDB:dith_count_1\[1157]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_0\[1352] = \RGB_PWM_red:PWMUDB:MODIN9_0\[1353]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN9_0\[1353] = \RGB_PWM_red:PWMUDB:dith_count_0\[1159]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1485] = one[31]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1486] = one[31]
Removing Lhs of wire tmpOE__SEVEN_DP_net_0[1494] = one[31]
Removing Lhs of wire tmpOE__SEVEN_G_net_0[1500] = one[31]
Removing Lhs of wire tmpOE__SEVEN_F_net_0[1506] = one[31]
Removing Lhs of wire tmpOE__SEVEN_E_net_0[1512] = one[31]
Removing Lhs of wire tmpOE__SEVEN_D_net_0[1518] = one[31]
Removing Lhs of wire tmpOE__SEVEN_C_net_0[1524] = one[31]
Removing Lhs of wire tmpOE__SEVEN_B_net_0[1530] = one[31]
Removing Lhs of wire tmpOE__SEVEN_A_net_0[1536] = one[31]
Removing Lhs of wire tmpOE__LED_yellow_net_0[1542] = one[31]
Removing Lhs of wire tmpOE__LED_green_net_0[1548] = one[31]
Removing Lhs of wire tmpOE__LED_red_net_0[1554] = one[31]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[1560] = one[31]
Removing Lhs of wire tmpOE__BUTTON_1_net_0[1566] = one[31]
Removing Lhs of wire tmpOE__BUTTON_2_net_0[1572] = one[31]
Removing Lhs of wire tmpOE__BUTTON_3_net_0[1578] = one[31]
Removing Lhs of wire tmpOE__BUTTON_4_net_0[1584] = one[31]
Removing Lhs of wire tmpOE__Joystick_horizontal_net_0[1592] = one[31]
Removing Lhs of wire tmpOE__Joystick_button_net_0[1599] = one[31]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_enable\[1604] = one[31]
Removing Lhs of wire \JOYSTICK_ADC_XY:cmp_vv_vv_MODGEN_1\[1606] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\[1940]
Removing Rhs of wire \JOYSTICK_ADC_XY:clock\[1607] = \JOYSTICK_ADC_XY:Net_3874\[1840]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_5\[1609] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_5\[1807]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_4\[1611] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_4\[1808]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_3\[1613] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_3\[1809]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_2\[1615] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_2\[1810]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_1\[1617] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_1\[1811]
Removing Rhs of wire \JOYSTICK_ADC_XY:ch_addr_0\[1619] = \JOYSTICK_ADC_XY:bSAR_SEQ:count_0\[1812]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_0\[1752] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_2\[1753] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_1\[1754] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_3\[1755] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_1\[1756] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vp_ctl_3\[1757] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_0\[1758] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:vn_ctl_2\[1759] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:Net_188\[1760] = \JOYSTICK_ADC_XY:clock\[1607]
Removing Lhs of wire \JOYSTICK_ADC_XY:SAR:soc\[1766] = zero[54]
Removing Rhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:enable\[1797] = \JOYSTICK_ADC_XY:bSAR_SEQ:control_0\[1798]
Removing Rhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\[1799] = \JOYSTICK_ADC_XY:bSAR_SEQ:control_1\[1800]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_7\[1813] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_6\[1814] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_5\[1815] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_4\[1816] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_3\[1817] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_2\[1818] = zero[54]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_1\[1819] = zero[54]
Removing Rhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\[1820] = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect_reg\[1821]
Removing Rhs of wire Net_2337[1828] = \JOYSTICK_ADC_XY:bSAR_SEQ:status_0\[1820]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_5\[1851] = \JOYSTICK_ADC_XY:MODIN1_5\[1852]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_5\[1852] = \JOYSTICK_ADC_XY:ch_addr_5\[1609]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_4\[1853] = \JOYSTICK_ADC_XY:MODIN1_4\[1854]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_4\[1854] = \JOYSTICK_ADC_XY:ch_addr_4\[1611]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_3\[1855] = \JOYSTICK_ADC_XY:MODIN1_3\[1856]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_3\[1856] = \JOYSTICK_ADC_XY:ch_addr_3\[1613]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_2\[1857] = \JOYSTICK_ADC_XY:MODIN1_2\[1858]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_2\[1858] = \JOYSTICK_ADC_XY:ch_addr_2\[1615]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_1\[1859] = \JOYSTICK_ADC_XY:MODIN1_1\[1860]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_1\[1860] = \JOYSTICK_ADC_XY:ch_addr_1\[1617]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newa_0\[1861] = \JOYSTICK_ADC_XY:MODIN1_0\[1862]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN1_0\[1862] = \JOYSTICK_ADC_XY:ch_addr_0\[1619]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_5\[1863] = \JOYSTICK_ADC_XY:MODIN2_5\[1864]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_5\[1864] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\[1608]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_4\[1865] = \JOYSTICK_ADC_XY:MODIN2_4\[1866]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_4\[1866] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\[1610]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_3\[1867] = \JOYSTICK_ADC_XY:MODIN2_3\[1868]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_3\[1868] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\[1612]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_2\[1869] = \JOYSTICK_ADC_XY:MODIN2_2\[1870]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_2\[1870] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\[1614]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_1\[1871] = \JOYSTICK_ADC_XY:MODIN2_1\[1872]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_1\[1872] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\[1616]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:newb_0\[1873] = \JOYSTICK_ADC_XY:MODIN2_0\[1874]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODIN2_0\[1874] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\[1618]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_5\[1875] = \JOYSTICK_ADC_XY:ch_addr_5\[1609]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_4\[1876] = \JOYSTICK_ADC_XY:ch_addr_4\[1611]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_3\[1877] = \JOYSTICK_ADC_XY:ch_addr_3\[1613]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_2\[1878] = \JOYSTICK_ADC_XY:ch_addr_2\[1615]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_1\[1879] = \JOYSTICK_ADC_XY:ch_addr_1\[1617]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:dataa_0\[1880] = \JOYSTICK_ADC_XY:ch_addr_0\[1619]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_5\[1881] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\[1608]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_4\[1882] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\[1610]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_3\[1883] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\[1612]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_2\[1884] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\[1614]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_1\[1885] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\[1616]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:datab_0\[1886] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\[1618]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_5\[1887] = \JOYSTICK_ADC_XY:ch_addr_5\[1609]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_4\[1888] = \JOYSTICK_ADC_XY:ch_addr_4\[1611]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_3\[1889] = \JOYSTICK_ADC_XY:ch_addr_3\[1613]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_2\[1890] = \JOYSTICK_ADC_XY:ch_addr_2\[1615]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_1\[1891] = \JOYSTICK_ADC_XY:ch_addr_1\[1617]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:a_0\[1892] = \JOYSTICK_ADC_XY:ch_addr_0\[1619]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_5\[1893] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\[1608]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_4\[1894] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\[1610]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_3\[1895] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\[1612]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_2\[1896] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\[1614]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_1\[1897] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\[1616]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:b_0\[1898] = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\[1618]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_0\[1905] = one[31]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_0\[1906] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1904]
Removing Lhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eqi_0\[1912] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\[1911]
Removing Rhs of wire \JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\[1940] = \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:aeqb_1\[1913]
Removing Lhs of wire tmpOE__Joystick_vertical_net_0[1952] = one[31]
Removing Lhs of wire Net_2442[1957] = zero[54]
Removing Lhs of wire tmpOE__TFT_RES_net_0[1959] = one[31]
Removing Lhs of wire Net_2436[1967] = zero[54]
Removing Lhs of wire tmpOE__TFT_LED_net_0[1971] = one[31]
Removing Rhs of wire wTFT_LED[1972] = \TFT_BackLight:Net_57\[2111]
Removing Lhs of wire tmpOE__TFT_CS_net_0[1980] = one[31]
Removing Lhs of wire tmpOE__TFT_DC_net_0[1986] = one[31]
Removing Lhs of wire tmpOE__TFT_SCL_net_0[1992] = one[31]
Removing Rhs of wire \TFT_SPI:Net_276\[1998] = \TFT_SPI:Net_288\[1999]
Removing Rhs of wire \TFT_SPI:BSPIM:load_rx_data\[2003] = \TFT_SPI:BSPIM:dpcounter_one\[2004]
Removing Lhs of wire \TFT_SPI:BSPIM:pol_supprt\[2005] = zero[54]
Removing Lhs of wire \TFT_SPI:BSPIM:miso_to_dp\[2006] = \TFT_SPI:Net_244\[2007]
Removing Lhs of wire \TFT_SPI:Net_244\[2007] = zero[54]
Removing Rhs of wire wTFT_SDA[2011] = \TFT_SPI:BSPIM:mosi_reg\[2012]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_1\[2034] = \TFT_SPI:BSPIM:dpMOSI_fifo_empty\[2035]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_2\[2036] = \TFT_SPI:BSPIM:dpMOSI_fifo_not_full\[2037]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_3\[2038] = \TFT_SPI:BSPIM:load_rx_data\[2003]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_4\[2040] = \TFT_SPI:BSPIM:dpMISO_fifo_full\[2041]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_5\[2042] = \TFT_SPI:BSPIM:dpMISO_fifo_not_empty\[2043]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_6\[2045] = zero[54]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_5\[2046] = zero[54]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_3\[2047] = zero[54]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_2\[2048] = zero[54]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_1\[2049] = zero[54]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_0\[2050] = zero[54]
Removing Lhs of wire \TFT_SPI:Net_273\[2060] = zero[54]
Removing Lhs of wire \TFT_SPI:Net_289\[2099] = zero[54]
Removing Lhs of wire tmpOE__TFT_SDA_net_0[2101] = one[31]
Removing Lhs of wire \TFT_BackLight:Net_107\[2108] = zero[54]
Removing Lhs of wire \TFT_BackLight:Net_113\[2109] = one[31]
Removing Lhs of wire Net_2448[2115] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2119] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2134] = \UART_LOG:BUART:rx_bitclk_pre\[156]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2143] = \UART_LOG:BUART:rx_parity_error_pre\[233]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2144] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\[2148] = one[31]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCapture\\D\[2149] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_last\\D\[2150] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\[2153] = one[31]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCompare1\\D\[2156] = \RGB_PWM_blue:PWMUDB:cmp1\[415]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCompare2\\D\[2157] = \RGB_PWM_blue:PWMUDB:cmp2\[418]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\D\[2158] = \RGB_PWM_blue:PWMUDB:cmp1_status\[416]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\D\[2159] = \RGB_PWM_blue:PWMUDB:cmp2_status\[419]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\[2161] = \RGB_PWM_blue:PWMUDB:pwm_i\[516]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\[2162] = \RGB_PWM_blue:PWMUDB:pwm1_i\[518]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\[2163] = \RGB_PWM_blue:PWMUDB:pwm2_i\[520]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\[2164] = \RGB_PWM_blue:PWMUDB:status_2\[410]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\D\[2165] = one[31]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCapture\\D\[2166] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_last\\D\[2167] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\[2170] = one[31]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCompare1\\D\[2173] = \RGB_PWM_green:PWMUDB:cmp1\[796]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCompare2\\D\[2174] = \RGB_PWM_green:PWMUDB:cmp2\[799]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\D\[2175] = \RGB_PWM_green:PWMUDB:cmp1_status\[797]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\D\[2176] = \RGB_PWM_green:PWMUDB:cmp2_status\[800]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\[2178] = \RGB_PWM_green:PWMUDB:pwm_i\[897]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\[2179] = \RGB_PWM_green:PWMUDB:pwm1_i\[899]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\[2180] = \RGB_PWM_green:PWMUDB:pwm2_i\[901]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:tc_i_reg\\D\[2181] = \RGB_PWM_green:PWMUDB:status_2\[791]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\D\[2182] = one[31]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCapture\\D\[2183] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_last\\D\[2184] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\[2187] = one[31]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCompare1\\D\[2190] = \RGB_PWM_red:PWMUDB:cmp1\[1177]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCompare2\\D\[2191] = \RGB_PWM_red:PWMUDB:cmp2\[1180]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\D\[2192] = \RGB_PWM_red:PWMUDB:cmp1_status\[1178]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\D\[2193] = \RGB_PWM_red:PWMUDB:cmp2_status\[1181]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\[2195] = \RGB_PWM_red:PWMUDB:pwm_i\[1278]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\[2196] = \RGB_PWM_red:PWMUDB:pwm1_i\[1280]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\[2197] = \RGB_PWM_red:PWMUDB:pwm2_i\[1282]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:tc_i_reg\\D\[2198] = \RGB_PWM_red:PWMUDB:status_2\[1172]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\\D\[2199] = \JOYSTICK_ADC_XY:ch_addr_5\[1609]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\\D\[2200] = \JOYSTICK_ADC_XY:ch_addr_4\[1611]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\\D\[2201] = \JOYSTICK_ADC_XY:ch_addr_3\[1613]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\\D\[2202] = \JOYSTICK_ADC_XY:ch_addr_2\[1615]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\\D\[2203] = \JOYSTICK_ADC_XY:ch_addr_1\[1617]
Removing Lhs of wire \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\\D\[2204] = \JOYSTICK_ADC_XY:ch_addr_0\[1619]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect_reg\\D\[2269] = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_edge_detect\[1827]
Removing Lhs of wire \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\\D\[2271] = \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\[1824]
Removing Lhs of wire \TFT_SPI:BSPIM:so_send_reg\\D\[2273] = zero[54]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_pre_reg\\D\[2279] = zero[54]
Removing Lhs of wire \TFT_SPI:BSPIM:dpcounter_one_reg\\D\[2281] = \TFT_SPI:BSPIM:load_rx_data\[2003]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_from_dp_reg\\D\[2282] = \TFT_SPI:BSPIM:mosi_from_dp\[2018]

------------------------------------------------------
Aliased 0 equations, 501 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:cmp1\ <= (\RGB_PWM_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:cmp2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:cmp2\ <= (\RGB_PWM_blue:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_green:PWMUDB:cmp1\ <= (\RGB_PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:cmp2\' (cost = 0):
\RGB_PWM_green:PWMUDB:cmp2\ <= (\RGB_PWM_green:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_red:PWMUDB:cmp1\ <= (\RGB_PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:cmp2\' (cost = 0):
\RGB_PWM_red:PWMUDB:cmp2\ <= (\RGB_PWM_red:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\)
	OR (not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\));

Note:  Expanding virtual equation for '\TFT_SPI:BSPIM:load_rx_data\' (cost = 1):
\TFT_SPI:BSPIM:load_rx_data\ <= ((not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\' (cost = 64):
\JOYSTICK_ADC_XY:MODULE_1:g1:a0:xeq\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_251 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_251 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_251 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_251 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_251 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ <= ((not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and not \JOYSTICK_ADC_XY:ch_addr_0\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and not \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and not \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and not \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and not \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (not \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and not \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\)
	OR (\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ and \JOYSTICK_ADC_XY:ch_addr_5\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ and \JOYSTICK_ADC_XY:ch_addr_4\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ and \JOYSTICK_ADC_XY:ch_addr_3\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ and \JOYSTICK_ADC_XY:ch_addr_2\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ and \JOYSTICK_ADC_XY:ch_addr_1\ and \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ and \JOYSTICK_ADC_XY:ch_addr_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 129 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[120] = \UART_LOG:BUART:rx_bitclk\[168]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[219] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[228] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_capture\[434] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i\[516] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[694] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[704] = zero[54]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[714] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_capture\[815] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i\[897] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1075] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1085] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1095] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_capture\[1196] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i\[1278] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1456] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1466] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1476] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2126] = \UART_LOG:BUART:tx_ctrl_mark_last\[111]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2138] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2139] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2141] = zero[54]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2142] = \UART_LOG:BUART:rx_markspace_pre\[232]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2147] = \UART_LOG:BUART:rx_parity_bit\[238]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\D\[2151] = \RGB_PWM_blue:PWMUDB:control_7\[355]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\[2160] = zero[54]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\D\[2168] = \RGB_PWM_green:PWMUDB:control_7\[736]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\D\[2177] = zero[54]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\D\[2185] = \RGB_PWM_red:PWMUDB:control_7\[1117]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\D\[2194] = zero[54]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_251 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_251 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\GasPedal.cyprj -dcpsoc3 GasPedal.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.851ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 15 May 2024 10:23:17
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\SS24_Lab\EAA_Folder\TFTJson.cyprj.Archive01\GasPedal.cydsn\GasPedal.cyprj -d CY8C5888LTQ-LP097 GasPedal.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_1\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_1\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lti_0\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gti_0\ kept \JOYSTICK_ADC_XY:MODULE_1:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
Assigning clock JOYSTICK_ADC_XY_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'TFT_SPI_IntClock'. Fanout=1, Signal=\TFT_SPI:Net_276\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_236
    Digital Clock 2: Automatic-assigning  clock 'JOYSTICK_ADC_XY_IntClock'. Fanout=73, Signal=\JOYSTICK_ADC_XY:clock\
    Digital Clock 3: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'CLK_LED'. Fanout=1, Signal=Net_2458
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \JOYSTICK_ADC_XY:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: JOYSTICK_ADC_XY_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: JOYSTICK_ADC_XY_IntClock, EnableOut: \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \JOYSTICK_ADC_XY:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: JOYSTICK_ADC_XY_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: JOYSTICK_ADC_XY_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \TFT_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: TFT_SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: TFT_SPI_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: TFT_CS(0), TFT_DC(0), TFT_LED(0), TFT_RES(0), TFT_SCL(0), TFT_SDA(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = DEBUG_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_RX(0)__PA ,
            fb => Net_251 ,
            pad => DEBUG_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_TX(0)__PA ,
            pin_input => Net_2202 ,
            pad => DEBUG_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_B(0)__PA ,
            pin_input => Net_686 ,
            pad => RGB_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_G(0)__PA ,
            pin_input => Net_200 ,
            pad => RGB_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_R(0)__PA ,
            pin_input => Net_130 ,
            pad => RGB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_DP(0)__PA ,
            pin_input => Net_241 ,
            pad => SEVEN_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_G(0)__PA ,
            pin_input => Net_242 ,
            pad => SEVEN_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_F(0)__PA ,
            pin_input => Net_243 ,
            pad => SEVEN_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_E(0)__PA ,
            pin_input => Net_244 ,
            pad => SEVEN_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_D(0)__PA ,
            pin_input => Net_245 ,
            pad => SEVEN_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_C(0)__PA ,
            pin_input => Net_246 ,
            pad => SEVEN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_B(0)__PA ,
            pin_input => Net_247 ,
            pad => SEVEN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_A(0)__PA ,
            pin_input => Net_248 ,
            pad => SEVEN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_yellow(0)__PA ,
            pin_input => Net_2216 ,
            pad => LED_yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_green(0)__PA ,
            pin_input => Net_1727 ,
            pad => LED_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_red(0)__PA ,
            pin_input => Net_1739 ,
            pad => LED_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_1(0)__PA ,
            fb => Net_260 ,
            pad => BUTTON_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_2(0)__PA ,
            fb => Net_261 ,
            pad => BUTTON_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_3(0)__PA ,
            fb => Net_263 ,
            pad => BUTTON_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_4(0)__PA ,
            fb => Net_264 ,
            pad => BUTTON_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Joystick_horizontal(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Joystick_horizontal(0)__PA ,
            analog_term => Net_947 ,
            pad => Joystick_horizontal(0)_PAD ,
            pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = Joystick_button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Joystick_button(0)__PA ,
            fb => Net_2537 ,
            pad => Joystick_button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Joystick_vertical(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Joystick_vertical(0)__PA ,
            analog_term => Net_948 ,
            pad => Joystick_vertical(0)_PAD ,
            pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = TFT_RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_RES(0)__PA ,
            pad => TFT_RES(0)_PAD );

    Pin : Name = TFT_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_LED(0)__PA ,
            pin_input => wTFT_LED ,
            pad => TFT_LED(0)_PAD );

    Pin : Name = TFT_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_CS(0)__PA ,
            pad => TFT_CS(0)_PAD );

    Pin : Name = TFT_DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_DC(0)__PA ,
            pad => TFT_DC(0)_PAD );

    Pin : Name = TFT_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SCL(0)__PA ,
            pin_input => wTFT_SCL ,
            pad => TFT_SCL(0)_PAD );

    Pin : Name = TFT_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SDA(0)__PA ,
            pin_input => wTFT_SDA ,
            pad => TFT_SDA(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:ch_addr_5\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:ch_addr_4\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:ch_addr_3\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:ch_addr_2\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:ch_addr_1\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:ch_addr_1\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              \JOYSTICK_ADC_XY:ch_addr_0\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              !\JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=Net_2202, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_2202 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_251 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_2242, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_260 * !Net_261 * !Net_263 * !Net_264
        );
        Output = Net_2242 (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:ch_addr_5\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:ch_addr_4\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:ch_addr_3\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:ch_addr_2\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2338 * !\JOYSTICK_ADC_XY:bSAR_SEQ:load_period\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_251
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_251 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_251 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_251
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_251 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_251 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_251
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare2\ * 
              \RGB_PWM_blue:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_686, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_686 (fanout=1)

    MacroCell: Name=Net_2216, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp2_less\
        );
        Output = Net_2216 (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare2\ * 
              \RGB_PWM_green:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_200, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_200 (fanout=1)

    MacroCell: Name=Net_1727, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp2_less\
        );
        Output = Net_1727 (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare2\ * 
              \RGB_PWM_red:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_130, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_130 (fanout=1)

    MacroCell: Name=Net_1739, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp2_less\
        );
        Output = Net_1739 (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_5\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_4\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_3\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_2\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_1\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_2337, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\
        );
        Output = Net_2337 (fanout=3)

    MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_2337
            + \JOYSTICK_ADC_XY:Net_3935\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=wTFT_SCL, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              wTFT_SCL * \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = wTFT_SCL (fanout=2)

    MacroCell: Name=wTFT_SDA, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !wTFT_SDA * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = wTFT_SDA (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_2440, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_2440
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_2440
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_2440
        );
        Output = Net_2440 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_236 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_236 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cl1_comb => \RGB_PWM_blue:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_236 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_236 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cl1_comb => \RGB_PWM_green:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_236 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_236 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cl1_comb => \RGB_PWM_red:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
            f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
            so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \JOYSTICK_ADC_XY:clock\ ,
            status_0 => Net_2337 ,
            clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_236 ,
            status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
            status_1 => \RGB_PWM_blue:PWMUDB:status_1\ ,
            status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_236 ,
            status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
            status_1 => \RGB_PWM_green:PWMUDB:status_1\ ,
            status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_236 ,
            status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
            status_1 => \RGB_PWM_red:PWMUDB:status_1\ ,
            status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
            status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
            status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
            status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
            status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
            status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
            status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \JOYSTICK_ADC_XY:nrq\ ,
            out => \JOYSTICK_ADC_XY:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_248 ,
            control_6 => Net_247 ,
            control_5 => Net_246 ,
            control_4 => Net_245 ,
            control_3 => Net_244 ,
            control_2 => Net_243 ,
            control_1 => Net_242 ,
            control_0 => Net_241 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_236 ,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_236 ,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_236 ,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \JOYSTICK_ADC_XY:clock\ ,
            control_7 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_7\ ,
            control_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_6\ ,
            control_5 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_5\ ,
            control_4 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_4\ ,
            control_3 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_3\ ,
            control_2 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_2\ ,
            control_1 => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
            control_0 => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \JOYSTICK_ADC_XY:clock\ ,
            load => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
            enable => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ ,
            count_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:count_6\ ,
            count_5 => \JOYSTICK_ADC_XY:ch_addr_5\ ,
            count_4 => \JOYSTICK_ADC_XY:ch_addr_4\ ,
            count_3 => \JOYSTICK_ADC_XY:ch_addr_3\ ,
            count_2 => \JOYSTICK_ADC_XY:ch_addr_2\ ,
            count_1 => \JOYSTICK_ADC_XY:ch_addr_1\ ,
            count_0 => \JOYSTICK_ADC_XY:ch_addr_0\ ,
            tc => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_tc\ ,
            clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)

    count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            enable => \TFT_SPI:BSPIM:cnt_enable\ ,
            count_6 => \TFT_SPI:BSPIM:count_6\ ,
            count_5 => \TFT_SPI:BSPIM:count_5\ ,
            count_4 => \TFT_SPI:BSPIM:count_4\ ,
            count_3 => \TFT_SPI:BSPIM:count_3\ ,
            count_2 => \TFT_SPI:BSPIM:count_2\ ,
            count_1 => \TFT_SPI:BSPIM:count_1\ ,
            count_0 => \TFT_SPI:BSPIM:count_0\ ,
            tc => \TFT_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\JOYSTICK_ADC_XY:TempBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3830\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\JOYSTICK_ADC_XY:FinalBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3698\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_2242 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\JOYSTICK_ADC_XY:IRQ\
        PORT MAP (
            interrupt => Net_2337 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Button_Joystick
        PORT MAP (
            interrupt => Net_2537 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   30 :   18 :   48 : 62.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  139 :   53 :  192 : 72.40 %
  Unique P-terms              :  190 :  194 :  384 : 49.48 %
  Total P-terms               :  204 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 5s.016ms
Tech Mapping phase: Elapsed time ==> 5s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_2267" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2286" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2316" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2295" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2296" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2319" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2299" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2300" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2335" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2303" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2304" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2336" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2245" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2246" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2306" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2249" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2250" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2307" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2253" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2254" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2308" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2257" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2258" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2309" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2261" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2262" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2310" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2266" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2268" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2311" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2271" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2272" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2312" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2275" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2276" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2313" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2279" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2280" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2314" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2283" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2284" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2315" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2288" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2290" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2317" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2293" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2318" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2320" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2321" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2322" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2323" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2324" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2325" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2326" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2327" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2328" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2329" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2330" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2331" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2332" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2333" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_2334" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : BUTTON_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BUTTON_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : BUTTON_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BUTTON_4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DEBUG_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DEBUG_TX(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Joystick_button(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Joystick_horizontal(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Joystick_vertical(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_green(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_red(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_yellow(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \JOYSTICK_ADC_XY:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : BUTTON_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BUTTON_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : BUTTON_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BUTTON_4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : DEBUG_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : DEBUG_TX(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Joystick_button(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Joystick_horizontal(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Joystick_vertical(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_green(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_red(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_yellow(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \JOYSTICK_ADC_XY:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 2s.956ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \JOYSTICK_ADC_XY:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_947 {
    p0_0
  }
  Net: Net_948 {
    p0_1
  }
  Net: Net_2267 {
  }
  Net: Net_2286 {
  }
  Net: Net_2316 {
  }
  Net: Net_2295 {
  }
  Net: Net_2296 {
  }
  Net: Net_2319 {
  }
  Net: Net_2299 {
  }
  Net: Net_2300 {
  }
  Net: Net_2335 {
  }
  Net: Net_2303 {
  }
  Net: Net_2304 {
  }
  Net: Net_2336 {
  }
  Net: Net_2245 {
  }
  Net: Net_2246 {
  }
  Net: Net_2306 {
  }
  Net: Net_2249 {
  }
  Net: Net_2250 {
  }
  Net: Net_2307 {
  }
  Net: Net_2253 {
  }
  Net: Net_2254 {
  }
  Net: Net_2308 {
  }
  Net: Net_2257 {
  }
  Net: Net_2258 {
  }
  Net: Net_2309 {
  }
  Net: Net_2261 {
  }
  Net: Net_2262 {
  }
  Net: Net_2310 {
  }
  Net: Net_2266 {
  }
  Net: Net_2268 {
  }
  Net: Net_2311 {
  }
  Net: Net_2271 {
  }
  Net: Net_2272 {
  }
  Net: Net_2312 {
  }
  Net: Net_2275 {
  }
  Net: Net_2276 {
  }
  Net: Net_2313 {
  }
  Net: Net_2279 {
  }
  Net: Net_2280 {
  }
  Net: Net_2314 {
  }
  Net: Net_2283 {
  }
  Net: Net_2284 {
  }
  Net: Net_2315 {
  }
  Net: Net_2288 {
  }
  Net: Net_2290 {
  }
  Net: Net_2317 {
  }
  Net: Net_2293 {
  }
  Net: Net_2318 {
  }
  Net: Net_2320 {
  }
  Net: Net_2321 {
  }
  Net: Net_2322 {
  }
  Net: Net_2323 {
  }
  Net: Net_2324 {
  }
  Net: Net_2325 {
  }
  Net: Net_2326 {
  }
  Net: Net_2327 {
  }
  Net: Net_2328 {
  }
  Net: Net_2329 {
  }
  Net: Net_2330 {
  }
  Net: Net_2331 {
  }
  Net: Net_2332 {
  }
  Net: Net_2333 {
  }
  Net: Net_2334 {
  }
  Net: \JOYSTICK_ADC_XY:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \JOYSTICK_ADC_XY:SAR:Net_209\ {
  }
  Net: \JOYSTICK_ADC_XY:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\ {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p0_1
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_0
    p0_1
    p0_0
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \JOYSTICK_ADC_XY:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \JOYSTICK_ADC_XY:SAR:Net_126\
  sar_0_vminus                                     -> \JOYSTICK_ADC_XY:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \JOYSTICK_ADC_XY:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_0_vref                                       -> \JOYSTICK_ADC_XY:SAR:Net_235\
  sar_0_vplus                                      -> \JOYSTICK_ADC_XY:Net_2803\
  p0_0                                             -> Net_947
  p0_1                                             -> Net_948
  agl5_x_sar_0_vplus                               -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl5                                             -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl5_x_p0_1                                      -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl4_x_sar_0_vplus                               -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl4                                             -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
  agl4_x_p0_0                                      -> AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
}
Mux Info {
  Mux: \JOYSTICK_ADC_XY:AMuxHw_2\ {
     Mouth: \JOYSTICK_ADC_XY:Net_2803\
     Guts:  AmuxNet::\JOYSTICK_ADC_XY:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_947
      Outer: agl4_x_p0_0
      Inner: agl4_x_sar_0_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_948
      Outer: agl5_x_p0_1
      Inner: agl5_x_sar_0_vplus
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_2267
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   Net_2286
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_2316
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_2295
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_2296
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_2319
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_2299
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_2300
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_2335
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_2303
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_2304
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_2336
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_2245
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_2246
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_2306
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_2249
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_2250
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_2307
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_2253
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_2254
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_2308
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_2257
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_2258
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_2309
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_2261
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_2262
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_2310
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_2266
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_2268
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_2311
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_2271
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_2272
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_2312
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_2275
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_2276
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_2313
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_2279
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_2280
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_2314
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_2283
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_2284
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_2315
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_2288
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_2290
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_2317
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_2293
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_2318
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_2320
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_2321
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_2322
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_2323
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_2324
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_2325
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_2326
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_2327
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_2328
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_2329
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_2330
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_2331
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_2332
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_2333
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_2334
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.399ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.85
                   Pterms :            4.17
               Macrocells :            2.90
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.17 :       5.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_251
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_251
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_251 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_251
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_251 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_251
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_251 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_251 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_251 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_248 ,
        control_6 => Net_247 ,
        control_5 => Net_246 ,
        control_4 => Net_245 ,
        control_3 => Net_244 ,
        control_2 => Net_243 ,
        control_1 => Net_242 ,
        control_0 => Net_241 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_236 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_130, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_130 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_686, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_686 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare2\ * 
              \RGB_PWM_red:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2216, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp2_less\
        );
        Output = Net_2216 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_236 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_236 ,
        control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_236 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cl1_comb => \RGB_PWM_red:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_236 ,
        status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
        status_1 => \RGB_PWM_red:PWMUDB:status_1\ ,
        status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=wTFT_SCL, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              wTFT_SCL * \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = wTFT_SCL (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
        status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
        status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
        f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
        so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2440, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_2440
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_2440
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_2440
        );
        Output = Net_2440 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=wTFT_SDA, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !wTFT_SDA * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = wTFT_SDA (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_236 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cl1_comb => \RGB_PWM_blue:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        enable => \TFT_SPI:BSPIM:cnt_enable\ ,
        count_6 => \TFT_SPI:BSPIM:count_6\ ,
        count_5 => \TFT_SPI:BSPIM:count_5\ ,
        count_4 => \TFT_SPI:BSPIM:count_4\ ,
        count_3 => \TFT_SPI:BSPIM:count_3\ ,
        count_2 => \TFT_SPI:BSPIM:count_2\ ,
        count_1 => \TFT_SPI:BSPIM:count_1\ ,
        count_0 => \TFT_SPI:BSPIM:count_0\ ,
        tc => \TFT_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1739, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp2_less\
        );
        Output = Net_1739 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare2\ * 
              \RGB_PWM_blue:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_236 ,
        status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
        status_1 => \RGB_PWM_blue:PWMUDB:status_1\ ,
        status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_236 ,
        control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_2337
            + \JOYSTICK_ADC_XY:Net_3935\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \JOYSTICK_ADC_XY:nrq\ ,
        out => \JOYSTICK_ADC_XY:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_1\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
        status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
        status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
        status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
        status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \JOYSTICK_ADC_XY:clock\ ,
        control_7 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_7\ ,
        control_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_6\ ,
        control_5 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_5\ ,
        control_4 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_4\ ,
        control_3 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_3\ ,
        control_2 => \JOYSTICK_ADC_XY:bSAR_SEQ:control_2\ ,
        control_1 => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
        control_0 => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:ch_addr_5\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:ch_addr_4\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:ch_addr_3\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:ch_addr_2\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:ch_addr_1\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:ch_addr_1\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              \JOYSTICK_ADC_XY:ch_addr_0\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ * 
              !\JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2338 * !\JOYSTICK_ADC_XY:bSAR_SEQ:load_period\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \JOYSTICK_ADC_XY:clock\ ,
        load => \JOYSTICK_ADC_XY:bSAR_SEQ:load_period\ ,
        enable => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\ ,
        count_6 => \JOYSTICK_ADC_XY:bSAR_SEQ:count_6\ ,
        count_5 => \JOYSTICK_ADC_XY:ch_addr_5\ ,
        count_4 => \JOYSTICK_ADC_XY:ch_addr_4\ ,
        count_3 => \JOYSTICK_ADC_XY:ch_addr_3\ ,
        count_2 => \JOYSTICK_ADC_XY:ch_addr_2\ ,
        count_1 => \JOYSTICK_ADC_XY:ch_addr_1\ ,
        count_0 => \JOYSTICK_ADC_XY:ch_addr_0\ ,
        tc => \JOYSTICK_ADC_XY:bSAR_SEQ:cnt_tc\ ,
        clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1727, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp2_less\
        );
        Output = Net_1727 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_200, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_200 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_236) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare2\ * 
              \RGB_PWM_green:PWMUDB:cmp2_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_236 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cl1_comb => \RGB_PWM_green:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_236 ,
        status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
        status_1 => \RGB_PWM_green:PWMUDB:status_1\ ,
        status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_236 ,
        control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:ch_addr_5\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:ch_addr_4\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:ch_addr_3\
            + !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:ch_addr_2\
            + \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_5\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_3\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2337, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\
        );
        Output = Net_2337 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2202, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_2202 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2242, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_260 * !Net_261 * !Net_263 * !Net_264
        );
        Output = Net_2242 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \JOYSTICK_ADC_XY:clock\ ,
        status_0 => Net_2337 ,
        clk_en => \JOYSTICK_ADC_XY:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\JOYSTICK_ADC_XY:bSAR_SEQ:enable\)

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_236 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_4\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:ch_addr_2\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\JOYSTICK_ADC_XY:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\ * 
              \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\ * 
              !\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\JOYSTICK_ADC_XY:IRQ\
        PORT MAP (
            interrupt => Net_2337 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_2242 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_Button_Joystick
        PORT MAP (
            interrupt => Net_2537 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\JOYSTICK_ADC_XY:FinalBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3698\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\JOYSTICK_ADC_XY:TempBuf\
        PORT MAP (
            dmareq => \JOYSTICK_ADC_XY:Net_3830\ ,
            termin => zero ,
            termout => \JOYSTICK_ADC_XY:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Joystick_horizontal(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Joystick_horizontal(0)__PA ,
        analog_term => Net_947 ,
        pad => Joystick_horizontal(0)_PAD ,
        pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Joystick_vertical(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Joystick_vertical(0)__PA ,
        analog_term => Net_948 ,
        pad => Joystick_vertical(0)_PAD ,
        pin_input => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Joystick_button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Joystick_button(0)__PA ,
        fb => Net_2537 ,
        pad => Joystick_button(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BUTTON_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_1(0)__PA ,
        fb => Net_260 ,
        pad => BUTTON_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUTTON_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_2(0)__PA ,
        fb => Net_261 ,
        pad => BUTTON_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BUTTON_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_3(0)__PA ,
        fb => Net_263 ,
        pad => BUTTON_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_green(0)__PA ,
        pin_input => Net_1727 ,
        pad => LED_green(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_red(0)__PA ,
        pin_input => Net_1739 ,
        pad => LED_red(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEVEN_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_DP(0)__PA ,
        pin_input => Net_241 ,
        pad => SEVEN_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEVEN_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_G(0)__PA ,
        pin_input => Net_242 ,
        pad => SEVEN_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEVEN_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_F(0)__PA ,
        pin_input => Net_243 ,
        pad => SEVEN_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEVEN_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_E(0)__PA ,
        pin_input => Net_244 ,
        pad => SEVEN_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEVEN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_D(0)__PA ,
        pin_input => Net_245 ,
        pad => SEVEN_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_C(0)__PA ,
        pin_input => Net_246 ,
        pad => SEVEN_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEVEN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_B(0)__PA ,
        pin_input => Net_247 ,
        pad => SEVEN_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEVEN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_A(0)__PA ,
        pin_input => Net_248 ,
        pad => SEVEN_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_yellow(0)__PA ,
        pin_input => Net_2216 ,
        pad => LED_yellow(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_B(0)__PA ,
        pin_input => Net_686 ,
        pad => RGB_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_G(0)__PA ,
        pin_input => Net_200 ,
        pad => RGB_G(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_R(0)__PA ,
        pin_input => Net_130 ,
        pad => RGB_R(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TFT_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_LED(0)__PA ,
        pin_input => wTFT_LED ,
        pad => TFT_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TFT_RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_RES(0)__PA ,
        pad => TFT_RES(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = TFT_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_CS(0)__PA ,
        pad => TFT_CS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TFT_DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_DC(0)__PA ,
        pad => TFT_DC(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BUTTON_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_4(0)__PA ,
        fb => Net_264 ,
        pad => BUTTON_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = DEBUG_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_RX(0)__PA ,
        fb => Net_251 ,
        pad => DEBUG_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DEBUG_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_TX(0)__PA ,
        pin_input => Net_2202 ,
        pad => DEBUG_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = TFT_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SDA(0)__PA ,
        pin_input => wTFT_SDA ,
        pad => TFT_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TFT_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SCL(0)__PA ,
        pin_input => wTFT_SCL ,
        pad => TFT_SCL(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \TFT_SPI:Net_276\ ,
            dclk_0 => \TFT_SPI:Net_276_local\ ,
            dclk_glb_1 => Net_236 ,
            dclk_1 => Net_236_local ,
            dclk_glb_2 => \JOYSTICK_ADC_XY:clock\ ,
            dclk_2 => \JOYSTICK_ADC_XY:clock_local\ ,
            dclk_glb_3 => \UART_LOG:Net_9\ ,
            dclk_3 => \UART_LOG:Net_9_local\ ,
            dclk_glb_4 => Net_2458 ,
            dclk_4 => Net_2458_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\TFT_BackLight:PWMHW\
        PORT MAP (
            clock => Net_2458 ,
            enable => __ONE__ ,
            tc => \TFT_BackLight:Net_63\ ,
            cmp => wTFT_LED ,
            irq => \TFT_BackLight:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\JOYSTICK_ADC_XY:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \JOYSTICK_ADC_XY:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\JOYSTICK_ADC_XY:SAR:ADC_SAR\
        PORT MAP (
            vplus => \JOYSTICK_ADC_XY:Net_2803\ ,
            vminus => \JOYSTICK_ADC_XY:SAR:Net_126\ ,
            ext_pin => \JOYSTICK_ADC_XY:SAR:Net_209\ ,
            vrefhi_out => \JOYSTICK_ADC_XY:SAR:Net_126\ ,
            vref => \JOYSTICK_ADC_XY:SAR:Net_235\ ,
            clk_udb => \JOYSTICK_ADC_XY:clock_local\ ,
            irq => \JOYSTICK_ADC_XY:SAR:Net_252\ ,
            next => Net_2338 ,
            data_out_udb_11 => \JOYSTICK_ADC_XY:SAR:Net_207_11\ ,
            data_out_udb_10 => \JOYSTICK_ADC_XY:SAR:Net_207_10\ ,
            data_out_udb_9 => \JOYSTICK_ADC_XY:SAR:Net_207_9\ ,
            data_out_udb_8 => \JOYSTICK_ADC_XY:SAR:Net_207_8\ ,
            data_out_udb_7 => \JOYSTICK_ADC_XY:SAR:Net_207_7\ ,
            data_out_udb_6 => \JOYSTICK_ADC_XY:SAR:Net_207_6\ ,
            data_out_udb_5 => \JOYSTICK_ADC_XY:SAR:Net_207_5\ ,
            data_out_udb_4 => \JOYSTICK_ADC_XY:SAR:Net_207_4\ ,
            data_out_udb_3 => \JOYSTICK_ADC_XY:SAR:Net_207_3\ ,
            data_out_udb_2 => \JOYSTICK_ADC_XY:SAR:Net_207_2\ ,
            data_out_udb_1 => \JOYSTICK_ADC_XY:SAR:Net_207_1\ ,
            data_out_udb_0 => \JOYSTICK_ADC_XY:SAR:Net_207_0\ ,
            eof_udb => \JOYSTICK_ADC_XY:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\JOYSTICK_ADC_XY:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_2334 ,
            muxin_62 => Net_2333 ,
            muxin_61 => Net_2332 ,
            muxin_60 => Net_2331 ,
            muxin_59 => Net_2330 ,
            muxin_58 => Net_2329 ,
            muxin_57 => Net_2328 ,
            muxin_56 => Net_2327 ,
            muxin_55 => Net_2326 ,
            muxin_54 => Net_2325 ,
            muxin_53 => Net_2324 ,
            muxin_52 => Net_2323 ,
            muxin_51 => Net_2322 ,
            muxin_50 => Net_2321 ,
            muxin_49 => Net_2320 ,
            muxin_48 => Net_2318 ,
            muxin_47 => Net_2293 ,
            muxin_46 => Net_2317 ,
            muxin_45 => Net_2290 ,
            muxin_44 => Net_2288 ,
            muxin_43 => Net_2315 ,
            muxin_42 => Net_2284 ,
            muxin_41 => Net_2283 ,
            muxin_40 => Net_2314 ,
            muxin_39 => Net_2280 ,
            muxin_38 => Net_2279 ,
            muxin_37 => Net_2313 ,
            muxin_36 => Net_2276 ,
            muxin_35 => Net_2275 ,
            muxin_34 => Net_2312 ,
            muxin_33 => Net_2272 ,
            muxin_32 => Net_2271 ,
            muxin_31 => Net_2311 ,
            muxin_30 => Net_2268 ,
            muxin_29 => Net_2266 ,
            muxin_28 => Net_2310 ,
            muxin_27 => Net_2262 ,
            muxin_26 => Net_2261 ,
            muxin_25 => Net_2309 ,
            muxin_24 => Net_2258 ,
            muxin_23 => Net_2257 ,
            muxin_22 => Net_2308 ,
            muxin_21 => Net_2254 ,
            muxin_20 => Net_2253 ,
            muxin_19 => Net_2307 ,
            muxin_18 => Net_2250 ,
            muxin_17 => Net_2249 ,
            muxin_16 => Net_2306 ,
            muxin_15 => Net_2246 ,
            muxin_14 => Net_2245 ,
            muxin_13 => Net_2336 ,
            muxin_12 => Net_2304 ,
            muxin_11 => Net_2303 ,
            muxin_10 => Net_2335 ,
            muxin_9 => Net_2300 ,
            muxin_8 => Net_2299 ,
            muxin_7 => Net_2319 ,
            muxin_6 => Net_2296 ,
            muxin_5 => Net_2295 ,
            muxin_4 => Net_2316 ,
            muxin_3 => Net_2286 ,
            muxin_2 => Net_2267 ,
            muxin_1 => Net_948 ,
            muxin_0 => Net_947 ,
            hw_ctrl_en_63 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\ ,
            hw_ctrl_en_2 => \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\ ,
            vout => \JOYSTICK_ADC_XY:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG | Joystick_horizontal(0) | In(\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_947)
     |   1 |     * |      NONE |      HI_Z_ANALOG |   Joystick_vertical(0) | In(\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_948)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     Joystick_button(0) | FB(Net_2537)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |            BUTTON_1(0) | FB(Net_260)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |            BUTTON_2(0) | FB(Net_261)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |            BUTTON_3(0) | FB(Net_263)
     |   6 |     * |      NONE |         CMOS_OUT |           LED_green(0) | In(Net_1727)
     |   7 |     * |      NONE |         CMOS_OUT |             LED_red(0) | In(Net_1739)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |            SEVEN_DP(0) | In(Net_241)
     |   1 |     * |      NONE |         CMOS_OUT |             SEVEN_G(0) | In(Net_242)
     |   2 |     * |      NONE |         CMOS_OUT |             SEVEN_F(0) | In(Net_243)
     |   3 |     * |      NONE |         CMOS_OUT |             SEVEN_E(0) | In(Net_244)
     |   4 |     * |      NONE |         CMOS_OUT |             SEVEN_D(0) | In(Net_245)
     |   5 |     * |      NONE |         CMOS_OUT |             SEVEN_C(0) | In(Net_246)
     |   6 |     * |      NONE |         CMOS_OUT |             SEVEN_B(0) | In(Net_247)
     |   7 |     * |      NONE |         CMOS_OUT |             SEVEN_A(0) | In(Net_248)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |          LED_yellow(0) | In(Net_2216)
     |   3 |     * |      NONE |         CMOS_OUT |               RGB_B(0) | In(Net_686)
     |   4 |     * |      NONE |         CMOS_OUT |               RGB_G(0) | In(Net_200)
     |   5 |     * |      NONE |         CMOS_OUT |               RGB_R(0) | In(Net_130)
     |   6 |       |      NONE |         CMOS_OUT |             TFT_LED(0) | In(wTFT_LED)
     |   7 |       |      NONE |         CMOS_OUT |             TFT_RES(0) | 
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------------------------
   3 |   0 |       |      NONE |         CMOS_OUT |              TFT_CS(0) | 
     |   1 |       |      NONE |         CMOS_OUT |              TFT_DC(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |            BUTTON_4(0) | FB(Net_264)
     |   5 |     * |      NONE |         CMOS_OUT |        SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |            DEBUG_RX(0) | FB(Net_251)
     |   7 |     * |      NONE |         CMOS_OUT |            DEBUG_TX(0) | In(Net_2202)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------------------------
  15 |   4 |       |      NONE |         CMOS_OUT |             TFT_SDA(0) | In(wTFT_SDA)
     |   7 |       |      NONE |         CMOS_OUT |             TFT_SCL(0) | In(wTFT_SCL)
----------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 4s.135ms
Digital Placement phase: Elapsed time ==> 10s.348ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "GasPedal_r.vh2" --pcf-path "GasPedal.pco" --des-name "GasPedal" --dsf-path "GasPedal.dsf" --sdc-path "GasPedal.sdc" --lib-path "GasPedal_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.258ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in GasPedal_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.728ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 26s.368ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 26s.368ms
API generation phase: Elapsed time ==> 3s.317ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.000ms
