$comment
	File created using the following command:
		vcd file adder.msim.vcd -direction
$end
$date
	Mon Feb  6 09:25:05 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ula_vlg_vec_tst $end
$var reg 5 ! A [4:0] $end
$var reg 5 " B [4:0] $end
$var reg 1 # S0 $end
$var reg 1 $ S1 $end
$var reg 1 % S2 $end
$var wire 1 & AH $end
$var wire 1 ' AL $end
$var wire 1 ( arit [5] $end
$var wire 1 ) arit [4] $end
$var wire 1 * arit [3] $end
$var wire 1 + arit [2] $end
$var wire 1 , arit [1] $end
$var wire 1 - arit [0] $end
$var wire 1 . BH $end
$var wire 1 / BL $end
$var wire 1 0 CH $end
$var wire 1 1 CL $end
$var wire 1 2 COMPARISON $end
$var wire 1 3 DH $end
$var wire 1 4 DL $end
$var wire 1 5 EH $end
$var wire 1 6 EL $end
$var wire 1 7 FH $end
$var wire 1 8 FL $end
$var wire 1 9 GH $end
$var wire 1 : GL $end
$var wire 1 ; Signed $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var tri1 1 ? devclrn $end
$var tri1 1 @ devpor $end
$var tri1 1 A devoe $end
$var wire 1 B COMPARISON~output_o $end
$var wire 1 C Signed~output_o $end
$var wire 1 D AH~output_o $end
$var wire 1 E BH~output_o $end
$var wire 1 F CH~output_o $end
$var wire 1 G DH~output_o $end
$var wire 1 H EH~output_o $end
$var wire 1 I FH~output_o $end
$var wire 1 J GH~output_o $end
$var wire 1 K AL~output_o $end
$var wire 1 L BL~output_o $end
$var wire 1 M CL~output_o $end
$var wire 1 N DL~output_o $end
$var wire 1 O EL~output_o $end
$var wire 1 P FL~output_o $end
$var wire 1 Q GL~output_o $end
$var wire 1 R arit[5]~output_o $end
$var wire 1 S arit[4]~output_o $end
$var wire 1 T arit[3]~output_o $end
$var wire 1 U arit[2]~output_o $end
$var wire 1 V arit[1]~output_o $end
$var wire 1 W arit[0]~output_o $end
$var wire 1 X S1~input_o $end
$var wire 1 Y A[4]~input_o $end
$var wire 1 Z B[4]~input_o $end
$var wire 1 [ inst10~2_combout $end
$var wire 1 \ S2~input_o $end
$var wire 1 ] S0~input_o $end
$var wire 1 ^ A[0]~input_o $end
$var wire 1 _ B[0]~input_o $end
$var wire 1 ` A[2]~input_o $end
$var wire 1 a B[2]~input_o $end
$var wire 1 b inst37|inst12~0_combout $end
$var wire 1 c inst37|inst~combout $end
$var wire 1 d A[3]~input_o $end
$var wire 1 e B[3]~input_o $end
$var wire 1 f inst37|inst8~0_combout $end
$var wire 1 g A[1]~input_o $end
$var wire 1 h B[1]~input_o $end
$var wire 1 i inst37|inst15~0_combout $end
$var wire 1 j inst37|inst14~0_combout $end
$var wire 1 k inst10~3_combout $end
$var wire 1 l inst10~9_combout $end
$var wire 1 m inst10~4_combout $end
$var wire 1 n inst10~5_combout $end
$var wire 1 o inst10~6_combout $end
$var wire 1 p inst10~7_combout $end
$var wire 1 q inst10~8_combout $end
$var wire 1 r inst40~0_combout $end
$var wire 1 s inst44~0_combout $end
$var wire 1 t inst28~0_combout $end
$var wire 1 u inst28~1_combout $end
$var wire 1 v inst28~2_combout $end
$var wire 1 w inst28~3_combout $end
$var wire 1 x inst28~4_combout $end
$var wire 1 y inst13|inst1|inst4~0_combout $end
$var wire 1 z inst26|inst|inst4~0_combout $end
$var wire 1 { inst13|inst5|inst4~0_combout $end
$var wire 1 | inst16[4]~2_combout $end
$var wire 1 } inst16[2]~3_combout $end
$var wire 1 ~ inst26|inst|inst9~combout $end
$var wire 1 !! inst26|inst|inst6~combout $end
$var wire 1 "! inst26|inst3|inst5~combout $end
$var wire 1 #! inst5|inst12|inst1|inst1~combout $end
$var wire 1 $! inst5|inst12|inst1|inst4~0_combout $end
$var wire 1 %! inst18|inst11|inst3~combout $end
$var wire 1 &! inst5|inst12|inst5|inst1~combout $end
$var wire 1 '! inst5|inst|inst12|inst3~combout $end
$var wire 1 (! inst5|inst12|inst5|inst4~0_combout $end
$var wire 1 )! inst17[3]~0_combout $end
$var wire 1 *! inst41|inst3|inst5~combout $end
$var wire 1 +! inst55~combout $end
$var wire 1 ,! inst51|inst29|11~combout $end
$var wire 1 -! inst59~2_combout $end
$var wire 1 .! inst60~2_combout $end
$var wire 1 /! inst41|inst3|inst9~combout $end
$var wire 1 0! inst41|inst3|inst6~combout $end
$var wire 1 1! inst52|inst28|19~0_combout $end
$var wire 1 2! inst52|inst28|19~1_combout $end
$var wire 1 3! inst26|inst3|inst9~combout $end
$var wire 1 4! inst26|inst3|inst8~0_combout $end
$var wire 1 5! inst26|inst3|inst7~combout $end
$var wire 1 6! inst51|inst28|19~0_combout $end
$var wire 1 7! inst30~0_combout $end
$var wire 1 8! inst51|inst28|19~1_combout $end
$var wire 1 9! inst51|inst28|19~2_combout $end
$var wire 1 :! inst52|inst28|19~2_combout $end
$var wire 1 ;! inst51|inst28|19~3_combout $end
$var wire 1 <! inst31~0_combout $end
$var wire 1 =! inst30~combout $end
$var wire 1 >! inst31~1_combout $end
$var wire 1 ?! inst51|inst28|19~4_combout $end
$var wire 1 @! inst51|inst28|19~5_combout $end
$var wire 1 A! inst51|inst28|19~6_combout $end
$var wire 1 B! inst51|inst28|19~7_combout $end
$var wire 1 C! inst51|inst28|19~8_combout $end
$var wire 1 D! inst31~2_combout $end
$var wire 1 E! inst31~3_combout $end
$var wire 1 F! inst51|inst28|19~9_combout $end
$var wire 1 G! inst52|inst28|19~3_combout $end
$var wire 1 H! inst53~0_combout $end
$var wire 1 I! inst39~combout $end
$var wire 1 J! inst47~0_combout $end
$var wire 1 K! inst51|inst28|19~10_combout $end
$var wire 1 L! inst47~1_combout $end
$var wire 1 M! inst51|inst28|19~11_combout $end
$var wire 1 N! inst52|inst28|19~4_combout $end
$var wire 1 O! inst54~0_combout $end
$var wire 1 P! inst47~2_combout $end
$var wire 1 Q! inst49~0_combout $end
$var wire 1 R! inst51|inst28|19~12_combout $end
$var wire 1 S! inst49~1_combout $end
$var wire 1 T! inst51|inst28|19~13_combout $end
$var wire 1 U! inst52|inst28|19~5_combout $end
$var wire 1 V! inst53~1_combout $end
$var wire 1 W! inst49~2_combout $end
$var wire 1 X! inst53~combout $end
$var wire 1 Y! inst52|inst28|19~6_combout $end
$var wire 1 Z! inst51|inst28|19~14_combout $end
$var wire 1 [! inst54~combout $end
$var wire 1 \! inst14~0_combout $end
$var wire 1 ]! inst14~1_combout $end
$var wire 1 ^! inst7[4]~0_combout $end
$var wire 1 _! inst18|inst14|inst1~combout $end
$var wire 1 `! inst14~2_combout $end
$var wire 1 a! inst7[4]~1_combout $end
$var wire 1 b! inst7[3]~2_combout $end
$var wire 1 c! inst7[3]~3_combout $end
$var wire 1 d! inst7[2]~4_combout $end
$var wire 1 e! inst7[2]~5_combout $end
$var wire 1 f! inst7[2]~6_combout $end
$var wire 1 g! inst7[1]~7_combout $end
$var wire 1 h! inst7[1]~8_combout $end
$var wire 1 i! inst7[1]~9_combout $end
$var wire 1 j! inst7[0]~10_combout $end
$var wire 1 k! inst7[0]~11_combout $end
$var wire 1 l! inst19 [4] $end
$var wire 1 m! inst19 [3] $end
$var wire 1 n! inst19 [2] $end
$var wire 1 o! inst19 [1] $end
$var wire 1 p! inst19 [0] $end
$var wire 1 q! inst21 [5] $end
$var wire 1 r! inst21 [4] $end
$var wire 1 s! inst21 [3] $end
$var wire 1 t! inst21 [2] $end
$var wire 1 u! inst21 [1] $end
$var wire 1 v! inst21 [0] $end
$var wire 1 w! inst17 [5] $end
$var wire 1 x! inst17 [4] $end
$var wire 1 y! inst17 [3] $end
$var wire 1 z! inst17 [2] $end
$var wire 1 {! inst17 [1] $end
$var wire 1 |! inst17 [0] $end
$var wire 1 }! inst16 [5] $end
$var wire 1 ~! inst16 [4] $end
$var wire 1 !" inst16 [3] $end
$var wire 1 "" inst16 [2] $end
$var wire 1 #" inst16 [1] $end
$var wire 1 $" inst16 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1 "
0#
0$
0%
0&
1'
1-
0,
0+
0*
0)
0(
0.
0/
00
01
02
03
14
05
16
07
18
19
1:
1;
0<
1=
x>
1?
1@
1A
0B
1C
0D
0E
0F
0G
0H
0I
1J
1K
0L
0M
1N
1O
1P
1Q
0R
0S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
0k
0l
0m
1n
0o
0p
0q
1r
0s
0t
1u
1v
1w
0x
0y
1z
0{
0|
0}
1~
1!!
1"!
1#!
0$!
1%!
1&!
1'!
0(!
0)!
1*!
0+!
0,!
1-!
0.!
1/!
10!
01!
02!
13!
04!
15!
16!
17!
08!
09!
0:!
0;!
1<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
1V!
1W!
1X!
1Y!
0Z!
1[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
0p!
zo!
zn!
0m!
zl!
zv!
zu!
zt!
0s!
zr!
zq!
0|!
0{!
0z!
zy!
zx!
zw!
1$"
0#"
z""
0!"
z~!
z}!
$end
#1000000
