Source Block: oh/src/common/hdl/oh_fifo_generic.v@68:82@HdlStmProcess
       wr_addr[AW:0]  <= 'b0;
     else if(wr_en) 
       wr_addr[AW:0]  <= wr_addr[AW:0]  + 'd1;

   //address for prog_full indicator
   always @ (posedge wr_clk or negedge nreset)
     if(!nreset)
       wr_addr_ahead[AW:0] <= 'b0;   
     else if(~prog_full)
       wr_addr_ahead[AW:0] <= wr_addr[AW:0]  + PROG_FULL;
   
   oh_bin2gray #(.DW(AW+1))
   wr_b2g (.gray   (wr_addr_gray[AW:0]),
	   .bin	   (wr_addr[AW:0]));
   

Diff Content:
- 73    always @ (posedge wr_clk or negedge nreset)
- 74      if(!nreset)
+ 74    always @ (posedge wr_clk or negedge wr_nreset)
+ 74      if(!wr_nreset)

Clone Blocks:
