WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2502140 heartbeat IPC: 3.99658 cumulative IPC: 3.99658 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2502141 cumulative IPC: 3.99658 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2502141 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 26157009 heartbeat IPC: 0.422746 cumulative IPC: 0.422746 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 49183082 heartbeat IPC: 0.434291 cumulative IPC: 0.428441 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 72139813 heartbeat IPC: 0.435603 cumulative IPC: 0.430802 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 95347624 heartbeat IPC: 0.43089 cumulative IPC: 0.430824 (Simulation time: 0 hr 4 min 49 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 117112043 heartbeat IPC: 0.459466 cumulative IPC: 0.436263 (Simulation time: 0 hr 5 min 54 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 114609904 cumulative IPC: 0.436263 (Simulation time: 0 hr 5 min 54 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 114609904 (Simulation time: 0 hr 5 min 54 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.436263 instructions: 50000004 cycles: 114609904
CPU 0 Branch Prediction Accuracy: 91.4963% MPKI: 17.9017 Average ROB Occupancy at Mispredict: 44.1543
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.83684
BRANCH_INDIRECT: 0.35484
BRANCH_CONDITIONAL: 15.4062
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.85714
BRANCH_RETURN: 0.44522

LLC TOTAL       ACCESS:    1231564  HIT:     134644  MISS:    1096920
LLC LOAD         ACCESS:     627366  HIT:      71165  MISS:     556201
LLC RFO          ACCESS:      89509  HIT:      11064  MISS:      78445
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     282519  HIT:      39440  MISS:     243079
LLC TRANSLATION  ACCESS:     232170  HIT:      12975  MISS:     219195
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 160.457 cycles
cpu0_DTLB TOTAL       ACCESS:   18177980  HIT:   16580348  MISS:    1597632
cpu0_DTLB LOAD         ACCESS:   18177980  HIT:   16580348  MISS:    1597632
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 48.9203 cycles
cpu0_ITLB TOTAL       ACCESS:    3935215  HIT:    3820568  MISS:     114647
cpu0_ITLB LOAD         ACCESS:    3935215  HIT:    3820568  MISS:     114647
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.33319 cycles
cpu0_L1D TOTAL       ACCESS:   21609001  HIT:   19557363  MISS:    2051638
cpu0_L1D LOAD         ACCESS:   12034412  HIT:   10670018  MISS:    1364394
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9228342  HIT:    8825902  MISS:     402440
cpu0_L1D TRANSLATION  ACCESS:     346247  HIT:      61443  MISS:     284804
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 101.733 cycles
cpu0_L1I TOTAL       ACCESS:    4309609  HIT:    4272231  MISS:      37378
cpu0_L1I LOAD         ACCESS:    4309609  HIT:    4272231  MISS:      37378
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 25.8012 cycles
cpu0_L2C TOTAL       ACCESS:    1666533  HIT:     716698  MISS:     949835
cpu0_L2C LOAD         ACCESS:     880340  HIT:     252975  MISS:     627365
cpu0_L2C RFO          ACCESS:     114011  HIT:      24502  MISS:      89509
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     387796  HIT:     387005  MISS:        791
cpu0_L2C TRANSLATION  ACCESS:     284386  HIT:      52216  MISS:     232170
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 206.188 cycles
cpu0_STLB TOTAL       ACCESS:    1082766  HIT:     837877  MISS:     244889
cpu0_STLB LOAD         ACCESS:    1082766  HIT:     837877  MISS:     244889
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 285.134 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      58300
  ROW_BUFFER_MISS:     795324
 AVG DBUS CONGESTED CYCLE:     3.8669
 WQ ROW_BUFFER_HIT:      63045
  ROW_BUFFER_MISS:     174581  FULL:          0
