

================================================================
== Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3'
================================================================
* Date:           Tue Oct 31 13:44:41 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5493|     5493|  54.930 us|  54.930 us|  5493|  5493|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_2_VITIS_LOOP_139_3  |     5491|     5491|        20|         19|          1|   289|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 19, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.60>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 23 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ty = alloca i32 1"   --->   Operation 24 'alloca' 'ty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten280 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 26 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_shl1"   --->   Operation 27 'read' 'p_shl1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ti_cast20_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti_cast20"   --->   Operation 28 'read' 'ti_cast20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 29 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_1"   --->   Operation 30 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ti_cast20_cast = zext i4 %ti_cast20_read"   --->   Operation 31 'zext' 'ti_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 512, void @empty_20, void @empty_21, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten280"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tx"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i24"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ty_1 = load i5 %ty" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 37 'load' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten280_load = load i9 %indvar_flatten280" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 38 'load' 'indvar_flatten280_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i5 %ty_1" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 39 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.76ns)   --->   "%empty = add i8 %zext_ln138, i8 %select_ln31_1_read" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 40 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty, i10 0" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i18 %shl_ln" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 42 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln141_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 43 'bitconcatenate' 'shl_ln141_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i10 %shl_ln141_1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 44 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.87ns)   --->   "%sub_ln141 = sub i19 %zext_ln141, i19 %zext_ln141_1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 45 'sub' 'sub_ln141' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%icmp_ln138 = icmp_eq  i9 %indvar_flatten280_load, i9 289" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 47 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.77ns)   --->   "%add_ln138_1 = add i9 %indvar_flatten280_load, i9 1" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 48 'add' 'add_ln138_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc24.i, void %memset.loop.i26.preheader.exitStub" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 49 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tx_load = load i5 %tx" [src/conv3.cpp:139->src/conv3.cpp:82]   --->   Operation 50 'load' 'tx_load' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln138 = add i5 %ty_1, i5 1" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 51 'add' 'add_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln139 = icmp_eq  i5 %tx_load, i5 17" [src/conv3.cpp:139->src/conv3.cpp:82]   --->   Operation 52 'icmp' 'icmp_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.41ns)   --->   "%select_ln138 = select i1 %icmp_ln139, i5 0, i5 %tx_load" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 53 'select' 'select_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.41ns)   --->   "%select_ln138_1 = select i1 %icmp_ln139, i5 %add_ln138, i5 %ty_1" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 54 'select' 'select_ln138_1' <Predicate = (!icmp_ln138)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i5 %select_ln138_1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 55 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln138_1, i4 0" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 56 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln141_4 = add i9 %tmp_2, i9 %zext_ln141_2" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 57 'add' 'add_ln141_4' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i5 %add_ln138" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 58 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.76ns)   --->   "%p_mid1278 = add i8 %zext_ln138_1, i8 %select_ln31_1_read" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 59 'add' 'p_mid1278' <Predicate = (!icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln141_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_mid1278, i10 0" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 60 'bitconcatenate' 'shl_ln141_mid1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i18 %shl_ln141_mid1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 61 'zext' 'zext_ln141_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln141_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid1278, i2 0" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 62 'bitconcatenate' 'shl_ln141_1_mid1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln141_5 = zext i10 %shl_ln141_1_mid1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 63 'zext' 'zext_ln141_5' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.87ns)   --->   "%sub_ln141_1 = sub i19 %zext_ln141_3, i19 %zext_ln141_5" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 64 'sub' 'sub_ln141_1' <Predicate = (!icmp_ln138)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.36ns)   --->   "%select_ln138_2 = select i1 %icmp_ln139, i19 %sub_ln141_1, i19 %sub_ln141" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 65 'select' 'select_ln138_2' <Predicate = (!icmp_ln138)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i19 %select_ln138_2" [src/conv3.cpp:138->src/conv3.cpp:82]   --->   Operation 66 'sext' 'sext_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln141_7 = zext i5 %select_ln138" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 67 'zext' 'zext_ln141_7' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln141_5 = add i9 %add_ln141_4, i9 %zext_ln141_7" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 68 'add' 'add_ln141_5' <Predicate = (!icmp_ln138)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln141_8 = zext i9 %add_ln141_5" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 69 'zext' 'zext_ln141_8' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln141_8" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 70 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 71 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_1 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln141 = add i5 %ti_cast20_cast, i5 %select_ln138" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 72 'add' 'add_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln141_4 = zext i5 %add_ln141" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 73 'zext' 'zext_ln141_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln141_1 = add i8 %zext_ln141_4, i8 %p_shl1_read" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 74 'add' 'add_ln141_1' <Predicate = (!icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln141_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln141_1, i2 0" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 75 'bitconcatenate' 'shl_ln141_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln141_6 = zext i10 %shl_ln141_2" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 76 'zext' 'zext_ln141_6' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln141_3 = add i64 %zext_ln141_6, i64 %output_ftmap_read" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 77 'add' 'add_ln141_3' <Predicate = (!icmp_ln138)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln141_2 = add i64 %add_ln141_3, i64 %sext_ln138" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 78 'add' 'add_ln141_2' <Predicate = (!icmp_ln138)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141_2, i32 2, i32 63" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 79 'partselect' 'trunc_ln' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i62 %trunc_ln" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 80 'sext' 'sext_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln141" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 81 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln139 = store i9 %add_ln138_1, i9 %indvar_flatten280" [src/conv3.cpp:139->src/conv3.cpp:82]   --->   Operation 82 'store' 'store_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln139 = store i5 %select_ln138_1, i5 %ty" [src/conv3.cpp:139->src/conv3.cpp:82]   --->   Operation 83 'store' 'store_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 84 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_2 : Operation 85 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 85 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : [1/1] (1.31ns)   --->   Input mux for Operation 86 '%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read'
ST_3 : Operation 86 [4/4] (5.11ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 86 'fadd' 'add_i' <Predicate = (!icmp_ln138)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 88 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 88 'fadd' 'add_i' <Predicate = (!icmp_ln138)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 90 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 90 'fadd' 'add_i' <Predicate = (!icmp_ln138)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 91 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 92 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 92 'fadd' 'add_i' <Predicate = (!icmp_ln138)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 94 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 95 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 96 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 97 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 97 'read' 'gmem_addr_read' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln141 = bitcast i32 %gmem_addr_read" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 98 'bitcast' 'bitcast_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_11 : [1/1] (1.31ns)   --->   Input mux for Operation 99 '%add23_i = fadd i32 %bitcast_ln141, i32 %add_i'
ST_11 : Operation 99 [4/4] (5.11ns)   --->   "%add23_i = fadd i32 %bitcast_ln141, i32 %add_i" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 99 'fadd' 'add23_i' <Predicate = (!icmp_ln138)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 100 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln141, i32 %add_i" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 100 'fadd' 'add23_i' <Predicate = (!icmp_ln138)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 101 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln141, i32 %add_i" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 101 'fadd' 'add23_i' <Predicate = (!icmp_ln138)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 102 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln141, i32 %add_i" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 102 'fadd' 'add23_i' <Predicate = (!icmp_ln138)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 103 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln141_1 = bitcast i32 %add23_i" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 104 'bitcast' 'bitcast_ln141_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln141_1, i4 15" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 105 'write' 'write_ln141' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 106 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 106 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 107 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 107 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 108 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 108 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 109 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 109 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln139 = add i5 %select_ln138, i5 1" [src/conv3.cpp:139->src/conv3.cpp:82]   --->   Operation 110 'add' 'add_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln139 = store i5 %add_ln139, i5 %tx" [src/conv3.cpp:139->src/conv3.cpp:82]   --->   Operation 111 'store' 'store_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.42>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_138_2_VITIS_LOOP_139_3_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv3.cpp:139->src/conv3.cpp:82]   --->   Operation 115 'specloopname' 'specloopname_ln139' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:141->src/conv3.cpp:82]   --->   Operation 116 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc.i24" [src/conv3.cpp:139->src/conv3.cpp:82]   --->   Operation 117 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.608ns
The critical path consists of the following:
	'alloca' operation ('ty') [9]  (0.000 ns)
	'load' operation ('ty', src/conv3.cpp:138->src/conv3.cpp:82) on local variable 'ty' [23]  (0.000 ns)
	'add' operation ('add_ln138', src/conv3.cpp:138->src/conv3.cpp:82) [38]  (0.789 ns)
	'add' operation ('p_mid1278', src/conv3.cpp:138->src/conv3.cpp:82) [48]  (0.765 ns)
	'sub' operation ('sub_ln141_1', src/conv3.cpp:141->src/conv3.cpp:82) [53]  (0.873 ns)
	'select' operation ('select_ln138_2', src/conv3.cpp:138->src/conv3.cpp:82) [54]  (0.361 ns)
	'add' operation ('add_ln141_2', src/conv3.cpp:141->src/conv3.cpp:82) [70]  (0.819 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [74]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [74]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [74]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [74]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [74]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [74]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [74]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [74]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [75]  (7.300 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add23_i', src/conv3.cpp:141->src/conv3.cpp:82) [77]  (5.120 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:141->src/conv3.cpp:82) [77]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:141->src/conv3.cpp:82) [77]  (6.437 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [79]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln141', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [80]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [81]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [81]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [81]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [81]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:141->src/conv3.cpp:82) on port 'gmem' (src/conv3.cpp:141->src/conv3.cpp:82) [81]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
