$date
	Sun Oct 23 00:49:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#165196
b11000 !
1"
#165198
b11000 &
b11000 %
1$
#165199
0"
#165202
b1100 &
b1100 %
#165206
b110 &
b110 %
#165210
b11 &
b11 %
#165214
b1010 &
b1010 %
#165218
b101 &
b101 %
#165222
b10000 &
b10000 %
#165226
b1000 &
b1000 %
#165230
b100 &
b100 %
#165234
b10 &
b10 %
#165238
b1 &
1#
b1 %
#165242
b0 &
b0 %
0#
0$
#1154821
b1111 !
1"
#1154822
b1111 &
b1111 %
1$
#1154823
0"
#1154826
b101110 &
b101110 %
#1154830
b10111 &
b10111 %
#1154834
b1000110 &
b1000110 %
#1154838
b100011 &
b100011 %
#1154842
b1101010 &
b1101010 %
#1154846
b110101 &
b110101 %
#1154850
b10100000 &
b10100000 %
#1154854
b1010000 &
b1010000 %
#1154858
b101000 &
b101000 %
#1154862
b10100 &
b10100 %
#1154866
b1010 &
b1010 %
#1154870
b101 &
b101 %
#1154874
b10000 &
b10000 %
#1154878
b1000 &
b1000 %
#1154882
b100 &
b100 %
#1154886
b10 &
b10 %
#1154890
b1 &
b1 %
1#
#1154894
b0 &
0#
b0 %
0$
#2105156
b1001 !
1"
#2105158
b1001 &
b1001 %
1$
#2105159
0"
#2105162
b11100 &
b11100 %
#2105166
b1110 &
b1110 %
#2105170
b111 &
b111 %
#2105174
b10110 &
b10110 %
#2105178
b1011 &
b1011 %
#2105182
b100010 &
b100010 %
#2105186
b10001 &
b10001 %
#2105190
b110100 &
b110100 %
#2105194
b11010 &
b11010 %
#2105198
b1101 &
b1101 %
#2105202
b101000 &
b101000 %
#2105206
b10100 &
b10100 %
#2105210
b1010 &
b1010 %
#2105214
b101 &
b101 %
#2105218
b10000 &
b10000 %
#2105222
b1000 &
b1000 %
#2105226
b100 &
b100 %
#2105230
b10 &
b10 %
#2105234
b1 &
b1 %
1#
#2105238
b0 &
0#
b0 %
0$
#4500012
