$comment
	File created using the following command:
		vcd file Assigment.msim.vcd -direction
$end
$date
	Sun May 25 15:46:24 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module AmultiplyB_vlg_vec_tst $end
$var reg 2 ! A [1:0] $end
$var reg 2 " B [1:0] $end
$var wire 1 # P [3] $end
$var wire 1 $ P [2] $end
$var wire 1 % P [1] $end
$var wire 1 & P [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . P[0]~output_o $end
$var wire 1 / P[1]~output_o $end
$var wire 1 0 P[2]~output_o $end
$var wire 1 1 P[3]~output_o $end
$var wire 1 2 B[0]~input_o $end
$var wire 1 3 A[0]~input_o $end
$var wire 1 4 partial0[0]~0_combout $end
$var wire 1 5 B[1]~input_o $end
$var wire 1 6 A[1]~input_o $end
$var wire 1 7 Add0~0_combout $end
$var wire 1 8 Add0~1_combout $end
$var wire 1 9 Add0~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b11 "
0&
1%
1$
0#
x'
0(
1)
x*
1+
1,
1-
0.
1/
10
01
12
03
04
15
16
17
18
09
$end
#160000
