{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583556530278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583556530283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 23:48:50 2020 " "Processing started: Fri Mar 06 23:48:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583556530283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556530283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU289 -c CPU289 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU289 -c CPU289" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556530283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583556530530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583556530530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537405 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlFSM-behavior " "Found design unit 1: controlFSM-behavior" {  } { { "controlFSM.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlFSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537407 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlFSM " "Found entity 1: controlFSM" {  } { { "controlFSM.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "memory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537408 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32by32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32by32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32by32-behavior " "Found design unit 1: reg32by32-behavior" {  } { { "reg32by32.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/reg32by32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537409 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32by32 " "Found entity 1: reg32by32" {  } { { "reg32by32.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/reg32by32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_unit-Behavioral " "Found design unit 1: pc_unit-Behavioral" {  } { { "pc_Unit.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/pc_Unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537410 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_unit " "Found entity 1: pc_unit" {  } { { "pc_Unit.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/pc_Unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instructionMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537412 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu289.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu289.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU289-RTL " "Found design unit 1: CPU289-RTL" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537413 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU289 " "Found entity 1: CPU289" {  } { { "CPU289.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/CPU289.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavioral " "Found design unit 1: decode-Behavioral" {  } { { "instDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instDecode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537414 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "instDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-RTL " "Found design unit 1: controlUnit-RTL" {  } { { "controlUnit.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537415 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/controlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aludecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluDecode-RTL " "Found design unit 1: aluDecode-RTL" {  } { { "aluDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/aluDecode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537416 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluDecode " "Found entity 1: aluDecode" {  } { { "aluDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/aluDecode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583556537416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537416 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "4 \"&\" instDecode.vhd(35) " "VHDL error at instDecode.vhd(35): can't determine definition of operator \"\"&\"\" -- found 4 possible definitions" {  } { { "instDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instDecode.vhd" 35 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1583556537418 ""}
{ "Error" "EVRFX_VHDL_AMBIGUOUS_TYPES_FOR_EXPRESSION" "std_ulogic_vector std_logic_vector instDecode.vhd(35) " "VHDL type inferencing error at instDecode.vhd(35): type of expression is ambiguous - \"std_ulogic_vector\" or \"std_logic_vector\" are two possible matches" {  } { { "instDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instDecode.vhd" 35 0 0 } }  } 0 10647 "VHDL type inferencing error at %3!s!: type of expression is ambiguous - \"%1!s!\" or \"%2!s!\" are two possible matches" 0 0 "Analysis & Synthesis" 0 -1 1583556537418 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "SIGNED instDecode.vhd(35) " "VHDL Type Conversion error at instDecode.vhd(35): can't determine type of object or expression near text or symbol \"SIGNED\"" {  } { { "instDecode.vhd" "" { Text "C:/Users/idn09/Documents/ECE 289/289 CPU/instDecode.vhd" 35 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583556537418 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583556537521 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 06 23:48:57 2020 " "Processing ended: Fri Mar 06 23:48:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583556537521 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583556537521 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583556537521 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556537521 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583556538136 ""}
