Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Apr 20 01:29:15 2025
| Host              : MBSD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Register32x32_timing_summary_routed.rpt -pb Register32x32_timing_summary_routed.pb -rpx Register32x32_timing_summary_routed.rpx -warn_on_violation
| Design            : Register32x32
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (672)
5. checking no_input_delay (49)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (672)
--------------------------------------------------
 There are 672 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (49)
-------------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  736          inf        0.000                      0                  736           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           736 Endpoints
Min Delay           736 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RD_SEL_2[0]
                            (input port)
  Destination:            D_OUT_2_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.624ns  (logic 0.793ns (21.874%)  route 2.831ns (78.126%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH2                                               0.000     0.000 r  RD_SEL_2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_SEL_2_IBUF[0]_inst/I
    AH2                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.568     0.568 r  RD_SEL_2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.568    RD_SEL_2_IBUF[0]_inst/OUT
    AH2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  RD_SEL_2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.750     3.318    registers_reg_r2_0_31_14_27/ADDRB0
    SLICE_X24Y128        RAMD32 (Prop_B6LUT_SLICEM_RADR0_O)
                                                      0.225     3.543 r  registers_reg_r2_0_31_14_27/RAMB_D1/O
                         net (fo=1, routed)           0.081     3.624    p_2_out[17]
    SLICE_X24Y128        FDRE                                         r  D_OUT_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_SEL_2[0]
                            (input port)
  Destination:            D_OUT_2_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.615ns  (logic 0.788ns (21.785%)  route 2.828ns (78.215%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH2                                               0.000     0.000 r  RD_SEL_2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_SEL_2_IBUF[0]_inst/I
    AH2                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.568     0.568 r  RD_SEL_2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.568    RD_SEL_2_IBUF[0]_inst/OUT
    AH2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  RD_SEL_2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.732     3.299    registers_reg_r2_0_31_14_27/ADDRD0
    SLICE_X24Y128        RAMD32 (Prop_D6LUT_SLICEM_RADR0_O)
                                                      0.220     3.519 r  registers_reg_r2_0_31_14_27/RAMD_D1/O
                         net (fo=1, routed)           0.096     3.615    p_2_out[21]
    SLICE_X24Y128        FDRE                                         r  D_OUT_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_SEL_2[0]
                            (input port)
  Destination:            D_OUT_2_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.615ns  (logic 0.794ns (21.956%)  route 2.821ns (78.044%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH2                                               0.000     0.000 r  RD_SEL_2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_SEL_2_IBUF[0]_inst/I
    AH2                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.568     0.568 r  RD_SEL_2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.568    RD_SEL_2_IBUF[0]_inst/OUT
    AH2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  RD_SEL_2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.748     3.316    registers_reg_r2_0_31_14_27/ADDRA0
    SLICE_X24Y128        RAMD32 (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.226     3.542 r  registers_reg_r2_0_31_14_27/RAMA_D1/O
                         net (fo=1, routed)           0.073     3.615    p_2_out[15]
    SLICE_X24Y128        FDRE                                         r  D_OUT_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_SEL_2[0]
                            (input port)
  Destination:            D_OUT_2_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.585ns  (logic 0.797ns (22.223%)  route 2.788ns (77.777%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH2                                               0.000     0.000 r  RD_SEL_2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_SEL_2_IBUF[0]_inst/I
    AH2                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.568     0.568 r  RD_SEL_2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.568    RD_SEL_2_IBUF[0]_inst/OUT
    AH2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  RD_SEL_2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.750     3.318    registers_reg_r2_0_31_14_27/ADDRB0
    SLICE_X24Y128        RAMD32 (Prop_B5LUT_SLICEM_RADR0_O)
                                                      0.229     3.547 r  registers_reg_r2_0_31_14_27/RAMB/O
                         net (fo=1, routed)           0.038     3.585    p_2_out[16]
    SLICE_X24Y128        FDRE                                         r  D_OUT_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_SEL_2[0]
                            (input port)
  Destination:            D_OUT_2_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.575ns  (logic 0.793ns (22.174%)  route 2.782ns (77.826%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH2                                               0.000     0.000 r  RD_SEL_2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_SEL_2_IBUF[0]_inst/I
    AH2                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.568     0.568 r  RD_SEL_2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.568    RD_SEL_2_IBUF[0]_inst/OUT
    AH2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  RD_SEL_2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.748     3.316    registers_reg_r2_0_31_14_27/ADDRA0
    SLICE_X24Y128        RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.225     3.541 r  registers_reg_r2_0_31_14_27/RAMA/O
                         net (fo=1, routed)           0.034     3.575    p_2_out[14]
    SLICE_X24Y128        FDRE                                         r  D_OUT_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_SEL_2[0]
                            (input port)
  Destination:            D_OUT_2_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.560ns  (logic 0.788ns (22.122%)  route 2.773ns (77.878%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH2                                               0.000     0.000 r  RD_SEL_2[0] (IN)
                         net (fo=0)                   0.000     0.000    RD_SEL_2_IBUF[0]_inst/I
    AH2                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.568     0.568 r  RD_SEL_2_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.568    RD_SEL_2_IBUF[0]_inst/OUT
    AH2                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  RD_SEL_2_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          2.732     3.299    registers_reg_r2_0_31_14_27/ADDRD0
    SLICE_X24Y128        RAMD32 (Prop_D5LUT_SLICEM_RADR0_O)
                                                      0.220     3.519 r  registers_reg_r2_0_31_14_27/RAMD/O
                         net (fo=1, routed)           0.041     3.560    p_2_out[20]
    SLICE_X24Y128        FDRE                                         r  D_OUT_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_OUT_2_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_OUT_2[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.525ns  (logic 0.991ns (28.103%)  route 2.534ns (71.897%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        FDRE                         0.000     0.000 r  D_OUT_2_reg[25]/C
    SLICE_X24Y128        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  D_OUT_2_reg[25]/Q
                         net (fo=1, routed)           2.534     2.646    D_OUT_2_OBUF[25]
    AB7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.879     3.525 r  D_OUT_2_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.525    D_OUT_2[25]
    AB7                                                               r  D_OUT_2[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_OUT_1_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_OUT_1[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.518ns  (logic 1.044ns (29.681%)  route 2.474ns (70.319%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y156        FDRE                         0.000     0.000 r  D_OUT_1_reg[19]/C
    SLICE_X24Y156        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.116 r  D_OUT_1_reg[19]/Q
                         net (fo=1, routed)           2.474     2.590    D_OUT_1_OBUF[19]
    A1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.928     3.518 r  D_OUT_1_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.518    D_OUT_1[19]
    A1                                                                r  D_OUT_1[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_OUT_1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_OUT_1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.497ns  (logic 1.031ns (29.474%)  route 2.466ns (70.526%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y160        FDRE                         0.000     0.000 r  D_OUT_1_reg[10]/C
    SLICE_X24Y160        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     0.116 r  D_OUT_1_reg[10]/Q
                         net (fo=1, routed)           2.466     2.582    D_OUT_1_OBUF[10]
    C3                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.915     3.497 r  D_OUT_1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.497    D_OUT_1[10]
    C3                                                                r  D_OUT_1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_OUT_2_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_OUT_2[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.449ns  (logic 1.019ns (29.539%)  route 2.430ns (70.461%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y130        FDRE                         0.000     0.000 r  D_OUT_2_reg[28]/C
    SLICE_X24Y130        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  D_OUT_2_reg[28]/Q
                         net (fo=1, routed)           2.430     2.548    D_OUT_2_OBUF[28]
    AE7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.901     3.449 r  D_OUT_2_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.449    D_OUT_2[28]
    AE7                                                               r  D_OUT_2[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.118ns (92.913%)  route 0.009ns (7.087%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y160        RAMD32                       0.000     0.000 r  registers_reg_r1_0_31_0_13/RAMG/CLK
    SLICE_X24Y160        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.118     0.118 r  registers_reg_r1_0_31_0_13/RAMG/O
                         net (fo=1, routed)           0.009     0.127    p_1_out[12]
    SLICE_X24Y160        FDRE                                         r  D_OUT_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_1_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.118ns (92.913%)  route 0.009ns (7.087%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y156        RAMD32                       0.000     0.000 r  registers_reg_r1_0_31_14_27/RAMG/CLK
    SLICE_X24Y156        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.118     0.118 r  registers_reg_r1_0_31_14_27/RAMG/O
                         net (fo=1, routed)           0.009     0.127    p_1_out[26]
    SLICE_X24Y156        FDRE                                         r  D_OUT_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r2_0_31_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.118ns (92.913%)  route 0.009ns (7.087%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        RAMD32                       0.000     0.000 r  registers_reg_r2_0_31_0_13/RAMG/CLK
    SLICE_X24Y129        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.118     0.118 r  registers_reg_r2_0_31_0_13/RAMG/O
                         net (fo=1, routed)           0.009     0.127    p_2_out[12]
    SLICE_X24Y129        FDRE                                         r  D_OUT_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r2_0_31_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_2_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.118ns (92.913%)  route 0.009ns (7.087%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        RAMD32                       0.000     0.000 r  registers_reg_r2_0_31_14_27/RAMG/CLK
    SLICE_X24Y128        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.118     0.118 r  registers_reg_r2_0_31_14_27/RAMG/O
                         net (fo=1, routed)           0.009     0.127    p_2_out[26]
    SLICE_X24Y128        FDRE                                         r  D_OUT_2_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_14_27/RAME/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_1_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.121ns (93.077%)  route 0.009ns (6.923%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y156        RAMD32                       0.000     0.000 r  registers_reg_r1_0_31_14_27/RAME/CLK
    SLICE_X24Y156        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.121     0.121 r  registers_reg_r1_0_31_14_27/RAME/O
                         net (fo=1, routed)           0.009     0.130    p_1_out[22]
    SLICE_X24Y156        FDRE                                         r  D_OUT_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_28_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_1_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.121ns (93.077%)  route 0.009ns (6.923%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y130        RAMD32                       0.000     0.000 r  registers_reg_r1_0_31_28_31/RAMA/CLK
    SLICE_X24Y130        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.121     0.121 r  registers_reg_r1_0_31_28_31/RAMA/O
                         net (fo=1, routed)           0.009     0.130    p_1_out[28]
    SLICE_X24Y130        FDRE                                         r  D_OUT_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.121ns (93.077%)  route 0.009ns (6.923%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y160        RAMD32                       0.000     0.000 r  registers_reg_r1_0_31_0_13/RAME/CLK
    SLICE_X24Y160        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.121     0.121 r  registers_reg_r1_0_31_0_13/RAME/O
                         net (fo=1, routed)           0.009     0.130    p_1_out[8]
    SLICE_X24Y160        FDRE                                         r  D_OUT_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r2_0_31_14_27/RAME/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_2_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.121ns (93.077%)  route 0.009ns (6.923%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y128        RAMD32                       0.000     0.000 r  registers_reg_r2_0_31_14_27/RAME/CLK
    SLICE_X24Y128        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.121     0.121 r  registers_reg_r2_0_31_14_27/RAME/O
                         net (fo=1, routed)           0.009     0.130    p_2_out[22]
    SLICE_X24Y128        FDRE                                         r  D_OUT_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r2_0_31_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.121ns (93.077%)  route 0.009ns (6.923%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y129        RAMD32                       0.000     0.000 r  registers_reg_r2_0_31_0_13/RAME/CLK
    SLICE_X24Y129        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.121     0.121 r  registers_reg_r2_0_31_0_13/RAME/O
                         net (fo=1, routed)           0.009     0.130    p_2_out[8]
    SLICE_X24Y129        FDRE                                         r  D_OUT_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg_r1_0_31_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            D_OUT_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y160        RAMD32                       0.000     0.000 r  registers_reg_r1_0_31_0_13/RAMA/CLK
    SLICE_X24Y160        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  registers_reg_r1_0_31_0_13/RAMA/O
                         net (fo=1, routed)           0.009     0.132    p_1_out[0]
    SLICE_X24Y160        FDRE                                         r  D_OUT_1_reg[0]/D
  -------------------------------------------------------------------    -------------------





