// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module pyramidal_hs_compute_derivatives_16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Ix16_address0,
        Ix16_ce0,
        Ix16_we0,
        Ix16_d0,
        Ix16_address1,
        Ix16_ce1,
        Ix16_we1,
        Ix16_d1,
        Iy16_address0,
        Iy16_ce0,
        Iy16_we0,
        Iy16_d0,
        Iy16_address1,
        Iy16_ce1,
        Iy16_we1,
        Iy16_d1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0,
        img2_16_address0,
        img2_16_ce0,
        img2_16_q0,
        It16_address0,
        It16_ce0,
        It16_we0,
        It16_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] Ix16_address0;
output   Ix16_ce0;
output   Ix16_we0;
output  [15:0] Ix16_d0;
output  [7:0] Ix16_address1;
output   Ix16_ce1;
output   Ix16_we1;
output  [15:0] Ix16_d1;
output  [7:0] Iy16_address0;
output   Iy16_ce0;
output   Iy16_we0;
output  [15:0] Iy16_d0;
output  [7:0] Iy16_address1;
output   Iy16_ce1;
output   Iy16_we1;
output  [15:0] Iy16_d1;
output  [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0;
output  [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0;
output  [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0;
output  [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0;
output  [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0;
output  [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0;
output  [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0;
output  [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0;
output  [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0;
output  [7:0] img2_16_address0;
output   img2_16_ce0;
input  [15:0] img2_16_q0;
output  [7:0] It16_address0;
output   It16_ce0;
output   It16_we0;
output  [15:0] It16_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln70_fu_705_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln70_reg_1586;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln70_reg_1586_pp0_iter1_reg;
reg   [0:0] icmp_ln70_reg_1586_pp0_iter2_reg;
reg   [0:0] icmp_ln70_reg_1586_pp0_iter3_reg;
reg   [0:0] icmp_ln70_reg_1586_pp0_iter4_reg;
reg   [0:0] icmp_ln70_reg_1586_pp0_iter5_reg;
reg   [0:0] icmp_ln70_reg_1586_pp0_iter6_reg;
reg   [0:0] icmp_ln70_reg_1586_pp0_iter7_reg;
reg   [0:0] icmp_ln70_reg_1586_pp0_iter8_reg;
reg   [0:0] icmp_ln70_reg_1586_pp0_iter9_reg;
wire   [4:0] select_ln70_fu_729_p3;
wire   [4:0] select_ln70_1_fu_749_p3;
reg   [4:0] select_ln70_1_reg_1595;
reg   [4:0] select_ln70_1_reg_1595_pp0_iter1_reg;
reg   [4:0] select_ln70_1_reg_1595_pp0_iter2_reg;
reg   [4:0] select_ln70_1_reg_1595_pp0_iter3_reg;
reg   [4:0] select_ln70_1_reg_1595_pp0_iter4_reg;
reg   [4:0] select_ln70_1_reg_1595_pp0_iter5_reg;
reg   [4:0] select_ln70_1_reg_1595_pp0_iter6_reg;
reg   [4:0] select_ln70_1_reg_1595_pp0_iter7_reg;
reg   [4:0] select_ln70_1_reg_1595_pp0_iter8_reg;
wire   [4:0] select_ln70_2_fu_757_p3;
reg   [4:0] select_ln70_2_reg_1600;
reg   [4:0] select_ln70_2_reg_1600_pp0_iter1_reg;
reg   [4:0] select_ln70_2_reg_1600_pp0_iter2_reg;
reg   [4:0] select_ln70_2_reg_1600_pp0_iter3_reg;
reg   [4:0] select_ln70_2_reg_1600_pp0_iter4_reg;
reg   [4:0] select_ln70_2_reg_1600_pp0_iter5_reg;
reg   [4:0] select_ln70_2_reg_1600_pp0_iter6_reg;
reg   [4:0] select_ln70_2_reg_1600_pp0_iter7_reg;
reg   [4:0] select_ln70_2_reg_1600_pp0_iter8_reg;
reg   [7:0] It16_addr_reg_1607;
reg   [7:0] It16_addr_reg_1607_pp0_iter1_reg;
reg   [7:0] It16_addr_reg_1607_pp0_iter2_reg;
reg   [7:0] It16_addr_reg_1607_pp0_iter3_reg;
reg   [7:0] It16_addr_reg_1607_pp0_iter4_reg;
reg   [7:0] It16_addr_reg_1607_pp0_iter5_reg;
reg   [7:0] It16_addr_reg_1607_pp0_iter6_reg;
reg   [7:0] It16_addr_reg_1607_pp0_iter7_reg;
reg   [7:0] It16_addr_reg_1607_pp0_iter8_reg;
reg   [7:0] It16_addr_reg_1607_pp0_iter9_reg;
reg   [7:0] Ix16_addr_reg_1612;
reg   [7:0] Ix16_addr_reg_1612_pp0_iter1_reg;
reg   [7:0] Ix16_addr_reg_1612_pp0_iter2_reg;
reg   [7:0] Ix16_addr_reg_1612_pp0_iter3_reg;
reg   [7:0] Ix16_addr_reg_1612_pp0_iter4_reg;
reg   [7:0] Ix16_addr_reg_1612_pp0_iter5_reg;
reg   [7:0] Ix16_addr_reg_1612_pp0_iter6_reg;
reg   [7:0] Ix16_addr_reg_1612_pp0_iter7_reg;
reg   [7:0] Ix16_addr_reg_1612_pp0_iter8_reg;
reg   [7:0] Ix16_addr_reg_1612_pp0_iter9_reg;
reg   [7:0] Iy16_addr_reg_1617;
reg   [7:0] Iy16_addr_reg_1617_pp0_iter1_reg;
reg   [7:0] Iy16_addr_reg_1617_pp0_iter2_reg;
reg   [7:0] Iy16_addr_reg_1617_pp0_iter3_reg;
reg   [7:0] Iy16_addr_reg_1617_pp0_iter4_reg;
reg   [7:0] Iy16_addr_reg_1617_pp0_iter5_reg;
reg   [7:0] Iy16_addr_reg_1617_pp0_iter6_reg;
reg   [7:0] Iy16_addr_reg_1617_pp0_iter7_reg;
reg   [7:0] Iy16_addr_reg_1617_pp0_iter8_reg;
reg   [7:0] Iy16_addr_reg_1617_pp0_iter9_reg;
reg   [7:0] img2_16_addr_reg_1622;
reg   [7:0] img2_16_addr_reg_1622_pp0_iter1_reg;
reg   [7:0] img2_16_addr_reg_1622_pp0_iter2_reg;
reg   [7:0] img2_16_addr_reg_1622_pp0_iter3_reg;
reg   [7:0] img2_16_addr_reg_1622_pp0_iter4_reg;
reg   [7:0] img2_16_addr_reg_1622_pp0_iter5_reg;
reg   [7:0] img2_16_addr_reg_1622_pp0_iter6_reg;
reg   [7:0] img2_16_addr_reg_1622_pp0_iter7_reg;
reg   [7:0] img2_16_addr_reg_1622_pp0_iter8_reg;
wire   [3:0] trunc_ln71_fu_813_p1;
reg   [3:0] trunc_ln71_reg_1627;
reg   [3:0] trunc_ln71_reg_1627_pp0_iter1_reg;
reg   [3:0] trunc_ln71_reg_1627_pp0_iter2_reg;
reg   [3:0] trunc_ln71_reg_1627_pp0_iter3_reg;
reg   [3:0] trunc_ln71_reg_1627_pp0_iter4_reg;
reg   [3:0] trunc_ln71_reg_1627_pp0_iter5_reg;
reg   [3:0] trunc_ln71_reg_1627_pp0_iter6_reg;
reg   [3:0] trunc_ln71_reg_1627_pp0_iter7_reg;
reg   [3:0] trunc_ln71_reg_1627_pp0_iter8_reg;
reg   [3:0] tmp_80_reg_1633;
reg   [3:0] tmp_80_reg_1633_pp0_iter1_reg;
reg   [3:0] tmp_80_reg_1633_pp0_iter2_reg;
reg   [3:0] tmp_80_reg_1633_pp0_iter3_reg;
reg   [3:0] tmp_80_reg_1633_pp0_iter4_reg;
reg   [3:0] tmp_80_reg_1633_pp0_iter5_reg;
reg   [3:0] tmp_80_reg_1633_pp0_iter6_reg;
reg   [3:0] tmp_80_reg_1633_pp0_iter7_reg;
reg   [3:0] tmp_80_reg_1633_pp0_iter8_reg;
wire   [0:0] or_ln73_2_fu_867_p2;
reg   [0:0] or_ln73_2_reg_1638;
reg   [0:0] or_ln73_2_reg_1638_pp0_iter1_reg;
reg   [0:0] or_ln73_2_reg_1638_pp0_iter2_reg;
reg   [0:0] or_ln73_2_reg_1638_pp0_iter3_reg;
reg   [0:0] or_ln73_2_reg_1638_pp0_iter4_reg;
reg   [0:0] or_ln73_2_reg_1638_pp0_iter5_reg;
reg   [0:0] or_ln73_2_reg_1638_pp0_iter6_reg;
reg   [0:0] or_ln73_2_reg_1638_pp0_iter7_reg;
reg   [0:0] or_ln73_2_reg_1638_pp0_iter8_reg;
reg   [0:0] or_ln73_2_reg_1638_pp0_iter9_reg;
wire   [1:0] trunc_ln70_fu_894_p1;
reg   [1:0] trunc_ln70_reg_1642;
reg   [1:0] trunc_ln70_reg_1642_pp0_iter9_reg;
wire   [4:0] add_ln79_1_fu_898_p2;
reg   [4:0] add_ln79_1_reg_1651;
wire   [1:0] trunc_ln71_1_fu_903_p1;
reg   [1:0] trunc_ln71_1_reg_1656;
reg   [1:0] trunc_ln71_1_reg_1656_pp0_iter9_reg;
reg   [15:0] ap_phi_mux_storemerge_phi_fu_617_p4;
wire   [15:0] sub_ln80_fu_1558_p2;
reg   [15:0] ap_phi_reg_pp0_iter10_storemerge_reg_613;
wire   [15:0] ap_phi_reg_pp0_iter0_storemerge_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter1_storemerge_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter2_storemerge_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter3_storemerge_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter4_storemerge_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter5_storemerge_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter6_storemerge_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter7_storemerge_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter8_storemerge_reg_613;
reg   [15:0] ap_phi_reg_pp0_iter9_storemerge_reg_613;
wire   [63:0] zext_ln80_1_fu_805_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln79_3_fu_1076_p1;
wire   [63:0] zext_ln79_4_fu_1095_p1;
wire   [63:0] zext_ln80_2_fu_1114_p1;
wire   [63:0] zext_ln78_3_fu_1162_p1;
wire   [63:0] zext_ln78_6_fu_1210_p1;
reg   [4:0] x_fu_136;
wire   [4:0] add_ln71_fu_873_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_x_load;
reg   [4:0] y_fu_140;
reg   [4:0] ap_sig_allocacmp_y_load;
reg   [8:0] indvar_flatten_fu_144;
wire   [8:0] add_ln70_fu_711_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten_load;
reg    Ix16_we1_local;
reg    Ix16_ce1_local;
reg    Ix16_we0_local;
wire   [15:0] select_ln78_fu_1429_p3;
reg    Ix16_ce0_local;
reg    Iy16_we1_local;
reg    Iy16_ce1_local;
reg    Iy16_we0_local;
wire   [15:0] select_ln79_fu_1530_p3;
reg    Iy16_ce0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local;
reg   [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local;
reg   [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local;
reg   [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local;
reg   [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local;
reg   [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local;
reg   [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local;
reg   [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local;
reg   [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local;
reg   [5:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local;
reg    img2_16_ce0_local;
reg    It16_we0_local;
reg    It16_ce0_local;
wire   [63:0] mul_ln71_fu_625_p0;
wire   [65:0] mul_ln71_fu_625_p1;
wire   [15:0] grp_fu_630_p7;
wire   [15:0] grp_fu_649_p7;
wire   [15:0] grp_fu_668_p7;
wire   [0:0] icmp_ln71_fu_723_p2;
wire   [4:0] add_ln79_fu_737_p2;
wire   [4:0] add_ln79_2_fu_743_p2;
wire   [3:0] trunc_ln80_fu_765_p1;
wire   [2:0] grp_fu_777_p1;
wire   [7:0] tmp_69_fu_769_p3;
wire   [7:0] zext_ln80_fu_795_p1;
wire   [7:0] add_ln80_fu_799_p2;
wire   [4:0] mul_ln71_1_fu_821_p0;
wire   [6:0] mul_ln71_1_fu_821_p1;
wire   [10:0] mul_ln71_1_fu_821_p2;
wire   [2:0] grp_fu_837_p1;
wire   [0:0] icmp_ln73_1_fu_789_p2;
wire   [0:0] icmp_ln73_3_fu_849_p2;
wire   [0:0] icmp_ln73_fu_783_p2;
wire   [0:0] icmp_ln73_2_fu_843_p2;
wire   [0:0] or_ln73_1_fu_861_p2;
wire   [0:0] or_ln73_fu_855_p2;
wire   [1:0] grp_fu_777_p2;
wire   [1:0] grp_fu_837_p2;
wire   [4:0] mul_ln70_fu_910_p0;
wire   [6:0] mul_ln70_fu_910_p1;
wire   [10:0] mul_ln70_fu_910_p2;
wire   [3:0] tmp_70_fu_916_p4;
wire   [2:0] tmp_71_fu_926_p4;
wire   [4:0] tmp_72_fu_936_p3;
wire   [5:0] tmp_73_fu_944_p3;
wire   [5:0] zext_ln78_fu_952_p1;
wire   [4:0] mul_ln79_fu_965_p0;
wire   [6:0] mul_ln79_fu_965_p1;
wire   [10:0] mul_ln79_fu_965_p2;
wire   [3:0] tmp_74_fu_971_p4;
wire   [2:0] tmp_75_fu_981_p4;
wire   [4:0] tmp_76_fu_991_p3;
wire   [5:0] tmp_77_fu_999_p3;
wire   [5:0] zext_ln79_1_fu_1007_p1;
wire  signed [63:0] sext_ln71_fu_1017_p1;
wire   [128:0] mul_ln71_fu_625_p2;
wire   [2:0] tmp_78_fu_1025_p4;
wire   [4:0] tmp_79_fu_1043_p4;
wire   [5:0] p_shl_fu_1035_p3;
wire   [5:0] p_shl1_fu_1053_p3;
wire   [5:0] sub_ln79_3_fu_1011_p2;
wire   [5:0] zext_ln79_2_fu_1067_p1;
wire   [5:0] add_ln79_3_fu_1070_p2;
wire   [5:0] sub_ln79_4_fu_1061_p2;
wire   [5:0] add_ln79_4_fu_1089_p2;
wire   [5:0] sub_ln70_fu_956_p2;
wire   [5:0] add_ln80_1_fu_1108_p2;
wire   [3:0] add_ln78_fu_1127_p2;
wire   [3:0] mul_ln78_fu_1136_p0;
wire   [5:0] mul_ln78_fu_1136_p1;
wire   [8:0] mul_ln78_fu_1136_p2;
wire   [2:0] tmp_81_fu_1142_p4;
wire   [5:0] zext_ln78_2_fu_1152_p1;
wire   [5:0] add_ln78_2_fu_1156_p2;
wire   [3:0] add_ln78_1_fu_1175_p2;
wire   [3:0] mul_ln78_1_fu_1184_p0;
wire   [5:0] mul_ln78_1_fu_1184_p1;
wire   [8:0] mul_ln78_1_fu_1184_p2;
wire   [2:0] tmp_82_fu_1190_p4;
wire   [5:0] zext_ln78_5_fu_1200_p1;
wire   [5:0] add_ln78_3_fu_1204_p2;
wire   [15:0] tmp_fu_1223_p7;
wire   [15:0] tmp_s_fu_1242_p7;
wire   [15:0] tmp_51_fu_1261_p7;
wire   [15:0] tmp_fu_1223_p9;
wire   [15:0] tmp_s_fu_1242_p9;
wire   [15:0] tmp_51_fu_1261_p9;
wire   [15:0] tmp_52_fu_1280_p7;
wire   [15:0] tmp_52_fu_1280_p9;
wire   [15:0] tmp_53_fu_1303_p7;
wire   [15:0] tmp_54_fu_1322_p7;
wire   [15:0] tmp_55_fu_1341_p7;
wire   [15:0] tmp_53_fu_1303_p9;
wire   [15:0] tmp_54_fu_1322_p9;
wire   [15:0] tmp_55_fu_1341_p9;
wire   [15:0] tmp_56_fu_1360_p7;
wire   [15:0] tmp_56_fu_1360_p9;
wire  signed [16:0] sext_ln78_fu_1299_p1;
wire  signed [16:0] sext_ln78_1_fu_1379_p1;
wire   [16:0] sub_ln78_fu_1383_p2;
wire   [16:0] sub_ln78_1_fu_1397_p2;
wire   [15:0] trunc_ln78_1_fu_1403_p4;
wire   [0:0] tmp_83_fu_1389_p3;
wire   [15:0] sub_ln78_2_fu_1423_p2;
wire   [15:0] trunc_ln78_2_fu_1413_p4;
wire   [15:0] grp_fu_630_p9;
wire   [15:0] grp_fu_649_p9;
wire   [15:0] grp_fu_668_p9;
wire   [15:0] tmp_60_fu_1438_p7;
wire   [15:0] tmp_60_fu_1438_p9;
wire   [15:0] tmp_64_fu_1461_p7;
wire   [15:0] tmp_64_fu_1461_p9;
wire  signed [16:0] sext_ln79_fu_1457_p1;
wire  signed [16:0] sext_ln79_1_fu_1480_p1;
wire   [16:0] sub_ln79_fu_1484_p2;
wire   [16:0] sub_ln79_1_fu_1498_p2;
wire   [15:0] trunc_ln79_1_fu_1504_p4;
wire   [0:0] tmp_84_fu_1490_p3;
wire   [15:0] sub_ln79_2_fu_1524_p2;
wire   [15:0] trunc_ln79_2_fu_1514_p4;
wire   [15:0] tmp_68_fu_1539_p7;
wire   [15:0] tmp_68_fu_1539_p9;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [10:0] mul_ln70_fu_910_p00;
wire   [10:0] mul_ln71_1_fu_821_p00;
wire   [128:0] mul_ln71_fu_625_p00;
wire   [8:0] mul_ln78_1_fu_1184_p00;
wire   [8:0] mul_ln78_fu_1136_p00;
wire   [10:0] mul_ln79_fu_965_p00;
reg    ap_condition_408;
reg    ap_condition_1267;
wire   [1:0] grp_fu_630_p1;
wire   [1:0] grp_fu_630_p3;
wire  signed [1:0] grp_fu_630_p5;
wire   [1:0] grp_fu_649_p1;
wire   [1:0] grp_fu_649_p3;
wire  signed [1:0] grp_fu_649_p5;
wire   [1:0] grp_fu_668_p1;
wire   [1:0] grp_fu_668_p3;
wire  signed [1:0] grp_fu_668_p5;
wire  signed [1:0] tmp_fu_1223_p1;
wire   [1:0] tmp_fu_1223_p3;
wire   [1:0] tmp_fu_1223_p5;
wire  signed [1:0] tmp_s_fu_1242_p1;
wire   [1:0] tmp_s_fu_1242_p3;
wire   [1:0] tmp_s_fu_1242_p5;
wire  signed [1:0] tmp_51_fu_1261_p1;
wire   [1:0] tmp_51_fu_1261_p3;
wire   [1:0] tmp_51_fu_1261_p5;
wire   [1:0] tmp_52_fu_1280_p1;
wire   [1:0] tmp_52_fu_1280_p3;
wire  signed [1:0] tmp_52_fu_1280_p5;
wire   [1:0] tmp_53_fu_1303_p1;
wire  signed [1:0] tmp_53_fu_1303_p3;
wire   [1:0] tmp_53_fu_1303_p5;
wire   [1:0] tmp_54_fu_1322_p1;
wire  signed [1:0] tmp_54_fu_1322_p3;
wire   [1:0] tmp_54_fu_1322_p5;
wire   [1:0] tmp_55_fu_1341_p1;
wire  signed [1:0] tmp_55_fu_1341_p3;
wire   [1:0] tmp_55_fu_1341_p5;
wire   [1:0] tmp_56_fu_1360_p1;
wire   [1:0] tmp_56_fu_1360_p3;
wire  signed [1:0] tmp_56_fu_1360_p5;
wire  signed [1:0] tmp_60_fu_1438_p1;
wire   [1:0] tmp_60_fu_1438_p3;
wire   [1:0] tmp_60_fu_1438_p5;
wire   [1:0] tmp_64_fu_1461_p1;
wire  signed [1:0] tmp_64_fu_1461_p3;
wire   [1:0] tmp_64_fu_1461_p5;
wire   [1:0] tmp_68_fu_1539_p1;
wire   [1:0] tmp_68_fu_1539_p3;
wire  signed [1:0] tmp_68_fu_1539_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 x_fu_136 = 5'd0;
#0 y_fu_140 = 5'd0;
#0 indvar_flatten_fu_144 = 9'd0;
#0 ap_done_reg = 1'b0;
end

pyramidal_hs_mul_64ns_66ns_129_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_1_1_U68(
    .din0(mul_ln71_fu_625_p0),
    .din1(mul_ln71_fu_625_p1),
    .dout(mul_ln71_fu_625_p2)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U69(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0),
    .def(grp_fu_630_p7),
    .sel(trunc_ln71_1_reg_1656_pp0_iter9_reg),
    .dout(grp_fu_630_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U70(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0),
    .def(grp_fu_649_p7),
    .sel(trunc_ln71_1_reg_1656_pp0_iter9_reg),
    .dout(grp_fu_649_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U71(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0),
    .def(grp_fu_668_p7),
    .sel(trunc_ln71_1_reg_1656_pp0_iter9_reg),
    .dout(grp_fu_668_p9)
);

pyramidal_hs_urem_5ns_3ns_2_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_5ns_3ns_2_9_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln70_2_fu_757_p3),
    .din1(grp_fu_777_p1),
    .ce(1'b1),
    .dout(grp_fu_777_p2)
);

pyramidal_hs_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U73(
    .din0(mul_ln71_1_fu_821_p0),
    .din1(mul_ln71_1_fu_821_p1),
    .dout(mul_ln71_1_fu_821_p2)
);

pyramidal_hs_urem_5ns_3ns_2_9_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_5ns_3ns_2_9_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln70_fu_729_p3),
    .din1(grp_fu_837_p1),
    .ce(1'b1),
    .dout(grp_fu_837_p2)
);

pyramidal_hs_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U75(
    .din0(mul_ln70_fu_910_p0),
    .din1(mul_ln70_fu_910_p1),
    .dout(mul_ln70_fu_910_p2)
);

pyramidal_hs_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U76(
    .din0(mul_ln79_fu_965_p0),
    .din1(mul_ln79_fu_965_p1),
    .dout(mul_ln79_fu_965_p2)
);

pyramidal_hs_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U77(
    .din0(mul_ln78_fu_1136_p0),
    .din1(mul_ln78_fu_1136_p1),
    .dout(mul_ln78_fu_1136_p2)
);

pyramidal_hs_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U78(
    .din0(mul_ln78_1_fu_1184_p0),
    .din1(mul_ln78_1_fu_1184_p1),
    .dout(mul_ln78_1_fu_1184_p2)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_x_U79(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0),
    .def(tmp_fu_1223_p7),
    .sel(trunc_ln71_1_reg_1656_pp0_iter9_reg),
    .dout(tmp_fu_1223_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_x_U80(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0),
    .def(tmp_s_fu_1242_p7),
    .sel(trunc_ln71_1_reg_1656_pp0_iter9_reg),
    .dout(tmp_s_fu_1242_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_x_U81(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0),
    .def(tmp_51_fu_1261_p7),
    .sel(trunc_ln71_1_reg_1656_pp0_iter9_reg),
    .dout(tmp_51_fu_1261_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U82(
    .din0(tmp_fu_1223_p9),
    .din1(tmp_s_fu_1242_p9),
    .din2(tmp_51_fu_1261_p9),
    .def(tmp_52_fu_1280_p7),
    .sel(trunc_ln70_reg_1642_pp0_iter9_reg),
    .dout(tmp_52_fu_1280_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U83(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_q0),
    .def(tmp_53_fu_1303_p7),
    .sel(trunc_ln71_1_reg_1656_pp0_iter9_reg),
    .dout(tmp_53_fu_1303_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U84(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_q0),
    .def(tmp_54_fu_1322_p7),
    .sel(trunc_ln71_1_reg_1656_pp0_iter9_reg),
    .dout(tmp_54_fu_1322_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U85(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_q0),
    .def(tmp_55_fu_1341_p7),
    .sel(trunc_ln71_1_reg_1656_pp0_iter9_reg),
    .dout(tmp_55_fu_1341_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U86(
    .din0(tmp_53_fu_1303_p9),
    .din1(tmp_54_fu_1322_p9),
    .din2(tmp_55_fu_1341_p9),
    .def(tmp_56_fu_1360_p7),
    .sel(trunc_ln70_reg_1642_pp0_iter9_reg),
    .dout(tmp_56_fu_1360_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_x_U87(
    .din0(grp_fu_630_p9),
    .din1(grp_fu_649_p9),
    .din2(grp_fu_668_p9),
    .def(tmp_60_fu_1438_p7),
    .sel(trunc_ln70_reg_1642_pp0_iter9_reg),
    .dout(tmp_60_fu_1438_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U88(
    .din0(grp_fu_630_p9),
    .din1(grp_fu_649_p9),
    .din2(grp_fu_668_p9),
    .def(tmp_64_fu_1461_p7),
    .sel(trunc_ln70_reg_1642_pp0_iter9_reg),
    .dout(tmp_64_fu_1461_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U89(
    .din0(grp_fu_630_p9),
    .din1(grp_fu_649_p9),
    .din2(grp_fu_668_p9),
    .def(tmp_68_fu_1539_p7),
    .sel(trunc_ln70_reg_1642_pp0_iter9_reg),
    .dout(tmp_68_fu_1539_p9)
);

pyramidal_hs_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_408)) begin
        if (((icmp_ln70_fu_705_p2 == 1'd0) & (or_ln73_2_fu_867_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_613 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_613 <= ap_phi_reg_pp0_iter0_storemerge_reg_613;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln70_fu_705_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_144 <= add_ln70_fu_711_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_144 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln70_fu_705_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_136 <= add_ln71_fu_873_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_136 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln70_fu_705_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            y_fu_140 <= select_ln70_2_fu_757_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_140 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        It16_addr_reg_1607 <= zext_ln80_1_fu_805_p1;
        It16_addr_reg_1607_pp0_iter1_reg <= It16_addr_reg_1607;
        Ix16_addr_reg_1612 <= zext_ln80_1_fu_805_p1;
        Ix16_addr_reg_1612_pp0_iter1_reg <= Ix16_addr_reg_1612;
        Iy16_addr_reg_1617 <= zext_ln80_1_fu_805_p1;
        Iy16_addr_reg_1617_pp0_iter1_reg <= Iy16_addr_reg_1617;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln70_reg_1586 <= icmp_ln70_fu_705_p2;
        icmp_ln70_reg_1586_pp0_iter1_reg <= icmp_ln70_reg_1586;
        img2_16_addr_reg_1622 <= zext_ln80_1_fu_805_p1;
        img2_16_addr_reg_1622_pp0_iter1_reg <= img2_16_addr_reg_1622;
        or_ln73_2_reg_1638 <= or_ln73_2_fu_867_p2;
        or_ln73_2_reg_1638_pp0_iter1_reg <= or_ln73_2_reg_1638;
        select_ln70_1_reg_1595 <= select_ln70_1_fu_749_p3;
        select_ln70_1_reg_1595_pp0_iter1_reg <= select_ln70_1_reg_1595;
        select_ln70_2_reg_1600 <= select_ln70_2_fu_757_p3;
        select_ln70_2_reg_1600_pp0_iter1_reg <= select_ln70_2_reg_1600;
        tmp_80_reg_1633 <= {{mul_ln71_1_fu_821_p2[10:7]}};
        tmp_80_reg_1633_pp0_iter1_reg <= tmp_80_reg_1633;
        trunc_ln71_reg_1627 <= trunc_ln71_fu_813_p1;
        trunc_ln71_reg_1627_pp0_iter1_reg <= trunc_ln71_reg_1627;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        It16_addr_reg_1607_pp0_iter2_reg <= It16_addr_reg_1607_pp0_iter1_reg;
        It16_addr_reg_1607_pp0_iter3_reg <= It16_addr_reg_1607_pp0_iter2_reg;
        It16_addr_reg_1607_pp0_iter4_reg <= It16_addr_reg_1607_pp0_iter3_reg;
        It16_addr_reg_1607_pp0_iter5_reg <= It16_addr_reg_1607_pp0_iter4_reg;
        It16_addr_reg_1607_pp0_iter6_reg <= It16_addr_reg_1607_pp0_iter5_reg;
        It16_addr_reg_1607_pp0_iter7_reg <= It16_addr_reg_1607_pp0_iter6_reg;
        It16_addr_reg_1607_pp0_iter8_reg <= It16_addr_reg_1607_pp0_iter7_reg;
        It16_addr_reg_1607_pp0_iter9_reg <= It16_addr_reg_1607_pp0_iter8_reg;
        Ix16_addr_reg_1612_pp0_iter2_reg <= Ix16_addr_reg_1612_pp0_iter1_reg;
        Ix16_addr_reg_1612_pp0_iter3_reg <= Ix16_addr_reg_1612_pp0_iter2_reg;
        Ix16_addr_reg_1612_pp0_iter4_reg <= Ix16_addr_reg_1612_pp0_iter3_reg;
        Ix16_addr_reg_1612_pp0_iter5_reg <= Ix16_addr_reg_1612_pp0_iter4_reg;
        Ix16_addr_reg_1612_pp0_iter6_reg <= Ix16_addr_reg_1612_pp0_iter5_reg;
        Ix16_addr_reg_1612_pp0_iter7_reg <= Ix16_addr_reg_1612_pp0_iter6_reg;
        Ix16_addr_reg_1612_pp0_iter8_reg <= Ix16_addr_reg_1612_pp0_iter7_reg;
        Ix16_addr_reg_1612_pp0_iter9_reg <= Ix16_addr_reg_1612_pp0_iter8_reg;
        Iy16_addr_reg_1617_pp0_iter2_reg <= Iy16_addr_reg_1617_pp0_iter1_reg;
        Iy16_addr_reg_1617_pp0_iter3_reg <= Iy16_addr_reg_1617_pp0_iter2_reg;
        Iy16_addr_reg_1617_pp0_iter4_reg <= Iy16_addr_reg_1617_pp0_iter3_reg;
        Iy16_addr_reg_1617_pp0_iter5_reg <= Iy16_addr_reg_1617_pp0_iter4_reg;
        Iy16_addr_reg_1617_pp0_iter6_reg <= Iy16_addr_reg_1617_pp0_iter5_reg;
        Iy16_addr_reg_1617_pp0_iter7_reg <= Iy16_addr_reg_1617_pp0_iter6_reg;
        Iy16_addr_reg_1617_pp0_iter8_reg <= Iy16_addr_reg_1617_pp0_iter7_reg;
        Iy16_addr_reg_1617_pp0_iter9_reg <= Iy16_addr_reg_1617_pp0_iter8_reg;
        add_ln79_1_reg_1651 <= add_ln79_1_fu_898_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln70_reg_1586_pp0_iter2_reg <= icmp_ln70_reg_1586_pp0_iter1_reg;
        icmp_ln70_reg_1586_pp0_iter3_reg <= icmp_ln70_reg_1586_pp0_iter2_reg;
        icmp_ln70_reg_1586_pp0_iter4_reg <= icmp_ln70_reg_1586_pp0_iter3_reg;
        icmp_ln70_reg_1586_pp0_iter5_reg <= icmp_ln70_reg_1586_pp0_iter4_reg;
        icmp_ln70_reg_1586_pp0_iter6_reg <= icmp_ln70_reg_1586_pp0_iter5_reg;
        icmp_ln70_reg_1586_pp0_iter7_reg <= icmp_ln70_reg_1586_pp0_iter6_reg;
        icmp_ln70_reg_1586_pp0_iter8_reg <= icmp_ln70_reg_1586_pp0_iter7_reg;
        icmp_ln70_reg_1586_pp0_iter9_reg <= icmp_ln70_reg_1586_pp0_iter8_reg;
        img2_16_addr_reg_1622_pp0_iter2_reg <= img2_16_addr_reg_1622_pp0_iter1_reg;
        img2_16_addr_reg_1622_pp0_iter3_reg <= img2_16_addr_reg_1622_pp0_iter2_reg;
        img2_16_addr_reg_1622_pp0_iter4_reg <= img2_16_addr_reg_1622_pp0_iter3_reg;
        img2_16_addr_reg_1622_pp0_iter5_reg <= img2_16_addr_reg_1622_pp0_iter4_reg;
        img2_16_addr_reg_1622_pp0_iter6_reg <= img2_16_addr_reg_1622_pp0_iter5_reg;
        img2_16_addr_reg_1622_pp0_iter7_reg <= img2_16_addr_reg_1622_pp0_iter6_reg;
        img2_16_addr_reg_1622_pp0_iter8_reg <= img2_16_addr_reg_1622_pp0_iter7_reg;
        or_ln73_2_reg_1638_pp0_iter2_reg <= or_ln73_2_reg_1638_pp0_iter1_reg;
        or_ln73_2_reg_1638_pp0_iter3_reg <= or_ln73_2_reg_1638_pp0_iter2_reg;
        or_ln73_2_reg_1638_pp0_iter4_reg <= or_ln73_2_reg_1638_pp0_iter3_reg;
        or_ln73_2_reg_1638_pp0_iter5_reg <= or_ln73_2_reg_1638_pp0_iter4_reg;
        or_ln73_2_reg_1638_pp0_iter6_reg <= or_ln73_2_reg_1638_pp0_iter5_reg;
        or_ln73_2_reg_1638_pp0_iter7_reg <= or_ln73_2_reg_1638_pp0_iter6_reg;
        or_ln73_2_reg_1638_pp0_iter8_reg <= or_ln73_2_reg_1638_pp0_iter7_reg;
        or_ln73_2_reg_1638_pp0_iter9_reg <= or_ln73_2_reg_1638_pp0_iter8_reg;
        select_ln70_1_reg_1595_pp0_iter2_reg <= select_ln70_1_reg_1595_pp0_iter1_reg;
        select_ln70_1_reg_1595_pp0_iter3_reg <= select_ln70_1_reg_1595_pp0_iter2_reg;
        select_ln70_1_reg_1595_pp0_iter4_reg <= select_ln70_1_reg_1595_pp0_iter3_reg;
        select_ln70_1_reg_1595_pp0_iter5_reg <= select_ln70_1_reg_1595_pp0_iter4_reg;
        select_ln70_1_reg_1595_pp0_iter6_reg <= select_ln70_1_reg_1595_pp0_iter5_reg;
        select_ln70_1_reg_1595_pp0_iter7_reg <= select_ln70_1_reg_1595_pp0_iter6_reg;
        select_ln70_1_reg_1595_pp0_iter8_reg <= select_ln70_1_reg_1595_pp0_iter7_reg;
        select_ln70_2_reg_1600_pp0_iter2_reg <= select_ln70_2_reg_1600_pp0_iter1_reg;
        select_ln70_2_reg_1600_pp0_iter3_reg <= select_ln70_2_reg_1600_pp0_iter2_reg;
        select_ln70_2_reg_1600_pp0_iter4_reg <= select_ln70_2_reg_1600_pp0_iter3_reg;
        select_ln70_2_reg_1600_pp0_iter5_reg <= select_ln70_2_reg_1600_pp0_iter4_reg;
        select_ln70_2_reg_1600_pp0_iter6_reg <= select_ln70_2_reg_1600_pp0_iter5_reg;
        select_ln70_2_reg_1600_pp0_iter7_reg <= select_ln70_2_reg_1600_pp0_iter6_reg;
        select_ln70_2_reg_1600_pp0_iter8_reg <= select_ln70_2_reg_1600_pp0_iter7_reg;
        tmp_80_reg_1633_pp0_iter2_reg <= tmp_80_reg_1633_pp0_iter1_reg;
        tmp_80_reg_1633_pp0_iter3_reg <= tmp_80_reg_1633_pp0_iter2_reg;
        tmp_80_reg_1633_pp0_iter4_reg <= tmp_80_reg_1633_pp0_iter3_reg;
        tmp_80_reg_1633_pp0_iter5_reg <= tmp_80_reg_1633_pp0_iter4_reg;
        tmp_80_reg_1633_pp0_iter6_reg <= tmp_80_reg_1633_pp0_iter5_reg;
        tmp_80_reg_1633_pp0_iter7_reg <= tmp_80_reg_1633_pp0_iter6_reg;
        tmp_80_reg_1633_pp0_iter8_reg <= tmp_80_reg_1633_pp0_iter7_reg;
        trunc_ln70_reg_1642 <= trunc_ln70_fu_894_p1;
        trunc_ln70_reg_1642_pp0_iter9_reg <= trunc_ln70_reg_1642;
        trunc_ln71_1_reg_1656 <= trunc_ln71_1_fu_903_p1;
        trunc_ln71_1_reg_1656_pp0_iter9_reg <= trunc_ln71_1_reg_1656;
        trunc_ln71_reg_1627_pp0_iter2_reg <= trunc_ln71_reg_1627_pp0_iter1_reg;
        trunc_ln71_reg_1627_pp0_iter3_reg <= trunc_ln71_reg_1627_pp0_iter2_reg;
        trunc_ln71_reg_1627_pp0_iter4_reg <= trunc_ln71_reg_1627_pp0_iter3_reg;
        trunc_ln71_reg_1627_pp0_iter5_reg <= trunc_ln71_reg_1627_pp0_iter4_reg;
        trunc_ln71_reg_1627_pp0_iter6_reg <= trunc_ln71_reg_1627_pp0_iter5_reg;
        trunc_ln71_reg_1627_pp0_iter7_reg <= trunc_ln71_reg_1627_pp0_iter6_reg;
        trunc_ln71_reg_1627_pp0_iter8_reg <= trunc_ln71_reg_1627_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_storemerge_reg_613 <= ap_phi_reg_pp0_iter9_storemerge_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_storemerge_reg_613 <= ap_phi_reg_pp0_iter1_storemerge_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_storemerge_reg_613 <= ap_phi_reg_pp0_iter2_storemerge_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_storemerge_reg_613 <= ap_phi_reg_pp0_iter3_storemerge_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_storemerge_reg_613 <= ap_phi_reg_pp0_iter4_storemerge_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_storemerge_reg_613 <= ap_phi_reg_pp0_iter5_storemerge_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_storemerge_reg_613 <= ap_phi_reg_pp0_iter6_storemerge_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_storemerge_reg_613 <= ap_phi_reg_pp0_iter7_storemerge_reg_613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_storemerge_reg_613 <= ap_phi_reg_pp0_iter8_storemerge_reg_613;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        It16_ce0_local = 1'b1;
    end else begin
        It16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        It16_we0_local = 1'b1;
    end else begin
        It16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        Ix16_ce0_local = 1'b1;
    end else begin
        Ix16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ix16_ce1_local = 1'b1;
    end else begin
        Ix16_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (or_ln73_2_reg_1638_pp0_iter9_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter9_reg == 1'd0))) begin
        Ix16_we0_local = 1'b1;
    end else begin
        Ix16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_fu_705_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln73_2_fu_867_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ix16_we1_local = 1'b1;
    end else begin
        Ix16_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        Iy16_ce0_local = 1'b1;
    end else begin
        Iy16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Iy16_ce1_local = 1'b1;
    end else begin
        Iy16_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (or_ln73_2_reg_1638_pp0_iter9_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter9_reg == 1'd0))) begin
        Iy16_we0_local = 1'b1;
    end else begin
        Iy16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_fu_705_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln73_2_fu_867_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Iy16_we1_local = 1'b1;
    end else begin
        Iy16_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln70_fu_705_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln73_2_reg_1638_pp0_iter9_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter9_reg == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_617_p4 = sub_ln80_fu_1558_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_617_p4 = ap_phi_reg_pp0_iter10_storemerge_reg_613;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_load = 5'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_y_load = 5'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        img2_16_ce0_local = 1'b1;
    end else begin
        img2_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local = zext_ln80_2_fu_1114_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local = zext_ln79_4_fu_1095_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local = zext_ln79_3_fu_1076_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local = zext_ln78_6_fu_1210_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local = zext_ln78_3_fu_1162_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 
    == 2'd0) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local = zext_ln80_2_fu_1114_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local = zext_ln79_4_fu_1095_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local = zext_ln79_3_fu_1076_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local = zext_ln78_6_fu_1210_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local = zext_ln78_3_fu_1162_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 
    == 2'd0) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local = zext_ln80_2_fu_1114_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local = zext_ln79_4_fu_1095_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local = zext_ln79_3_fu_1076_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local = zext_ln78_6_fu_1210_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local = zext_ln78_3_fu_1162_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 
    == 2'd0) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local = zext_ln80_2_fu_1114_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local = zext_ln79_4_fu_1095_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local = zext_ln79_3_fu_1076_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local = zext_ln78_6_fu_1210_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local = zext_ln78_3_fu_1162_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 
    == 2'd0) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local = zext_ln80_2_fu_1114_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local = zext_ln79_4_fu_1095_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local = zext_ln79_3_fu_1076_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local = zext_ln78_6_fu_1210_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local = zext_ln78_3_fu_1162_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 
    == 2'd0) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local = zext_ln80_2_fu_1114_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local = zext_ln79_4_fu_1095_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local = zext_ln79_3_fu_1076_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local = zext_ln78_6_fu_1210_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local = zext_ln78_3_fu_1162_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 
    == 2'd0) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local = zext_ln80_2_fu_1114_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local = zext_ln79_4_fu_1095_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local = zext_ln79_3_fu_1076_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local = zext_ln78_6_fu_1210_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local = zext_ln78_3_fu_1162_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 
    == 2'd0) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local = zext_ln80_2_fu_1114_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local = zext_ln79_4_fu_1095_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local = zext_ln79_3_fu_1076_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local = zext_ln78_6_fu_1210_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local = zext_ln78_3_fu_1162_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 
    == 2'd0) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1267)) begin
        if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local = zext_ln80_2_fu_1114_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local = zext_ln79_4_fu_1095_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local = zext_ln79_3_fu_1076_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd0) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local = zext_ln78_6_fu_1210_p1;
        end else if (((trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local = zext_ln78_3_fu_1162_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd0) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd2) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 == 2'd1) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (trunc_ln71_1_reg_1656 
    == 2'd0) & (trunc_ln70_reg_1642 == 2'd2) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign It16_address0 = It16_addr_reg_1607_pp0_iter9_reg;

assign It16_ce0 = It16_ce0_local;

assign It16_d0 = ap_phi_mux_storemerge_phi_fu_617_p4;

assign It16_we0 = It16_we0_local;

assign Ix16_address0 = Ix16_addr_reg_1612_pp0_iter9_reg;

assign Ix16_address1 = zext_ln80_1_fu_805_p1;

assign Ix16_ce0 = Ix16_ce0_local;

assign Ix16_ce1 = Ix16_ce1_local;

assign Ix16_d0 = select_ln78_fu_1429_p3;

assign Ix16_d1 = 16'd0;

assign Ix16_we0 = Ix16_we0_local;

assign Ix16_we1 = Ix16_we1_local;

assign Iy16_address0 = Iy16_addr_reg_1617_pp0_iter9_reg;

assign Iy16_address1 = zext_ln80_1_fu_805_p1;

assign Iy16_ce0 = Iy16_ce0_local;

assign Iy16_ce1 = Iy16_ce1_local;

assign Iy16_d0 = select_ln79_fu_1530_p3;

assign Iy16_d1 = 16'd0;

assign Iy16_we0 = Iy16_we0_local;

assign Iy16_we1 = Iy16_we1_local;

assign add_ln70_fu_711_p2 = (ap_sig_allocacmp_indvar_flatten_load + 9'd1);

assign add_ln71_fu_873_p2 = (select_ln70_fu_729_p3 + 5'd1);

assign add_ln78_1_fu_1175_p2 = ($signed(trunc_ln71_reg_1627_pp0_iter8_reg) + $signed(4'd15));

assign add_ln78_2_fu_1156_p2 = (sub_ln70_fu_956_p2 + zext_ln78_2_fu_1152_p1);

assign add_ln78_3_fu_1204_p2 = (sub_ln70_fu_956_p2 + zext_ln78_5_fu_1200_p1);

assign add_ln78_fu_1127_p2 = (trunc_ln71_reg_1627_pp0_iter8_reg + 4'd1);

assign add_ln79_1_fu_898_p2 = ($signed(select_ln70_2_reg_1600_pp0_iter7_reg) + $signed(5'd31));

assign add_ln79_2_fu_743_p2 = (ap_sig_allocacmp_y_load + 5'd1);

assign add_ln79_3_fu_1070_p2 = (sub_ln79_3_fu_1011_p2 + zext_ln79_2_fu_1067_p1);

assign add_ln79_4_fu_1089_p2 = (sub_ln79_4_fu_1061_p2 + zext_ln79_2_fu_1067_p1);

assign add_ln79_fu_737_p2 = (ap_sig_allocacmp_y_load + 5'd2);

assign add_ln80_1_fu_1108_p2 = (sub_ln70_fu_956_p2 + zext_ln79_2_fu_1067_p1);

assign add_ln80_fu_799_p2 = (tmp_69_fu_769_p3 + zext_ln80_fu_795_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1267 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (or_ln73_2_reg_1638_pp0_iter8_reg == 1'd0) & (icmp_ln70_reg_1586_pp0_iter8_reg == 1'd0));
end

always @ (*) begin
    ap_condition_408 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_613 = 'bx;

assign ap_ready = ap_ready_sig;

assign grp_fu_630_p7 = 'bx;

assign grp_fu_649_p7 = 'bx;

assign grp_fu_668_p7 = 'bx;

assign grp_fu_777_p1 = 5'd3;

assign grp_fu_837_p1 = 5'd3;

assign icmp_ln70_fu_705_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_723_p2 = ((ap_sig_allocacmp_x_load == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln73_1_fu_789_p2 = ((select_ln70_2_fu_757_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln73_2_fu_843_p2 = ((select_ln70_fu_729_p3 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln73_3_fu_849_p2 = ((select_ln70_fu_729_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_783_p2 = ((select_ln70_2_fu_757_p3 == 5'd0) ? 1'b1 : 1'b0);

assign img2_16_address0 = img2_16_addr_reg_1622_pp0_iter8_reg;

assign img2_16_ce0 = img2_16_ce0_local;

assign mul_ln70_fu_910_p0 = mul_ln70_fu_910_p00;

assign mul_ln70_fu_910_p00 = select_ln70_2_reg_1600_pp0_iter8_reg;

assign mul_ln70_fu_910_p1 = 11'd43;

assign mul_ln71_1_fu_821_p0 = mul_ln71_1_fu_821_p00;

assign mul_ln71_1_fu_821_p00 = select_ln70_fu_729_p3;

assign mul_ln71_1_fu_821_p1 = 11'd43;

assign mul_ln71_fu_625_p0 = mul_ln71_fu_625_p00;

assign mul_ln71_fu_625_p00 = $unsigned(sext_ln71_fu_1017_p1);

assign mul_ln71_fu_625_p1 = 129'd24595658764946068822;

assign mul_ln78_1_fu_1184_p0 = mul_ln78_1_fu_1184_p00;

assign mul_ln78_1_fu_1184_p00 = add_ln78_1_fu_1175_p2;

assign mul_ln78_1_fu_1184_p1 = 9'd22;

assign mul_ln78_fu_1136_p0 = mul_ln78_fu_1136_p00;

assign mul_ln78_fu_1136_p00 = add_ln78_fu_1127_p2;

assign mul_ln78_fu_1136_p1 = 9'd22;

assign mul_ln79_fu_965_p0 = mul_ln79_fu_965_p00;

assign mul_ln79_fu_965_p00 = select_ln70_1_reg_1595_pp0_iter8_reg;

assign mul_ln79_fu_965_p1 = 11'd43;

assign or_ln73_1_fu_861_p2 = (icmp_ln73_fu_783_p2 | icmp_ln73_2_fu_843_p2);

assign or_ln73_2_fu_867_p2 = (or_ln73_fu_855_p2 | or_ln73_1_fu_861_p2);

assign or_ln73_fu_855_p2 = (icmp_ln73_3_fu_849_p2 | icmp_ln73_1_fu_789_p2);

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9_ce0_local;

assign p_shl1_fu_1053_p3 = {{tmp_79_fu_1043_p4}, {1'd0}};

assign p_shl_fu_1035_p3 = {{tmp_78_fu_1025_p4}, {3'd0}};

assign select_ln70_1_fu_749_p3 = ((icmp_ln71_fu_723_p2[0:0] == 1'b1) ? add_ln79_fu_737_p2 : add_ln79_2_fu_743_p2);

assign select_ln70_2_fu_757_p3 = ((icmp_ln71_fu_723_p2[0:0] == 1'b1) ? add_ln79_2_fu_743_p2 : ap_sig_allocacmp_y_load);

assign select_ln70_fu_729_p3 = ((icmp_ln71_fu_723_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_x_load);

assign select_ln78_fu_1429_p3 = ((tmp_83_fu_1389_p3[0:0] == 1'b1) ? sub_ln78_2_fu_1423_p2 : trunc_ln78_2_fu_1413_p4);

assign select_ln79_fu_1530_p3 = ((tmp_84_fu_1490_p3[0:0] == 1'b1) ? sub_ln79_2_fu_1524_p2 : trunc_ln79_2_fu_1514_p4);

assign sext_ln71_fu_1017_p1 = $signed(add_ln79_1_reg_1651);

assign sext_ln78_1_fu_1379_p1 = $signed(tmp_56_fu_1360_p9);

assign sext_ln78_fu_1299_p1 = $signed(tmp_52_fu_1280_p9);

assign sext_ln79_1_fu_1480_p1 = $signed(tmp_64_fu_1461_p9);

assign sext_ln79_fu_1457_p1 = $signed(tmp_60_fu_1438_p9);

assign sub_ln70_fu_956_p2 = (tmp_73_fu_944_p3 - zext_ln78_fu_952_p1);

assign sub_ln78_1_fu_1397_p2 = (17'd0 - sub_ln78_fu_1383_p2);

assign sub_ln78_2_fu_1423_p2 = (16'd0 - trunc_ln78_1_fu_1403_p4);

assign sub_ln78_fu_1383_p2 = ($signed(sext_ln78_fu_1299_p1) - $signed(sext_ln78_1_fu_1379_p1));

assign sub_ln79_1_fu_1498_p2 = (17'd0 - sub_ln79_fu_1484_p2);

assign sub_ln79_2_fu_1524_p2 = (16'd0 - trunc_ln79_1_fu_1504_p4);

assign sub_ln79_3_fu_1011_p2 = (tmp_77_fu_999_p3 - zext_ln79_1_fu_1007_p1);

assign sub_ln79_4_fu_1061_p2 = (p_shl_fu_1035_p3 - p_shl1_fu_1053_p3);

assign sub_ln79_fu_1484_p2 = ($signed(sext_ln79_fu_1457_p1) - $signed(sext_ln79_1_fu_1480_p1));

assign sub_ln80_fu_1558_p2 = (img2_16_q0 - tmp_68_fu_1539_p9);

assign tmp_51_fu_1261_p7 = 'bx;

assign tmp_52_fu_1280_p7 = 'bx;

assign tmp_53_fu_1303_p7 = 'bx;

assign tmp_54_fu_1322_p7 = 'bx;

assign tmp_55_fu_1341_p7 = 'bx;

assign tmp_56_fu_1360_p7 = 'bx;

assign tmp_60_fu_1438_p7 = 'bx;

assign tmp_64_fu_1461_p7 = 'bx;

assign tmp_68_fu_1539_p7 = 'bx;

assign tmp_69_fu_769_p3 = {{trunc_ln80_fu_765_p1}, {4'd0}};

assign tmp_70_fu_916_p4 = {{mul_ln70_fu_910_p2[10:7]}};

assign tmp_71_fu_926_p4 = {{mul_ln70_fu_910_p2[9:7]}};

assign tmp_72_fu_936_p3 = {{tmp_70_fu_916_p4}, {1'd0}};

assign tmp_73_fu_944_p3 = {{tmp_71_fu_926_p4}, {3'd0}};

assign tmp_74_fu_971_p4 = {{mul_ln79_fu_965_p2[10:7]}};

assign tmp_75_fu_981_p4 = {{mul_ln79_fu_965_p2[9:7]}};

assign tmp_76_fu_991_p3 = {{tmp_74_fu_971_p4}, {1'd0}};

assign tmp_77_fu_999_p3 = {{tmp_75_fu_981_p4}, {3'd0}};

assign tmp_78_fu_1025_p4 = {{mul_ln71_fu_625_p2[68:66]}};

assign tmp_79_fu_1043_p4 = {{mul_ln71_fu_625_p2[70:66]}};

assign tmp_81_fu_1142_p4 = {{mul_ln78_fu_1136_p2[8:6]}};

assign tmp_82_fu_1190_p4 = {{mul_ln78_1_fu_1184_p2[8:6]}};

assign tmp_83_fu_1389_p3 = sub_ln78_fu_1383_p2[32'd16];

assign tmp_84_fu_1490_p3 = sub_ln79_fu_1484_p2[32'd16];

assign tmp_fu_1223_p7 = 'bx;

assign tmp_s_fu_1242_p7 = 'bx;

assign trunc_ln70_fu_894_p1 = grp_fu_777_p2[1:0];

assign trunc_ln71_1_fu_903_p1 = grp_fu_837_p2[1:0];

assign trunc_ln71_fu_813_p1 = select_ln70_fu_729_p3[3:0];

assign trunc_ln78_1_fu_1403_p4 = {{sub_ln78_1_fu_1397_p2[16:1]}};

assign trunc_ln78_2_fu_1413_p4 = {{sub_ln78_fu_1383_p2[16:1]}};

assign trunc_ln79_1_fu_1504_p4 = {{sub_ln79_1_fu_1498_p2[16:1]}};

assign trunc_ln79_2_fu_1514_p4 = {{sub_ln79_fu_1484_p2[16:1]}};

assign trunc_ln80_fu_765_p1 = select_ln70_2_fu_757_p3[3:0];

assign zext_ln78_2_fu_1152_p1 = tmp_81_fu_1142_p4;

assign zext_ln78_3_fu_1162_p1 = add_ln78_2_fu_1156_p2;

assign zext_ln78_5_fu_1200_p1 = tmp_82_fu_1190_p4;

assign zext_ln78_6_fu_1210_p1 = add_ln78_3_fu_1204_p2;

assign zext_ln78_fu_952_p1 = tmp_72_fu_936_p3;

assign zext_ln79_1_fu_1007_p1 = tmp_76_fu_991_p3;

assign zext_ln79_2_fu_1067_p1 = tmp_80_reg_1633_pp0_iter8_reg;

assign zext_ln79_3_fu_1076_p1 = add_ln79_3_fu_1070_p2;

assign zext_ln79_4_fu_1095_p1 = add_ln79_4_fu_1089_p2;

assign zext_ln80_1_fu_805_p1 = add_ln80_fu_799_p2;

assign zext_ln80_2_fu_1114_p1 = add_ln80_1_fu_1108_p2;

assign zext_ln80_fu_795_p1 = select_ln70_fu_729_p3;

endmodule //pyramidal_hs_compute_derivatives_16
