# SystemVerilog Mode 0 SPI Peripheral

Based on [nandland](https://github.com/nandland/spi-slave) but
rewritten in SystemVerilog and only Mode 0 is supported.
