#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00320BC0 .scope module, "exercicio03" "exercicio03" 2 6;
 .timescale 0 0;
v00369BB0_0 .var "addr", 0 0;
v00369C08_0 .var "clear", 0 0;
v00369C60_0 .var "clk", 0 0;
v00369CB8_0 .var "in", 7 0;
RS_00335814/0/0 .resolv tri, L_0036A420, L_0036A4D0, L_0036A580, L_0036A630;
RS_00335814/0/4 .resolv tri, L_0036A6E0, L_0036A790, L_0036A840, L_0036A8F0;
RS_00335814 .resolv tri, RS_00335814/0/0, RS_00335814/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v00369D10_0 .net8 "out", 7 0, RS_00335814; 8 drivers
v00369D68_0 .var "rw", 0 0;
S_003209A0 .scope module, "R" "RAM1x8" 2 11, 3 10, S_00320BC0;
 .timescale 0 0;
L_0036B4E8 .functor BUF 1, L_0036A478, C4<0>, C4<0>, C4<0>;
L_0036B590 .functor BUF 1, L_0036A528, C4<0>, C4<0>, C4<0>;
L_0036B2B8 .functor BUF 1, L_0036A5D8, C4<0>, C4<0>, C4<0>;
L_0036B6A8 .functor BUF 1, L_0036A688, C4<0>, C4<0>, C4<0>;
L_0036BAB8 .functor BUF 1, L_0036A738, C4<0>, C4<0>, C4<0>;
L_0036BB60 .functor BUF 1, L_0036A7E8, C4<0>, C4<0>, C4<0>;
L_0036BC08 .functor BUF 1, L_0036A898, C4<0>, C4<0>, C4<0>;
L_0036BCB0 .functor BUF 1, L_0036A948, C4<0>, C4<0>, C4<0>;
v00369370_0 .net *"_s11", 0 0, L_0036A528; 1 drivers
v003693C8_0 .net *"_s12", 0 0, L_0036B2B8; 1 drivers
v00369420_0 .net *"_s15", 0 0, L_0036A5D8; 1 drivers
v00369478_0 .net *"_s16", 0 0, L_0036B6A8; 1 drivers
v003694D0_0 .net *"_s19", 0 0, L_0036A688; 1 drivers
v00369528_0 .net *"_s20", 0 0, L_0036BAB8; 1 drivers
v00369580_0 .net *"_s23", 0 0, L_0036A738; 1 drivers
v003695D8_0 .net *"_s24", 0 0, L_0036BB60; 1 drivers
v00369630_0 .net *"_s27", 0 0, L_0036A7E8; 1 drivers
v00369688_0 .net *"_s28", 0 0, L_0036BC08; 1 drivers
v003696E0_0 .net *"_s31", 0 0, L_0036A898; 1 drivers
v00369738_0 .net *"_s32", 0 0, L_0036BCB0; 1 drivers
v00369790_0 .net *"_s35", 0 0, L_0036A948; 1 drivers
v003697E8_0 .net *"_s4", 0 0, L_0036B4E8; 1 drivers
v00369840_0 .net *"_s7", 0 0, L_0036A478; 1 drivers
v00369898_0 .net *"_s8", 0 0, L_0036B590; 1 drivers
v003698F0_0 .net "addr", 0 0, v00369BB0_0; 1 drivers
v00369948_0 .net "clear", 0 0, v00369C08_0; 1 drivers
v003699A0_0 .net "clk", 0 0, v00369C60_0; 1 drivers
v003699F8_0 .net "in", 7 0, v00369CB8_0; 1 drivers
v00369A50_0 .alias "out", 7 0, v00369D10_0;
v00369AA8_0 .net "rw", 0 0, v00369D68_0; 1 drivers
RS_00335664 .resolv tri, L_00369DC0, L_00369E70, L_00369F20, L_0036A000;
v00369B00_0 .net8 "s0", 3 0, RS_00335664; 4 drivers
RS_00335454 .resolv tri, L_0036A108, L_0036A1B8, L_0036A268, L_0036A318;
v00369B58_0 .net8 "s1", 3 0, RS_00335454; 4 drivers
L_0036A0B0 .part v00369CB8_0, 0, 4;
L_0036A3C8 .part v00369CB8_0, 4, 4;
L_0036A420 .part/pv L_0036B4E8, 0, 1, 8;
L_0036A478 .part RS_00335664, 0, 1;
L_0036A4D0 .part/pv L_0036B590, 1, 1, 8;
L_0036A528 .part RS_00335664, 1, 1;
L_0036A580 .part/pv L_0036B2B8, 2, 1, 8;
L_0036A5D8 .part RS_00335664, 2, 1;
L_0036A630 .part/pv L_0036B6A8, 3, 1, 8;
L_0036A688 .part RS_00335664, 3, 1;
L_0036A6E0 .part/pv L_0036BAB8, 4, 1, 8;
L_0036A738 .part RS_00335454, 0, 1;
L_0036A790 .part/pv L_0036BB60, 5, 1, 8;
L_0036A7E8 .part RS_00335454, 1, 1;
L_0036A840 .part/pv L_0036BC08, 6, 1, 8;
L_0036A898 .part RS_00335454, 2, 1;
L_0036A8F0 .part/pv L_0036BCB0, 7, 1, 8;
L_0036A948 .part RS_00335454, 3, 1;
S_00320D58 .scope module, "R1" "RAM1x4" 3 13, 4 17, S_003209A0;
 .timescale 0 0;
v00369160_0 .alias "addr", 0 0, v003698F0_0;
v003691B8_0 .alias "clear", 0 0, v00369948_0;
v00369210_0 .alias "clk", 0 0, v003699A0_0;
v00369268_0 .net "in", 3 0, L_0036A0B0; 1 drivers
v003692C0_0 .alias "out", 3 0, v00369B00_0;
v00369318_0 .alias "rw", 0 0, v00369AA8_0;
L_00369DC0 .part/pv L_0032D9B0, 0, 1, 4;
L_00369E18 .part L_0036A0B0, 0, 1;
L_00369E70 .part/pv L_0032DB00, 1, 1, 4;
L_00369EC8 .part L_0036A0B0, 1, 1;
L_00369F20 .part/pv L_0032DC50, 2, 1, 4;
L_00369FA8 .part L_0036A0B0, 2, 1;
L_0036A000 .part/pv L_0036AFA8, 3, 1, 4;
L_0036A058 .part L_0036A0B0, 3, 1;
S_00321A18 .scope module, "R1" "RAM1x1" 4 18, 4 10, S_00320D58;
 .timescale 0 0;
L_0032D978 .functor AND 1, v00369BB0_0, v00369D68_0, v00369C60_0, C4<1>;
L_0032D9B0 .functor AND 1, v00368BE0_0, v00369BB0_0, C4<1>, C4<1>;
v00368C90_0 .alias "addr", 0 0, v003698F0_0;
v00368CE8_0 .alias "clear", 0 0, v00369948_0;
v00368D40_0 .alias "clk", 0 0, v003699A0_0;
v00368D98_0 .net "in", 0 0, L_00369E18; 1 drivers
v00368FA8_0 .net "out", 0 0, L_0032D9B0; 1 drivers
v00369000_0 .alias "rw", 0 0, v00369AA8_0;
v00369058_0 .net "s0", 0 0, L_0032D978; 1 drivers
v003690B0_0 .net "s1", 0 0, v00368BE0_0; 1 drivers
v00369108_0 .net "s2", 0 0, v00368C38_0; 1 drivers
S_00321AA0 .scope module, "JK" "jkff" 4 13, 5 8, S_00321A18;
 .timescale 0 0;
v00368A80_0 .alias "clear", 0 0, v00369948_0;
v00368AD8_0 .alias "clk", 0 0, v00369058_0;
v00368B30_0 .alias "j", 0 0, v00368D98_0;
v00368B88_0 .alias "k", 0 0, v00368D98_0;
v00368BE0_0 .var "q", 0 0;
v00368C38_0 .var "qnot", 0 0;
E_00334790 .event posedge, v00368AD8_0;
S_00320C48 .scope module, "R2" "RAM1x1" 4 19, 4 10, S_00320D58;
 .timescale 0 0;
L_0032DA90 .functor AND 1, v00369BB0_0, v00369D68_0, v00369C60_0, C4<1>;
L_0032DB00 .functor AND 1, v003686B8_0, v00369BB0_0, C4<1>, C4<1>;
v00368768_0 .alias "addr", 0 0, v003698F0_0;
v003687C0_0 .alias "clear", 0 0, v00369948_0;
v00368818_0 .alias "clk", 0 0, v003699A0_0;
v00368870_0 .net "in", 0 0, L_00369EC8; 1 drivers
v003688C8_0 .net "out", 0 0, L_0032DB00; 1 drivers
v00368920_0 .alias "rw", 0 0, v00369AA8_0;
v00368978_0 .net "s0", 0 0, L_0032DA90; 1 drivers
v003689D0_0 .net "s1", 0 0, v003686B8_0; 1 drivers
v00368A28_0 .net "s2", 0 0, v00368710_0; 1 drivers
S_00321990 .scope module, "JK" "jkff" 4 13, 5 8, S_00320C48;
 .timescale 0 0;
v00368558_0 .alias "clear", 0 0, v00369948_0;
v003685B0_0 .alias "clk", 0 0, v00368978_0;
v00368608_0 .alias "j", 0 0, v00368870_0;
v00368660_0 .alias "k", 0 0, v00368870_0;
v003686B8_0 .var "q", 0 0;
v00368710_0 .var "qnot", 0 0;
E_003346F0 .event posedge, v003685B0_0;
S_00320F78 .scope module, "R3" "RAM1x1" 4 20, 4 10, S_00320D58;
 .timescale 0 0;
L_0032DBE0 .functor AND 1, v00369BB0_0, v00369D68_0, v00369C60_0, C4<1>;
L_0032DC50 .functor AND 1, v00368190_0, v00369BB0_0, C4<1>, C4<1>;
v00368240_0 .alias "addr", 0 0, v003698F0_0;
v00368298_0 .alias "clear", 0 0, v00369948_0;
v003682F0_0 .alias "clk", 0 0, v003699A0_0;
v00368348_0 .net "in", 0 0, L_00369FA8; 1 drivers
v003683A0_0 .net "out", 0 0, L_0032DC50; 1 drivers
v003683F8_0 .alias "rw", 0 0, v00369AA8_0;
v00368450_0 .net "s0", 0 0, L_0032DBE0; 1 drivers
v003684A8_0 .net "s1", 0 0, v00368190_0; 1 drivers
v00368500_0 .net "s2", 0 0, v003681E8_0; 1 drivers
S_00320EF0 .scope module, "JK" "jkff" 4 13, 5 8, S_00320F78;
 .timescale 0 0;
v00368030_0 .alias "clear", 0 0, v00369948_0;
v00368088_0 .alias "clk", 0 0, v00368450_0;
v003680E0_0 .alias "j", 0 0, v00368348_0;
v00368138_0 .alias "k", 0 0, v00368348_0;
v00368190_0 .var "q", 0 0;
v003681E8_0 .var "qnot", 0 0;
E_00334650 .event posedge, v00368088_0;
S_00320CD0 .scope module, "R4" "RAM1x1" 4 21, 4 10, S_00320D58;
 .timescale 0 0;
L_0032DCC0 .functor AND 1, v00369BB0_0, v00369D68_0, v00369C60_0, C4<1>;
L_0036AFA8 .functor AND 1, v00367C38_0, v00369BB0_0, C4<1>, C4<1>;
v00367CE8_0 .alias "addr", 0 0, v003698F0_0;
v00367D40_0 .alias "clear", 0 0, v00369948_0;
v00367D98_0 .alias "clk", 0 0, v003699A0_0;
v00367E20_0 .net "in", 0 0, L_0036A058; 1 drivers
v00367E78_0 .net "out", 0 0, L_0036AFA8; 1 drivers
v00367ED0_0 .alias "rw", 0 0, v00369AA8_0;
v00367F28_0 .net "s0", 0 0, L_0032DCC0; 1 drivers
v00367F80_0 .net "s1", 0 0, v00367C38_0; 1 drivers
v00367FD8_0 .net "s2", 0 0, v00367C90_0; 1 drivers
S_00321000 .scope module, "JK" "jkff" 4 13, 5 8, S_00320CD0;
 .timescale 0 0;
v00367AD8_0 .alias "clear", 0 0, v00369948_0;
v00367B30_0 .alias "clk", 0 0, v00367F28_0;
v00367B88_0 .alias "j", 0 0, v00367E20_0;
v00367BE0_0 .alias "k", 0 0, v00367E20_0;
v00367C38_0 .var "q", 0 0;
v00367C90_0 .var "qnot", 0 0;
E_00334590 .event posedge, v00367B30_0;
S_00320918 .scope module, "R2" "RAM1x4" 3 14, 4 17, S_003209A0;
 .timescale 0 0;
v003678C8_0 .alias "addr", 0 0, v003698F0_0;
v00367920_0 .alias "clear", 0 0, v00369948_0;
v00367978_0 .alias "clk", 0 0, v003699A0_0;
v003679D0_0 .net "in", 3 0, L_0036A3C8; 1 drivers
v00367A28_0 .alias "out", 3 0, v00369B58_0;
v00367A80_0 .alias "rw", 0 0, v00369AA8_0;
L_0036A108 .part/pv L_0036B0C0, 0, 1, 4;
L_0036A160 .part L_0036A3C8, 0, 1;
L_0036A1B8 .part/pv L_0036B210, 1, 1, 4;
L_0036A210 .part L_0036A3C8, 1, 1;
L_0036A268 .part/pv L_0036B360, 2, 1, 4;
L_0036A2C0 .part L_0036A3C8, 2, 1;
L_0036A318 .part/pv L_0036B440, 3, 1, 4;
L_0036A370 .part L_0036A3C8, 3, 1;
S_00320E68 .scope module, "R1" "RAM1x1" 4 18, 4 10, S_00320918;
 .timescale 0 0;
L_0036B050 .functor AND 1, v00369BB0_0, v00369D68_0, v00369C60_0, C4<1>;
L_0036B0C0 .functor AND 1, v00367500_0, v00369BB0_0, C4<1>, C4<1>;
v003675B0_0 .alias "addr", 0 0, v003698F0_0;
v00367608_0 .alias "clear", 0 0, v00369948_0;
v00367660_0 .alias "clk", 0 0, v003699A0_0;
v003676B8_0 .net "in", 0 0, L_0036A160; 1 drivers
v00367710_0 .net "out", 0 0, L_0036B0C0; 1 drivers
v00367768_0 .alias "rw", 0 0, v00369AA8_0;
v003677C0_0 .net "s0", 0 0, L_0036B050; 1 drivers
v00367818_0 .net "s1", 0 0, v00367500_0; 1 drivers
v00367870_0 .net "s2", 0 0, v00367558_0; 1 drivers
S_00320DE0 .scope module, "JK" "jkff" 4 13, 5 8, S_00320E68;
 .timescale 0 0;
v003673A0_0 .alias "clear", 0 0, v00369948_0;
v003673F8_0 .alias "clk", 0 0, v003677C0_0;
v00367450_0 .alias "j", 0 0, v003676B8_0;
v003674A8_0 .alias "k", 0 0, v003676B8_0;
v00367500_0 .var "q", 0 0;
v00367558_0 .var "qnot", 0 0;
E_003344F0 .event posedge, v003673F8_0;
S_00320A28 .scope module, "R2" "RAM1x1" 4 19, 4 10, S_00320918;
 .timescale 0 0;
L_0036B1A0 .functor AND 1, v00369BB0_0, v00369D68_0, v00369C60_0, C4<1>;
L_0036B210 .functor AND 1, v00366FD8_0, v00369BB0_0, C4<1>, C4<1>;
v00367088_0 .alias "addr", 0 0, v003698F0_0;
v003670E0_0 .alias "clear", 0 0, v00369948_0;
v00367138_0 .alias "clk", 0 0, v003699A0_0;
v00367190_0 .net "in", 0 0, L_0036A210; 1 drivers
v003671E8_0 .net "out", 0 0, L_0036B210; 1 drivers
v00367240_0 .alias "rw", 0 0, v00369AA8_0;
v00367298_0 .net "s0", 0 0, L_0036B1A0; 1 drivers
v003672F0_0 .net "s1", 0 0, v00366FD8_0; 1 drivers
v00367348_0 .net "s2", 0 0, v00367030_0; 1 drivers
S_00320780 .scope module, "JK" "jkff" 4 13, 5 8, S_00320A28;
 .timescale 0 0;
v00366E78_0 .alias "clear", 0 0, v00369948_0;
v00366ED0_0 .alias "clk", 0 0, v00367298_0;
v00366F28_0 .alias "j", 0 0, v00367190_0;
v00366F80_0 .alias "k", 0 0, v00367190_0;
v00366FD8_0 .var "q", 0 0;
v00367030_0 .var "qnot", 0 0;
E_003246B8 .event posedge, v00366ED0_0;
S_00320B38 .scope module, "R3" "RAM1x1" 4 20, 4 10, S_00320918;
 .timescale 0 0;
L_0036B2F0 .functor AND 1, v00369BB0_0, v00369D68_0, v00369C60_0, C4<1>;
L_0036B360 .functor AND 1, v00327340_0, v00369BB0_0, C4<1>, C4<1>;
v003273F0_0 .alias "addr", 0 0, v003698F0_0;
v00327448_0 .alias "clear", 0 0, v00369948_0;
v003274A0_0 .alias "clk", 0 0, v003699A0_0;
v003274F8_0 .net "in", 0 0, L_0036A2C0; 1 drivers
v00327550_0 .net "out", 0 0, L_0036B360; 1 drivers
v003275A8_0 .alias "rw", 0 0, v00369AA8_0;
v00327600_0 .net "s0", 0 0, L_0036B2F0; 1 drivers
v00327658_0 .net "s1", 0 0, v00327340_0; 1 drivers
v00366E20_0 .net "s2", 0 0, v00327398_0; 1 drivers
S_00320AB0 .scope module, "JK" "jkff" 4 13, 5 8, S_00320B38;
 .timescale 0 0;
v003271E0_0 .alias "clear", 0 0, v00369948_0;
v00327238_0 .alias "clk", 0 0, v00327600_0;
v00327290_0 .alias "j", 0 0, v003274F8_0;
v003272E8_0 .alias "k", 0 0, v003274F8_0;
v00327340_0 .var "q", 0 0;
v00327398_0 .var "qnot", 0 0;
E_003240D8 .event posedge, v00327238_0;
S_00320890 .scope module, "R4" "RAM1x1" 4 21, 4 10, S_00320918;
 .timescale 0 0;
L_0036B3D0 .functor AND 1, v00369BB0_0, v00369D68_0, v00369C60_0, C4<1>;
L_0036B440 .functor AND 1, v00326E18_0, v00369BB0_0, C4<1>, C4<1>;
v00326EC8_0 .alias "addr", 0 0, v003698F0_0;
v00326F20_0 .alias "clear", 0 0, v00369948_0;
v00326F78_0 .alias "clk", 0 0, v003699A0_0;
v00326FD0_0 .net "in", 0 0, L_0036A370; 1 drivers
v00327028_0 .net "out", 0 0, L_0036B440; 1 drivers
v00327080_0 .alias "rw", 0 0, v00369AA8_0;
v003270D8_0 .net "s0", 0 0, L_0036B3D0; 1 drivers
v00327130_0 .net "s1", 0 0, v00326E18_0; 1 drivers
v00327188_0 .net "s2", 0 0, v00326E70_0; 1 drivers
S_00320808 .scope module, "JK" "jkff" 4 13, 5 8, S_00320890;
 .timescale 0 0;
v00326CB8_0 .alias "clear", 0 0, v00369948_0;
v00326D10_0 .alias "clk", 0 0, v003270D8_0;
v00326D68_0 .alias "j", 0 0, v00326FD0_0;
v00326DC0_0 .alias "k", 0 0, v00326FD0_0;
v00326E18_0 .var "q", 0 0;
v00326E70_0 .var "qnot", 0 0;
E_00324698 .event posedge, v00326D10_0;
    .scope S_00321AA0;
T_0 ;
    %set/v v00368BE0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00321AA0;
T_1 ;
    %set/v v00368C38_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_00321AA0;
T_2 ;
    %delay 5, 0;
    %load/v 8, v00368A80_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00368BE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00368C38_0, 0, 1;
T_2.0 ;
    %end;
    .thread T_2;
    .scope S_00321AA0;
T_3 ;
    %wait E_00334790;
    %load/v 8, v00368B30_0, 1;
    %load/v 9, v00368B88_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00368BE0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00368C38_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00368B30_0, 1;
    %inv 8, 1;
    %load/v 9, v00368B88_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00368A80_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00368BE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00368C38_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00368B30_0, 1;
    %load/v 9, v00368B88_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v00368BE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00368BE0_0, 0, 8;
    %load/v 8, v00368C38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00368C38_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00321990;
T_4 ;
    %set/v v003686B8_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00321990;
T_5 ;
    %set/v v00368710_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_00321990;
T_6 ;
    %delay 5, 0;
    %load/v 8, v00368558_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003686B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00368710_0, 0, 1;
T_6.0 ;
    %end;
    .thread T_6;
    .scope S_00321990;
T_7 ;
    %wait E_003346F0;
    %load/v 8, v00368608_0, 1;
    %load/v 9, v00368660_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003686B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00368710_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00368608_0, 1;
    %inv 8, 1;
    %load/v 9, v00368660_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00368558_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003686B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00368710_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v00368608_0, 1;
    %load/v 9, v00368660_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v003686B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003686B8_0, 0, 8;
    %load/v 8, v00368710_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00368710_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00320EF0;
T_8 ;
    %set/v v00368190_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00320EF0;
T_9 ;
    %set/v v003681E8_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_00320EF0;
T_10 ;
    %delay 5, 0;
    %load/v 8, v00368030_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00368190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003681E8_0, 0, 1;
T_10.0 ;
    %end;
    .thread T_10;
    .scope S_00320EF0;
T_11 ;
    %wait E_00334650;
    %load/v 8, v003680E0_0, 1;
    %load/v 9, v00368138_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00368190_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003681E8_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v003680E0_0, 1;
    %inv 8, 1;
    %load/v 9, v00368138_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00368030_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00368190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003681E8_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v003680E0_0, 1;
    %load/v 9, v00368138_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v00368190_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00368190_0, 0, 8;
    %load/v 8, v003681E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003681E8_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00321000;
T_12 ;
    %set/v v00367C38_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00321000;
T_13 ;
    %set/v v00367C90_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_00321000;
T_14 ;
    %delay 5, 0;
    %load/v 8, v00367AD8_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00367C38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00367C90_0, 0, 1;
T_14.0 ;
    %end;
    .thread T_14;
    .scope S_00321000;
T_15 ;
    %wait E_00334590;
    %load/v 8, v00367B88_0, 1;
    %load/v 9, v00367BE0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00367C38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00367C90_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v00367B88_0, 1;
    %inv 8, 1;
    %load/v 9, v00367BE0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00367AD8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00367C38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00367C90_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v00367B88_0, 1;
    %load/v 9, v00367BE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %load/v 8, v00367C38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00367C38_0, 0, 8;
    %load/v 8, v00367C90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00367C90_0, 0, 8;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00320DE0;
T_16 ;
    %set/v v00367500_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00320DE0;
T_17 ;
    %set/v v00367558_0, 1, 1;
    %end;
    .thread T_17;
    .scope S_00320DE0;
T_18 ;
    %delay 5, 0;
    %load/v 8, v003673A0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00367500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00367558_0, 0, 1;
T_18.0 ;
    %end;
    .thread T_18;
    .scope S_00320DE0;
T_19 ;
    %wait E_003344F0;
    %load/v 8, v00367450_0, 1;
    %load/v 9, v003674A8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00367500_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00367558_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v00367450_0, 1;
    %inv 8, 1;
    %load/v 9, v003674A8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v003673A0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00367500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00367558_0, 0, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v00367450_0, 1;
    %load/v 9, v003674A8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, v00367500_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00367500_0, 0, 8;
    %load/v 8, v00367558_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00367558_0, 0, 8;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00320780;
T_20 ;
    %set/v v00366FD8_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_00320780;
T_21 ;
    %set/v v00367030_0, 1, 1;
    %end;
    .thread T_21;
    .scope S_00320780;
T_22 ;
    %delay 5, 0;
    %load/v 8, v00366E78_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00366FD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00367030_0, 0, 1;
T_22.0 ;
    %end;
    .thread T_22;
    .scope S_00320780;
T_23 ;
    %wait E_003246B8;
    %load/v 8, v00366F28_0, 1;
    %load/v 9, v00366F80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00366FD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00367030_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v00366F28_0, 1;
    %inv 8, 1;
    %load/v 9, v00366F80_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00366E78_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00366FD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00367030_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v00366F28_0, 1;
    %load/v 9, v00366F80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %load/v 8, v00366FD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00366FD8_0, 0, 8;
    %load/v 8, v00367030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00367030_0, 0, 8;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00320AB0;
T_24 ;
    %set/v v00327340_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_00320AB0;
T_25 ;
    %set/v v00327398_0, 1, 1;
    %end;
    .thread T_25;
    .scope S_00320AB0;
T_26 ;
    %delay 5, 0;
    %load/v 8, v003271E0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00327340_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00327398_0, 0, 1;
T_26.0 ;
    %end;
    .thread T_26;
    .scope S_00320AB0;
T_27 ;
    %wait E_003240D8;
    %load/v 8, v00327290_0, 1;
    %load/v 9, v003272E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00327340_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00327398_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v00327290_0, 1;
    %inv 8, 1;
    %load/v 9, v003272E8_0, 1;
    %and 8, 9, 1;
    %load/v 9, v003271E0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00327340_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00327398_0, 0, 1;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v00327290_0, 1;
    %load/v 9, v003272E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.4, 8;
    %load/v 8, v00327340_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00327340_0, 0, 8;
    %load/v 8, v00327398_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00327398_0, 0, 8;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00320808;
T_28 ;
    %set/v v00326E18_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00320808;
T_29 ;
    %set/v v00326E70_0, 1, 1;
    %end;
    .thread T_29;
    .scope S_00320808;
T_30 ;
    %delay 5, 0;
    %load/v 8, v00326CB8_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00326E18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00326E70_0, 0, 1;
T_30.0 ;
    %end;
    .thread T_30;
    .scope S_00320808;
T_31 ;
    %wait E_00324698;
    %load/v 8, v00326D68_0, 1;
    %load/v 9, v00326DC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00326E18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00326E70_0, 0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v00326D68_0, 1;
    %inv 8, 1;
    %load/v 9, v00326DC0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v00326CB8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00326E18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00326E70_0, 0, 1;
    %jmp T_31.3;
T_31.2 ;
    %load/v 8, v00326D68_0, 1;
    %load/v 9, v00326DC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.4, 8;
    %load/v 8, v00326E18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00326E18_0, 0, 8;
    %load/v 8, v00326E70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00326E70_0, 0, 8;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00320BC0;
T_32 ;
    %vpi_call 2 15 "$display", " in              clock  addr  rw  out";
    %movi 8, 108, 8;
    %set/v v00369CB8_0, 8, 8;
    %set/v v00369C60_0, 0, 1;
    %set/v v00369D68_0, 0, 1;
    %set/v v00369BB0_0, 0, 1;
    %set/v v00369C08_0, 0, 1;
    %vpi_call 2 17 "$monitor", "%b    %b      %b      %b    %b", v00369CB8_0, v00369C60_0, v00369BB0_0, v00369D68_0, v00369D10_0;
    %delay 1, 0;
    %movi 8, 108, 8;
    %set/v v00369CB8_0, 8, 8;
    %set/v v00369C60_0, 0, 1;
    %set/v v00369BB0_0, 0, 1;
    %set/v v00369D68_0, 0, 1;
    %delay 1, 0;
    %movi 8, 108, 8;
    %set/v v00369CB8_0, 8, 8;
    %set/v v00369C60_0, 1, 1;
    %set/v v00369BB0_0, 1, 1;
    %set/v v00369D68_0, 1, 1;
    %delay 1, 0;
    %set/v v00369CB8_0, 0, 8;
    %set/v v00369C60_0, 0, 1;
    %set/v v00369BB0_0, 0, 1;
    %set/v v00369D68_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 21 "$display";
    %delay 1, 0;
    %set/v v00369CB8_0, 0, 8;
    %set/v v00369C60_0, 1, 1;
    %set/v v00369BB0_0, 1, 1;
    %delay 1, 0;
    %set/v v00369CB8_0, 0, 8;
    %set/v v00369C60_0, 0, 1;
    %set/v v00369BB0_0, 0, 1;
    %delay 1, 0;
    %set/v v00369CB8_0, 0, 8;
    %set/v v00369C60_0, 1, 1;
    %set/v v00369BB0_0, 1, 1;
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Exercicio03.v";
    "./ram1x8.v";
    "./ram1x4.v";
    "./jkff.v";
