{"vcs1":{"timestamp_begin":1681481463.200056039, "rt":0.82, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681481464.051289411, "rt":0.87, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681481464.949413713, "rt":0.67, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681481462.905514544}
{"VCS_COMP_START_TIME": 1681481462.905514544}
{"VCS_COMP_END_TIME": 1681481466.176200805}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222680}}
