// Seed: 488794549
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wand id_5,
    output wor id_6,
    output supply0 id_7,
    input wand id_8,
    output wire id_9,
    input wand id_10,
    input wire id_11
);
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    input tri id_5,
    output wire id_6,
    output uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wor id_10,
    input tri0 id_11,
    output wor id_12,
    output wor id_13,
    input tri id_14,
    output tri id_15,
    output supply1 id_16,
    output tri id_17,
    input supply0 id_18,
    input tri1 id_19,
    output wire id_20,
    input tri1 id_21,
    input tri0 id_22
);
  assign id_0  = id_5;
  assign id_20 = 1'b0;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_19,
      id_10,
      id_3,
      id_2,
      id_13,
      id_17,
      id_19,
      id_20,
      id_14,
      id_8
  );
  logic id_24;
  nor primCall (id_15, id_11, id_9, id_18, id_5, id_19, id_4, id_2, id_22, id_14);
endmodule
