<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3486" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3486{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3486{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3486{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3486{left:69px;bottom:1084px;}
#t5_3486{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t6_3486{left:95px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t7_3486{left:206px;bottom:1078px;}
#t8_3486{left:222px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_3486{left:69px;bottom:1045px;}
#ta_3486{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tb_3486{left:95px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tc_3486{left:153px;bottom:1038px;}
#td_3486{left:169px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_3486{left:69px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_3486{left:69px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3486{left:69px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_3486{left:69px;bottom:950px;letter-spacing:-0.14px;}
#ti_3486{left:95px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3486{left:69px;bottom:926px;letter-spacing:-0.14px;}
#tk_3486{left:95px;bottom:926px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3486{left:95px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3486{left:69px;bottom:885px;letter-spacing:-0.13px;}
#tn_3486{left:95px;bottom:885px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#to_3486{left:69px;bottom:860px;letter-spacing:-0.13px;}
#tp_3486{left:95px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3486{left:69px;bottom:836px;letter-spacing:-0.14px;}
#tr_3486{left:95px;bottom:836px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_3486{left:95px;bottom:819px;letter-spacing:-0.13px;}
#tt_3486{left:69px;bottom:760px;letter-spacing:0.13px;}
#tu_3486{left:151px;bottom:760px;letter-spacing:0.15px;word-spacing:0.01px;}
#tv_3486{left:69px;bottom:738px;letter-spacing:-0.16px;word-spacing:-1.14px;}
#tw_3486{left:69px;bottom:721px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#tx_3486{left:69px;bottom:704px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ty_3486{left:69px;bottom:681px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tz_3486{left:69px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t10_3486{left:69px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#t11_3486{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3486{left:69px;bottom:336px;letter-spacing:0.14px;}
#t13_3486{left:151px;bottom:336px;letter-spacing:0.15px;}
#t14_3486{left:69px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#t15_3486{left:69px;bottom:296px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#t16_3486{left:69px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_3486{left:69px;bottom:263px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t18_3486{left:69px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_3486{left:69px;bottom:229px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1a_3486{left:69px;bottom:212px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1b_3486{left:69px;bottom:189px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#t1c_3486{left:69px;bottom:173px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1d_3486{left:493px;bottom:179px;}
#t1e_3486{left:508px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_3486{left:69px;bottom:156px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1g_3486{left:258px;bottom:593px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1h_3486{left:347px;bottom:593px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t1i_3486{left:108px;bottom:570px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1j_3486{left:523px;bottom:570px;letter-spacing:-0.14px;}
#t1k_3486{left:154px;bottom:545px;}
#t1l_3486{left:253px;bottom:545px;letter-spacing:-0.11px;}
#t1m_3486{left:154px;bottom:521px;}
#t1n_3486{left:253px;bottom:521px;letter-spacing:-0.11px;word-spacing:-0.88px;}
#t1o_3486{left:253px;bottom:504px;letter-spacing:-0.11px;}
#t1p_3486{left:154px;bottom:480px;}
#t1q_3486{left:253px;bottom:480px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#t1r_3486{left:253px;bottom:463px;letter-spacing:-0.11px;}
#t1s_3486{left:253px;bottom:446px;letter-spacing:-0.13px;}
#t1t_3486{left:154px;bottom:422px;}
#t1u_3486{left:253px;bottom:422px;letter-spacing:-0.12px;}
#t1v_3486{left:145px;bottom:397px;letter-spacing:-0.11px;}
#t1w_3486{left:253px;bottom:397px;letter-spacing:-0.13px;}

.s1_3486{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3486{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3486{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3486{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3486{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3486{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3486{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3486{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3486{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3486" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3486Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3486" style="-webkit-user-select: none;"><object width="935" height="1210" data="3486/3486.svg" type="image/svg+xml" id="pdf3486" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3486" class="t s1_3486">14-8 </span><span id="t2_3486" class="t s1_3486">Vol. 3A </span>
<span id="t3_3486" class="t s2_3486">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_3486" class="t s3_3486">• </span><span id="t5_3486" class="t s4_3486">Control register enhancement and dedicated register for enabling each processor extended state. See Section </span>
<span id="t6_3486" class="t s4_3486">13.3 of the Intel </span>
<span id="t7_3486" class="t s5_3486">® </span>
<span id="t8_3486" class="t s4_3486">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="t9_3486" class="t s3_3486">• </span><span id="ta_3486" class="t s4_3486">Instructions to save state to and restore state from the XSAVE area. See Section 13.7 through Section 13.9 of </span>
<span id="tb_3486" class="t s4_3486">the Intel </span>
<span id="tc_3486" class="t s5_3486">® </span>
<span id="td_3486" class="t s4_3486">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. </span>
<span id="te_3486" class="t s4_3486">Operating systems can utilize XSAVE feature set to manage both FP/SSE state and processor extended states. </span>
<span id="tf_3486" class="t s4_3486">CPUID leaf 0DH enumerates XSAVE feature set related information. The following guidelines provide the steps an </span>
<span id="tg_3486" class="t s4_3486">operating system needs to take to support legacy FP/SSE states and processor extended states. </span>
<span id="th_3486" class="t s4_3486">1. </span><span id="ti_3486" class="t s4_3486">Check that the processor supports the XSAVE feature set </span>
<span id="tj_3486" class="t s4_3486">2. </span><span id="tk_3486" class="t s4_3486">Determine the set of XSAVE managed features that the operating system intends to enable and calculate the </span>
<span id="tl_3486" class="t s4_3486">size of the buffer needed to save/restore the states during context switch and other flows </span>
<span id="tm_3486" class="t s4_3486">3. </span><span id="tn_3486" class="t s4_3486">Enable use of XSAVE feature set and XSAVE managed features </span>
<span id="to_3486" class="t s4_3486">4. </span><span id="tp_3486" class="t s4_3486">Provide an initialization for the XSAVE managed feature state components </span>
<span id="tq_3486" class="t s4_3486">5. </span><span id="tr_3486" class="t s4_3486">Provide (if necessary) required exception handlers for exceptions generated each of the XSAVE managed </span>
<span id="ts_3486" class="t s4_3486">features. </span>
<span id="tt_3486" class="t s6_3486">14.5.1 </span><span id="tu_3486" class="t s6_3486">Checking the Support for XSAVE Feature Set </span>
<span id="tv_3486" class="t s4_3486">Support for XSAVE Feature set is enumerated in CPUID.1.ECX.XSAVE[bit 26]. Enumeration of this bit indicates that </span>
<span id="tw_3486" class="t s4_3486">the processor supports XSAVE/XRSTOR instructions to manage state and XSETBV/XGETBV on XCR0 to enable and </span>
<span id="tx_3486" class="t s4_3486">get enabled states. An operating system needs to enable XSAVE feature set as described later. </span>
<span id="ty_3486" class="t s4_3486">Additionally, CPUID.(EAX=0DH, ECX=1).EAX enumerates additional XSAVE sub features such as optimized save, </span>
<span id="tz_3486" class="t s4_3486">compaction, and supervisor state support. The following table summarizes XSAVE sub features. Once an operating </span>
<span id="t10_3486" class="t s4_3486">system enables XSAVE feature set, all the sub-features enumerated are also available. There is no need to enable </span>
<span id="t11_3486" class="t s4_3486">each additional sub feature. </span>
<span id="t12_3486" class="t s6_3486">14.5.2 </span><span id="t13_3486" class="t s6_3486">Determining the XSAVE Managed Feature States And The Required Buffer Size </span>
<span id="t14_3486" class="t s4_3486">Each XSAVE managed feature has one or more state components associated with it. An operating system policy </span>
<span id="t15_3486" class="t s4_3486">needs to determine the XSAVE managed features to support and determine the corresponding state components to </span>
<span id="t16_3486" class="t s4_3486">enable. When determining the XSAVE managed features to support, operating system needs to take into account </span>
<span id="t17_3486" class="t s4_3486">the dependencies between them (e.g., AVX feature depends on SSE feature). Similarly, when a XSAVE managed </span>
<span id="t18_3486" class="t s4_3486">feature has more than one state component, all of them need to be enabled. Each logical processor enumerates </span>
<span id="t19_3486" class="t s4_3486">supported XSAVE state components in CPUID.(EAX=0DH, ECX=0).EDX:EAX. An operating system may enable all </span>
<span id="t1a_3486" class="t s4_3486">or a subset of the state components enumerated by the processor based on the OS policy. </span>
<span id="t1b_3486" class="t s4_3486">The size of the memory buffer needed to save enabled XSAVE state components depends on whether the OS opts- </span>
<span id="t1c_3486" class="t s4_3486">in to use compacted format or not. Section 13.4.3 of the Intel </span>
<span id="t1d_3486" class="t s5_3486">® </span>
<span id="t1e_3486" class="t s4_3486">64 and IA-32 Architectures Software Developer’s </span>
<span id="t1f_3486" class="t s4_3486">Manual, Volume 1, describes the layout of the extended region of the XSAVE area. </span>
<span id="t1g_3486" class="t s7_3486">Table 14-3. </span><span id="t1h_3486" class="t s7_3486">CPUID.(EAX=0DH, ECX=1) EAX Bit Assignment </span>
<span id="t1i_3486" class="t s8_3486">EAX Bit Position </span><span id="t1j_3486" class="t s8_3486">Meaning </span>
<span id="t1k_3486" class="t s9_3486">0 </span><span id="t1l_3486" class="t s9_3486">If set, indicates availability of the XSAVEOPT instruction. </span>
<span id="t1m_3486" class="t s9_3486">1 </span><span id="t1n_3486" class="t s9_3486">If set, indicates availability of the XSAVEC instruction and the corresponding compaction enhancements </span>
<span id="t1o_3486" class="t s9_3486">to the legacy XRSTOR instruction. </span>
<span id="t1p_3486" class="t s9_3486">2 </span><span id="t1q_3486" class="t s9_3486">If set, indicates support for execution of XGETBV with ECX=1. This execution returns the state-compo- </span>
<span id="t1r_3486" class="t s9_3486">nent bitmap XINUSE. If XINUSE[i] = 0, state component i is in its initial configuration. Execution of </span>
<span id="t1s_3486" class="t s9_3486">XSETBV with ECX=1 causes a #GP. </span>
<span id="t1t_3486" class="t s9_3486">3 </span><span id="t1u_3486" class="t s9_3486">If set, indicates support for XSAVES/XRSTORS and IA32_XSS MSR </span>
<span id="t1v_3486" class="t s9_3486">31:4 </span><span id="t1w_3486" class="t s9_3486">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
