# do bcd_counter_100_to_499.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bcd_counter_100_to_499
# 
# Top level modules:
# 	bcd_counter_100_to_499
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bcd_counter_100_to_499_vlg_sample_tst
# -- Compiling module bcd_counter_100_to_499_vlg_check_tst
# -- Compiling module bcd_counter_100_to_499_vlg_vec_tst
# 
# Top level modules:
# 	bcd_counter_100_to_499_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.bcd_counter_100_to_499_vlg_vec_tst 
# Loading work.bcd_counter_100_to_499_vlg_vec_tst
# Loading work.bcd_counter_100_to_499
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading work.bcd_counter_100_to_499_vlg_sample_tst
# Loading work.bcd_counter_100_to_499_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port output_num[1] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 001110010010
# ERROR! Vector Mismatch for output port output_num[4] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 001110010010
# ERROR! Vector Mismatch for output port output_num[7] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 001110010010
# ERROR! Vector Mismatch for output port output_num[8] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 001110010010
# ERROR! Vector Mismatch for output port output_num[9] :: @time = 1000000.000 ps
#      Expected value = 000000000000
#      Real value = 001110010010
# ERROR! Vector Mismatch for output port output_num[0] :: @time = 1010000.000 ps
#      Expected value = 000000000000
#      Real value = 010010010011
# ERROR! Vector Mismatch for output port output_num[10] :: @time = 1010000.000 ps
#      Expected value = 000000000000
#      Real value = 010010010011
# ERROR! Vector Mismatch for output port output_num[2] :: @time = 1020000.000 ps
#      Expected value = 000000000000
#      Real value = 000110010100
# ERROR! Vector Mismatch for output port output_num[3] :: @time = 1060000.000 ps
#      Expected value = 000000000000
#      Real value = 000110011000
# ERROR! Vector Mismatch for output port output_num[5] :: @time = 1280000.000 ps
#      Expected value = 000000000000
#      Real value = 001100100000
# ERROR! Vector Mismatch for output port output_num[6] :: @time = 1480000.000 ps
#      Expected value = 000000000000
#      Real value = 001101000000
#          11 mismatched vectors : Simulation failed !
# ** Note: $finish    : bcd_counter_100_to_499_wave1.vwf.vt(359)
#    Time: 5 us  Iteration: 0  Instance: /bcd_counter_100_to_499_vlg_vec_tst/tb_out
