`timescale 1 ns / 1 ns module XbE49a2V4inPzalvASjFkF (l0E5U5ysrwNYFWhaD6aOTT, z2UJNE6Z3dXlstgbJ1NhIFE, rTuZ5V8eNhP7SOBVsxm9PB, pMOVjoAcSgnQCGfuScFfnH, r5XNxafgAh41w5Kl0QvS49); input l0E5U5ysrwNYFWhaD6aOTT; input z2UJNE6Z3dXlstgbJ1NhIFE; input rTuZ5V8eNhP7SOBVsxm9PB; input pMOVjoAcSgnQCGfuScFfnH; output r5XNxafgAh41w5Kl0QvS49; wire BAMd5taI0LTGNVWcPgtRYB; reg nyLEVoc4ANsHLFO1uo2LZH; wire w0Cl13mieAgs2DBSul9OLs; wire Xy1D5xILodqYiG2AlTDKCB; wire xaORGKAbvwqTDCOi4VTodE; wire VJLoyLqAakrt7ixYPRgZGC; reg fp8lRIk0YxGQgjtnBOi5gB; wire FTsKJ9C1jkBLpfTosUy4ZC; assign BAMd5taI0LTGNVWcPgtRYB = 1'b0; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : o86NkmlwNhLzueEuE2wr0tD if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin nyLEVoc4ANsHLFO1uo2LZH <= 1'b0; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin nyLEVoc4ANsHLFO1uo2LZH <= pMOVjoAcSgnQCGfuScFfnH; end end end assign w0Cl13mieAgs2DBSul9OLs = pMOVjoAcSgnQCGfuScFfnH ^ BAMd5taI0LTGNVWcPgtRYB; assign Xy1D5xILodqYiG2AlTDKCB = 1'b1; assign xaORGKAbvwqTDCOi4VTodE = nyLEVoc4ANsHLFO1uo2LZH ^ Xy1D5xILodqYiG2AlTDKCB; assign VJLoyLqAakrt7ixYPRgZGC = w0Cl13mieAgs2DBSul9OLs & xaORGKAbvwqTDCOi4VTodE; always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : XUJTZrblehk7xblZ0N16mB if (z2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin fp8lRIk0YxGQgjtnBOi5gB <= 1'b0; end else begin if (rTuZ5V8eNhP7SOBVsxm9PB) begin fp8lRIk0YxGQgjtnBOi5gB <= VJLoyLqAakrt7ixYPRgZGC; end end end assign r5XNxafgAh41w5Kl0QvS49 = fp8lRIk0YxGQgjtnBOi5gB; endmodule