D:/intelFPGA/18.0/lab2_alu/partd.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/intelFPGA/18.0/lab2_alu/partd.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity part_d
-- Compiling architecture logic_d of part_d

} {} {}} D:/intelFPGA/18.0/lab2_alu/parta.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/intelFPGA/18.0/lab2_alu/parta.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity part_a
-- Compiling architecture logic_a of part_a

} {} {}} D:/intelFPGA/18.0/lab2_alu/partb.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/intelFPGA/18.0/lab2_alu/partb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity part_b
-- Compiling architecture logic_b of part_b

} {} {}} D:/intelFPGA/18.0/lab2_alu/partc.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/intelFPGA/18.0/lab2_alu/partc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity part_c
-- Compiling architecture logic_c of part_c

} {} {}} D:/intelFPGA/18.0/lab2_alu/alu.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/intelFPGA/18.0/lab2_alu/alu.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity alu
-- Compiling architecture alulogic of alu

} {} {}}
