

================================================================
== Vitis HLS Report for 'krnl_mm2s_Pipeline_VITIS_LOOP_69_1'
================================================================
* Date:           Thu Aug 18 15:17:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        krnl_mm2s
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1  |        ?|        ?|        33|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      125|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     1974|     1497|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      399|    -|
|Register             |        -|     -|      261|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2235|     2085|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |urem_29ns_12ns_11_33_1_U1  |urem_29ns_12ns_11_33_1  |        0|   0|  1974|  1497|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   0|  1974|  1497|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_238_p2                   |         +|   0|  0|  33|          26|           1|
    |add_ln78_fu_265_p2                   |         +|   0|  0|  39|          32|          10|
    |ap_block_pp0_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |icmp_ln69_fu_233_p2                  |      icmp|   0|  0|  17|          26|          26|
    |icmp_ln78_1_fu_296_p2                |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln78_fu_248_p2                  |      icmp|   0|  0|  17|          27|          27|
    |ap_block_state103_pp0_stage0_iter32  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 125|         127|          70|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  331|         73|    1|         73|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter32           |    9|          2|    1|          2|
    |ap_phi_mux_v_last_V_phi_fu_200_p4  |   14|          3|    1|          3|
    |gmem_blk_n_AR                      |    9|          2|    1|          2|
    |gmem_blk_n_R                       |    9|          2|    1|          2|
    |i_fu_116                           |    9|          2|   26|         52|
    |k2n_TDATA_blk_n                    |    9|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  399|         88|   33|        138|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  72|   0|   72|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_fu_116                  |  26|   0|   26|          0|
    |icmp_ln69_reg_335         |   1|   0|    1|          0|
    |icmp_ln78_reg_339         |   1|   0|    1|          0|
    |icmp_ln69_reg_335         |  64|  32|    1|          0|
    |icmp_ln78_reg_339         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 261|  64|  135|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  krnl_mm2s_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  krnl_mm2s_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  krnl_mm2s_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  krnl_mm2s_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  krnl_mm2s_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  krnl_mm2s_Pipeline_VITIS_LOOP_69_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                gmem|       pointer|
|sext_ln72_1          |   in|   58|     ap_none|                         sext_ln72_1|        scalar|
|div_cast             |   in|   26|     ap_none|                            div_cast|        scalar|
|v_dest_V             |   in|   16|     ap_none|                            v_dest_V|        scalar|
|k2n_TDATA            |  out|  512|        axis|                        k2n_V_data_V|       pointer|
|k2n_TREADY           |   in|    1|        axis|                        k2n_V_data_V|       pointer|
|k2n_TVALID           |  out|    1|        axis|                        k2n_V_dest_V|       pointer|
|k2n_TDEST            |  out|   16|        axis|                        k2n_V_dest_V|       pointer|
|k2n_TKEEP            |  out|   64|        axis|                        k2n_V_keep_V|       pointer|
|k2n_TSTRB            |  out|   64|        axis|                        k2n_V_strb_V|       pointer|
|k2n_TUSER            |  out|    1|        axis|                        k2n_V_user_V|       pointer|
|k2n_TLAST            |  out|    1|        axis|                        k2n_V_last_V|       pointer|
|k2n_TID              |  out|    1|        axis|                          k2n_V_id_V|       pointer|
|in_r                 |   in|   64|     ap_none|                                in_r|        scalar|
|empty                |   in|   26|     ap_none|                               empty|        scalar|
|sub                  |   in|   27|     ap_none|                                 sub|        scalar|
+---------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 104
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 104 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 71 
104 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 105 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %empty"   --->   Operation 106 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln72_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln72_1"   --->   Operation 107 'read' 'sext_ln72_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast = zext i26 %tmp"   --->   Operation 108 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln72_1_cast = sext i58 %sext_ln72_1_read"   --->   Operation 109 'sext' 'sext_ln72_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln72_1_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 110 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [70/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 111 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln0 = store i26 0, i26 %i"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 113 [69/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 113 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 114 [68/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 114 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 115 [67/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 115 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 116 [66/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 116 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 117 [65/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 117 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 118 [64/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 118 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 119 [63/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 119 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 120 [62/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 120 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 121 [61/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 121 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 122 [60/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 122 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 123 [59/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 123 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 124 [58/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 124 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 125 [57/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 125 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 126 [56/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 126 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 127 [55/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 127 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 128 [54/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 128 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 129 [53/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 129 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 130 [52/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 130 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 131 [51/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 131 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 132 [50/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 132 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 133 [49/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 133 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 134 [48/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 134 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 135 [47/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 135 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 136 [46/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 136 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 137 [45/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 137 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 138 [44/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 138 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 139 [43/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 139 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 140 [42/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 140 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 141 [41/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 141 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 142 [40/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 142 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 143 [39/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 143 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 144 [38/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 144 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 145 [37/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 145 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 146 [36/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 146 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 147 [35/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 147 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 148 [34/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 148 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 149 [33/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 149 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 150 [32/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 150 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 151 [31/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 151 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 152 [30/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 152 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 153 [29/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 153 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 154 [28/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 154 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 155 [27/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 155 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 156 [26/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 156 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 157 [25/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 157 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 158 [24/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 158 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 159 [23/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 159 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 160 [22/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 160 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 161 [21/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 161 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 162 [20/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 162 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 163 [19/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 163 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 164 [18/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 164 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 165 [17/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 165 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 166 [16/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 166 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 167 [15/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 167 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 168 [14/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 168 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 169 [13/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 169 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 170 [12/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 170 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 171 [11/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 171 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 172 [10/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 172 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 173 [9/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 173 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 174 [8/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 174 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 175 [7/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 175 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 176 [6/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 176 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 177 [5/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 177 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 178 [4/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 178 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 179 [3/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 179 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 180 [2/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 180 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 181 [1/1] (0.00ns)   --->   "%sub_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %sub"   --->   Operation 181 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 182 [1/1] (0.00ns)   --->   "%in_r6 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 182 'read' 'in_r6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 183 [1/1] (0.00ns)   --->   "%v_dest_V_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %v_dest_V"   --->   Operation 183 'read' 'v_dest_V_read' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 184 [1/1] (0.00ns)   --->   "%div_cast_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %div_cast"   --->   Operation 184 'read' 'div_cast_read' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %k2n_V_dest_V, i1 %k2n_V_id_V, i1 %k2n_V_last_V, i1 %k2n_V_user_V, i64 %k2n_V_strb_V, i64 %k2n_V_keep_V, i512 %k2n_V_data_V, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_6, i32 0, i32 0, void @empty_5, i32 64, i32 0, void @empty_7, void @empty, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 187 [1/70] (2.43ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %gmem_addr, i32 %p_cast" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 187 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 71 <SV = 70> <Delay = 2.04>
ST_71 : Operation 189 [1/1] (0.00ns)   --->   "%i_1 = load i26 %i" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 189 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 191 [1/1] (0.79ns)   --->   "%icmp_ln69 = icmp_eq  i26 %i_1, i26 %div_cast_read" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69]   --->   Operation 191 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 192 [1/1] (0.84ns)   --->   "%add_ln69 = add i26 %i_1, i26 1" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69]   --->   Operation 192 'add' 'add_ln69' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %xcl_latency..0_begin, void %._crit_edge.loopexit.exitStub" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69]   --->   Operation 193 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i26 %i_1" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69]   --->   Operation 194 'zext' 'zext_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_71 : Operation 195 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69]   --->   Operation 195 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_71 : Operation 196 [1/1] (0.80ns)   --->   "%icmp_ln78 = icmp_eq  i27 %sub_read, i27 %zext_ln69" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 196 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln69)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void, void %.split._crit_edge" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 197 'br' 'br_ln78' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_71 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i26 %i_1" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 198 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 0.00>
ST_71 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln78, i9 0" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 199 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 0.00>
ST_71 : Operation 200 [1/1] (0.88ns)   --->   "%add_ln78 = add i32 %shl_ln1, i32 512" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 200 'add' 'add_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add_ln78, i32 3, i32 31" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 201 'partselect' 'trunc_ln78_1' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 0.00>
ST_71 : Operation 202 [33/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 202 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 203 [1/1] (0.38ns)   --->   "%store_ln69 = store i26 %add_ln69, i26 %i" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69]   --->   Operation 203 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.38>

State 72 <SV = 71> <Delay = 1.16>
ST_72 : Operation 204 [32/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 204 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.16>
ST_73 : Operation 205 [31/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 205 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.16>
ST_74 : Operation 206 [30/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 206 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.16>
ST_75 : Operation 207 [29/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 207 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.16>
ST_76 : Operation 208 [28/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 208 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.16>
ST_77 : Operation 209 [27/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 209 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.16>
ST_78 : Operation 210 [26/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 210 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.16>
ST_79 : Operation 211 [25/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 211 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.16>
ST_80 : Operation 212 [24/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 212 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.16>
ST_81 : Operation 213 [23/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 213 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.16>
ST_82 : Operation 214 [22/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 214 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.16>
ST_83 : Operation 215 [21/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 215 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.16>
ST_84 : Operation 216 [20/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 216 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.16>
ST_85 : Operation 217 [19/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 217 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.16>
ST_86 : Operation 218 [18/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 218 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.16>
ST_87 : Operation 219 [17/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 219 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.16>
ST_88 : Operation 220 [16/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 220 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.16>
ST_89 : Operation 221 [15/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 221 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.16>
ST_90 : Operation 222 [14/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 222 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.16>
ST_91 : Operation 223 [13/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 223 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.16>
ST_92 : Operation 224 [12/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 224 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.16>
ST_93 : Operation 225 [11/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 225 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.16>
ST_94 : Operation 226 [10/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 226 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.16>
ST_95 : Operation 227 [9/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 227 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.16>
ST_96 : Operation 228 [8/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 228 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.16>
ST_97 : Operation 229 [7/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 229 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.16>
ST_98 : Operation 230 [6/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 230 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 1.16>
ST_99 : Operation 231 [5/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 231 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.16>
ST_100 : Operation 232 [4/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 232 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.16>
ST_101 : Operation 233 [3/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 233 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.16>
ST_102 : Operation 234 [2/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 234 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.43>
ST_103 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69]   --->   Operation 235 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:69]   --->   Operation 236 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 237 [1/1] (2.43ns)   --->   "%tmp_data_V = read i512 @_ssdm_op_Read.m_axi.i512P1A, i64 %gmem_addr" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:72]   --->   Operation 237 'read' 'tmp_data_V' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 238 [1/33] (1.16ns)   --->   "%urem_ln78 = urem i29 %trunc_ln78_1, i29 1408" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 238 'urem' 'urem_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 32> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i11 %urem_ln78" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 239 'trunc' 'trunc_ln78_2' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 0.00>
ST_103 : Operation 240 [1/1] (0.61ns)   --->   "%icmp_ln78_1 = icmp_eq  i11 %trunc_ln78_2, i11 0" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 240 'icmp' 'icmp_ln78_1' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 241 [1/1] (0.38ns)   --->   "%br_ln78 = br i1 %icmp_ln78_1, void %xcl_latency..0_end, void %.split._crit_edge" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:78]   --->   Operation 241 'br' 'br_ln78' <Predicate = (!icmp_ln69 & !icmp_ln78)> <Delay = 0.38>
ST_103 : Operation 242 [1/1] (0.38ns)   --->   "%br_ln79 = br void %xcl_latency..0_end" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:79]   --->   Operation 242 'br' 'br_ln79' <Predicate = (!icmp_ln69 & icmp_ln78_1) | (!icmp_ln69 & icmp_ln78)> <Delay = 0.38>
ST_103 : Operation 243 [1/1] (0.00ns)   --->   "%v_last_V = phi i1 1, void %.split._crit_edge, i1 0, void"   --->   Operation 243 'phi' 'v_last_V' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %k2n_V_data_V, i64 %k2n_V_keep_V, i64 %k2n_V_strb_V, i1 %k2n_V_user_V, i1 %k2n_V_last_V, i1 %k2n_V_id_V, i16 %k2n_V_dest_V, i512 %tmp_data_V, i64 18446744073709551615, i64 0, i1 0, i1 %v_last_V, i1 0, i16 %v_dest_V_read"   --->   Operation 244 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_103 : Operation 245 [1/1] (0.00ns)   --->   "%speclatency_ln85 = speclatency void @_ssdm_op_SpecLatency, i64 1, i64 1000, void @empty_5" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:85]   --->   Operation 245 'speclatency' 'speclatency_ln85' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 246 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin" [/home/Will/Documents/Research-Files/G-FPin_HW/Vitis/hw/src/krnl_mm2s.cpp:85]   --->   Operation 246 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 247 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 104 <SV = 103> <Delay = 0.00>
ST_104 : Operation 248 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 248 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln72_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_dest_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k2n_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ k2n_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ k2n_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ k2n_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ k2n_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ k2n_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ k2n_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca         ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp               (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln72_1_read  (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast            (zext           ) [ 001111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
sext_ln72_1_cast  (sext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr         (getelementptr  ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
store_ln0         (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_read          (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
in_r6             (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_dest_V_read     (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
div_cast_read     (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
specinterface_ln0 (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_rd_req          (readreq        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1               (load           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln69         (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
add_ln69          (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln69           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln69         (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rbegin            (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
icmp_ln78         (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
br_ln78           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln78        (trunc          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1           (bitconcatenate ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln78          (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln78_1      (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
store_ln69        (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln69 (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln69 (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_V        (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln78         (urem           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln78_2      (trunc          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln78_1       (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111110]
br_ln78           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln79           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_last_V          (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln304       (write          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclatency_ln85  (speclatency    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rend              (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0           (ret            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln72_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln72_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="div_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v_dest_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_dest_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k2n_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2n_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="k2n_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2n_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="k2n_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2n_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="k2n_V_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2n_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k2n_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2n_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="k2n_V_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2n_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="k2n_V_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2n_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="empty">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sub">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="26" slack="0"/>
<pin id="122" dir="0" index="1" bw="26" slack="0"/>
<pin id="123" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln72_1_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="58" slack="0"/>
<pin id="128" dir="0" index="1" bw="58" slack="0"/>
<pin id="129" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln72_1_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="512" slack="0"/>
<pin id="135" dir="0" index="2" bw="26" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sub_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="27" slack="0"/>
<pin id="140" dir="0" index="1" bw="27" slack="0"/>
<pin id="141" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/70 "/>
</bind>
</comp>

<comp id="144" class="1004" name="in_r6_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_r6/70 "/>
</bind>
</comp>

<comp id="150" class="1004" name="v_dest_V_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="33"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_dest_V_read/70 "/>
</bind>
</comp>

<comp id="156" class="1004" name="div_cast_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="26" slack="0"/>
<pin id="158" dir="0" index="1" bw="26" slack="0"/>
<pin id="159" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div_cast_read/70 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_data_V_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="512" slack="0"/>
<pin id="164" dir="0" index="1" bw="512" slack="102"/>
<pin id="165" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V/103 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln304_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="512" slack="0"/>
<pin id="170" dir="0" index="2" bw="64" slack="0"/>
<pin id="171" dir="0" index="3" bw="64" slack="0"/>
<pin id="172" dir="0" index="4" bw="1" slack="0"/>
<pin id="173" dir="0" index="5" bw="1" slack="0"/>
<pin id="174" dir="0" index="6" bw="1" slack="0"/>
<pin id="175" dir="0" index="7" bw="16" slack="0"/>
<pin id="176" dir="0" index="8" bw="512" slack="0"/>
<pin id="177" dir="0" index="9" bw="1" slack="0"/>
<pin id="178" dir="0" index="10" bw="1" slack="0"/>
<pin id="179" dir="0" index="11" bw="1" slack="0"/>
<pin id="180" dir="0" index="12" bw="1" slack="0"/>
<pin id="181" dir="0" index="13" bw="1" slack="0"/>
<pin id="182" dir="0" index="14" bw="16" slack="33"/>
<pin id="183" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/103 "/>
</bind>
</comp>

<comp id="197" class="1005" name="v_last_V_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="v_last_V (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="v_last_V_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_last_V/103 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="26" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln72_1_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="58" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72_1_cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="gmem_addr_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="26" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_1_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="26" slack="70"/>
<pin id="232" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/71 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln69_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="26" slack="0"/>
<pin id="235" dir="0" index="1" bw="26" slack="1"/>
<pin id="236" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/71 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln69_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="26" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/71 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln69_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="26" slack="0"/>
<pin id="246" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/71 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln78_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="27" slack="1"/>
<pin id="250" dir="0" index="1" bw="27" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/71 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln78_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="26" slack="0"/>
<pin id="255" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/71 "/>
</bind>
</comp>

<comp id="257" class="1004" name="shl_ln1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="23" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/71 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln78_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/71 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln78_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="29" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="3" slack="0"/>
<pin id="275" dir="0" index="3" bw="6" slack="0"/>
<pin id="276" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_1/71 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="29" slack="0"/>
<pin id="283" dir="0" index="1" bw="12" slack="0"/>
<pin id="284" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln78/71 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln69_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="26" slack="0"/>
<pin id="289" dir="0" index="1" bw="26" slack="70"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/71 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln78_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_2/103 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln78_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_1/103 "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="26" slack="0"/>
<pin id="304" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_cast_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="314" class="1005" name="gmem_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="512" slack="1"/>
<pin id="316" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="sub_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="27" slack="1"/>
<pin id="322" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="325" class="1005" name="v_dest_V_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="33"/>
<pin id="327" dir="1" index="1" bw="16" slack="33"/>
</pin_list>
<bind>
<opset="v_dest_V_read "/>
</bind>
</comp>

<comp id="330" class="1005" name="div_cast_read_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="26" slack="1"/>
<pin id="332" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="div_cast_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln69_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln78_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="343" class="1005" name="trunc_ln78_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="29" slack="1"/>
<pin id="345" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="92" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="184"><net_src comp="100" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="167" pin=4"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="167" pin=5"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="167" pin=6"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="167" pin=7"/></net>

<net id="192"><net_src comp="162" pin="2"/><net_sink comp="167" pin=8"/></net>

<net id="193"><net_src comp="102" pin="0"/><net_sink comp="167" pin=9"/></net>

<net id="194"><net_src comp="104" pin="0"/><net_sink comp="167" pin=10"/></net>

<net id="195"><net_src comp="106" pin="0"/><net_sink comp="167" pin=11"/></net>

<net id="196"><net_src comp="106" pin="0"/><net_sink comp="167" pin=13"/></net>

<net id="206"><net_src comp="96" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="98" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="4"/><net_sink comp="167" pin=12"/></net>

<net id="212"><net_src comp="120" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="217"><net_src comp="126" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="218" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="230" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="230" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="230" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="72" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="76" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="78" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="80" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="82" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="285"><net_src comp="271" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="84" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="238" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="281" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="94" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="116" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="312"><net_src comp="209" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="317"><net_src comp="218" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="323"><net_src comp="138" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="328"><net_src comp="150" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="167" pin=14"/></net>

<net id="333"><net_src comp="156" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="338"><net_src comp="233" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="248" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="271" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="281" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: k2n_V_data_V | {103 }
	Port: k2n_V_keep_V | {103 }
	Port: k2n_V_strb_V | {103 }
	Port: k2n_V_user_V | {103 }
	Port: k2n_V_last_V | {103 }
	Port: k2n_V_id_V | {103 }
	Port: k2n_V_dest_V | {103 }
 - Input state : 
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : gmem | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 103 }
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : sext_ln72_1 | {1 }
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : div_cast | {70 }
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : v_dest_V | {70 }
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : k2n_V_data_V | {}
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : k2n_V_keep_V | {}
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : k2n_V_strb_V | {}
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : k2n_V_user_V | {}
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : k2n_V_last_V | {}
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : k2n_V_id_V | {}
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : k2n_V_dest_V | {}
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : in_r | {70 }
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : empty | {1 }
	Port: krnl_mm2s_Pipeline_VITIS_LOOP_69_1 : sub | {70 }
  - Chain level:
	State 1
		gmem_addr : 1
		p_rd_req : 2
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
		icmp_ln69 : 1
		add_ln69 : 1
		br_ln69 : 2
		zext_ln69 : 1
		icmp_ln78 : 2
		br_ln78 : 3
		trunc_ln78 : 1
		shl_ln1 : 2
		add_ln78 : 3
		trunc_ln78_1 : 4
		urem_ln78 : 5
		store_ln69 : 2
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
		trunc_ln78_2 : 1
		icmp_ln78_1 : 2
		br_ln78 : 3
		v_last_V : 4
		write_ln304 : 5
	State 104


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   urem   |          grp_fu_281          |   1974  |   1497  |
|----------|------------------------------|---------|---------|
|    add   |        add_ln69_fu_238       |    0    |    33   |
|          |        add_ln78_fu_265       |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln69_fu_233       |    0    |    17   |
|   icmp   |       icmp_ln78_fu_248       |    0    |    17   |
|          |      icmp_ln78_1_fu_296      |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |        tmp_read_fu_120       |    0    |    0    |
|          | sext_ln72_1_read_read_fu_126 |    0    |    0    |
|          |     sub_read_read_fu_138     |    0    |    0    |
|   read   |       in_r6_read_fu_144      |    0    |    0    |
|          |   v_dest_V_read_read_fu_150  |    0    |    0    |
|          |   div_cast_read_read_fu_156  |    0    |    0    |
|          |    tmp_data_V_read_fu_162    |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_132      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln304_write_fu_167   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         p_cast_fu_209        |    0    |    0    |
|          |       zext_ln69_fu_244       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln72_1_cast_fu_214   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln78_fu_253      |    0    |    0    |
|          |      trunc_ln78_2_fu_292     |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        shl_ln1_fu_257        |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|      trunc_ln78_1_fu_271     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |   1974  |   1614  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|div_cast_read_reg_330|   26   |
|  gmem_addr_reg_314  |   512  |
|      i_reg_302      |   26   |
|  icmp_ln69_reg_335  |    1   |
|  icmp_ln78_reg_339  |    1   |
|    p_cast_reg_309   |   32   |
|   sub_read_reg_320  |   27   |
| trunc_ln78_1_reg_343|   29   |
|v_dest_V_read_reg_325|   16   |
|   v_last_V_reg_197  |    1   |
+---------------------+--------+
|        Total        |   671  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_132 |  p1  |   2  |  512 |  1024  ||    9    |
| grp_readreq_fu_132 |  p2  |   2  |  26  |   52   ||    9    |
|     grp_fu_281     |  p0  |   2  |  29  |   58   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1134  ||  1.161  ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1974  |  1614  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   671  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  2645  |  1641  |
+-----------+--------+--------+--------+
