

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_187_1'
================================================================
* Date:           Tue Feb  8 11:02:00 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 5 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%eps_tmp_1 = alloca i32 1"   --->   Operation 6 'alloca' 'eps_tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%eps_tmp_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'eps_tmp_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%eps_tmp_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'eps_tmp_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%eps_tmp_1_3 = alloca i32 1"   --->   Operation 9 'alloca' 'eps_tmp_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%eps_tmp_1_4 = alloca i32 1"   --->   Operation 10 'alloca' 'eps_tmp_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%eps_tmp_1_5 = alloca i32 1"   --->   Operation 11 'alloca' 'eps_tmp_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_8"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i2 %i_8" [../src/ban.cpp:187]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:187]   --->   Operation 16 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i, i2 1" [../src/ban.cpp:187]   --->   Operation 18 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split11, void %_ZN3Ban4_mulEPKfS1_Pf.exit.preheader.exitStub" [../src/ban.cpp:187]   --->   Operation 19 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln188_cast = zext i2 %i" [../src/ban.cpp:187]   --->   Operation 20 'zext' 'trunc_ln188_cast' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%aux_1_addr = getelementptr i32 %aux_1, i64 0, i64 %trunc_ln188_cast" [../src/ban.cpp:188]   --->   Operation 21 'getelementptr' 'aux_1_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%eps_tmp_1_7 = load i3 %aux_1_addr" [../src/ban.cpp:188]   --->   Operation 22 'load' 'eps_tmp_1_7' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 23 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i, void %branch20, i2 0, void %.split11..split11107_crit_edge, i2 1, void %.split11..split11107_crit_edge1" [../src/ban.cpp:188]   --->   Operation 23 'switch' 'switch_ln188' <Predicate = (!icmp_ln187)> <Delay = 0.58>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_8" [../src/ban.cpp:187]   --->   Operation 24 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%eps_tmp_1_load = load i32 %eps_tmp_1"   --->   Operation 37 'load' 'eps_tmp_1_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%eps_tmp_1_1_load = load i32 %eps_tmp_1_1"   --->   Operation 38 'load' 'eps_tmp_1_1_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%eps_tmp_1_2_load = load i32 %eps_tmp_1_2"   --->   Operation 39 'load' 'eps_tmp_1_2_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%eps_tmp_1_3_load = load i32 %eps_tmp_1_3"   --->   Operation 40 'load' 'eps_tmp_1_3_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%eps_tmp_1_4_load = load i32 %eps_tmp_1_4"   --->   Operation 41 'load' 'eps_tmp_1_4_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%eps_tmp_1_5_load = load i32 %eps_tmp_1_5"   --->   Operation 42 'load' 'eps_tmp_1_5_load' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_tmp_1_05_out, i32 %eps_tmp_1_5_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_tmp_0_04_out, i32 %eps_tmp_1_4_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_tmp_2_01_out, i32 %eps_tmp_1_3_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_assign_load_4_out, i32 %eps_tmp_1_2_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_assign_load_3_out, i32 %eps_tmp_1_1_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_assign_load_out, i32 %eps_tmp_1_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 26 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.67ns)   --->   "%eps_tmp_1_7 = load i3 %aux_1_addr" [../src/ban.cpp:188]   --->   Operation 27 'load' 'eps_tmp_1_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_1_7, i32 %eps_tmp_1_5" [../src/ban.cpp:188]   --->   Operation 28 'store' 'store_ln188' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_1_7, i32 %eps_tmp_1_1" [../src/ban.cpp:188]   --->   Operation 29 'store' 'store_ln188' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split11107" [../src/ban.cpp:188]   --->   Operation 30 'br' 'br_ln188' <Predicate = (i == 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_1_7, i32 %eps_tmp_1_4" [../src/ban.cpp:188]   --->   Operation 31 'store' 'store_ln188' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_1_7, i32 %eps_tmp_1" [../src/ban.cpp:188]   --->   Operation 32 'store' 'store_ln188' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split11107" [../src/ban.cpp:188]   --->   Operation 33 'br' 'br_ln188' <Predicate = (i == 0)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_1_7, i32 %eps_tmp_1_3" [../src/ban.cpp:188]   --->   Operation 34 'store' 'store_ln188' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_tmp_1_7, i32 %eps_tmp_1_2" [../src/ban.cpp:188]   --->   Operation 35 'store' 'store_ln188' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split11107" [../src/ban.cpp:188]   --->   Operation 36 'br' 'br_ln188' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ aux_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ eps_tmp_1_05_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_tmp_0_04_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_tmp_2_01_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_res_assign_load_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_res_assign_load_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_res_assign_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_8                (alloca           ) [ 010]
eps_tmp_1          (alloca           ) [ 011]
eps_tmp_1_1        (alloca           ) [ 011]
eps_tmp_1_2        (alloca           ) [ 011]
eps_tmp_1_3        (alloca           ) [ 011]
eps_tmp_1_4        (alloca           ) [ 011]
eps_tmp_1_5        (alloca           ) [ 011]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i                  (load             ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln187         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln187          (add              ) [ 000]
br_ln187           (br               ) [ 000]
trunc_ln188_cast   (zext             ) [ 000]
aux_1_addr         (getelementptr    ) [ 011]
switch_ln188       (switch           ) [ 000]
store_ln187        (store            ) [ 000]
br_ln0             (br               ) [ 000]
specloopname_ln187 (specloopname     ) [ 000]
eps_tmp_1_7        (load             ) [ 000]
store_ln188        (store            ) [ 000]
store_ln188        (store            ) [ 000]
br_ln188           (br               ) [ 000]
store_ln188        (store            ) [ 000]
store_ln188        (store            ) [ 000]
br_ln188           (br               ) [ 000]
store_ln188        (store            ) [ 000]
store_ln188        (store            ) [ 000]
br_ln188           (br               ) [ 000]
eps_tmp_1_load     (load             ) [ 000]
eps_tmp_1_1_load   (load             ) [ 000]
eps_tmp_1_2_load   (load             ) [ 000]
eps_tmp_1_3_load   (load             ) [ 000]
eps_tmp_1_4_load   (load             ) [ 000]
eps_tmp_1_5_load   (load             ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="aux_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eps_tmp_1_05_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_tmp_1_05_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eps_tmp_0_04_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_tmp_0_04_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eps_tmp_2_01_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_tmp_2_01_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_res_assign_load_4_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_assign_load_4_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_res_assign_load_3_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_assign_load_3_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="num_res_assign_load_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_res_assign_load_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_8_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="eps_tmp_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_tmp_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="eps_tmp_1_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_tmp_1_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="eps_tmp_1_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_tmp_1_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="eps_tmp_1_3_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_tmp_1_3/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="eps_tmp_1_4_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_tmp_1_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="eps_tmp_1_5_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_tmp_1_5/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln0_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln0_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln0_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="aux_1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_1_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_1_7/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln187_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln187_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln188_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln188_cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln187_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln188_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln188_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln188_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln188_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln188_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln188_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="eps_tmp_1_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_1_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="eps_tmp_1_1_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_1_1_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="eps_tmp_1_2_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_1_2_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="eps_tmp_1_3_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_1_3_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="eps_tmp_1_4_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_1_4_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="eps_tmp_1_5_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_tmp_1_5_load/1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_8_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="216" class="1005" name="eps_tmp_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eps_tmp_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="eps_tmp_1_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eps_tmp_1_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="eps_tmp_1_2_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eps_tmp_1_2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="eps_tmp_1_3_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eps_tmp_1_3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="eps_tmp_1_4_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eps_tmp_1_4 "/>
</bind>
</comp>

<comp id="246" class="1005" name="eps_tmp_1_5_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="eps_tmp_1_5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="1"/>
<pin id="254" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="259" class="1005" name="aux_1_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="1"/>
<pin id="261" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="aux_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="154"><net_src comp="139" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="119" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="119" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="119" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="119" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="119" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="119" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="192"><net_src comp="189" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="212"><net_src comp="42" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="219"><net_src comp="46" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="225"><net_src comp="50" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="231"><net_src comp="54" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="237"><net_src comp="58" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="243"><net_src comp="62" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="249"><net_src comp="66" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="255"><net_src comp="130" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="112" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eps_tmp_1_05_out | {1 }
	Port: eps_tmp_0_04_out | {1 }
	Port: eps_tmp_2_01_out | {1 }
	Port: num_res_assign_load_4_out | {1 }
	Port: num_res_assign_load_3_out | {1 }
	Port: num_res_assign_load_out | {1 }
 - Input state : 
	Port: operator/.1_Pipeline_VITIS_LOOP_187_1 : aux_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln187 : 2
		add_ln187 : 2
		br_ln187 : 3
		trunc_ln188_cast : 2
		aux_1_addr : 3
		eps_tmp_1_7 : 4
		switch_ln188 : 2
		store_ln187 : 3
		eps_tmp_1_load : 1
		eps_tmp_1_1_load : 1
		eps_tmp_1_2_load : 1
		eps_tmp_1_3_load : 1
		eps_tmp_1_4_load : 1
		eps_tmp_1_5_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln187_fu_139    |    0    |    9    |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln187_fu_133    |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |  write_ln0_write_fu_70  |    0    |    0    |
|          |  write_ln0_write_fu_77  |    0    |    0    |
|   write  |  write_ln0_write_fu_84  |    0    |    0    |
|          |  write_ln0_write_fu_91  |    0    |    0    |
|          |  write_ln0_write_fu_98  |    0    |    0    |
|          |  write_ln0_write_fu_105 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   | trunc_ln188_cast_fu_145 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    17   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| aux_1_addr_reg_259|    3   |
|eps_tmp_1_1_reg_222|   32   |
|eps_tmp_1_2_reg_228|   32   |
|eps_tmp_1_3_reg_234|   32   |
|eps_tmp_1_4_reg_240|   32   |
|eps_tmp_1_5_reg_246|   32   |
| eps_tmp_1_reg_216 |   32   |
|    i_8_reg_209    |    2   |
|     i_reg_252     |    2   |
+-------------------+--------+
|       Total       |   199  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   17   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   199  |   26   |
+-----------+--------+--------+--------+
