// Seed: 1746341810
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_2 = -1;
  logic id_10;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wand id_3,
    input wand id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    input tri id_9,
    output tri1 id_10,
    input supply1 id_11,
    input wire id_12,
    output wand id_13,
    output wor id_14
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
