INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sirge/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sirge/adder/adder.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/Sirge/adder/adder.srcs/sim_1/new/adder_tb.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sirge/adder/adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
