<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;fractale_hls/src/main.cpp&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;fractale_hls/src/image.cpp&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;fractale_hls/src/convergence.cpp&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Linking Time (s): cpu = 00:03:12 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1924 ; free virtual = 23071"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1465" tag="" content="Validating synthesis directives ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Pragmas Time (s): cpu = 00:03:12 ; elapsed = 00:01:58 . Memory (MB): peak = 472.199 ; gain = 6.320 ; free physical = 1924 ; free virtual = 23071"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Standard Transforms Time (s): cpu = 00:03:13 ; elapsed = 00:01:59 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1899 ; free virtual = 23050"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Checking Synthesizability Time (s): cpu = 00:03:13 ; elapsed = 00:02:00 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1881 ; free virtual = 23033"/>
	<Message severity="INFO" prefix="[XFORM 203-501]" key="XFORM_UNROLL_STATUS_325" tag="" content="Unrolling loop with tag &quot;__ssdm_reset__&quot;(fractale_hls/src/convergence.cpp:12) in function &apos;convergence::do_convergence&apos; completely."/>
	<Message severity="INFO" prefix="[XFORM 203-501]" key="XFORM_UNROLL_STATUS_325" tag="" content="Unrolling loop with tag &quot;__ssdm_reset__&quot;(fractale_hls/src/convergence.cpp:21) in function &apos;convergence::do_convergence&apos; completely."/>
	<Message severity="WARNING" prefix="[XFORM 203-505]" key="XFORM_UNROLL_DEAD_PIPELINE_318" tag="SDX_LOOP" content="Pipeline directive for loop with tag &quot;__ssdm_reset__&quot;(fractale_hls/src/convergence.cpp:21) in function &apos;convergence::do_convergence&apos; has been removed because the loop is unrolled completely."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Pre-synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:02:01 . Memory (MB): peak = 600.848 ; gain = 134.969 ; free physical = 1844 ; free virtual = 22998"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished Architecture Synthesis Time (s): cpu = 00:03:14 ; elapsed = 00:02:01 . Memory (MB): peak = 664.023 ; gain = 198.145 ; free physical = 1803 ; free virtual = 22958"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_804" tag="" content="Elaborating SystemC module &apos;convergence&apos;."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_797" tag="" content="Performing SystemC synthesis linting."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_800" tag="" content="Analyzing ports and processes."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_786" tag="" content="Found the clock port of process &apos;convergence::do_convergence&apos;: &apos;clk&apos;."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_795" tag="" content="Found the reset port of process &apos;convergence::do_convergence&apos;: &apos;reset&apos;."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_765" tag="" content="SC_CTHREAD process &apos;convergence::do_convergence&apos; has no reset block."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_x&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:40) overwrites the first one (fractale_hls/src/convergence.cpp:40) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_785" tag="" content="Found two sequential write operations to signal &apos;out_y&apos;, which may introduce RTL simulation mismatch as the second write (fractale_hls/src/convergence.cpp:41) overwrites the first one (fractale_hls/src/convergence.cpp:41) in behavioral simulation."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_782" tag="" content="Port &apos;out_x&apos; has no reset."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_782" tag="" content="Port &apos;out_y&apos; has no reset."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_804" tag="" content="Elaborating SystemC module &apos;dimage&apos;."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_797" tag="" content="Performing SystemC synthesis linting."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_800" tag="" content="Analyzing ports and processes."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_786" tag="" content="Found the clock port of process &apos;dimage::do_image&apos;: &apos;clk&apos;."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_795" tag="" content="Found the reset port of process &apos;dimage::do_image&apos;: &apos;reset&apos;."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_765" tag="" content="SC_CTHREAD process &apos;dimage::do_image&apos; has no reset block."/>
	<Message severity="WARNING" prefix="[SCA 200-202]" key="SCA_202_782" tag="" content="Port &apos;couleur&apos; has no reset."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_804" tag="" content="Elaborating SystemC module &apos;main&apos;."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_1082" tag="" content="Analyzing the module hierarchy:"/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_802" tag="" content="Contains sub-module: &apos;convergence&apos;"/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_802" tag="" content="Contains sub-module: &apos;dimage&apos;"/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_797" tag="" content="Performing SystemC synthesis linting."/>
	<Message severity="INFO" prefix="[SCA 200-201]" key="SCA_201_800" tag="" content="Analyzing ports and processes."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1495" tag="" content="Synthesizing SystemC module &apos;convergence&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1496" tag="" content="Found SystemC process: &apos;convergence_do_convergence&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;convergence_do_convergence&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convergence_do_convergence&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="WARNING" prefix="[SCHED 204-31]" key="SCHED_PROTOCOL_ANCHOR_MISSING_24" tag="SCHEDULE" content="Invalid protocol: Begin anchor missing in region &apos;convergence::do_convergence&apos;."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 126.63 seconds; current allocated memory: 168.541 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.66 seconds; current allocated memory: 169.292 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convergence_do_convergence&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convergence_do_convergence&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.74 seconds; current allocated memory: 171.330 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;convergence&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convergence&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 1.03 seconds; current allocated memory: 175.481 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.14 seconds; current allocated memory: 175.597 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convergence&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;convergence/clk&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;convergence/reset&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;convergence/zoom&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;convergence/offset_X&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;convergence/offset_Y&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;convergence/s_out&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;convergence/out_x&apos; to &apos;ap_vld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;convergence/out_y&apos; to &apos;ap_vld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convergence&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.27 seconds; current allocated memory: 175.766 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1495" tag="" content="Synthesizing SystemC module &apos;dimage&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1496" tag="" content="Found SystemC process: &apos;dimage_do_image&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;dimage_do_image&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dimage_do_image&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="WARNING" prefix="[SCHED 204-36]" key="SCHED_WAIT_MISSING_IN_PROTOCOL_28" tag="SCHEDULE" content="Invalid protocol &apos;__ssdm_reset__&apos;: additional &apos;wait&apos;(s) required after the multi-cycle operation:
   &apos;load&apos; operation (&apos;v.V&apos;, fractale_hls/src/image.cpp:45) on array &apos;color&apos;."/>
	<Message severity="WARNING" prefix="[SCHED 204-36]" key="SCHED_WAIT_MISSING_IN_PROTOCOL_26" tag="SCHEDULE" content="Unable to schedule the protocol specified by region &apos;__ssdm_reset__&apos;."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.37 seconds; current allocated memory: 176.025 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.16 seconds; current allocated memory: 176.109 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dimage_do_image&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;dimage_do_image_color&apos; to &apos;dimage_do_image_cbkb&apos; due to the length limit 20"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dimage_do_image&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.15 seconds; current allocated memory: 176.296 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;dimage&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dimage&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.3 seconds; current allocated memory: 176.520 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.12 seconds; current allocated memory: 176.609 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dimage&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;dimage/clk&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;dimage/reset&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;dimage/counter&apos; to &apos;ap_fifo&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;dimage/couleur&apos; to &apos;ap_vld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dimage&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.23 seconds; current allocated memory: 176.758 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1495" tag="" content="Synthesizing SystemC module &apos;main&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;main&apos; ..."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..."/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.31 seconds; current allocated memory: 177.027 MB."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing."/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..."/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.14 seconds; current allocated memory: 177.196 MB."/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main&apos;"/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------"/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;main/clk&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;main/reset&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;main/x&apos; to &apos;ap_vld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;main/y&apos; to &apos;ap_vld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;main/couleur&apos; to &apos;ap_vld&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;main/zoom&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;main/offset_X&apos; to &apos;ap_none&apos;."/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;main/offset_Y&apos; to &apos;ap_none&apos;."/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_719" tag="" content="Reset signal &apos;reset&apos; was already created"/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_719" tag="" content="Reset signal &apos;reset&apos; was already created"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main&apos;."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="" content=" Elapsed time: 0.34 seconds; current allocated memory: 177.404 MB."/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;dimage_do_image_cbkb_rom&apos; using distributed ROMs."/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_965" tag="" content="Finished generating all RTL models Time (s): cpu = 00:03:20 ; elapsed = 00:02:15 . Memory (MB): peak = 664.023 ; gain = 198.145 ; free physical = 1806 ; free virtual = 22967"/>
	<Message severity="INFO" prefix="[SYSC 207-301]" key="SYSC_301_1065" tag="" content="Generating SystemC RTL for main."/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for main."/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for main."/>
	<Message severity="INFO" prefix="[HLS 200-112]" key="HLS_112_964" tag="" content="Total elapsed time: 135.6 seconds; peak allocated memory: 177.404 MB."/>
</Messages>
