{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652189189584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652189189584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 18:56:29 2022 " "Processing started: Tue May 10 18:56:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652189189584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189189584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189189584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652189189851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652189189851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1-str " "Found design unit 1: ALU_1-str" {  } { { "ALU_1.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197371 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1 " "Found entity 1: ALU_1" {  } { { "ALU_1.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-flow " "Found design unit 1: datapath-flow" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197373 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elem.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file elem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elem " "Found design unit 1: elem" {  } { { "elem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/elem.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-beh " "Found design unit 1: registerFile-beh" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197375 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-beh " "Found design unit 1: ram_mem-beh" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197376 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_interfacer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mem_interfacer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_interfacer-interface " "Found design unit 1: mem_interfacer-interface" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197377 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_interfacer " "Found entity 1: mem_interfacer" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-beh " "Found design unit 1: data_mem-beh" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197377 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197378 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file staller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 staller-write_enable " "Found design unit 1: staller-write_enable" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197379 ""} { "Info" "ISGN_ENTITY_NAME" "1 staller " "Found entity 1: staller" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_dec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inst_dec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_dec-decode " "Found design unit 1: inst_dec-decode" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197380 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_dec " "Found entity 1: inst_dec" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priority_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_mux-beh " "Found design unit 1: priority_mux-beh" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197381 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_mux " "Found entity 1: priority_mux" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT-arch " "Found design unit 1: LUT-arch" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197382 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oper_sel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_oper_sel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oper_Sel-beh " "Found design unit 1: ALU_Oper_Sel-beh" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197383 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oper_Sel " "Found entity 1: ALU_Oper_Sel" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_enable-WB_enable_contol " "Found design unit 1: write_enable-WB_enable_contol" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197384 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_enable " "Found entity 1: write_enable" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_sign_extender-conditon " "Found design unit 1: sel_sign_extender-conditon" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197384 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_sign_extender " "Found entity 1: sel_sign_extender" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_register.vhd 15 7 " "Found 15 design units, including 7 entities, in source file pipeline_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg-behave " "Found design unit 1: pipe_reg-behave" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipe_bit-behave " "Found design unit 2: pipe_bit-behave" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipeline_register " "Found design unit 3: pipeline_register" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipe_IFD-reg_1_2 " "Found design unit 4: pipe_IFD-reg_1_2" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pipe_IDRR-reg_2_3 " "Found design unit 5: pipe_IDRR-reg_2_3" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 263 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pipe_RREX-reg_3_4 " "Found design unit 6: pipe_RREX-reg_3_4" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 349 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 pipe_EXMEM-reg_4_5 " "Found design unit 7: pipe_EXMEM-reg_4_5" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 442 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 pipe_MEMWB-reg_5_6 " "Found design unit 8: pipe_MEMWB-reg_5_6" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 538 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_bit " "Found entity 2: pipe_bit" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipe_IFD " "Found entity 3: pipe_IFD" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipe_IDRR " "Found entity 4: pipe_IDRR" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipe_RREX " "Found entity 5: pipe_RREX" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_ENTITY_NAME" "6 pipe_EXMEM " "Found entity 6: pipe_EXMEM" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""} { "Info" "ISGN_ENTITY_NAME" "7 pipe_MEMWB " "Found entity 7: pipe_MEMWB" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_pred.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_pred.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_pred-prediction " "Found design unit 1: pc_pred-prediction" {  } { { "pc_pred.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197387 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_pred " "Found entity 1: pc_pred" {  } { { "pc_pred.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cond_left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cond_left_shift-cond_shifter " "Found design unit 1: cond_left_shift-cond_shifter" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197388 ""} { "Info" "ISGN_ENTITY_NAME" "1 cond_left_shift " "Found entity 1: cond_left_shift" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beq_jcheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beq_jcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEQ_jcheck-jump_controller " "Found design unit 1: BEQ_jcheck-jump_controller" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197389 ""} { "Info" "ISGN_ENTITY_NAME" "1 BEQ_jcheck " "Found entity 1: BEQ_jcheck" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oprd_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_oprd_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oprd_Sel-controller " "Found design unit 1: ALU_Oprd_Sel-controller" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oprd_Sel " "Found entity 1: ALU_Oprd_Sel" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_cmp-comparator " "Found design unit 1: Addr_cmp-comparator" {  } { { "Addr_cmp.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197390 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_cmp " "Found entity 1: Addr_cmp" {  } { { "Addr_cmp.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652189197390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197390 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "cond_left_shift datapath.vhdl(123) " "VHDL error at datapath.vhdl(123): name \"cond_left_shift\" cannot be used because it is already used for a previously declared item" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 123 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1652189197391 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652189197483 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 10 18:56:37 2022 " "Processing ended: Tue May 10 18:56:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652189197483 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652189197483 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652189197483 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189197483 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652189198079 ""}
