<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: scheme                              Date:  1-22-2022, 11:13PM
Device Used: XC2C256-6-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
44 /256 ( 17%) 97  /896  ( 11%) 62  /640  ( 10%) 34 /256 ( 13%) 21 /118 ( 18%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    17/40    27/56     2/ 6    1/1*     1/1*     1/1*     1/1*
FB2      16/16*    22/40    44/56     0/ 8    1/1*     1/1*     1/1*     0/1
FB3       3/16      8/40     9/56     1/ 6    1/1*     1/1*     1/1*     0/1
FB4       1/16      4/40     4/56     0/ 8    1/1*     1/1*     1/1*     0/1
FB5       0/16      0/40     0/56     0/ 5    0/1      0/1      0/1      0/1
FB6       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB7       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB8       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB9       8/16     11/40    13/56     8/ 8*   1/1*     1/1*     1/1*     0/1
FB10      0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB11      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB12      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB13      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB14      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB15      0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
FB16      0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    44/256    62/640   97/896   11/118   5/16     5/16     5/16     1/16

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/1

Signal 'clk' mapped onto global clock net GCK2.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    15    108
Output        :   11          11    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     0      1
GSR           :    0           0    |  DGE/IO           :     0      1
                 ----        ----
        Total     21          21

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'scheme.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P38'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:987 - An internal tristate buffer 'N2' is detected.  The logic is
   being translated to a mux implementation.
WARNING:Cpld:1007 - Removing unused input(s) 'MISO'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld - The signal(s) 'CS' are in combinational feedback loops.
   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the
   hazard reduction circuitry.
   Timing analysis of paths involving this node may be inaccurate or incomplete.
WARNING:Cpld - Unable to map all desired signals into function block, FB9.
   Buffering output signal RM<2> to allow all signals assigned to this function
   block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB9.
   Buffering output signal RM<3> to allow all signals assigned to this function
   block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB9.
   Buffering output signal RM<4> to allow all signals assigned to this function
   block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB9.
   Buffering output signal RM<5> to allow all signals assigned to this function
   block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB9.
   Buffering output signal RM<6> to allow all signals assigned to this function
   block to be placed.
WARNING:Cpld - Unable to map all desired signals into function block, FB9.
   Buffering output signal RM<7> to allow all signals assigned to this function
   block to be placed.
*************************  Summary of Mapped Logic  ************************

** 11 Outputs **

Signal                                  Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                                    Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
clkSeq                                  4     4     2    FB1_4   142   I/O       O       LVCMOS18 KPR       FAST DEFF    RESET
CS                                      1     2     2    FB1_12  139   I/O       O       LVCMOS18           FAST         
MOSI                                    2     3     2    FB3_3   134   I/O       O       LVCMOS18           FAST DFF     RESET
RM<0>                                   4     4     2    FB9_1   112   I/O       O       LVCMOS18           FAST LATCH   RESET
RM<4>                                   1     1     2    FB9_2   113   I/O       O       LVCMOS18           FAST         
RM<1>                                   4     4     2    FB9_4   114   I/O       O       LVCMOS18           FAST LATCH   RESET
RM<5>                                   1     1     2    FB9_6   115   I/O       O       LVCMOS18           FAST         
RM<2>                                   1     1     2    FB9_12  116   I/O       O       LVCMOS18           FAST         
RM<6>                                   1     1     2    FB9_13  117   I/O       O       LVCMOS18           FAST         
RM<3>                                   1     1     2    FB9_14  118   I/O       O       LVCMOS18           FAST         
RM<7>                                   1     1     2    FB9_15  119   I/O       O       LVCMOS18           FAST         

** 33 Buried Nodes **

Signal                                  Total Total Loc     Reg     Reg Init
Name                                    Pts   Inps          Use     State
N_PZ_187                                1     2     FB1_1           
RM<3>_BUFR                              4     4     FB1_2   LATCH   RESET
divider_100kHz_to_1Hz_inst/counter<2>   2     4     FB1_3   DFF     RESET
RM<2>_BUFR                              4     4     FB1_5   LATCH   RESET
divider_100kHz_to_1Hz_inst/counter<1>   2     3     FB1_6   DFF     RESET
main_inst/counter<1>                    2     3     FB1_7   TFF     RESET
main_inst/counter<2>                    2     4     FB1_8   TFF     RESET
main_inst/counter<3>                    2     5     FB1_9   TFF     RESET
main_inst/endOfClkSeq                   3     8     FB1_10  DFF     RESET
main_inst/counter<0>                    3     7     FB1_11  TFF     RESET
divider_100kHz_to_1Hz_inst/counter<0>   1     2     FB1_13  DFF     RESET
XLXN_1                                  1     1     FB1_14  TFF     RESET
main_inst/counter<4>                    3     7     FB1_15  TFF     RESET
main_inst/Mtrien_clkSeq                 3     8     FB1_16  DFF     RESET
RM<4>_BUFR                              4     4     FB2_1   LATCH   RESET
divider_100kHz_to_1Hz_inst/counter<12>  3     10    FB2_2   TFF     RESET
N_PZ_191                                1     6     FB2_3           
divider_100kHz_to_1Hz_inst/counter<3>   2     5     FB2_4   DFF     RESET
divider_100kHz_to_1Hz_inst/counter<4>   2     6     FB2_5   TFF     RESET
divider_100kHz_to_1Hz_inst/counter<7>   8     11    FB2_6   DFF     RESET
divider_100kHz_to_1Hz_inst/counter<13>  3     11    FB2_7   TFF     RESET
divider_100kHz_to_1Hz_inst/counter<15>  2     12    FB2_8   DFF     RESET
divider_100kHz_to_1Hz_inst/counter<14>  2     10    FB2_9   TFF     RESET
divider_100kHz_to_1Hz_inst/counter<9>   2     6     FB2_10  DFF     RESET
divider_100kHz_to_1Hz_inst/counter<8>   2     5     FB2_11  DFF     RESET
divider_100kHz_to_1Hz_inst/counter<5>   2     8     FB2_12  DFF     RESET
divider_100kHz_to_1Hz_inst/counter<10>  4     8     FB2_13  DFF     RESET
N_PZ_166                                6     12    FB2_14          
divider_100kHz_to_1Hz_inst/counter<11>  3     9     FB2_15  TFF     RESET
divider_100kHz_to_1Hz_inst/counter<6>   2     3     FB2_16  DFF     RESET
RM<6>_BUFR                              4     4     FB3_13  LATCH   RESET
RM<5>_BUFR                              4     4     FB3_15  LATCH   RESET
RM<7>_BUFR                              4     4     FB4_16  LATCH   RESET

** 10 Inputs **

Signal                                  Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                                 No.   Type      Use     STD      Style
b0                                      2    FB1_3   143   GSR/I/O   I       LVCMOS18 KPR
in_data<0>                              2    FB2_1   2     GTS/I/O   I       LVCMOS18 KPR
in_data<4>                              2    FB2_3   3     GTS/I/O   I       LVCMOS18 KPR
in_data<1>                              2    FB2_4   4     I/O       I       LVCMOS18 KPR
in_data<5>                              2    FB2_5   5     GTS/I/O   I       LVCMOS18 KPR
in_data<2>                              2    FB2_12  6     GTS/I/O   I       LVCMOS18 KPR
in_data<6>                              2    FB2_13  7     I/O       I       LVCMOS18 KPR
in_data<3>                              2    FB2_14  9     I/O       I       LVCMOS18 KPR
in_data<7>                              2    FB2_15  10    I/O       I       LVCMOS18 KPR
clk                                     1    FB6_4   38    GCK/I/O   GCK     LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               17/23
Number of function block control terms used/remaining:        4/0
Number of PLA product terms used/remaining:                   27/29
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
N_PZ_187                      1     FB1_1        (b)     (b)               
RM<3>_BUFR                    4     FB1_2        (b)     (b)        +      
divider_100kHz_to_1Hz_inst/counter<2>
                              2     FB1_3   143  GSR/I/O I                 
clkSeq                        4     FB1_4   142  I/O     O      +           +  
RM<2>_BUFR                    4     FB1_5        (b)     (b)            +  
divider_100kHz_to_1Hz_inst/counter<1>
                              2     FB1_6   140  I/O     (b)               
main_inst/counter<1>          2     FB1_7        (b)     (b)    +          
main_inst/counter<2>          2     FB1_8        (b)     (b)    +          
main_inst/counter<3>          2     FB1_9        (b)     (b)    +          
main_inst/endOfClkSeq         3     FB1_10       (b)     (b)    +          
main_inst/counter<0>          3     FB1_11       (b)     (b)    +          
CS                            1     FB1_12  139  I/O     O                 
divider_100kHz_to_1Hz_inst/counter<0>
                              1     FB1_13  138  I/O     (b)               
XLXN_1                        1     FB1_14  137  I/O     (b)               
main_inst/counter<4>          3     FB1_15       (b)     (b)    +          
main_inst/Mtrien_clkSeq       3     FB1_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: CS                                      7: divider_100kHz_to_1Hz_inst/counter<1>  13: main_inst/counter<1> 
  2: N_PZ_166                                8: divider_100kHz_to_1Hz_inst/counter<2>  14: main_inst/counter<2> 
  3: N_PZ_187                                9: in_data<2>                             15: main_inst/counter<3> 
  4: XLXN_1                                 10: in_data<3>                             16: main_inst/counter<4> 
  5: b0                                     11: main_inst/Mtrien_clkSeq                17: main_inst/endOfClkSeq 
  6: divider_100kHz_to_1Hz_inst/counter<0>  12: main_inst/counter<0>                  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
N_PZ_187          X...............X....................... 2       
RM<3>_BUFR        ..X.X....X......X....................... 4       
divider_100kHz_to_1Hz_inst/counter<2> 
                  .X...XXX................................ 4       
clkSeq            X..X......XX............................ 4       
RM<2>_BUFR        ..X.X...X.......X....................... 4       
divider_100kHz_to_1Hz_inst/counter<1> 
                  .X...XX................................. 3       
main_inst/counter<1> 
                  X..X.......X............................ 3       
main_inst/counter<2> 
                  X..X.......XX........................... 4       
main_inst/counter<3> 
                  X..X.......XXX.......................... 5       
main_inst/endOfClkSeq 
                  X..X.......XXXXXX....................... 8       
main_inst/counter<0> 
                  X..X.......XXXXX........................ 7       
CS                ..X.X................................... 2       
divider_100kHz_to_1Hz_inst/counter<0> 
                  .X...X.................................. 2       
XLXN_1            .X...................................... 1       
main_inst/counter<4> 
                  X..X.......XXXXX........................ 7       
main_inst/Mtrien_clkSeq 
                  X..X......XXXXXX........................ 8       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               22/18
Number of function block control terms used/remaining:        3/1
Number of PLA product terms used/remaining:                   44/12
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
RM<4>_BUFR                    4     FB2_1   2    GTS/I/O I      +   +   +  
divider_100kHz_to_1Hz_inst/counter<12>
                              3     FB2_2        (b)     (b)               
N_PZ_191                      1     FB2_3   3    GTS/I/O I                 
divider_100kHz_to_1Hz_inst/counter<3>
                              2     FB2_4   4    I/O     I                 
divider_100kHz_to_1Hz_inst/counter<4>
                              2     FB2_5   5    GTS/I/O I                 
divider_100kHz_to_1Hz_inst/counter<7>
                              8     FB2_6        (b)     (b)               
divider_100kHz_to_1Hz_inst/counter<13>
                              3     FB2_7        (b)     (b)               
divider_100kHz_to_1Hz_inst/counter<15>
                              2     FB2_8        (b)     (b)               
divider_100kHz_to_1Hz_inst/counter<14>
                              2     FB2_9        (b)     (b)               
divider_100kHz_to_1Hz_inst/counter<9>
                              2     FB2_10       (b)     (b)               
divider_100kHz_to_1Hz_inst/counter<8>
                              2     FB2_11       (b)     (b)               
divider_100kHz_to_1Hz_inst/counter<5>
                              2     FB2_12  6    GTS/I/O I                 
divider_100kHz_to_1Hz_inst/counter<10>
                              4     FB2_13  7    I/O     I                 
N_PZ_166                      6     FB2_14  9    I/O     I                 
divider_100kHz_to_1Hz_inst/counter<11>
                              3     FB2_15  10   I/O     I                 
divider_100kHz_to_1Hz_inst/counter<6>
                              2     FB2_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: N_PZ_166                                 9: divider_100kHz_to_1Hz_inst/counter<13>  16: divider_100kHz_to_1Hz_inst/counter<5> 
  2: N_PZ_187                                10: divider_100kHz_to_1Hz_inst/counter<14>  17: divider_100kHz_to_1Hz_inst/counter<6> 
  3: N_PZ_191                                11: divider_100kHz_to_1Hz_inst/counter<15>  18: divider_100kHz_to_1Hz_inst/counter<7> 
  4: b0                                      12: divider_100kHz_to_1Hz_inst/counter<1>   19: divider_100kHz_to_1Hz_inst/counter<8> 
  5: divider_100kHz_to_1Hz_inst/counter<0>   13: divider_100kHz_to_1Hz_inst/counter<2>   20: divider_100kHz_to_1Hz_inst/counter<9> 
  6: divider_100kHz_to_1Hz_inst/counter<10>  14: divider_100kHz_to_1Hz_inst/counter<3>   21: in_data<4> 
  7: divider_100kHz_to_1Hz_inst/counter<11>  15: divider_100kHz_to_1Hz_inst/counter<4>   22: main_inst/endOfClkSeq 
  8: divider_100kHz_to_1Hz_inst/counter<12> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
RM<4>_BUFR        .X.X................XX.................. 4       
divider_100kHz_to_1Hz_inst/counter<12> 
                  ..X..XXX.XX.....XXXX.................... 10      
N_PZ_191          ....X......XXXXX........................ 6       
divider_100kHz_to_1Hz_inst/counter<3> 
                  X...X......XXX.......................... 5       
divider_100kHz_to_1Hz_inst/counter<4> 
                  X...X......XXXX......................... 6       
divider_100kHz_to_1Hz_inst/counter<7> 
                  ..X..XXXXXX.....XXXX.................... 11      
divider_100kHz_to_1Hz_inst/counter<13> 
                  ..X..XXXXXX.....XXXX.................... 11      
divider_100kHz_to_1Hz_inst/counter<15> 
                  X.X..XXXXXX.....XXXX.................... 12      
divider_100kHz_to_1Hz_inst/counter<14> 
                  X.X..XXXX.......XXXX.................... 10      
divider_100kHz_to_1Hz_inst/counter<9> 
                  X.X.............XXXX.................... 6       
divider_100kHz_to_1Hz_inst/counter<8> 
                  X.X.............XXX..................... 5       
divider_100kHz_to_1Hz_inst/counter<5> 
                  X.X.X......XXXXX........................ 8       
divider_100kHz_to_1Hz_inst/counter<10> 
                  ..X..X...XX.....XXXX.................... 8       
N_PZ_166          .....XXXXXX...XXXXXX.................... 12      
divider_100kHz_to_1Hz_inst/counter<11> 
                  ..X..XX..XX.....XXXX.................... 9       
divider_100kHz_to_1Hz_inst/counter<6> 
                  X.X.............X....................... 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               8/32
Number of function block control terms used/remaining:        3/1
Number of PLA product terms used/remaining:                   9/47
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1   136  I/O           
(unused)                      0     FB3_2   135  I/O           
MOSI                          2     FB3_3   134  I/O     O                 
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5   133  I/O           
(unused)                      0     FB3_6        (b)           
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10       (b)           
(unused)                      0     FB3_11       (b)           
(unused)                      0     FB3_12       (b)           
RM<6>_BUFR                    4     FB3_13       (b)     (b)    +   +      
(unused)                      0     FB3_14  132  I/O           
RM<5>_BUFR                    4     FB3_15       (b)     (b)    +       +  
(unused)                      0     FB3_16  131  I/O           

Signals Used by Logic in Function Block
  1: N_PZ_187           4: clkSeq             7: main_inst/Mtrien_clkSeq 
  2: RM<0>              5: in_data<5>         8: main_inst/endOfClkSeq 
  3: b0                 6: in_data<6>       

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
MOSI              .X.X..X................................. 3       
RM<6>_BUFR        X.X..X.X................................ 4       
RM<5>_BUFR        X.X.X..X................................ 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               4/36
Number of function block control terms used/remaining:        3/1
Number of PLA product terms used/remaining:                   4/52
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   11   I/O           
(unused)                      0     FB4_2   12   I/O           
(unused)                      0     FB4_3   13   I/O           
(unused)                      0     FB4_4   14   I/O           
(unused)                      0     FB4_5   15   I/O           
(unused)                      0     FB4_6   16   I/O           
(unused)                      0     FB4_7        (b)           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11       (b)           
(unused)                      0     FB4_12  17   I/O           
(unused)                      0     FB4_13       (b)           
(unused)                      0     FB4_14  18   I/O           
(unused)                      0     FB4_15       (b)           
RM<7>_BUFR                    4     FB4_16       (b)     (b)    +   +   +  

Signals Used by Logic in Function Block
  1: N_PZ_187           3: in_data<7>         4: main_inst/endOfClkSeq 
  2: b0               

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
RM<7>_BUFR        XXXX.................................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB5_1        (b)           
(unused)                      0     FB5_2   33   I/O           
(unused)                      0     FB5_3        (b)           
(unused)                      0     FB5_4   32   GCK/I/O       
(unused)                      0     FB5_5   31   I/O           
(unused)                      0     FB5_6   30   GCK/I/O       
(unused)                      0     FB5_7        (b)           
(unused)                      0     FB5_8        (b)           
(unused)                      0     FB5_9        (b)           
(unused)                      0     FB5_10       (b)           
(unused)                      0     FB5_11       (b)           
(unused)                      0     FB5_12       (b)           
(unused)                      0     FB5_13       (b)           
(unused)                      0     FB5_14  28   I/O           
(unused)                      0     FB5_15       (b)           
(unused)                      0     FB5_16       (b)           
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB6_1   34   I/O           
(unused)                      0     FB6_2   35   CDR/I/O       
(unused)                      0     FB6_3        (b)           
(unused)                      0     FB6_4   38   GCK/I/O GCK   
(unused)                      0     FB6_5        (b)           
(unused)                      0     FB6_6        (b)           
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11       (b)           
(unused)                      0     FB6_12  39   DGE/I/O       
(unused)                      0     FB6_13  40   I/O           
(unused)                      0     FB6_14  41   I/O           
(unused)                      0     FB6_15  42   I/O           
(unused)                      0     FB6_16  43   I/O           
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB7_1        (b)           
(unused)                      0     FB7_2        (b)           
(unused)                      0     FB7_3        (b)           
(unused)                      0     FB7_4        (b)           
(unused)                      0     FB7_5   26   I/O           
(unused)                      0     FB7_6   25   I/O           
(unused)                      0     FB7_7        (b)           
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
(unused)                      0     FB7_11  24   I/O           
(unused)                      0     FB7_12  23   I/O           
(unused)                      0     FB7_13  22   I/O           
(unused)                      0     FB7_14  21   I/O           
(unused)                      0     FB7_15  20   I/O           
(unused)                      0     FB7_16  19   I/O           
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1   44   I/O           
(unused)                      0     FB8_2   45   I/O           
(unused)                      0     FB8_3   46   I/O           
(unused)                      0     FB8_4        (b)           
(unused)                      0     FB8_5   48   I/O           
(unused)                      0     FB8_6   49   I/O           
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11  50   I/O           
(unused)                      0     FB8_12  51   I/O           
(unused)                      0     FB8_13  52   I/O           
(unused)                      0     FB8_14       (b)           
(unused)                      0     FB8_15       (b)           
(unused)                      0     FB8_16       (b)           
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               11/29
Number of function block control terms used/remaining:        3/1
Number of PLA product terms used/remaining:                   13/43
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
RM<0>                         4     FB9_1   112  I/O     O      +       +  
RM<4>                         1     FB9_2   113  I/O     O                 
(unused)                      0     FB9_3        (b)           
RM<1>                         4     FB9_4   114  I/O     O      +   +      
(unused)                      0     FB9_5        (b)           
RM<5>                         1     FB9_6   115  I/O     O                 
(unused)                      0     FB9_7        (b)           
(unused)                      0     FB9_8        (b)           
(unused)                      0     FB9_9        (b)           
(unused)                      0     FB9_10       (b)           
(unused)                      0     FB9_11       (b)           
RM<2>                         1     FB9_12  116  I/O     O                 
RM<6>                         1     FB9_13  117  I/O     O                 
RM<3>                         1     FB9_14  118  I/O     O                 
RM<7>                         1     FB9_15  119  I/O     O                 
(unused)                      0     FB9_16       (b)           

Signals Used by Logic in Function Block
  1: N_PZ_187           5: RM<5>_BUFR         9: in_data<0> 
  2: RM<2>_BUFR         6: RM<6>_BUFR        10: in_data<1> 
  3: RM<3>_BUFR         7: RM<7>_BUFR        11: main_inst/endOfClkSeq 
  4: RM<4>_BUFR         8: b0               

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
RM<0>             X......XX.X............................. 4       
RM<4>             ...X.................................... 1       
RM<1>             X......X.XX............................. 4       
RM<5>             ....X................................... 1       
RM<2>             .X...................................... 1       
RM<6>             .....X.................................. 1       
RM<3>             ..X..................................... 1       
RM<7>             ......X................................. 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB10_1  111  I/O           
(unused)                      0     FB10_2  110  I/O           
(unused)                      0     FB10_3  107  I/O           
(unused)                      0     FB10_4  106  I/O           
(unused)                      0     FB10_5  105  I/O           
(unused)                      0     FB10_6  104  I/O           
(unused)                      0     FB10_7       (b)           
(unused)                      0     FB10_8       (b)           
(unused)                      0     FB10_9       (b)           
(unused)                      0     FB10_10      (b)           
(unused)                      0     FB10_11      (b)           
(unused)                      0     FB10_12 103  I/O           
(unused)                      0     FB10_13      (b)           
(unused)                      0     FB10_14 102  I/O           
(unused)                      0     FB10_15      (b)           
(unused)                      0     FB10_16 101  I/O           
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB11_1       (b)           
(unused)                      0     FB11_2       (b)           
(unused)                      0     FB11_3       (b)           
(unused)                      0     FB11_4       (b)           
(unused)                      0     FB11_5  120  I/O           
(unused)                      0     FB11_6  121  I/O           
(unused)                      0     FB11_7       (b)           
(unused)                      0     FB11_8       (b)           
(unused)                      0     FB11_9       (b)           
(unused)                      0     FB11_10      (b)           
(unused)                      0     FB11_11 124  I/O           
(unused)                      0     FB11_12 125  I/O           
(unused)                      0     FB11_13 126  I/O           
(unused)                      0     FB11_14 128  I/O           
(unused)                      0     FB11_15 129  I/O           
(unused)                      0     FB11_16 130  I/O           
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB12_1       (b)           
(unused)                      0     FB12_2  100  I/O           
(unused)                      0     FB12_3       (b)           
(unused)                      0     FB12_4       (b)           
(unused)                      0     FB12_5       (b)           
(unused)                      0     FB12_6       (b)           
(unused)                      0     FB12_7       (b)           
(unused)                      0     FB12_8       (b)           
(unused)                      0     FB12_9       (b)           
(unused)                      0     FB12_10      (b)           
(unused)                      0     FB12_11 98   I/O           
(unused)                      0     FB12_12 97   I/O           
(unused)                      0     FB12_13 96   I/O           
(unused)                      0     FB12_14 95   I/O           
(unused)                      0     FB12_15 94   I/O           
(unused)                      0     FB12_16      (b)           
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB13_1  75   I/O           
(unused)                      0     FB13_2  76   I/O           
(unused)                      0     FB13_3  77   I/O           
(unused)                      0     FB13_4       (b)           
(unused)                      0     FB13_5  78   I/O           
(unused)                      0     FB13_6  79   I/O           
(unused)                      0     FB13_7       (b)           
(unused)                      0     FB13_8       (b)           
(unused)                      0     FB13_9       (b)           
(unused)                      0     FB13_10      (b)           
(unused)                      0     FB13_11      (b)           
(unused)                      0     FB13_12 80   I/O           
(unused)                      0     FB13_13 81   I/O           
(unused)                      0     FB13_14 82   I/O           
(unused)                      0     FB13_15      (b)           
(unused)                      0     FB13_16      (b)           
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB14_1  74   I/O           
(unused)                      0     FB14_2  71   I/O           
(unused)                      0     FB14_3  70   I/O           
(unused)                      0     FB14_4  69   I/O           
(unused)                      0     FB14_5       (b)           
(unused)                      0     FB14_6  68   I/O           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
(unused)                      0     FB14_9       (b)           
(unused)                      0     FB14_10      (b)           
(unused)                      0     FB14_11      (b)           
(unused)                      0     FB14_12      (b)           
(unused)                      0     FB14_13 66   I/O           
(unused)                      0     FB14_14 64   I/O           
(unused)                      0     FB14_15      (b)           
(unused)                      0     FB14_16 61   I/O           
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB15_1       (b)           
(unused)                      0     FB15_2  83   I/O           
(unused)                      0     FB15_3       (b)           
(unused)                      0     FB15_4       (b)           
(unused)                      0     FB15_5       (b)           
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
(unused)                      0     FB15_11 85   I/O           
(unused)                      0     FB15_12 86   I/O           
(unused)                      0     FB15_13 87   I/O           
(unused)                      0     FB15_14 88   I/O           
(unused)                      0     FB15_15 91   I/O           
(unused)                      0     FB15_16 92   I/O           
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1       (b)           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3       (b)           
(unused)                      0     FB16_4       (b)           
(unused)                      0     FB16_5  60   I/O           
(unused)                      0     FB16_6  59   I/O           
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
(unused)                      0     FB16_11 58   I/O           
(unused)                      0     FB16_12 57   I/O           
(unused)                      0     FB16_13 56   I/O           
(unused)                      0     FB16_14      (b)           
(unused)                      0     FB16_15 54   I/O           
(unused)                      0     FB16_16 53   I/O           
*******************************  Equations  ********************************

********** Mapped Logic **********


CS <= (b0 AND NOT N_PZ_187);

FDCPE_MOSI: FDCPE port map (MOSI,RM(0),MOSI_C,'0','0','1');
MOSI_C <= NOT ((NOT main_inst/Mtrien_clkSeq AND NOT clkSeq));


N_PZ_166 <= ((NOT divider_100kHz_to_1Hz_inst/counter(14))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(15))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(10) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(11) AND NOT divider_100kHz_to_1Hz_inst/counter(12) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(8) AND NOT divider_100kHz_to_1Hz_inst/counter(13))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(10) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(11) AND NOT divider_100kHz_to_1Hz_inst/counter(12) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(9) AND NOT divider_100kHz_to_1Hz_inst/counter(13))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(10) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(11) AND NOT divider_100kHz_to_1Hz_inst/counter(6) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(7) AND NOT divider_100kHz_to_1Hz_inst/counter(12) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(13))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(10) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(11) AND NOT divider_100kHz_to_1Hz_inst/counter(4) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(5) AND NOT divider_100kHz_to_1Hz_inst/counter(7) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(12) AND NOT divider_100kHz_to_1Hz_inst/counter(13)));


N_PZ_187 <= (NOT main_inst/endOfClkSeq AND NOT CS);


N_PZ_191 <= (divider_100kHz_to_1Hz_inst/counter(0) AND 
	divider_100kHz_to_1Hz_inst/counter(4) AND divider_100kHz_to_1Hz_inst/counter(1) AND 
	divider_100kHz_to_1Hz_inst/counter(2) AND divider_100kHz_to_1Hz_inst/counter(3) AND 
	divider_100kHz_to_1Hz_inst/counter(5));

LDCP_RM0: LDCP port map (RM(0),RM_D(0),main_inst/endOfClkSeq,RM_CLR(0),RM_PRE(0));
RM_D(0) <= (NOT b0 AND NOT N_PZ_187 AND in_data(0));
RM_CLR(0) <= (NOT b0 AND NOT N_PZ_187 AND NOT in_data(0));
RM_PRE(0) <= (NOT b0 AND NOT N_PZ_187 AND in_data(0));

LDCP_RM1: LDCP port map (RM(1),RM_D(1),main_inst/endOfClkSeq,RM_CLR(1),RM_PRE(1));
RM_D(1) <= (NOT b0 AND NOT N_PZ_187 AND in_data(1));
RM_CLR(1) <= (NOT b0 AND NOT N_PZ_187 AND NOT in_data(1));
RM_PRE(1) <= (NOT b0 AND NOT N_PZ_187 AND in_data(1));


RM(2) <= RM(2)_BUFR;

LDCP_RM2_BUFR: LDCP port map (RM(2)_BUFR,RM_D(2)_BUFR,main_inst/endOfClkSeq,RM_CLR(2)_BUFR,RM_PRE(2)_BUFR);
RM_D(2)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(2));
RM_CLR(2)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND NOT in_data(2));
RM_PRE(2)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(2));

LDCP_RM3_BUFR: LDCP port map (RM(3)_BUFR,RM_D(3)_BUFR,main_inst/endOfClkSeq,RM_CLR(3)_BUFR,RM_PRE(3)_BUFR);
RM_D(3)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(3));
RM_CLR(3)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND NOT in_data(3));
RM_PRE(3)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(3));


RM(3) <= RM(3)_BUFR;

LDCP_RM4_BUFR: LDCP port map (RM(4)_BUFR,RM_D(4)_BUFR,main_inst/endOfClkSeq,RM_CLR(4)_BUFR,RM_PRE(4)_BUFR);
RM_D(4)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(4));
RM_CLR(4)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND NOT in_data(4));
RM_PRE(4)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(4));


RM(4) <= RM(4)_BUFR;


RM(5) <= RM(5)_BUFR;

LDCP_RM5_BUFR: LDCP port map (RM(5)_BUFR,RM_D(5)_BUFR,main_inst/endOfClkSeq,RM_CLR(5)_BUFR,RM_PRE(5)_BUFR);
RM_D(5)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(5));
RM_CLR(5)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND NOT in_data(5));
RM_PRE(5)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(5));


RM(6) <= RM(6)_BUFR;

LDCP_RM6_BUFR: LDCP port map (RM(6)_BUFR,RM_D(6)_BUFR,main_inst/endOfClkSeq,RM_CLR(6)_BUFR,RM_PRE(6)_BUFR);
RM_D(6)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(6));
RM_CLR(6)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND NOT in_data(6));
RM_PRE(6)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(6));

LDCP_RM7_BUFR: LDCP port map (RM(7)_BUFR,RM_D(7)_BUFR,main_inst/endOfClkSeq,RM_CLR(7)_BUFR,RM_PRE(7)_BUFR);
RM_D(7)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(7));
RM_CLR(7)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND NOT in_data(7));
RM_PRE(7)_BUFR <= (NOT b0 AND NOT N_PZ_187 AND in_data(7));


RM(7) <= RM(7)_BUFR;

FTCPE_XLXN_1: FTCPE port map (XLXN_1,N_PZ_166,clk,'0','0','1');

FDCPE_clkSeq: FDCPE port map (clkSeq_I,NOT main_inst/counter(0),XLXN_1,'0','0',NOT CS);
clkSeq <= clkSeq_I when clkSeq_OE = '1' else 'Z';
clkSeq_OE <= NOT main_inst/Mtrien_clkSeq;

FDCPE_divider_100kHz_to_1Hz_inst/counter0: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(0),divider_100kHz_to_1Hz_inst/counter_D(0),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(0) <= (N_PZ_166 AND NOT divider_100kHz_to_1Hz_inst/counter(0));

FDCPE_divider_100kHz_to_1Hz_inst/counter1: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(1),divider_100kHz_to_1Hz_inst/counter_D(1),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(1) <= ((N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(0) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(1))
	OR (N_PZ_166 AND NOT divider_100kHz_to_1Hz_inst/counter(0) AND 
	divider_100kHz_to_1Hz_inst/counter(1)));

FDCPE_divider_100kHz_to_1Hz_inst/counter2: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(2),divider_100kHz_to_1Hz_inst/counter_D(2),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(2) <= (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(2))
	XOR (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(0) AND 
	divider_100kHz_to_1Hz_inst/counter(1));

FDCPE_divider_100kHz_to_1Hz_inst/counter3: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(3),divider_100kHz_to_1Hz_inst/counter_D(3),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(3) <= (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(3))
	XOR (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(0) AND 
	divider_100kHz_to_1Hz_inst/counter(1) AND divider_100kHz_to_1Hz_inst/counter(2));

FTCPE_divider_100kHz_to_1Hz_inst/counter4: FTCPE port map (divider_100kHz_to_1Hz_inst/counter(4),divider_100kHz_to_1Hz_inst/counter_T(4),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_T(4) <= ((NOT N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(4))
	OR (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(0) AND 
	divider_100kHz_to_1Hz_inst/counter(1) AND divider_100kHz_to_1Hz_inst/counter(2) AND 
	divider_100kHz_to_1Hz_inst/counter(3)));

FDCPE_divider_100kHz_to_1Hz_inst/counter5: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(5),divider_100kHz_to_1Hz_inst/counter_D(5),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(5) <= ((N_PZ_166 AND NOT N_PZ_191 AND 
	divider_100kHz_to_1Hz_inst/counter(5))
	OR (N_PZ_166 AND NOT N_PZ_191 AND 
	divider_100kHz_to_1Hz_inst/counter(0) AND divider_100kHz_to_1Hz_inst/counter(4) AND 
	divider_100kHz_to_1Hz_inst/counter(1) AND divider_100kHz_to_1Hz_inst/counter(2) AND 
	divider_100kHz_to_1Hz_inst/counter(3)));

FDCPE_divider_100kHz_to_1Hz_inst/counter6: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(6),divider_100kHz_to_1Hz_inst/counter_D(6),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(6) <= ((N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(6) AND 
	NOT N_PZ_191)
	OR (N_PZ_166 AND NOT divider_100kHz_to_1Hz_inst/counter(6) AND 
	N_PZ_191));

FDCPE_divider_100kHz_to_1Hz_inst/counter7: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(7),divider_100kHz_to_1Hz_inst/counter_D(7),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(7) <= NOT (((NOT divider_100kHz_to_1Hz_inst/counter(6) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(7))
	OR (NOT N_PZ_191 AND NOT divider_100kHz_to_1Hz_inst/counter(7))
	OR (divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(10) AND divider_100kHz_to_1Hz_inst/counter(15))
	OR (divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(11))
	OR (divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(12))
	OR (divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(13))
	OR (divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND 
	divider_100kHz_to_1Hz_inst/counter(7))
	OR (divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(8) AND 
	divider_100kHz_to_1Hz_inst/counter(9))));

FDCPE_divider_100kHz_to_1Hz_inst/counter8: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(8),divider_100kHz_to_1Hz_inst/counter_D(8),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(8) <= (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(8))
	XOR (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(6) AND 
	N_PZ_191 AND divider_100kHz_to_1Hz_inst/counter(7));

FDCPE_divider_100kHz_to_1Hz_inst/counter9: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(9),divider_100kHz_to_1Hz_inst/counter_D(9),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(9) <= (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(9))
	XOR (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(6) AND 
	N_PZ_191 AND divider_100kHz_to_1Hz_inst/counter(7) AND 
	divider_100kHz_to_1Hz_inst/counter(8));

FDCPE_divider_100kHz_to_1Hz_inst/counter10: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(10),divider_100kHz_to_1Hz_inst/counter_D(10),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(10) <= NOT (NOT divider_100kHz_to_1Hz_inst/counter(10)
	XOR ((divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(10) AND divider_100kHz_to_1Hz_inst/counter(15))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND divider_100kHz_to_1Hz_inst/counter(7) AND 
	divider_100kHz_to_1Hz_inst/counter(8) AND divider_100kHz_to_1Hz_inst/counter(9))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(15) AND 
	divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND divider_100kHz_to_1Hz_inst/counter(7) AND 
	divider_100kHz_to_1Hz_inst/counter(8) AND divider_100kHz_to_1Hz_inst/counter(9))));

FTCPE_divider_100kHz_to_1Hz_inst/counter11: FTCPE port map (divider_100kHz_to_1Hz_inst/counter(11),divider_100kHz_to_1Hz_inst/counter_T(11),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_T(11) <= ((divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(11))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(10) AND divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND 
	divider_100kHz_to_1Hz_inst/counter(7) AND divider_100kHz_to_1Hz_inst/counter(8) AND 
	divider_100kHz_to_1Hz_inst/counter(9))
	OR (divider_100kHz_to_1Hz_inst/counter(10) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND 
	divider_100kHz_to_1Hz_inst/counter(7) AND divider_100kHz_to_1Hz_inst/counter(8) AND 
	divider_100kHz_to_1Hz_inst/counter(9)));

FTCPE_divider_100kHz_to_1Hz_inst/counter12: FTCPE port map (divider_100kHz_to_1Hz_inst/counter(12),divider_100kHz_to_1Hz_inst/counter_T(12),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_T(12) <= ((divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(12))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(10) AND divider_100kHz_to_1Hz_inst/counter(11) AND 
	divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND divider_100kHz_to_1Hz_inst/counter(7) AND 
	divider_100kHz_to_1Hz_inst/counter(8) AND divider_100kHz_to_1Hz_inst/counter(9))
	OR (divider_100kHz_to_1Hz_inst/counter(10) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(11) AND 
	divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND divider_100kHz_to_1Hz_inst/counter(7) AND 
	divider_100kHz_to_1Hz_inst/counter(8) AND divider_100kHz_to_1Hz_inst/counter(9)));

FTCPE_divider_100kHz_to_1Hz_inst/counter13: FTCPE port map (divider_100kHz_to_1Hz_inst/counter(13),divider_100kHz_to_1Hz_inst/counter_T(13),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_T(13) <= ((divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(13))
	OR (NOT divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(10) AND divider_100kHz_to_1Hz_inst/counter(11) AND 
	divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND divider_100kHz_to_1Hz_inst/counter(7) AND 
	divider_100kHz_to_1Hz_inst/counter(12) AND divider_100kHz_to_1Hz_inst/counter(8) AND 
	divider_100kHz_to_1Hz_inst/counter(9))
	OR (divider_100kHz_to_1Hz_inst/counter(10) AND 
	NOT divider_100kHz_to_1Hz_inst/counter(15) AND divider_100kHz_to_1Hz_inst/counter(11) AND 
	divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND divider_100kHz_to_1Hz_inst/counter(7) AND 
	divider_100kHz_to_1Hz_inst/counter(12) AND divider_100kHz_to_1Hz_inst/counter(8) AND 
	divider_100kHz_to_1Hz_inst/counter(9)));

FTCPE_divider_100kHz_to_1Hz_inst/counter14: FTCPE port map (divider_100kHz_to_1Hz_inst/counter(14),divider_100kHz_to_1Hz_inst/counter_T(14),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_T(14) <= ((NOT N_PZ_166)
	OR (divider_100kHz_to_1Hz_inst/counter(10) AND 
	divider_100kHz_to_1Hz_inst/counter(11) AND divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND 
	divider_100kHz_to_1Hz_inst/counter(7) AND divider_100kHz_to_1Hz_inst/counter(12) AND 
	divider_100kHz_to_1Hz_inst/counter(8) AND divider_100kHz_to_1Hz_inst/counter(9) AND 
	divider_100kHz_to_1Hz_inst/counter(13)));

FDCPE_divider_100kHz_to_1Hz_inst/counter15: FDCPE port map (divider_100kHz_to_1Hz_inst/counter(15),divider_100kHz_to_1Hz_inst/counter_D(15),clk,'0','0','1');
divider_100kHz_to_1Hz_inst/counter_D(15) <= ((N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(15))
	OR (N_PZ_166 AND divider_100kHz_to_1Hz_inst/counter(14) AND 
	divider_100kHz_to_1Hz_inst/counter(10) AND divider_100kHz_to_1Hz_inst/counter(11) AND 
	divider_100kHz_to_1Hz_inst/counter(6) AND N_PZ_191 AND divider_100kHz_to_1Hz_inst/counter(7) AND 
	divider_100kHz_to_1Hz_inst/counter(12) AND divider_100kHz_to_1Hz_inst/counter(8) AND 
	divider_100kHz_to_1Hz_inst/counter(9) AND divider_100kHz_to_1Hz_inst/counter(13)));

FDCPE_main_inst/Mtrien_clkSeq: FDCPE port map (main_inst/Mtrien_clkSeq,main_inst/Mtrien_clkSeq_D,XLXN_1,'0','0','1');
main_inst/Mtrien_clkSeq_D <= ((CS AND main_inst/Mtrien_clkSeq)
	OR (NOT CS AND NOT main_inst/counter(0) AND NOT main_inst/counter(1) AND 
	NOT main_inst/counter(2) AND NOT main_inst/counter(3) AND main_inst/counter(4)));

FTCPE_main_inst/counter0: FTCPE port map (main_inst/counter(0),main_inst/counter_T(0),XLXN_1,'0','0','1');
main_inst/counter_T(0) <= NOT (((CS)
	OR (NOT main_inst/counter(0) AND NOT main_inst/counter(1) AND 
	NOT main_inst/counter(2) AND NOT main_inst/counter(3) AND main_inst/counter(4))));

FTCPE_main_inst/counter1: FTCPE port map (main_inst/counter(1),main_inst/counter_T(1),XLXN_1,'0','0','1');
main_inst/counter_T(1) <= (NOT CS AND main_inst/counter(0));

FTCPE_main_inst/counter2: FTCPE port map (main_inst/counter(2),main_inst/counter_T(2),XLXN_1,'0','0','1');
main_inst/counter_T(2) <= (NOT CS AND main_inst/counter(0) AND main_inst/counter(1));

FTCPE_main_inst/counter3: FTCPE port map (main_inst/counter(3),main_inst/counter_T(3),XLXN_1,'0','0','1');
main_inst/counter_T(3) <= (NOT CS AND main_inst/counter(0) AND main_inst/counter(1) AND 
	main_inst/counter(2));

FTCPE_main_inst/counter4: FTCPE port map (main_inst/counter(4),main_inst/counter_T(4),XLXN_1,'0','0','1');
main_inst/counter_T(4) <= ((NOT CS AND main_inst/counter(0) AND main_inst/counter(1) AND 
	main_inst/counter(2) AND main_inst/counter(3))
	OR (NOT CS AND NOT main_inst/counter(0) AND NOT main_inst/counter(1) AND 
	NOT main_inst/counter(2) AND NOT main_inst/counter(3) AND main_inst/counter(4)));

FDCPE_main_inst/endOfClkSeq: FDCPE port map (main_inst/endOfClkSeq,main_inst/endOfClkSeq_D,XLXN_1,'0','0','1');
main_inst/endOfClkSeq_D <= ((main_inst/endOfClkSeq AND CS)
	OR (NOT CS AND NOT main_inst/counter(0) AND NOT main_inst/counter(1) AND 
	NOT main_inst/counter(2) AND NOT main_inst/counter(3) AND main_inst/counter(4)));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C256-6-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCCIO-1.8                     
  2 in_data<0>                       74 KPR                           
  3 in_data<4>                       75 KPR                           
  4 in_data<1>                       76 KPR                           
  5 in_data<5>                       77 KPR                           
  6 in_data<2>                       78 KPR                           
  7 in_data<6>                       79 KPR                           
  8 VCCAUX                           80 KPR                           
  9 in_data<3>                       81 KPR                           
 10 in_data<7>                       82 KPR                           
 11 KPR                              83 KPR                           
 12 KPR                              84 VCC                           
 13 KPR                              85 KPR                           
 14 KPR                              86 KPR                           
 15 KPR                              87 KPR                           
 16 KPR                              88 KPR                           
 17 KPR                              89 GND                           
 18 KPR                              90 GND                           
 19 KPR                              91 KPR                           
 20 KPR                              92 KPR                           
 21 KPR                              93 VCCIO-1.8                     
 22 KPR                              94 KPR                           
 23 KPR                              95 KPR                           
 24 KPR                              96 KPR                           
 25 KPR                              97 KPR                           
 26 KPR                              98 KPR                           
 27 VCCIO-1.8                        99 GND                           
 28 KPR                             100 KPR                           
 29 GND                             101 KPR                           
 30 KPR                             102 KPR                           
 31 KPR                             103 KPR                           
 32 KPR                             104 KPR                           
 33 KPR                             105 KPR                           
 34 KPR                             106 KPR                           
 35 KPR                             107 KPR                           
 36 GND                             108 GND                           
 37 VCC                             109 VCCIO-1.8                     
 38 clk                             110 KPR                           
 39 KPR                             111 KPR                           
 40 KPR                             112 RM<0>                         
 41 KPR                             113 RM<4>                         
 42 KPR                             114 RM<1>                         
 43 KPR                             115 RM<5>                         
 44 KPR                             116 RM<2>                         
 45 KPR                             117 RM<6>                         
 46 KPR                             118 RM<3>                         
 47 GND                             119 RM<7>                         
 48 KPR                             120 KPR                           
 49 KPR                             121 KPR                           
 50 KPR                             122 TDO                           
 51 KPR                             123 GND                           
 52 KPR                             124 KPR                           
 53 KPR                             125 KPR                           
 54 KPR                             126 KPR                           
 55 VCCIO-1.8                       127 VCCIO-1.8                     
 56 KPR                             128 KPR                           
 57 KPR                             129 KPR                           
 58 KPR                             130 KPR                           
 59 KPR                             131 KPR                           
 60 KPR                             132 KPR                           
 61 KPR                             133 KPR                           
 62 GND                             134 MOSI                          
 63 TDI                             135 KPR                           
 64 KPR                             136 KPR                           
 65 TMS                             137 KPR                           
 66 KPR                             138 KPR                           
 67 TCK                             139 CS                            
 68 KPR                             140 KPR                           
 69 KPR                             141 VCCIO-1.8                     
 70 KPR                             142 clkSeq                        
 71 KPR                             143 b0                            
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c256-6-TQ144
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
