0.7
2020.2
Oct 14 2022
05:20:55
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/edit_hdmi_text_controller_v2_0.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1744278805,verilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_5;blk_mem_gen_v8_4_5_mem_module;blk_mem_gen_v8_4_5_output_stage;blk_mem_gen_v8_4_5_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/edit_hdmi_text_controller_v2_0.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv,1744275491,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0_AXI.sv,,hdmi_text_controller_v1_0,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0_AXI.sv,1744276908,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv,,hdmi_text_controller_v1_0_AXI,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/Color_Mapper.sv,1744272303,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv,,draw_text,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/VGA_controller.sv,1742879335,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv,,vga_controller,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1744278803,verilog,,,,blk_mem_gen_0,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.v,1744278743,verilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/edit_hdmi_text_controller_v2_0.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,,clk_wiz_0,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v,1744278743,verilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/font_rom.sv,1743621915,systemVerilog,,c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/hdl/hdmi_text_controller_v1_0.sv,,font_rom,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
c:/Users/sidra/Documents/GitHub/ECE_385/Lab_7/7.2/ip_repo_sid/hdmi_text_controller_2_0/src/hdmi_text_controller_v1_0_tb.sv,1744274687,systemVerilog,,,,hdmi_text_controller_tb,,uvm,../../../../hdmi_text_controller_2_0/src/clk_wiz_0,,,,,
