(module "CDR02BX472BMZRAT" (layer F.Cu) (tedit 620BCF2B)
  (descr "CDR02BX472BMZRAT, 100V 4.7nF BX ¡À20% 1805 Multilayer Ceramic Capacitors MLCC - SMD/SMT ROHS")
  (tags "100V 4.7nF BX ¡À20% 1805 Multilayer Ceramic Capacitors MLCC - SMD/SMT ROHS, Capacitors, Multilayer Ceramic Capacitors MLCC - SMD/SMT")
  (fp_text reference REF** (at 0 -2.914402) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value CDR02BX472BMZRAT (at 0 2.914402) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_arc (start -3.0962 -0.761999) (end -3.0962 -0.914399) (angle -90) (layer F.SilkS) (width 0.1524))
  (fp_arc (start -3268748202437.600098 3268748202440.23877) (end 3.0962 -0.914399) (angle 0) (layer F.SilkS) (width 0.1524))
  (fp_arc (start -3268748202565.600098 3268748202563.570801) (end -3.2486 0.761999) (angle 0) (layer F.SilkS) (width 0.1524))
  (fp_arc (start 3.2486 0.914399) (end 3.2486 0.761999) (angle -90) (layer F.SilkS) (width 0.1524))
  (fp_circle (center -2.284989 0.635001) (end -2.255017 0.635001) (layer F.SilkS) (width 0.059995))
  (fp_line (start -1.611201 -0.914402) (end -3.09619 -0.914402) (layer F.SilkS) (width 0.1524))
  (fp_line (start 1.611201 -0.914402) (end 3.09619 -0.914402) (layer F.SilkS) (width 0.1524))
  (fp_line (start -3.24859 -0.762002) (end -3.24859 0.762002) (layer F.SilkS) (width 0.1524))
  (fp_line (start 3.24859 -0.762002) (end 3.24859 0.762002) (layer F.SilkS) (width 0.1524))
  (fp_line (start -3.09619 0.914402) (end -1.611201 0.914402) (layer F.SilkS) (width 0.1524))
  (fp_line (start 3.09619 0.914402) (end 1.611201 0.914402) (layer F.SilkS) (width 0.1524))
  (pad 1 smd rect (at -2.277623 0) (size 1.484989 1.371603) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 2.277623 0) (size 1.484989 1.371603) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.914402) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
)