set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {proc.vho proc_vhd.sdo}}
	{{"Fast Model"} {proc_fast.vho proc_vhd_fast.sdo}}
}
