timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_38424460_PG0_0_0_1679678943 INV_38424460_PG0_0_0_1679678943_0 -1 0 516 0 1 0
use STAGE2_INV_89403287_PG0_0_0_1679678944 STAGE2_INV_89403287_PG0_0_0_1679678944_0 -1 0 1548 0 1 0
node "FOUT" 0 0 860 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSS" 8 2575.53 54 1232 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25200 1236 107016 4494 404480 5376 472000 4472 0 0 0 0
node "m1_312_1484#" 2 95.565 312 1484 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32480 1272 7168 480 0 0 0 0 0 0 0 0
node "li_405_1747#" 21 -58.1077 405 1747 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1700 168 45808 1860 12992 576 0 0 0 0 0 0 0 0
node "VDD" 979 4455.06 577 -17 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 184000 7560 42560 2080 122920 5062 404480 5376 472000 4472 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "li_405_1747#" "m1_312_1484#" 89.852
cap "VDD" "VSS" 1095.89
cap "li_405_1747#" "VSS" 263.633
cap "m1_312_1484#" "VSS" 206.833
cap "VDD" "li_405_1747#" 227.63
cap "VDD" "m1_312_1484#" 113.805
cap "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" "VSS" 5.62467
cap "FOUT" "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" 22.8509
cap "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" "VDD" 219.943
cap "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" -2.67384
cap "FOUT" "VSS" 0.867215
cap "VSS" "VDD" 1080.81
cap "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" "VSS" 45.3115
cap "FOUT" "VDD" 110.768
cap "FOUT" "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" 7.05436
cap "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" "VDD" 31.781
cap "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" "VSS" 16.947
cap "VDD" "VSS" 308.574
cap "VDD" "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" 69.2702
cap "FOUT" "VSS" 4.32439
cap "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" "VSS" 24.1953
cap "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" -0.104739
cap "VDD" "FOUT" 3.93723
cap "VDD" "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" 14.4406
cap "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" "VSS" 137.18
cap "FOUT" "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" 184.807
cap "FOUT" "VDD" 285.86
cap "FOUT" "VSS" 327.815
cap "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" "VDD" 1620.88
cap "FOUT" "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" 141.523
cap "VSS" "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" 245.105
cap "VSS" "VDD" 638.773
cap "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" 287.075
cap "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" "VDD" -37.6852
cap "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" "VSS" 4.07778
cap "VSS" "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" 46.5979
cap "FOUT" "VSS" -3.64125
cap "VDD" "VSS" 231.573
cap "VDD" "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" 5.00225
cap "VDD" "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" 11.6634
cap "VDD" "FOUT" -7.19213
cap "INV_38424460_PG0_0_0_1679678943_0/m1_140_1400#" "VDD" 1.73974
cap "VSS" "VDD" 1.05158
cap "STAGE2_INV_89403287_PG0_0_0_1679678944_0/m1_312_1400#" "VDD" 0.38096
cap "VDD" "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" 1.68074
cap "VSS" "VDD" 0.371731
merge "STAGE2_INV_89403287_PG0_0_0_1679678944_0/VSUBS" "INV_38424460_PG0_0_0_1679678943_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INV_38424460_PG0_0_0_1679678943_0/VSUBS" "VSUBS"
merge "STAGE2_INV_89403287_PG0_0_0_1679678944_0/m1_656_560#" "INV_38424460_PG0_0_0_1679678943_0/m1_140_1400#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INV_38424460_PG0_0_0_1679678943_0/m1_140_1400#" "m1_312_1484#"
merge "STAGE2_INV_89403287_PG0_0_0_1679678944_0/m1_312_1400#" "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" -2051.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -3584 -240 0 0 0 0 0 0 0 0 0 0
merge "INV_38424460_PG0_0_0_1679678943_0/li_61_571#" "li_405_1747#"
merge "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_147_315#" -1877.96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 0 0 0 0 0 0
merge "STAGE2_INV_89403287_PG0_0_0_1679678944_0/NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_147_315#" "INV_38424460_PG0_0_0_1679678943_0/NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_147_315#"
merge "INV_38424460_PG0_0_0_1679678943_0/NMOS_S_42092372_X1_Y1_1679678942_1679678943_0/a_147_315#" "VSS"
merge "STAGE2_INV_89403287_PG0_0_0_1679678944_0/PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/w_0_0#" "INV_38424460_PG0_0_0_1679678943_0/PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/w_0_0#" -3440.4 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 0 0 0 0 0 0
merge "INV_38424460_PG0_0_0_1679678943_0/PMOS_S_45039047_X1_Y1_1679678943_1679678943_0/w_0_0#" "VDD"
