Protel Design System Design Rule Check
PCB File : E:\·ÉË¼¿¨¶û2020\Projiect\STC8A_Project\STC8a_Project\STC8a.PcbDoc
Date     : 2020/6/9
Time     : 15:02:21

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2225.827mil][Y = 2909.449mil]
   Violation between Short-Circuit Constraint: Between Pad U7-0(2225.827mil,2957.001mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2225.827mil][Y = 2957.001mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2225.827mil][Y = 2962.051mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2228mil,2911mil) (2312mil,2945mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2230.358mil][Y = 2928mil]
   Violation between Short-Circuit Constraint: Between Via (2210mil,2940mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2220.52mil][Y = 2940mil]
   Violation between Short-Circuit Constraint: Between Via (2211mil,2979mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2221.02mil][Y = 2979mil]
   Violation between Short-Circuit Constraint: Between Via (2243mil,2939mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2231.807mil][Y = 2939mil]
   Violation between Short-Circuit Constraint: Between Via (2243mil,2979mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2231.807mil][Y = 2979mil]
   Violation between Short-Circuit Constraint: Between Pad U7-(2215mil,2957.001mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2215mil][Y = 2957.001mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2226.5mil][Y = 2917.815mil]
   Violation between Short-Circuit Constraint: Between Pad U7-(2236.654mil,2957.001mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2236.654mil][Y = 2957.001mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2226.5mil][Y = 2957.001mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2228mil,2911mil) (2312mil,2945mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2246.598mil][Y = 2931.315mil]
   Violation between Short-Circuit Constraint: Between Via (2210mil,2940mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2210mil][Y = 2940mil]
   Violation between Short-Circuit Constraint: Between Via (2211mil,2979mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2211mil][Y = 2979mil]
   Violation between Short-Circuit Constraint: Between Via (2243mil,2939mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2243mil][Y = 2939mil]
   Violation between Short-Circuit Constraint: Between Via (2243mil,2979mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer Location : [X = 2243mil][Y = 2979mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer Location : [X = 2215.007mil][Y = 2895.139mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer Location : [X = 2215.007mil][Y = 2976.362mil]
   Violation between Short-Circuit Constraint: Between Via (2210mil,2940mil) from Top Layer to Bottom Layer And Pad U7-(2215mil,2957.001mil) on Top Layer Location : [X = 2215mil][Y = 2940mil]
   Violation between Short-Circuit Constraint: Between Via (2211mil,2979mil) from Top Layer to Bottom Layer And Pad U7-(2215mil,2957.001mil) on Top Layer Location : [X = 2215mil][Y = 2979mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer Location : [X = 2236.654mil][Y = 2895.139mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer Location : [X = 2236.654mil][Y = 2976.362mil]
   Violation between Short-Circuit Constraint: Between Area Fill (2228mil,2911mil) (2312mil,2945mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer Location : [X = 2236.654mil][Y = 2928mil]
   Violation between Short-Circuit Constraint: Between Via (2243mil,2939mil) from Top Layer to Bottom Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer Location : [X = 2236.654mil][Y = 2939mil]
   Violation between Short-Circuit Constraint: Between Via (2243mil,2979mil) from Top Layer to Bottom Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer Location : [X = 2236.654mil][Y = 2979mil]
Rule Violations :26

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2228mil,2911mil) (2312mil,2945mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2210mil,2940mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2211mil,2979mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2243mil,2939mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2243mil,2979mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2228mil,2911mil) (2312mil,2945mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2210mil,2940mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2211mil,2979mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2243mil,2939mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2243mil,2979mil) from Top Layer to Bottom Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.252mil < 10mil) Between Pad U7-14(2196.299mil,2889.087mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.252mil < 10mil) Between Pad U7-8(2196.299mil,3024.914mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.764mil < 10mil) Between Track (2171mil,3050.213mil)(2196.299mil,3024.914mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.764mil < 10mil) Between Track (2158mil,2850.788mil)(2196.299mil,2889.087mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.063mil < 10mil) Between Area Fill (2228mil,2911mil) (2312mil,2945mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2210mil,2940mil) from Top Layer to Bottom Layer And Pad U7-(2215mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2211mil,2979mil) from Top Layer to Bottom Layer And Pad U7-(2215mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.95mil < 10mil) Between Track (2255.354mil,2873.646mil)(2290mil,2839mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.252mil < 10mil) Between Pad U7-1(2255.354mil,2889.087mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.764mil < 10mil) Between Track (2255.354mil,2873.646mil)(2255.354mil,2889.087mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.37mil < 10mil) Between Pad U7-7(2255.472mil,3024.914mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.882mil < 10mil) Between Track (2255.472mil,3024.914mil)(2288mil,3057.442mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.882mil < 10mil) Between Track (2255.472mil,3024.914mil)(2255.472mil,3035.472mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Area Fill (2228mil,2911mil) (2312mil,2945mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.717mil < 10mil) Between Via (2211mil,2979mil) from Top Layer to Bottom Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2243mil,2939mil) from Top Layer to Bottom Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Via (2243mil,2979mil) from Top Layer to Bottom Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U7-10(2157.913mil,2976.686mil) on Top Layer And Pad U7-9(2157.913mil,2996.371mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2097mil,2976.686mil)(2157.913mil,2976.686mil) on Top Layer And Pad U7-9(2157.913mil,2996.371mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2122.629mil,2996.371mil)(2157.913mil,2996.371mil) on Top Layer And Pad U7-10(2157.913mil,2976.686mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U7-11(2157.913mil,2957.001mil) on Top Layer And Pad U7-10(2157.913mil,2976.686mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2086.999mil,2957.001mil)(2157.913mil,2957.001mil) on Top Layer And Pad U7-10(2157.913mil,2976.686mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2157.913mil,2937.316mil)(2157.913mil,2957.001mil) on Top Layer And Pad U7-10(2157.913mil,2976.686mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2097mil,2976.686mil)(2157.913mil,2976.686mil) on Top Layer And Pad U7-11(2157.913mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U7-13(2157.913mil,2917.631mil) on Top Layer And Pad U7-12(2157.913mil,2937.316mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2119.631mil,2917.631mil)(2157.913mil,2917.631mil) on Top Layer And Pad U7-12(2157.913mil,2937.316mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2039.751mil,2937.316mil)(2157.913mil,2937.316mil) on Top Layer And Pad U7-13(2157.913mil,2917.631mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2157.913mil,2937.316mil)(2157.913mil,2957.001mil) on Top Layer And Pad U7-13(2157.913mil,2917.631mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U7-3(2293.74mil,2937.316mil) on Top Layer And Pad U7-4(2293.74mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2293.74mil,2937.316mil)(2323.684mil,2937.316mil) on Top Layer And Pad U7-4(2293.74mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (6.489mil < 10mil) Between Area Fill (2228mil,2911mil) (2312mil,2945mil) on Top Layer And Pad U7-4(2293.74mil,2957.001mil) on Top Layer 
   Violation between Clearance Constraint: (9.173mil < 10mil) Between Track (2293.74mil,2957.001mil)(2543mil,2957.001mil) on Top Layer And Pad U7-3(2293.74mil,2937.316mil) on Top Layer 
   Violation between Clearance Constraint: (7.843mil < 10mil) Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-1(2255.354mil,2889.087mil) on Top Layer 
   Violation between Clearance Constraint: (5.18mil < 10mil) Between Area Fill (2228mil,2911mil) (2312mil,2945mil) on Top Layer And Pad U7-1(2255.354mil,2889.087mil) on Top Layer 
   Violation between Clearance Constraint: (9.189mil < 10mil) Between Area Fill (2211mil,2809mil) (2242mil,2918mil) on Top Layer And Pad U7-14(2196.299mil,2889.087mil) on Top Layer 
   Violation between Clearance Constraint: (7.961mil < 10mil) Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-7(2255.472mil,3024.914mil) on Top Layer 
   Violation between Clearance Constraint: (9.189mil < 10mil) Between Area Fill (2211mil,2911mil) (2242mil,3397mil) on Top Layer And Pad U7-8(2196.299mil,3024.914mil) on Top Layer 
   Violation between Clearance Constraint: (8.512mil < 10mil) Between Track (1003mil,3513mil)(4919mil,3513mil) on Keep-Out Layer And Pad C18-2(2747mil,3405mil) on Top Layer 
   Violation between Clearance Constraint: (9.2mil < 10mil) Between Area Fill (3529mil,3021mil) (3586mil,3389mil) on Top Layer And Pad U4-10(3600mil,3306mil) on Top Layer 
   Violation between Clearance Constraint: (6.991mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U4-10(3600mil,3306mil) on Top Layer 
   Violation between Clearance Constraint: (6.825mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U4-11(3540mil,3306mil) on Top Layer 
   Violation between Clearance Constraint: (9mil < 10mil) Between Area Fill (3529mil,3021mil) (3586mil,3389mil) on Top Layer And Pad U4-13(3502mil,3268mil) on Top Layer 
   Violation between Clearance Constraint: (9.058mil < 10mil) Between Area Fill (3483mil,3281.858mil) (3585mil,3498mil) on Top Layer And Pad U4-13(3502mil,3268mil) on Top Layer 
   Violation between Clearance Constraint: (9mil < 10mil) Between Area Fill (3529mil,3021mil) (3586mil,3389mil) on Top Layer And Pad U4-14(3502mil,3248mil) on Top Layer 
   Violation between Clearance Constraint: (9mil < 10mil) Between Area Fill (3529mil,3021mil) (3586mil,3389mil) on Top Layer And Pad U4-15(3502mil,3228mil) on Top Layer 
   Violation between Clearance Constraint: (9mil < 10mil) Between Area Fill (3529mil,3021mil) (3586mil,3389mil) on Top Layer And Pad U4-16(3502mil,3208mil) on Top Layer 
   Violation between Clearance Constraint: (6.888mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U4-20(3540mil,3130mil) on Top Layer 
   Violation between Clearance Constraint: (9.2mil < 10mil) Between Area Fill (3529mil,3021mil) (3586mil,3389mil) on Top Layer And Pad U4-1(3600mil,3130mil) on Top Layer 
   Violation between Clearance Constraint: (6.854mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U4-1(3600mil,3130mil) on Top Layer 
   Violation between Clearance Constraint: (9mil < 10mil) Between Area Fill (3529mil,3021mil) (3586mil,3389mil) on Top Layer And Pad U4-17(3502mil,3188mil) on Top Layer 
   Violation between Clearance Constraint: (9.6mil < 10mil) Between Area Fill (3620mil,3184mil) (3650mil,3254mil) on Top Layer And Pad U4-8(3638mil,3268.4mil) on Top Layer 
   Violation between Clearance Constraint: (9.6mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U4-8(3638mil,3268.4mil) on Top Layer 
   Violation between Clearance Constraint: (9.8mil < 10mil) Between Area Fill (3620mil,3283mil) (4219mil,3312mil) on Top Layer And Pad U4-8(3638mil,3268.4mil) on Top Layer 
   Violation between Clearance Constraint: (9.8mil < 10mil) Between Track (3638mil,3268.4mil)(3734.6mil,3268.4mil) on Top Layer And Pad U4-9(3638mil,3288mil) on Top Layer 
   Violation between Clearance Constraint: (9mil < 10mil) Between Area Fill (3529mil,3021mil) (3586mil,3389mil) on Top Layer And Pad U4-18(3502mil,3168mil) on Top Layer 
   Violation between Clearance Constraint: (9mil < 10mil) Between Area Fill (3529mil,3021mil) (3586mil,3389mil) on Top Layer And Pad U4-19(3502mil,3148mil) on Top Layer 
   Violation between Clearance Constraint: (9.315mil < 10mil) Between Area Fill (1878mil,2231mil) (1974mil,2495mil) on Top Layer And Pad U8-2(1945.071mil,2511.205mil) on Top Layer 
   Violation between Clearance Constraint: (8.701mil < 10mil) Between Track (1828.929mil,2485.614mil)(1828.929mil,2511.205mil) on Top Layer And Pad U8-6(1828.929mil,2536.795mil) on Top Layer 
Rule Violations :76

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=80mil) (Preferred=80mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-2(2293.74mil,2917.631mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-3(2293.74mil,2937.316mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-5(2293.74mil,2976.686mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-6(2293.74mil,2996.371mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-14(2196.299mil,2889.087mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-8(2196.299mil,3024.914mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-1(2255.354mil,2889.087mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-7(2255.472mil,3024.914mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-4(2293.74mil,2957.001mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-13(2157.913mil,2917.631mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-12(2157.913mil,2937.316mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-10(2157.913mil,2976.686mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-9(2157.913mil,2996.371mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-11(2157.913mil,2957.001mil) on Top Layer And Pad U7-0(2225.827mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.252mil < 10mil) Between Pad U7-14(2196.299mil,2889.087mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [5.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.252mil < 10mil) Between Pad U7-8(2196.299mil,3024.914mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [5.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.78mil < 10mil) Between Pad U7-(2236.654mil,2957.001mil) on Top Layer And Pad U7-(2215mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [9.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.252mil < 10mil) Between Pad U7-1(2255.354mil,2889.087mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [5.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.37mil < 10mil) Between Pad U7-7(2255.472mil,3024.914mil) on Top Layer And Pad U7-(2236.654mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [5.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-10(2157.913mil,2976.686mil) on Top Layer And Pad U7-9(2157.913mil,2996.371mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-11(2157.913mil,2957.001mil) on Top Layer And Pad U7-10(2157.913mil,2976.686mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-12(2157.913mil,2937.316mil) on Top Layer And Pad U7-11(2157.913mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U7-13(2157.913mil,2917.631mil) on Top Layer And Pad U7-12(2157.913mil,2937.316mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-5(2293.74mil,2976.686mil) on Top Layer And Pad U7-6(2293.74mil,2996.371mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U7-4(2293.74mil,2957.001mil) on Top Layer And Pad U7-5(2293.74mil,2976.686mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-3(2293.74mil,2937.316mil) on Top Layer And Pad U7-4(2293.74mil,2957.001mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U7-2(2293.74mil,2917.631mil) on Top Layer And Pad U7-3(2293.74mil,2937.316mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-3(3638mil,3168mil) on Top Layer And Pad U4-2(3638mil,3148mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.2mil < 10mil) Between Pad U4-1(3600mil,3130mil) on Top Layer And Pad U4-2(3638mil,3148mil) on Top Layer [Top Solder] Mask Sliver [7.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.119mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-2(3638mil,3148mil) on Top Layer [Top Solder] Mask Sliver [6.119mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-4(3638mil,3188mil) on Top Layer And Pad U4-3(3638mil,3168mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.001mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-3(3638mil,3168mil) on Top Layer [Top Solder] Mask Sliver [6.001mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-5(3638mil,3208mil) on Top Layer And Pad U4-4(3638mil,3188mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.014mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-4(3638mil,3188mil) on Top Layer [Top Solder] Mask Sliver [6.014mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-6(3638mil,3228mil) on Top Layer And Pad U4-5(3638mil,3208mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.027mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-5(3638mil,3208mil) on Top Layer [Top Solder] Mask Sliver [6.027mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-7(3638mil,3248mil) on Top Layer And Pad U4-6(3638mil,3228mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.04mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-6(3638mil,3228mil) on Top Layer [Top Solder] Mask Sliver [6.04mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.904mil < 10mil) Between Pad U4-8(3638mil,3268.4mil) on Top Layer And Pad U4-10(3600mil,3306mil) on Top Layer [Top Solder] Mask Sliver [9.904mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.2mil < 10mil) Between Pad U4-9(3638mil,3288mil) on Top Layer And Pad U4-10(3600mil,3306mil) on Top Layer [Top Solder] Mask Sliver [7.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.142mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-10(3600mil,3306mil) on Top Layer [Top Solder] Mask Sliver [2.142mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.2mil < 10mil) Between Pad U4-12(3502mil,3288mil) on Top Layer And Pad U4-11(3540mil,3306mil) on Top Layer [Top Solder] Mask Sliver [7.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.24mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-11(3540mil,3306mil) on Top Layer [Top Solder] Mask Sliver [2.24mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-13(3502mil,3268mil) on Top Layer And Pad U4-12(3502mil,3288mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.119mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-12(3502mil,3288mil) on Top Layer [Top Solder] Mask Sliver [6.119mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-14(3502mil,3248mil) on Top Layer And Pad U4-13(3502mil,3268mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-13(3502mil,3268mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-15(3502mil,3228mil) on Top Layer And Pad U4-14(3502mil,3248mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-14(3502mil,3248mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-16(3502mil,3208mil) on Top Layer And Pad U4-15(3502mil,3228mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-15(3502mil,3228mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-17(3502mil,3188mil) on Top Layer And Pad U4-16(3502mil,3208mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-16(3502mil,3208mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.2mil < 10mil) Between Pad U4-19(3502mil,3148mil) on Top Layer And Pad U4-20(3540mil,3130mil) on Top Layer [Top Solder] Mask Sliver [7.2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.204mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-20(3540mil,3130mil) on Top Layer [Top Solder] Mask Sliver [2.204mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.142mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-1(3600mil,3130mil) on Top Layer [Top Solder] Mask Sliver [2.142mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.8mil < 10mil) Between Pad U4-8(3638mil,3268.4mil) on Top Layer And Pad U4-7(3638mil,3248mil) on Top Layer [Top Solder] Mask Sliver [2.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.053mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-7(3638mil,3248mil) on Top Layer [Top Solder] Mask Sliver [6.053mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-18(3502mil,3168mil) on Top Layer And Pad U4-17(3502mil,3188mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-17(3502mil,3188mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad U4-9(3638mil,3288mil) on Top Layer And Pad U4-8(3638mil,3268.4mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.067mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-8(3638mil,3268.4mil) on Top Layer [Top Solder] Mask Sliver [6.067mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.196mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-9(3638mil,3288mil) on Top Layer [Top Solder] Mask Sliver [6.196mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.4mil < 10mil) Between Pad U4-19(3502mil,3148mil) on Top Layer And Pad U4-18(3502mil,3168mil) on Top Layer [Top Solder] Mask Sliver [2.4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-18(3502mil,3168mil) on Top Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.127mil < 10mil) Between Region (0 hole(s)) Top Solder And Pad U4-19(3502mil,3148mil) on Top Layer [Top Solder] Mask Sliver [6.127mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-2(1945.071mil,2511.205mil) on Top Layer And Pad U8-1(1945.071mil,2485.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-3(1945.071mil,2536.795mil) on Top Layer And Pad U8-2(1945.071mil,2511.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-4(1945.071mil,2562.386mil) on Top Layer And Pad U8-3(1945.071mil,2536.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-6(1828.929mil,2536.795mil) on Top Layer And Pad U8-5(1828.929mil,2562.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-7(1828.929mil,2511.205mil) on Top Layer And Pad U8-6(1828.929mil,2536.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-8(1828.929mil,2485.614mil) on Top Layer And Pad U8-7(1828.929mil,2511.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
Rule Violations :72

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1759mil,2964.001mil) on Top Overlay And Pad L3-2(1599mil,2964.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1759mil,2964.001mil) on Top Overlay And Pad L3-1(1919mil,2966.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.2mil < 10mil) Between Arc (1639mil,3084.001mil) on Top Overlay And Pad R38-2(1595mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2747mil,3265mil) on Top Overlay And Pad C18-1(2747mil,3125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2747mil,3265mil) on Top Overlay And Pad C18-2(2747mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.36mil < 10mil) Between Arc (3670mil,3148mil) on Top Overlay And Pad U4-2(3638mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4086mil,2990mil) on Top Overlay And Pad L2-2(3926mil,2990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4086mil,2990mil) on Top Overlay And Pad L2-1(4246mil,2992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.511mil < 10mil) Between Arc (1969.677mil,2468.882mil) on Top Overlay And Pad U8-1(1945.071mil,2485.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.511mil < 10mil) Between Arc (3492.677mil,2440.882mil) on Top Overlay And Pad U9-1(3468.071mil,2457.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (4146.992mil,1737.102mil) on Top Overlay And Pad U3-1(4139.118mil,1768.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4754mil,1686mil) on Top Overlay And Pad L1-1(4754mil,1586mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4754mil,1686mil) on Top Overlay And Pad L1-2(4754mil,1786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4694mil,1626mil) on Top Overlay And Pad L1-1(4754mil,1586mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4694mil,1746mil) on Top Overlay And Pad L1-2(4754mil,1786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4814mil,1626mil) on Top Overlay And Pad L1-1(4754mil,1586mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4814mil,1746mil) on Top Overlay And Pad L1-2(4754mil,1786mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (4661.945mil,1395.898mil) on Top Overlay And Pad U5-1(4665.882mil,1364.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (3590.622mil,1636.307mil)(3590.622mil,1671.74mil) on Top Overlay And Pad C34-2(3567.064mil,1647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (3543.378mil,1671.74mil)(3590.622mil,1671.74mil) on Top Overlay And Pad C34-2(3567.064mil,1647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (3543.378mil,1636.307mil)(3543.378mil,1671.74mil) on Top Overlay And Pad C34-2(3567.064mil,1647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3552.056mil,1614.991mil) (3582.056mil,1624.991mil) on Top Overlay And Pad C34-2(3567.064mil,1647.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3543.378mil,1569.378mil)(3590.622mil,1569.378mil) on Top Overlay And Pad C34-1(3567mil,1593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3552.056mil,1614.991mil) (3582.056mil,1624.991mil) on Top Overlay And Pad C34-1(3567mil,1593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3543.378mil,1569.378mil)(3543.378mil,1604.811mil) on Top Overlay And Pad C34-1(3567mil,1593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3590.622mil,1569.378mil)(3590.622mil,1604.811mil) on Top Overlay And Pad C34-1(3567mil,1593mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4306mil,1790mil)(4306mil,1799mil) on Top Overlay And Pad C21-2(4306mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4266mil,1714mil)(4266mil,1789mil) on Top Overlay And Pad C21-2(4306mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4346mil,1714mil)(4346mil,1789mil) on Top Overlay And Pad C21-2(4306mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4266mil,1714mil)(4346mil,1714mil) on Top Overlay And Pad C21-2(4306mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4306mil,1809mil)(4306mil,1818mil) on Top Overlay And Pad C21-1(4306mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4266mil,1819mil)(4266mil,1894mil) on Top Overlay And Pad C21-1(4306mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4346mil,1819mil)(4346mil,1894mil) on Top Overlay And Pad C21-1(4306mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4266mil,1894mil)(4346mil,1894mil) on Top Overlay And Pad C21-1(4306mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4361mil,1714mil)(4361mil,1789mil) on Top Overlay And Pad C20-2(4401mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4441mil,1714mil)(4441mil,1789mil) on Top Overlay And Pad C20-2(4401mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4361mil,1714mil)(4441mil,1714mil) on Top Overlay And Pad C20-2(4401mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4401mil,1790mil)(4401mil,1799mil) on Top Overlay And Pad C20-2(4401mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4361mil,1819mil)(4361mil,1894mil) on Top Overlay And Pad C20-1(4401mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4441mil,1819mil)(4441mil,1894mil) on Top Overlay And Pad C20-1(4401mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4401mil,1809mil)(4401mil,1818mil) on Top Overlay And Pad C20-1(4401mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4361mil,1894mil)(4441mil,1894mil) on Top Overlay And Pad C20-1(4401mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4498mil,1790mil)(4498mil,1799mil) on Top Overlay And Pad C19-2(4498mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4458mil,1714mil)(4458mil,1789mil) on Top Overlay And Pad C19-2(4498mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4538mil,1714mil)(4538mil,1789mil) on Top Overlay And Pad C19-2(4498mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4458mil,1714mil)(4538mil,1714mil) on Top Overlay And Pad C19-2(4498mil,1754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (4498mil,1809mil)(4498mil,1818mil) on Top Overlay And Pad C19-1(4498mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4458mil,1819mil)(4458mil,1894mil) on Top Overlay And Pad C19-1(4498mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (4538mil,1819mil)(4538mil,1894mil) on Top Overlay And Pad C19-1(4498mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4458mil,1894mil)(4538mil,1894mil) on Top Overlay And Pad C19-1(4498mil,1854mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1919mil,2844.001mil)(1919mil,2884.001mil) on Top Overlay And Pad L3-1(1919mil,2966.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1919mil,3044.001mil)(1919mil,3084.001mil) on Top Overlay And Pad L3-1(1919mil,2966.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1599mil,2844.001mil)(1599mil,2884.001mil) on Top Overlay And Pad L3-2(1599mil,2964.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1599mil,3044.001mil)(1599mil,3084.001mil) on Top Overlay And Pad L3-2(1599mil,2964.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (1891.449mil,3184.441mil)(1891.449mil,3239.56mil) on Top Overlay And Pad R42-2(1922mil,3212.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1891.449mil,3184.441mil)(2013.496mil,3184.442mil) on Top Overlay And Pad R42-2(1922mil,3212.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1891.449mil,3239.56mil)(2013.496mil,3239.56mil) on Top Overlay And Pad R42-2(1922mil,3212.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1891.449mil,3184.441mil)(2013.496mil,3184.442mil) on Top Overlay And Pad R42-1(1982mil,3212.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1891.449mil,3239.56mil)(2013.496mil,3239.56mil) on Top Overlay And Pad R42-1(1982mil,3212.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1957.441mil,3252.45mil)(1957.441mil,3374.497mil) on Top Overlay And Pad R44-2(1985mil,3283.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2012.559mil,3374.497mil)(2012.559mil,3252.45mil) on Top Overlay And Pad R44-2(1985mil,3283.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (1957.441mil,3252.45mil)(2012.559mil,3252.45mil) on Top Overlay And Pad R44-2(1985mil,3283.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1957.441mil,3252.45mil)(1957.441mil,3374.497mil) on Top Overlay And Pad R44-1(1985mil,3343.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2012.559mil,3374.497mil)(2012.559mil,3252.45mil) on Top Overlay And Pad R44-1(1985mil,3343.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2036.441mil,3251.449mil)(2036.441mil,3373.497mil) on Top Overlay And Pad C43-2(2064mil,3282.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2091.559mil,3251.449mil)(2091.559mil,3373.497mil) on Top Overlay And Pad C43-2(2064mil,3282.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2036.441mil,3251.449mil)(2091.559mil,3251.449mil) on Top Overlay And Pad C43-2(2064mil,3282.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2036.441mil,3251.449mil)(2036.441mil,3373.497mil) on Top Overlay And Pad C43-1(2064mil,3342.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2091.559mil,3251.449mil)(2091.559mil,3373.497mil) on Top Overlay And Pad C43-1(2064mil,3342.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.517mil < 10mil) Between Area Fill (2352.993mil,3348.483mil) (2382.993mil,3358.483mil) on Top Overlay And Pad C44-2(2368mil,3381.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.517mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (2391.558mil,3405.241mil)(2391.558mil,3369.808mil) on Top Overlay And Pad C44-2(2368mil,3381.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (2344.314mil,3405.241mil)(2391.558mil,3405.241mil) on Top Overlay And Pad C44-2(2368mil,3381.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (2344.314mil,3369.808mil)(2344.314mil,3405.241mil) on Top Overlay And Pad C44-2(2368mil,3381.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (2344.314mil,3302.878mil)(2391.558mil,3302.879mil) on Top Overlay And Pad C44-1(2367.936mil,3326.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (2344.314mil,3302.878mil)(2344.314mil,3338.311mil) on Top Overlay And Pad C44-1(2367.936mil,3326.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (2391.558mil,3302.879mil)(2391.558mil,3338.311mil) on Top Overlay And Pad C44-1(2367.936mil,3326.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.983mil < 10mil) Between Area Fill (2352.993mil,3348.483mil) (2382.993mil,3358.483mil) on Top Overlay And Pad C44-1(2367.936mil,3326.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2278.441mil,3410.552mil)(2278.441mil,3288.504mil) on Top Overlay And Pad R43-2(2306mil,3380.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2333.559mil,3288.504mil)(2333.559mil,3410.552mil) on Top Overlay And Pad R43-2(2306mil,3380.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2278.441mil,3410.552mil)(2333.559mil,3410.552mil) on Top Overlay And Pad R43-2(2306mil,3380.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2278.441mil,3410.552mil)(2278.441mil,3288.504mil) on Top Overlay And Pad R43-1(2306mil,3320.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2333.559mil,3288.504mil)(2333.559mil,3410.552mil) on Top Overlay And Pad R43-1(2306mil,3320.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2144.441mil,3222.449mil)(2144.441mil,3344.496mil) on Top Overlay And Pad R41-2(2172mil,3253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2199.559mil,3344.496mil)(2199.559mil,3222.449mil) on Top Overlay And Pad R41-2(2172mil,3253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2144.441mil,3222.449mil)(2199.559mil,3222.449mil) on Top Overlay And Pad R41-2(2172mil,3253mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2144.441mil,3222.449mil)(2144.441mil,3344.496mil) on Top Overlay And Pad R41-1(2172mil,3313mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2199.559mil,3344.496mil)(2199.559mil,3222.449mil) on Top Overlay And Pad R41-1(2172mil,3313mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (2145.76mil,3164.314mil)(2145.76mil,3211.558mil) on Top Overlay And Pad C45-2(2170mil,3188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Area Fill (2182.507mil,3182.992mil) (2212.507mil,3192.992mil) on Top Overlay And Pad C45-2(2170mil,3188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (2145.76mil,3164.314mil)(2181.193mil,3164.314mil) on Top Overlay And Pad C45-2(2170mil,3188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (2145.76mil,3211.558mil)(2181.193mil,3211.558mil) on Top Overlay And Pad C45-2(2170mil,3188mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.993mil < 10mil) Between Area Fill (2182.507mil,3182.992mil) (2212.507mil,3192.992mil) on Top Overlay And Pad C45-1(2224.5mil,3187.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (2248.122mil,3164.314mil)(2248.122mil,3211.558mil) on Top Overlay And Pad C45-1(2224.5mil,3187.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (2212.689mil,3164.314mil)(2248.122mil,3164.314mil) on Top Overlay And Pad C45-1(2224.5mil,3187.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (2212.689mil,3211.558mil)(2248.122mil,3211.558mil) on Top Overlay And Pad C45-1(2224.5mil,3187.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2323.551mil,3221.441mil)(2323.551mil,3276.559mil) on Top Overlay And Pad R45-2(2293mil,3249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2201.504mil,3221.441mil)(2323.551mil,3221.441mil) on Top Overlay And Pad R45-2(2293mil,3249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2201.504mil,3276.559mil)(2323.551mil,3276.559mil) on Top Overlay And Pad R45-2(2293mil,3249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2201.504mil,3221.441mil)(2323.551mil,3221.441mil) on Top Overlay And Pad R45-1(2233mil,3249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2201.504mil,3276.559mil)(2323.551mil,3276.559mil) on Top Overlay And Pad R45-1(2233mil,3249mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2198mil,3063.001mil)(2198mil,3143mil) on Top Overlay And Pad C46-1(2238mil,3103.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (2198mil,3063.001mil)(2273mil,3063.001mil) on Top Overlay And Pad C46-1(2238mil,3103.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (2198mil,3143mil)(2273mil,3143.001mil) on Top Overlay And Pad C46-1(2238mil,3103.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2378mil,3063.001mil)(2378mil,3143.001mil) on Top Overlay And Pad C46-2(2338mil,3103.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (2303mil,3063.001mil)(2378mil,3063.001mil) on Top Overlay And Pad C46-2(2338mil,3103.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (2303mil,3143.001mil)(2378mil,3143.001mil) on Top Overlay And Pad C46-2(2338mil,3103.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.507mil < 10mil) Between Area Fill (2182.507mil,3370.993mil) (2212.507mil,3380.993mil) on Top Overlay And Pad C47-2(2170mil,3376mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (2145.76mil,3352.314mil)(2145.76mil,3399.558mil) on Top Overlay And Pad C47-2(2170mil,3376mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (2145.76mil,3352.314mil)(2181.193mil,3352.314mil) on Top Overlay And Pad C47-2(2170mil,3376mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (2145.76mil,3399.558mil)(2181.193mil,3399.558mil) on Top Overlay And Pad C47-2(2170mil,3376mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.993mil < 10mil) Between Area Fill (2182.507mil,3370.993mil) (2212.507mil,3380.993mil) on Top Overlay And Pad C47-1(2224.5mil,3375.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (2248.122mil,3352.314mil)(2248.122mil,3399.558mil) on Top Overlay And Pad C47-1(2224.5mil,3375.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (2212.689mil,3352.314mil)(2248.122mil,3352.314mil) on Top Overlay And Pad C47-1(2224.5mil,3375.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (2212.689mil,3399.558mil)(2248.122mil,3399.558mil) on Top Overlay And Pad C47-1(2224.5mil,3375.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Track (2151.024mil,3014.087mil)(2151.024mil,3031.804mil) on Top Overlay And Pad U7-9(2157.913mil,2996.371mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Track (2151.024mil,2882.198mil)(2151.024mil,2899.914mil) on Top Overlay And Pad U7-13(2157.913mil,2917.631mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Track (2300.63mil,3014.087mil)(2300.63mil,3031.804mil) on Top Overlay And Pad U7-6(2293.74mil,2996.371mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Track (2300.63mil,2882.197mil)(2300.63mil,2899.914mil) on Top Overlay And Pad U7-2(2293.74mil,2917.631mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Track (2273.071mil,2882.198mil)(2300.63mil,2882.197mil) on Top Overlay And Pad U7-1(2255.354mil,2889.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Track (2151.024mil,2882.198mil)(2178.583mil,2882.197mil) on Top Overlay And Pad U7-14(2196.299mil,2889.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.042mil < 10mil) Between Track (2273.071mil,3031.804mil)(2300.63mil,3031.804mil) on Top Overlay And Pad U7-7(2255.472mil,3024.914mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Track (2151.024mil,3031.804mil)(2178.583mil,3031.804mil) on Top Overlay And Pad U7-8(2196.299mil,3024.914mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2438mil,2924.001mil)(2438mil,2933.001mil) on Top Overlay And Pad C41-2(2438mil,2969.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2398mil,3009.001mil)(2478mil,3009.001mil) on Top Overlay And Pad C41-2(2438mil,2969.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (2478mil,2934.001mil)(2478mil,3009.001mil) on Top Overlay And Pad C41-2(2438mil,2969.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (2398mil,2934.001mil)(2398mil,3009.001mil) on Top Overlay And Pad C41-2(2438mil,2969.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (2438mil,2905.001mil)(2438mil,2914.001mil) on Top Overlay And Pad C41-1(2438mil,2869.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2398mil,2829.001mil)(2478mil,2829.001mil) on Top Overlay And Pad C41-1(2438mil,2869.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (2398mil,2829.001mil)(2398mil,2904.001mil) on Top Overlay And Pad C41-1(2438mil,2869.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (2478mil,2829.001mil)(2478mil,2904.001mil) on Top Overlay And Pad C41-1(2438mil,2869.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2250.551mil,2724.441mil)(2250.551mil,2779.559mil) on Top Overlay And Pad R35-2(2220mil,2752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2128.504mil,2779.559mil)(2250.551mil,2779.559mil) on Top Overlay And Pad R35-2(2220mil,2752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2128.504mil,2724.441mil)(2250.551mil,2724.441mil) on Top Overlay And Pad R35-2(2220mil,2752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2128.504mil,2779.559mil)(2250.551mil,2779.559mil) on Top Overlay And Pad R35-1(2160mil,2752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2128.504mil,2724.441mil)(2250.551mil,2724.441mil) on Top Overlay And Pad R35-1(2160mil,2752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2199.449mil,2789.441mil)(2199.449mil,2844.559mil) on Top Overlay And Pad R36-2(2230mil,2817mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2199.449mil,2789.441mil)(2321.496mil,2789.441mil) on Top Overlay And Pad R36-2(2230mil,2817mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2199.449mil,2844.559mil)(2321.496mil,2844.559mil) on Top Overlay And Pad R36-2(2230mil,2817mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2199.449mil,2789.441mil)(2321.496mil,2789.441mil) on Top Overlay And Pad R36-1(2290mil,2817mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2199.449mil,2844.559mil)(2321.496mil,2844.559mil) on Top Overlay And Pad R36-1(2290mil,2817mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.506mil < 10mil) Between Area Fill (2019.494mil,2900.008mil) (2049.494mil,2910.008mil) on Top Overlay And Pad C35-2(2062mil,2905.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.506mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (2086.24mil,2881.443mil)(2086.24mil,2928.687mil) on Top Overlay And Pad C35-2(2062mil,2905.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (2050.807mil,2928.687mil)(2086.24mil,2928.687mil) on Top Overlay And Pad C35-2(2062mil,2905.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (2050.807mil,2881.443mil)(2086.24mil,2881.443mil) on Top Overlay And Pad C35-2(2062mil,2905.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.994mil < 10mil) Between Area Fill (2019.494mil,2900.008mil) (2049.494mil,2910.008mil) on Top Overlay And Pad C35-1(2007.5mil,2905.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (1983.878mil,2881.443mil)(1983.878mil,2928.687mil) on Top Overlay And Pad C35-1(2007.5mil,2905.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (1983.878mil,2928.687mil)(2019.311mil,2928.687mil) on Top Overlay And Pad C35-1(2007.5mil,2905.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (1983.878mil,2881.443mil)(2019.311mil,2881.443mil) on Top Overlay And Pad C35-1(2007.5mil,2905.065mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2587mil,3425mil)(2907mil,3425mil) on Top Overlay And Pad C18-2(2747mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2647mil,3105mil)(2847mil,3105mil) on Top Overlay And Pad C18-1(2747mil,3125mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1567.441mil,3109.449mil)(1567.441mil,3231.496mil) on Top Overlay And Pad R38-2(1595mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1622.559mil,3109.449mil)(1622.559mil,3231.496mil) on Top Overlay And Pad R38-2(1595mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (1567.441mil,3109.449mil)(1622.559mil,3109.449mil) on Top Overlay And Pad R38-2(1595mil,3140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1567.441mil,3109.449mil)(1567.441mil,3231.496mil) on Top Overlay And Pad R38-1(1595mil,3200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1622.559mil,3109.449mil)(1622.559mil,3231.496mil) on Top Overlay And Pad R38-1(1595mil,3200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2923.449mil,3144.441mil)(2923.449mil,3199.559mil) on Top Overlay And Pad R24-2(2954mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2923.449mil,3144.441mil)(3045.496mil,3144.441mil) on Top Overlay And Pad R24-2(2954mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2923.449mil,3199.559mil)(3045.496mil,3199.559mil) on Top Overlay And Pad R24-2(2954mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2923.449mil,3144.441mil)(3045.496mil,3144.441mil) on Top Overlay And Pad R24-1(3014mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2923.449mil,3199.559mil)(3045.496mil,3199.559mil) on Top Overlay And Pad R24-1(3014mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (3177.551mil,3144.441mil)(3177.551mil,3199.559mil) on Top Overlay And Pad R23-2(3147mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3055.504mil,3144.441mil)(3177.551mil,3144.441mil) on Top Overlay And Pad R23-2(3147mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3055.504mil,3199.559mil)(3177.551mil,3199.559mil) on Top Overlay And Pad R23-2(3147mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3055.504mil,3144.441mil)(3177.551mil,3144.441mil) on Top Overlay And Pad R23-1(3087mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3055.504mil,3199.559mil)(3177.551mil,3199.559mil) on Top Overlay And Pad R23-1(3087mil,3172mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3190.441mil,3077.449mil)(3190.441mil,3199.496mil) on Top Overlay And Pad R26-2(3218mil,3108mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3245.559mil,3077.449mil)(3245.559mil,3199.496mil) on Top Overlay And Pad R26-2(3218mil,3108mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (3190.441mil,3077.449mil)(3245.559mil,3077.449mil) on Top Overlay And Pad R26-2(3218mil,3108mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3190.441mil,3077.449mil)(3190.441mil,3199.496mil) on Top Overlay And Pad R26-1(3218mil,3168mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3245.559mil,3077.449mil)(3245.559mil,3199.496mil) on Top Overlay And Pad R26-1(3218mil,3168mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (3294.449mil,3117.441mil)(3294.449mil,3172.559mil) on Top Overlay And Pad R29-2(3325mil,3145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3294.449mil,3172.559mil)(3416.496mil,3172.559mil) on Top Overlay And Pad R29-2(3325mil,3145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3294.449mil,3117.441mil)(3416.496mil,3117.441mil) on Top Overlay And Pad R29-2(3325mil,3145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3294.449mil,3172.559mil)(3416.496mil,3172.559mil) on Top Overlay And Pad R29-1(3385mil,3145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3294.449mil,3117.441mil)(3416.496mil,3117.441mil) on Top Overlay And Pad R29-1(3385mil,3145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (3300.442mil,2992.76mil)(3300.442mil,3028.193mil) on Top Overlay And Pad C25-2(3324mil,3017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (3300.442mil,2992.76mil)(3347.686mil,2992.76mil) on Top Overlay And Pad C25-2(3324mil,3017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (3347.686mil,2992.76mil)(3347.686mil,3028.193mil) on Top Overlay And Pad C25-2(3324mil,3017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3309.008mil,3039.509mil) (3339.008mil,3049.509mil) on Top Overlay And Pad C25-2(3324mil,3017mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3300.442mil,3095.122mil)(3347.686mil,3095.122mil) on Top Overlay And Pad C25-1(3324.064mil,3071.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3347.686mil,3059.689mil)(3347.686mil,3095.122mil) on Top Overlay And Pad C25-1(3324.064mil,3071.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3300.442mil,3059.689mil)(3300.442mil,3095.122mil) on Top Overlay And Pad C25-1(3324.064mil,3071.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3309.008mil,3039.509mil) (3339.008mil,3049.509mil) on Top Overlay And Pad C25-1(3324.064mil,3071.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (3406.622mil,2992.26mil)(3406.622mil,3027.693mil) on Top Overlay And Pad C22-2(3382.936mil,3016.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3367.944mil,3039.009mil) (3397.944mil,3049.009mil) on Top Overlay And Pad C22-2(3382.936mil,3016.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (3359.378mil,2992.26mil)(3359.378mil,3027.693mil) on Top Overlay And Pad C22-2(3382.936mil,3016.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (3359.378mil,2992.26mil)(3406.622mil,2992.26mil) on Top Overlay And Pad C22-2(3382.936mil,3016.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3406.622mil,3059.189mil)(3406.622mil,3094.622mil) on Top Overlay And Pad C22-1(3383mil,3071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3367.944mil,3039.009mil) (3397.944mil,3049.009mil) on Top Overlay And Pad C22-1(3383mil,3071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3359.378mil,3094.622mil)(3406.622mil,3094.622mil) on Top Overlay And Pad C22-1(3383mil,3071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3359.378mil,3059.189mil)(3359.378mil,3094.622mil) on Top Overlay And Pad C22-1(3383mil,3071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3420.441mil,2984.449mil)(3420.441mil,3106.496mil) on Top Overlay And Pad R31-2(3448mil,3015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3475.559mil,2984.449mil)(3475.559mil,3106.496mil) on Top Overlay And Pad R31-2(3448mil,3015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (3420.441mil,2984.449mil)(3475.559mil,2984.449mil) on Top Overlay And Pad R31-2(3448mil,3015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3420.441mil,2984.449mil)(3420.441mil,3106.496mil) on Top Overlay And Pad R31-1(3448mil,3075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3475.559mil,2984.449mil)(3475.559mil,3106.496mil) on Top Overlay And Pad R31-1(3448mil,3075mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3376mil,3307mil)(3376mil,3316mil) on Top Overlay And Pad C14-2(3376mil,3271mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (3336mil,3231mil)(3336mil,3306mil) on Top Overlay And Pad C14-2(3376mil,3271mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (3416mil,3231mil)(3416mil,3306mil) on Top Overlay And Pad C14-2(3376mil,3271mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3336mil,3231mil)(3416mil,3231mil) on Top Overlay And Pad C14-2(3376mil,3271mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.5mil < 10mil) Between Track (3376mil,3326mil)(3376mil,3335mil) on Top Overlay And Pad C14-1(3376mil,3371mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (3336mil,3336mil)(3336mil,3411mil) on Top Overlay And Pad C14-1(3376mil,3371mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Track (3416mil,3336mil)(3416mil,3411mil) on Top Overlay And Pad C14-1(3376mil,3371mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3336mil,3411mil)(3416mil,3411mil) on Top Overlay And Pad C14-1(3376mil,3371mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3625.056mil,3405.991mil) (3655.056mil,3415.991mil) on Top Overlay And Pad C29-2(3640.064mil,3438.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (3616.378mil,3462.74mil)(3663.622mil,3462.74mil) on Top Overlay And Pad C29-2(3640.064mil,3438.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (3663.622mil,3427.307mil)(3663.622mil,3462.74mil) on Top Overlay And Pad C29-2(3640.064mil,3438.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (3616.378mil,3427.307mil)(3616.378mil,3462.74mil) on Top Overlay And Pad C29-2(3640.064mil,3438.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3625.056mil,3405.991mil) (3655.056mil,3415.991mil) on Top Overlay And Pad C29-1(3640mil,3384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3616.378mil,3360.378mil)(3663.622mil,3360.378mil) on Top Overlay And Pad C29-1(3640mil,3384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3616.378mil,3360.378mil)(3616.378mil,3395.811mil) on Top Overlay And Pad C29-1(3640mil,3384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3663.622mil,3360.378mil)(3663.622mil,3395.811mil) on Top Overlay And Pad C29-1(3640mil,3384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.51mil < 10mil) Between Area Fill (3686.008mil,3406.51mil) (3716.008mil,3416.51mil) on Top Overlay And Pad C26-2(3701mil,3384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (3724.686mil,3359.76mil)(3724.686mil,3395.193mil) on Top Overlay And Pad C26-2(3701mil,3384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (3677.442mil,3359.76mil)(3677.442mil,3395.193mil) on Top Overlay And Pad C26-2(3701mil,3384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (3677.442mil,3359.76mil)(3724.686mil,3359.76mil) on Top Overlay And Pad C26-2(3701mil,3384mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.99mil < 10mil) Between Area Fill (3686.008mil,3406.51mil) (3716.008mil,3416.51mil) on Top Overlay And Pad C26-1(3701.064mil,3438.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.99mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3724.686mil,3426.689mil)(3724.686mil,3462.122mil) on Top Overlay And Pad C26-1(3701.064mil,3438.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3677.442mil,3462.122mil)(3724.686mil,3462.122mil) on Top Overlay And Pad C26-1(3701.064mil,3438.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3677.442mil,3426.689mil)(3677.442mil,3462.122mil) on Top Overlay And Pad C26-1(3701.064mil,3438.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Track (3640.866mil,3127.449mil)(3640.866mil,3134.1mil) on Top Overlay And Pad U4-2(3638mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Track (3613.9mil,3308.551mil)(3640.866mil,3308.551mil) on Top Overlay And Pad U4-10(3600mil,3306mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Track (3499.134mil,3308.551mil)(3526.1mil,3308.551mil) on Top Overlay And Pad U4-11(3540mil,3306mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Track (3499.134mil,3301.9mil)(3499.134mil,3308.551mil) on Top Overlay And Pad U4-12(3502mil,3288mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Track (3499.134mil,3127.449mil)(3526.1mil,3127.449mil) on Top Overlay And Pad U4-20(3540mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Track (3613.9mil,3127.449mil)(3640.866mil,3127.449mil) on Top Overlay And Pad U4-1(3600mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Track (3640.866mil,3301.9mil)(3640.866mil,3308.551mil) on Top Overlay And Pad U4-9(3638mil,3288mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Track (3499.134mil,3127.449mil)(3499.134mil,3134.1mil) on Top Overlay And Pad U4-19(3502mil,3148mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.154mil < 10mil) Between Track (3723.441mil,3056.449mil)(3723.441mil,3178.496mil) on Top Overlay And Pad C10-2(3748.936mil,3199.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (3725.378mil,3175.26mil)(3725.378mil,3210.693mil) on Top Overlay And Pad C10-2(3748.936mil,3199.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (3772.622mil,3175.26mil)(3772.622mil,3210.693mil) on Top Overlay And Pad C10-2(3748.936mil,3199.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.067mil < 10mil) Between Track (3723.441mil,3178.496mil)(3778.559mil,3178.496mil) on Top Overlay And Pad C10-2(3748.936mil,3199.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (3725.378mil,3175.26mil)(3772.622mil,3175.26mil) on Top Overlay And Pad C10-2(3748.936mil,3199.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3733.944mil,3222.009mil) (3763.944mil,3232.009mil) on Top Overlay And Pad C10-2(3748.936mil,3199.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3725.378mil,3242.189mil)(3725.378mil,3277.622mil) on Top Overlay And Pad C10-1(3749mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3772.622mil,3242.189mil)(3772.622mil,3277.622mil) on Top Overlay And Pad C10-1(3749mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3733.944mil,3222.009mil) (3763.944mil,3232.009mil) on Top Overlay And Pad C10-1(3749mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3725.378mil,3277.622mil)(3772.622mil,3277.622mil) on Top Overlay And Pad C10-1(3749mil,3254mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3723.441mil,3056.449mil)(3723.441mil,3178.496mil) on Top Overlay And Pad R25-2(3751mil,3087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3778.559mil,3056.449mil)(3778.559mil,3178.496mil) on Top Overlay And Pad R25-2(3751mil,3087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (3723.441mil,3056.449mil)(3778.559mil,3056.449mil) on Top Overlay And Pad R25-2(3751mil,3087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3723.441mil,3056.449mil)(3723.441mil,3178.496mil) on Top Overlay And Pad R25-1(3751mil,3147mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3778.559mil,3056.449mil)(3778.559mil,3178.496mil) on Top Overlay And Pad R25-1(3751mil,3147mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.634mil < 10mil) Between Track (3772.622mil,3175.26mil)(3772.622mil,3210.693mil) on Top Overlay And Pad R25-1(3751mil,3147mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.76mil < 10mil) Between Track (3725.378mil,3175.26mil)(3772.622mil,3175.26mil) on Top Overlay And Pad R25-1(3751mil,3147mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.76mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.686mil < 10mil) Between Track (3658.378mil,3057.307mil)(3658.378mil,3092.74mil) on Top Overlay And Pad C28-2(3682.064mil,3068.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.686mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.558mil < 10mil) Between Track (3705.622mil,3057.307mil)(3705.622mil,3092.74mil) on Top Overlay And Pad C28-2(3682.064mil,3068.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Track (3658.378mil,3092.74mil)(3705.622mil,3092.74mil) on Top Overlay And Pad C28-2(3682.064mil,3068.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.509mil < 10mil) Between Area Fill (3667.056mil,3035.991mil) (3697.056mil,3045.991mil) on Top Overlay And Pad C28-2(3682.064mil,3068.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.509mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3658.378mil,2990.378mil)(3658.378mil,3025.811mil) on Top Overlay And Pad C28-1(3682mil,3014mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3705.622mil,2990.378mil)(3705.622mil,3025.811mil) on Top Overlay And Pad C28-1(3682mil,3014mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.622mil < 10mil) Between Track (3658.378mil,2990.378mil)(3705.622mil,2990.378mil) on Top Overlay And Pad C28-1(3682mil,3014mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.991mil < 10mil) Between Area Fill (3667.056mil,3035.991mil) (3697.056mil,3045.991mil) on Top Overlay And Pad C28-1(3682mil,3014mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.991mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4246mil,3070mil)(4246mil,3110mil) on Top Overlay And Pad L2-1(4246mil,2992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4246mil,2870mil)(4246mil,2910mil) on Top Overlay And Pad L2-1(4246mil,2992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3926mil,3110mil)(3926mil,3070mil) on Top Overlay And Pad L2-2(3926mil,2990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3926mil,2870mil)(3926mil,2910mil) on Top Overlay And Pad L2-2(3926mil,2990mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (1736.551mil,2552.441mil)(1736.551mil,2607.559mil) on Top Overlay And Pad R40-2(1706mil,2580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1614.504mil,2552.441mil)(1736.551mil,2552.441mil) on Top Overlay And Pad R40-2(1706mil,2580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1614.504mil,2607.559mil)(1736.551mil,2607.559mil) on Top Overlay And Pad R40-2(1706mil,2580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1614.504mil,2552.441mil)(1736.551mil,2552.441mil) on Top Overlay And Pad R40-1(1646mil,2580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1614.504mil,2607.559mil)(1736.551mil,2607.559mil) on Top Overlay And Pad R40-1(1646mil,2580mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (1737.551mil,2486.441mil)(1737.551mil,2541.559mil) on Top Overlay And Pad R39-2(1707mil,2514mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1615.504mil,2541.559mil)(1737.551mil,2541.559mil) on Top Overlay And Pad R39-2(1707mil,2514mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1615.504mil,2486.441mil)(1737.551mil,2486.441mil) on Top Overlay And Pad R39-2(1707mil,2514mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1615.504mil,2541.559mil)(1737.551mil,2541.559mil) on Top Overlay And Pad R39-1(1647mil,2514mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1615.504mil,2486.441mil)(1737.551mil,2486.441mil) on Top Overlay And Pad R39-1(1647mil,2514mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (1728.449mil,2379.441mil)(1728.449mil,2434.559mil) on Top Overlay And Pad C36-2(1759mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1728.449mil,2379.441mil)(1850.496mil,2379.441mil) on Top Overlay And Pad C36-2(1759mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1728.449mil,2434.559mil)(1850.496mil,2434.559mil) on Top Overlay And Pad C36-2(1759mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1728.449mil,2379.441mil)(1850.496mil,2379.441mil) on Top Overlay And Pad C36-1(1819mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1728.449mil,2434.559mil)(1850.496mil,2434.559mil) on Top Overlay And Pad C36-1(1819mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (1927.551mil,2312.441mil)(1927.551mil,2367.559mil) on Top Overlay And Pad R37-2(1897mil,2340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1805.504mil,2312.441mil)(1927.551mil,2312.441mil) on Top Overlay And Pad R37-2(1897mil,2340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1805.504mil,2367.559mil)(1927.551mil,2367.559mil) on Top Overlay And Pad R37-2(1897mil,2340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1805.504mil,2312.441mil)(1927.551mil,2312.441mil) on Top Overlay And Pad R37-1(1837mil,2340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1805.504mil,2367.559mil)(1927.551mil,2367.559mil) on Top Overlay And Pad R37-1(1837mil,2340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2021.441mil,2463.449mil)(2021.441mil,2585.496mil) on Top Overlay And Pad C42-2(2049mil,2494mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2021.441mil,2463.449mil)(2076.559mil,2463.449mil) on Top Overlay And Pad C42-2(2049mil,2494mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2076.559mil,2463.449mil)(2076.559mil,2585.496mil) on Top Overlay And Pad C42-2(2049mil,2494mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2021.441mil,2463.449mil)(2021.441mil,2585.496mil) on Top Overlay And Pad C42-1(2049mil,2554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2076.559mil,2463.449mil)(2076.559mil,2585.496mil) on Top Overlay And Pad C42-1(2049mil,2554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2044.551mil,2379.441mil)(2044.551mil,2434.559mil) on Top Overlay And Pad C37-2(2014mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1922.504mil,2379.441mil)(2044.551mil,2379.441mil) on Top Overlay And Pad C37-2(2014mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1922.504mil,2434.559mil)(2044.551mil,2434.559mil) on Top Overlay And Pad C37-2(2014mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1922.504mil,2379.441mil)(2044.551mil,2379.441mil) on Top Overlay And Pad C37-1(1954mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (1922.504mil,2434.559mil)(2044.551mil,2434.559mil) on Top Overlay And Pad C37-1(1954mil,2407mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2003.449mil,2191.441mil)(2125.496mil,2191.441mil) on Top Overlay And Pad R3-2(2034mil,2219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2003.449mil,2246.559mil)(2125.496mil,2246.559mil) on Top Overlay And Pad R3-2(2034mil,2219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2003.449mil,2191.441mil)(2003.449mil,2246.559mil) on Top Overlay And Pad R3-2(2034mil,2219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2003.449mil,2191.441mil)(2125.496mil,2191.441mil) on Top Overlay And Pad R3-1(2094mil,2219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2003.449mil,2246.559mil)(2125.496mil,2246.559mil) on Top Overlay And Pad R3-1(2094mil,2219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2002.449mil,2125.441mil)(2124.496mil,2125.441mil) on Top Overlay And Pad R8-2(2033mil,2153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2002.449mil,2180.559mil)(2124.496mil,2180.559mil) on Top Overlay And Pad R8-2(2033mil,2153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2002.449mil,2125.441mil)(2002.449mil,2180.559mil) on Top Overlay And Pad R8-2(2033mil,2153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2002.449mil,2125.441mil)(2124.496mil,2125.441mil) on Top Overlay And Pad R8-1(2093mil,2153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2002.449mil,2180.559mil)(2124.496mil,2180.559mil) on Top Overlay And Pad R8-1(2093mil,2153mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2002.449mil,2061.441mil)(2124.496mil,2061.441mil) on Top Overlay And Pad R11-2(2033mil,2089mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2002.449mil,2116.559mil)(2124.496mil,2116.559mil) on Top Overlay And Pad R11-2(2033mil,2089mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2002.449mil,2061.441mil)(2002.449mil,2116.559mil) on Top Overlay And Pad R11-2(2033mil,2089mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2002.449mil,2061.441mil)(2124.496mil,2061.441mil) on Top Overlay And Pad R11-1(2093mil,2089mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2002.449mil,2116.559mil)(2124.496mil,2116.559mil) on Top Overlay And Pad R11-1(2093mil,2089mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2003.449mil,1995.441mil)(2125.496mil,1995.441mil) on Top Overlay And Pad R5-2(2034mil,2023mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2003.449mil,2050.559mil)(2125.496mil,2050.559mil) on Top Overlay And Pad R5-2(2034mil,2023mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2003.449mil,1995.441mil)(2003.449mil,2050.559mil) on Top Overlay And Pad R5-2(2034mil,2023mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2003.449mil,1995.441mil)(2125.496mil,1995.441mil) on Top Overlay And Pad R5-1(2094mil,2023mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2003.449mil,2050.559mil)(2125.496mil,2050.559mil) on Top Overlay And Pad R5-1(2094mil,2023mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2615.449mil,1990.441mil)(2615.449mil,2045.559mil) on Top Overlay And Pad R15-2(2646mil,2018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2615.449mil,1990.441mil)(2737.496mil,1990.441mil) on Top Overlay And Pad R15-2(2646mil,2018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2615.449mil,2045.559mil)(2737.496mil,2045.559mil) on Top Overlay And Pad R15-2(2646mil,2018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2615.449mil,1990.441mil)(2737.496mil,1990.441mil) on Top Overlay And Pad R15-1(2706mil,2018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2615.449mil,2045.559mil)(2737.496mil,2045.559mil) on Top Overlay And Pad R15-1(2706mil,2018mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2931.441mil,1855.504mil)(2931.441mil,1977.551mil) on Top Overlay And Pad R10-2(2959mil,1947mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2986.559mil,1855.504mil)(2986.559mil,1977.551mil) on Top Overlay And Pad R10-2(2959mil,1947mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2931.441mil,1977.551mil)(2986.559mil,1977.551mil) on Top Overlay And Pad R10-2(2959mil,1947mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2931.441mil,1855.504mil)(2931.441mil,1977.551mil) on Top Overlay And Pad R10-1(2959mil,1887mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2986.559mil,1855.504mil)(2986.559mil,1977.551mil) on Top Overlay And Pad R10-1(2959mil,1887mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2988.441mil,1921.449mil)(2988.441mil,2043.496mil) on Top Overlay And Pad R14-2(3016mil,1952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (2988.441mil,1921.449mil)(3043.559mil,1921.449mil) on Top Overlay And Pad R14-2(3016mil,1952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3043.559mil,1921.449mil)(3043.559mil,2043.496mil) on Top Overlay And Pad R14-2(3016mil,1952mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (2988.441mil,1921.449mil)(2988.441mil,2043.496mil) on Top Overlay And Pad R14-1(3016mil,2012mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3043.559mil,1921.449mil)(3043.559mil,2043.496mil) on Top Overlay And Pad R14-1(3016mil,2012mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.114mil < 10mil) Between Track (3140.441mil,1977.551mil)(3195.559mil,1977.551mil) on Top Overlay And Pad R7-2(3168mil,1947mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3140.441mil,1855.504mil)(3140.441mil,1977.551mil) on Top Overlay And Pad R7-2(3168mil,1947mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3195.559mil,1855.504mil)(3195.559mil,1977.551mil) on Top Overlay And Pad R7-2(3168mil,1947mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.622mil < 10mil) Between Track (3140.441mil,1855.504mil)(3140.441mil,1977.551mil) on Top Overlay And Pad R7-1(3168mil,1887mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.622mil]
Rule Violations :326

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:00