# Hi there, I'm Hyeonji ðŸ‘‹

ðŸŽ“ **ECE @ University of Toronto**  
âš¡ **PCB & FPGA Design Â· Embedded Systems Â· ASIC Enthusiast**  
ðŸ† **1st Place Smart Grid Design Competition** Â· Electrical Subteam, **Blue Sky Solar Racing**  

---

## ðŸš€ About Me  
I design hardware from **schematic to silicon**, building systems that bridge **analog, digital, and embedded** domains.  
My work spans **RF telemetry modules, RISC-V CPU cores, FPGA audio processing**, and **real-world PCB validation**.

---

## ðŸ† Key Highlights  

- **LoRa Telemetry Module Lead** â€” Designed STM32WL-based bidirectional RF system for solar racing *(repo coming soon)*  
- **RISC-V 5-Stage CPU Core** â€” Built & verified pipeline with hazard detection & forwarding ([Repo](https://github.com/hyeonjijung1/riscv-pipeline-cpu))  
- **FPGA Hearing Loss Simulator** â€” Real-time audio FX + VGA UI on DE1-SoC ([Repo](https://github.com/hyeonjijung1/fpga-piano-audio-system))  
- **Linear Voltage Regulator** â€” Analog PCB design, LTspice simulation, lab validation ([Repo](https://github.com/hyeonjijung1/linear-voltage-regulator-pcb))  
- **SDR Controller Hardware** â€” ATmega324PB + Si5351A, UART CAT protocol, hardware bring-up ([Repo](https://github.com/hyeonjijung1/controller-hardware-sdr))

---

## ðŸ“‚ Featured Projects

### **LoRa Telemetry Module**  
*(Repo: coming soon)*

> STM32WL-based LoRa transceiver for real-time solar car telemetry. Bidirectional data link between car and chase vehicle with Raspberry Pi gateway.

| Block Diagram | 3D PCB Render | Assembled Board | Field Test Setup |
|---------------|---------------|-----------------|------------------|
| ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) |

**Tech Stack:** `STM32WL` Â· `LoRa` Â· `Raspberry Pi` Â· PCB design & RF testing

---

### **SDR Controller Hardware**  
*(Repo: [controller-hardware-sdr](https://github.com/hyeonjijung1/controller-hardware-sdr))*

> ATmega324PB microcontroller + Si5351A frequency generation, UART CAT protocol, system integration and validation.

| 3D PCB Render | Block Diagram | Schematic | Assembled Hardware |
|---------------|--------------|-----------|--------------------|
| ![3D Render](https://github.com/hyeonjijung1/controller-hardware-sdr/blob/main/images/3D%20PCB%20render.png) | ![Block Diagram](https://github.com/hyeonjijung1/controller-hardware-sdr/blob/main/images/block_diagram_sdr.png) | ![Schematic](https://github.com/hyeonjijung1/controller-hardware-sdr/blob/main/images/original_schematic.png) | ![Assembled](https://github.com/hyeonjijung1/controller-hardware-sdr/blob/main/images/assembled_pcb.png) |

**Tech Stack:** `ATmega324PB` Â· `Si5351A` Â· `UART CAT` Â· PCB layout & hardware debugging

---

### **RISC-V 5-Stage CPU Core**  
*(Repo: [riscv-pipeline-cpu](https://github.com/hyeonjijung1/riscv-pipeline-cpu))*

> Pipeline with hazard detection, forwarding, and branch handling. Verified in ModelSim with instruction/memory testbenches.

| Block Diagram | Waveform Simulation | FPGA Test Setup | Coming Soon |
|---------------|---------------------|-----------------|-------------|
| ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) |

**Tech Stack:** `Verilog` Â· `RISC-V Assembly` Â· `ModelSim` Â· `Quartus Prime`

---

### **FPGA Hearing Loss Simulator**  
*(Repo: [fpga-piano-audio-system](https://github.com/hyeonjijung1/fpga-piano-audio-system))*

> Real-time audio processing with volume, noise, and speech simulation + VGA UI. Designed for DE1-SoC with Verilog.

| VGA UI Output | DE1-SoC Hardware | Block Diagram | Coming Soon |
|---------------|------------------|---------------|-------------|
| ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) |

**Tech Stack:** `Verilog` Â· `Audio DSP` Â· `VGA` Â· `DE1-SoC FPGA`

---

### **Linear Voltage Regulator PCB**  
*(Repo: [linear-voltage-regulator-pcb](https://github.com/hyeonjijung1/linear-voltage-regulator-pcb))*

> Analog regulator from schematic capture to lab validation. Includes LTspice analysis, soldered PCB, oscilloscope verification.

| Schematic | 3D PCB Render | Assembled Board | Lab Validation |
|-----------|---------------|-----------------|----------------|
| ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) | ![Coming Soon](https://via.placeholder.com/300x200?text=Coming+Soon) |

**Tech Stack:** `Analog PCB` Â· `LTspice` Â· `Oscilloscope` Â· `Multimeter`

---

## ðŸ”§ Tech Stack

**Hardware Design:**  
`Verilog / SystemVerilog` Â· `RISC-V Assembly` Â· `Quartus Prime` Â· `ModelSim` Â· `Icarus Verilog` Â· `EDA Playground`  

**Embedded & Firmware:**  
`Embedded C` Â· `C / C++` Â· `Python / Shell` Â· `Linux` Â· `Git`  

**Electronics & Tools:**  
`Altium Designer` Â· `LTspice` Â· `MATLAB / Simulink` Â· `UART / SPI / IÂ²C`  
`PCB Design & Soldering` Â· `Oscilloscope & Multimeter` Â· `Arduino`

---

## ðŸ“Š GitHub Stats

![Hyeonji's GitHub stats](https://github-readme-stats.vercel.app/api?username=hyeonjijung1&show_icons=true&theme=radical)  
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=hyeonjijung1&layout=compact&theme=radical)

---

## ðŸ‘¥ Leadership & Outreach

- **Frosh Leadership Training Coordinator** â€” Designed & delivered leadership modules for **550+ engineering students**  
- **VP Competitions, SEA** â€” Created case competition on sustainable cold storage for Indigenous communities in Canada  
- **Strategy & Operations Lead, Global Spark** â€” Scaled Hack the Globe to ~2,000 participants across 5 countries

---

## ðŸ“« Let's Connect
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Hyeonji%20Jung-blue?logo=linkedin)](https://www.linkedin.com/in/hyeonjijung)  
[![Email](https://img.shields.io/badge/Email-hyeonjijung1%40gmail.com-red?logo=gmail)](mailto:hyeonjijung1@gmail.com)

---

> *"Turning ideas into silicon, one schematic at a time."*
