/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * atj213x version: 1.1
 * atj213x authors: Marcin Bukat
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_REGS_NAND_H__
#define __HEADERGEN_REGS_NAND_H__

#define NAND_CTL        (*(volatile uint32_t *)NAND_CTL_ADDR)
#define NAND_CTL_ADDR   (0xb00a0000 + 0x0)

#define NAND_STATUS         (*(volatile uint32_t *)NAND_STATUS_ADDR)
#define NAND_STATUS_ADDR    (0xb00a0000 + 0x4)

#define NAND_FIFOTIM        (*(volatile uint32_t *)NAND_FIFOTIM_ADDR)
#define NAND_FIFOTIM_ADDR   (0xb00a0000 + 0x8)

#define NAND_CLKCTL         (*(volatile uint32_t *)NAND_CLKCTL_ADDR)
#define NAND_CLKCTL_ADDR    (0xb00a0000 + 0xc)

#define NAND_BYTECNT        (*(volatile uint32_t *)NAND_BYTECNT_ADDR)
#define NAND_BYTECNT_ADDR   (0xb00a0000 + 0x10)

#define NAND_ADDR01         (*(volatile uint32_t *)NAND_ADDR01_ADDR)
#define NAND_ADDR01_ADDR    (0xb00a0000 + 0x14)

#define NAND_ADDR23         (*(volatile uint32_t *)NAND_ADDR23_ADDR)
#define NAND_ADDR23_ADDR    (0xb00a0000 + 0x18)

#define NAND_ADDR45         (*(volatile uint32_t *)NAND_ADDR45_ADDR)
#define NAND_ADDR45_ADDR    (0xb00a0000 + 0x1c)

#define NAND_ADDR67         (*(volatile uint32_t *)NAND_ADDR67_ADDR)
#define NAND_ADDR67_ADDR    (0xb00a0000 + 0x20)

#define NAND_BUF0       (*(volatile uint32_t *)NAND_BUF0_ADDR)
#define NAND_BUF0_ADDR  (0xb00a0000 + 0x24)

#define NAND_BUF1       (*(volatile uint32_t *)NAND_BUF1_ADDR)
#define NAND_BUF1_ADDR  (0xb00a0000 + 0x28)

#define NAND_CMD        (*(volatile uint32_t *)NAND_CMD_ADDR)
#define NAND_CMD_ADDR   (0xb00a0000 + 0x2c)

#define NAND_ECCCTL         (*(volatile uint32_t *)NAND_ECCCTL_ADDR)
#define NAND_ECCCTL_ADDR    (0xb00a0000 + 0x30)

#define NAND_HAMECC0        (*(volatile uint32_t *)NAND_HAMECC0_ADDR)
#define NAND_HAMECC0_ADDR   (0xb00a0000 + 0x34)

#define NAND_HAMECC1        (*(volatile uint32_t *)NAND_HAMECC1_ADDR)
#define NAND_HAMECC1_ADDR   (0xb00a0000 + 0x38)

#define NAND_HAMECC2        (*(volatile uint32_t *)NAND_HAMECC2_ADDR)
#define NAND_HAMECC2_ADDR   (0xb00a0000 + 0x3c)

#define NAND_HAMCEC         (*(volatile uint32_t *)NAND_HAMCEC_ADDR)
#define NAND_HAMCEC_ADDR    (0xb00a0000 + 0x40)

#define NAND_RSE0       (*(volatile uint32_t *)NAND_RSE0_ADDR)
#define NAND_RSE0_ADDR  (0xb00a0000 + 0x44)

#define NAND_RSE1       (*(volatile uint32_t *)NAND_RSE1_ADDR)
#define NAND_RSE1_ADDR  (0xb00a0000 + 0x48)

#define NAND_RSE2       (*(volatile uint32_t *)NAND_RSE2_ADDR)
#define NAND_RSE2_ADDR  (0xb00a0000 + 0x4c)

#define NAND_RSE3       (*(volatile uint32_t *)NAND_RSE3_ADDR)
#define NAND_RSE3_ADDR  (0xb00a0000 + 0x50)

#define NAND_RSPS0      (*(volatile uint32_t *)NAND_RSPS0_ADDR)
#define NAND_RSPS0_ADDR (0xb00a0000 + 0x54)

#define NAND_RSPS1      (*(volatile uint32_t *)NAND_RSPS1_ADDR)
#define NAND_RSPS1_ADDR (0xb00a0000 + 0x58)

#define NAND_RSPS2      (*(volatile uint32_t *)NAND_RSPS2_ADDR)
#define NAND_RSPS2_ADDR (0xb00a0000 + 0x5c)

#define NAND_FIFODATA       (*(volatile uint32_t *)NAND_FIFODATA_ADDR)
#define NAND_FIFODATA_ADDR  (0xb00a0000 + 0x60)

#define NAND_DEBUG      (*(volatile uint32_t *)NAND_DEBUG_ADDR)
#define NAND_DEBUG_ADDR (0xb00a0000 + 0x70)

#endif /* __HEADERGEN_REGS_NAND_H__*/
