Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'vga_test'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o vga_test_map.ncd vga_test.ngd vga_test.pcf 
Target Device  : xc7k160t
Target Package : ffg676
Target Speed   : -1
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Mon Jan 14 16:23:03 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                   185 out of 202,800    1%
    Number used as Flip Flops:                 168
    Number used as Latches:                     16
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      8,007 out of 101,400    7%
    Number used as logic:                    7,995 out of 101,400    7%
      Number using O6 output only:           6,864
      Number using O5 output only:              23
      Number using O5 and O6:                1,108
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  35,000    0%
    Number used exclusively as route-thrus:     12
      Number with same-slice register load:      4
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,178 out of  25,350   12%
  Number of LUT Flip Flop pairs used:        8,034
    Number with an unused Flip Flop:         7,865 out of   8,034   97%
    Number with an unused LUT:                  27 out of   8,034    1%
    Number of fully used LUT-FF pairs:         142 out of   8,034    1%
    Number of unique control sets:              19
    Number of slice register sites lost
      to control set restrictions:              72 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        39 out of     400    9%
    Number of LOCed IOBs:                       39 out of      39  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     325    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     650    0%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     400    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     400    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            1 out of     600    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         0 out of       8    0%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                5.20

Peak Memory Usage:  1119 MB
Total REAL time to MAP completion:  2 mins 20 secs 
Total CPU time to MAP completion:   2 mins 12 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   m1/mode[3]_PWR_4_o_equal_1_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network SW<15> has no load.
INFO:LIT:395 - The above info message is repeated 37 more times for the
   following (max. 5 shown):
   SW<14>,
   SW<13>,
   SW<12>,
   Segment<7>,
   Segment<6>
   To see the details of these info messages, please use the -detail switch.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| BTN_X<0>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTN_X<1>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTN_X<2>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTN_X<3>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTN_X<4>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTN_Y<0>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTN_Y<1>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTN_Y<2>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BTN_Y<3>                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| PS2_CLK                            | IOB33            | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| PS2_DATA                           | IOB33            | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| SW<0>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<1>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<2>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<3>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<4>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<5>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<6>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<7>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<8>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<9>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<10>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<11>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| reset_n                            | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| vga_blue<0>                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_blue<1>                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_blue<2>                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_blue<3>                        | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_green<0>                       | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_green<1>                       | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_green<2>                       | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_green<3>                       | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_h_sync                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_red<0>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_red<1>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_red<2>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_red<3>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| vga_v_sync                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
