<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\impl\synthesize\rev_1\dk_video.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\HDMI\Gowin_DVI_RXTX_RefDesign\project\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 24 11:54:01 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1276</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2014</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>I_tmds_clk_p.default_clk</td>
<td>Base</td>
<td>25.000</td>
<td>40.000
<td>0.000</td>
<td>12.500</td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I </td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p.default_clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUT </td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>1.563</td>
<td>4.063</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p.default_clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTP </td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_HDMI_CK/I</td>
<td>I_tmds_clk_p.default_clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>25.000</td>
<td>40.000
<td>1.563</td>
<td>14.063</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTP</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTP.default_gen_clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT </td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>1.563</td>
<td>4.063</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUT </td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>1.563</td>
<td>4.063</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTP </td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>1.563</td>
<td>6.563</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD </td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>1.563</td>
<td>9.063</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>136.447(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>40.000(MHz)</td>
<td>101.094(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_tmds_clk_p.default_clk!</h4>
<h4>No timing paths to get frequency of DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_tmds_clk_p.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/TMDSRX_PLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDSTX_PLL_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>2</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>3</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>4</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>5</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_end_dly_Z/PRESET</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>6</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>7</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>8</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>9</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>10</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>11</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>12</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>13</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/trigger_seq_start_Z/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>14</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>15</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>16</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>17</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>18</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>19</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>20</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>21</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>22</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>23</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>24</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>25</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.061</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_3/WREA</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>2</td>
<td>0.061</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_2/WREA</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>3</td>
<td>0.061</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1/WREA</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>4</td>
<td>0.061</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/WREA</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>5</td>
<td>0.240</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[9]/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/D9</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>6</td>
<td>0.240</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/D9</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>7</td>
<td>0.253</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[0]/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[0]/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.411</td>
<td>0.676</td>
</tr>
<tr>
<td>8</td>
<td>0.274</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[6]/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.700</td>
</tr>
<tr>
<td>9</td>
<td>0.307</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>10</td>
<td>0.307</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dg_r[7]/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>11</td>
<td>0.310</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/vs_r/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>12</td>
<td>0.310</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/db_r[0]/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[0]/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>13</td>
<td>0.310</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[18]/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[8]/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>14</td>
<td>0.314</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[3]/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>15</td>
<td>0.314</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[1]/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>16</td>
<td>0.317</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[0]/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/w_r_flag_Z/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>17</td>
<td>0.317</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[13]/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[3]/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>18</td>
<td>0.332</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[5]/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.758</td>
</tr>
<tr>
<td>19</td>
<td>0.336</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_Z[16]/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_6_rep1/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.408</td>
<td>0.756</td>
</tr>
<tr>
<td>20</td>
<td>0.363</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[17]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1/DI8</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>21</td>
<td>0.378</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[12]/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1/DI3</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>22</td>
<td>0.424</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[8]/Q</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]/D</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.414</td>
<td>0.849</td>
</tr>
<tr>
<td>23</td>
<td>0.424</td>
<td>run_cnt_Z[4]/Q</td>
<td>run_cnt_Z[4]/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>run_cnt_Z[24]/Q</td>
<td>run_cnt_Z[24]/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>run_cnt_Z[6]/Q</td>
<td>run_cnt_Z[6]/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>2</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>3</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>4</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>5</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_end_dly_Z/PRESET</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>6</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>7</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>8</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>9</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>10</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>11</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>12</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>13</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/trigger_seq_start_Z/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>14</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>15</td>
<td>10.117</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.295</td>
</tr>
<tr>
<td>16</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>17</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>18</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>19</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>20</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>21</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>22</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>23</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>24</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
<tr>
<td>25</td>
<td>10.125</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>12.500</td>
<td>0.018</td>
<td>2.287</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.107</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.118</td>
</tr>
<tr>
<td>2</td>
<td>1.193</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_6_Z/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.204</td>
</tr>
<tr>
<td>3</td>
<td>1.228</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_1_Z/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.239</td>
</tr>
<tr>
<td>4</td>
<td>1.249</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.260</td>
</tr>
<tr>
<td>5</td>
<td>1.250</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[0]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.261</td>
</tr>
<tr>
<td>6</td>
<td>1.317</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.328</td>
</tr>
<tr>
<td>7</td>
<td>1.322</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[1]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.333</td>
</tr>
<tr>
<td>8</td>
<td>1.327</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]/Q</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.338</td>
</tr>
<tr>
<td>9</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>10</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>11</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[10]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>12</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>13</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>14</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>15</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>16</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel[3]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>17</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>18</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>19</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>20</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[10]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>21</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/PRESET</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>22</td>
<td>13.974</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.509</td>
</tr>
<tr>
<td>23</td>
<td>13.979</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.514</td>
</tr>
<tr>
<td>24</td>
<td>13.979</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.514</td>
</tr>
<tr>
<td>25</td>
<td>13.979</td>
<td>u_la0_top/rst_ao_Z/Q</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
<td>-12.500</td>
<td>0.010</td>
<td>1.514</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>run_cnt_Z[14]</td>
</tr>
<tr>
<td>2</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>run_cnt_Z[13]</td>
</tr>
<tr>
<td>3</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/addr_len_reg_Z[2]</td>
</tr>
<tr>
<td>4</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/rom_out_reg[7]</td>
</tr>
<tr>
<td>5</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/bit_counter[0]</td>
</tr>
<tr>
<td>6</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>gw_rom</td>
</tr>
<tr>
<td>7</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>gw_rom</td>
</tr>
<tr>
<td>8</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>gw_rom</td>
</tr>
<tr>
<td>9</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>gw_rom</td>
</tr>
<tr>
<td>10</td>
<td>8.911</td>
<td>9.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_clk</td>
<td>gw_rom</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_dly_Z/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/capture_end_dly_Z/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/trigger_seq_start_Z/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_3/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_3/CLKA</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_3</td>
</tr>
<tr>
<td>2.252</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_2/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_2/CLKA</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_2</td>
</tr>
<tr>
<td>2.252</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_1/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1/CLKA</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1</td>
</tr>
<tr>
<td>2.252</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z/Q</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
<tr>
<td>2.252</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[9]/CLK</td>
</tr>
<tr>
<td>2.277</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[9]/Q</td>
</tr>
<tr>
<td>2.399</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>2.194</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]/CLK</td>
</tr>
<tr>
<td>2.277</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]/Q</td>
</tr>
<tr>
<td>2.399</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>2.194</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[0]/CLK</td>
</tr>
<tr>
<td>2.277</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[0]/Q</td>
</tr>
<tr>
<td>2.408</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/N_73_i_cZ/I3</td>
</tr>
<tr>
<td>2.752</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" background: #97FFFF;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/N_73_i_cZ/F</td>
</tr>
<tr>
<td>2.752</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.488</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[0]/CLK</td>
</tr>
<tr>
<td>2.523</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[0]</td>
</tr>
<tr>
<td>2.534</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C28[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 50.903%; route: 0.131, 19.354%; tC2Q: 0.201, 29.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.596, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C27[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]/Q</td>
</tr>
<tr>
<td>2.544</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data_8_i_cZ[6]/I1</td>
</tr>
<tr>
<td>2.776</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data_8_i_cZ[6]/F</td>
</tr>
<tr>
<td>2.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[6]/CLK</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[6]</td>
</tr>
<tr>
<td>2.537</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.151%; route: 0.266, 37.985%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>2.277</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[0]/Q</td>
</tr>
<tr>
<td>2.394</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dg_r[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]/Q</td>
</tr>
<tr>
<td>2.809</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/dg_r[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dg_r[7]/CLK</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dg_r[7]</td>
</tr>
<tr>
<td>2.537</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/dg_r[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/vs_r</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/vs_r/CLK</td>
</tr>
<tr>
<td>2.277</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C24[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/vs_r/Q</td>
</tr>
<tr>
<td>2.397</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 37.432%; tC2Q: 0.201, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/db_r[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/db_r[0]/CLK</td>
</tr>
<tr>
<td>2.277</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/db_r[0]/Q</td>
</tr>
<tr>
<td>2.397</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[0]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[0]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 37.432%; tC2Q: 0.201, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[18]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[18]/CLK</td>
</tr>
<tr>
<td>2.277</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C20[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[18]/Q</td>
</tr>
<tr>
<td>2.397</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[8]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[8]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/G_align_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 37.432%; tC2Q: 0.201, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C34[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[3]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[3]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C34[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.064%; tC2Q: 0.201, 61.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[1]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C34[1][B]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[1]/Q</td>
</tr>
<tr>
<td>1.184</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.064%; tC2Q: 0.201, 61.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/w_r_flag_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[0]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/in_reg_Z[0]/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/w_r_flag_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/w_r_flag_Z/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/w_r_flag_Z</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/w_r_flag_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.684%; tC2Q: 0.201, 61.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[13]/CLK</td>
</tr>
<tr>
<td>2.277</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R26C20[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[13]/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[3]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[3]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[0][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/R_align_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.684%; tC2Q: 0.201, 61.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C27[1][B]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[5]/Q</td>
</tr>
<tr>
<td>2.544</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data_7_i_cZ[5]/I2</td>
</tr>
<tr>
<td>2.834</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data_7_i_cZ[5]/F</td>
</tr>
<tr>
<td>2.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[5]/CLK</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[5]</td>
</tr>
<tr>
<td>2.537</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.267%; route: 0.266, 35.078%; tC2Q: 0.202, 26.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_6_rep1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_Z[16]/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R29C23[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_Z[16]/Q</td>
</tr>
<tr>
<td>2.832</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_6_rep1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.485</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_6_rep1/CLK</td>
</tr>
<tr>
<td>2.520</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_6_rep1</td>
</tr>
<tr>
<td>2.531</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C28[0][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/B_align_6_rep1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.554, 73.274%; tC2Q: 0.202, 26.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[17]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[17]/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[17]/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_1/DI8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1/CLKA</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1</td>
</tr>
<tr>
<td>2.360</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/data_reg_Z[12]/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/data_reg_Z[12]/Q</td>
</tr>
<tr>
<td>2.703</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_mem_0_1/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1/CLKA</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1</td>
</tr>
<tr>
<td>2.360</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 67.773%; tC2Q: 0.202, 32.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[2][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[8]/CLK</td>
</tr>
<tr>
<td>2.278</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C31[2][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_data_align/tmds_g_d1_Z[8]/Q</td>
</tr>
<tr>
<td>2.693</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data_9_i_cZ[7]/I3</td>
</tr>
<tr>
<td>2.925</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data_9_i_cZ[7]/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]/CLK</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]</td>
</tr>
<tr>
<td>2.537</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_tmds_g/decode_data[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.323%; route: 0.415, 48.886%; tC2Q: 0.202, 23.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.599, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>run_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>run_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td style=" font-weight:bold;">run_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>1.063</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C34[0][A]</td>
<td>un3_run_cnt_1_cry_4_0/I1</td>
</tr>
<tr>
<td>1.295</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td style=" background: #97FFFF;">un3_run_cnt_1_cry_4_0/SUM</td>
</tr>
<tr>
<td>1.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td style=" font-weight:bold;">run_cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>run_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>run_cnt_Z[4]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C34[0][A]</td>
<td>run_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_Z[24]</td>
</tr>
<tr>
<td class="label">To</td>
<td>run_cnt_Z[24]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[1][A]</td>
<td>run_cnt_Z[24]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C37[1][A]</td>
<td style=" font-weight:bold;">run_cnt_Z[24]/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C37[1][A]</td>
<td>un3_run_cnt_1_cry_24_0/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C37[1][A]</td>
<td style=" background: #97FFFF;">un3_run_cnt_1_cry_24_0/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[1][A]</td>
<td style=" font-weight:bold;">run_cnt_Z[24]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[1][A]</td>
<td>run_cnt_Z[24]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>run_cnt_Z[24]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C37[1][A]</td>
<td>run_cnt_Z[24]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>run_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>run_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td>run_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C34[1][A]</td>
<td style=" font-weight:bold;">run_cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C34[1][A]</td>
<td>un3_run_cnt_1_cry_6_0/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td style=" background: #97FFFF;">un3_run_cnt_1_cry_6_0/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td style=" font-weight:bold;">run_cnt_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C34[1][A]</td>
<td>run_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>run_cnt_Z[6]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C34[1][A]</td>
<td>run_cnt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_la0_top/internal_reg_start_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_la0_top/internal_reg_start_dly_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>u_la0_top/internal_reg_start_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_la0_top/triger_level_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_end_dly_Z/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/capture_end_dly_Z/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_la0_top/capture_end_dly_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_force_triger_syn_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_la0_top/internal_reg_force_triger_syn_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/trigger_seq_start_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/trigger_seq_start_Z/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_la0_top/trigger_seq_start_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.948</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_la0_top/genblk1.u_ao_match_0/trig_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.063, 89.891%; tC2Q: 0.232, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/capture_window_sel_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_la0_top/capture_window_sel_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[2]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][A]</td>
<td>u_la0_top/capture_window_sel_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.885</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.940</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.563</td>
<td>26.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]/CLK</td>
</tr>
<tr>
<td>27.100</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
<tr>
<td>27.065</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.055, 89.856%; tC2Q: 0.232, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_5/I1</td>
</tr>
<tr>
<td>1.522</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_5/F</td>
</tr>
<tr>
<td>1.539</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_7_cZ/I1</td>
</tr>
<tr>
<td>1.849</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C33[2][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_7_cZ/F</td>
</tr>
<tr>
<td>1.978</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 58.497%; route: 0.263, 23.525%; tC2Q: 0.201, 17.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_6_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_10/I1</td>
</tr>
<tr>
<td>1.612</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_10/F</td>
</tr>
<tr>
<td>1.626</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_2/I1</td>
</tr>
<tr>
<td>1.936</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C32[0][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_2/F</td>
</tr>
<tr>
<td>2.063</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_6_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_6_Z/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_6_Z</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_6_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 49.848%; route: 0.402, 33.369%; tC2Q: 0.202, 16.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_1_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[3]/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[3][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_5/I1</td>
</tr>
<tr>
<td>1.522</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R29C33[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_5/F</td>
</tr>
<tr>
<td>1.539</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_3/I1</td>
</tr>
<tr>
<td>1.849</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C33[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_3/F</td>
</tr>
<tr>
<td>2.099</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_1_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_1_Z/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_1_Z</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C34[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_1_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 52.796%; route: 0.384, 30.978%; tC2Q: 0.201, 16.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_20/I2</td>
</tr>
<tr>
<td>1.547</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_20/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11/I1</td>
</tr>
<tr>
<td>1.871</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11/F</td>
</tr>
<tr>
<td>2.120</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.674, 53.485%; route: 0.385, 30.564%; tC2Q: 0.201, 15.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C32[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_16_Z/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_20/I2</td>
</tr>
<tr>
<td>1.547</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_20/F</td>
</tr>
<tr>
<td>1.561</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_4_cZ/I1</td>
</tr>
<tr>
<td>1.871</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_4_cZ/F</td>
</tr>
<tr>
<td>2.121</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[0]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[0]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.674, 53.432%; route: 0.386, 30.634%; tC2Q: 0.201, 15.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_15/I2</td>
</tr>
<tr>
<td>1.410</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_15/F</td>
</tr>
<tr>
<td>1.548</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_1/I1</td>
</tr>
<tr>
<td>1.939</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C35[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_1/F</td>
</tr>
<tr>
<td>2.188</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.623, 46.896%; route: 0.504, 37.974%; tC2Q: 0.201, 15.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_11_Z/Q</td>
</tr>
<tr>
<td>1.178</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[0][B]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_15/I2</td>
</tr>
<tr>
<td>1.410</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C34[0][B]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_15/F</td>
</tr>
<tr>
<td>1.548</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_5_cZ/I1</td>
</tr>
<tr>
<td>1.939</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_5_cZ/F</td>
</tr>
<tr>
<td>2.193</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[1]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[1]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.623, 46.721%; route: 0.509, 38.205%; tC2Q: 0.201, 15.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]/Q</td>
</tr>
<tr>
<td>1.322</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_10/I1</td>
</tr>
<tr>
<td>1.612</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_10/F</td>
</tr>
<tr>
<td>1.626</td>
<td>0.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_6_cZ/I1</td>
</tr>
<tr>
<td>1.936</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C32[1][A]</td>
<td style=" background: #97FFFF;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/un1_in_reg11_6_cZ/F</td>
</tr>
<tr>
<td>2.198</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>116</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/nstate_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 44.839%; route: 0.536, 40.065%; tC2Q: 0.202, 15.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_loop_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[10]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[10]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/genblk1.u_ao_match_0/match_sep/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[2][B]</td>
<td>u_la0_top/genblk1.u_ao_match_0/match_sep</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>u_la0_top/capture_window_sel[3]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][B]</td>
<td>u_la0_top/capture_window_sel[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/internal_reg_start_dly_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>u_la0_top/internal_reg_start_dly_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[2][B]</td>
<td>u_la0_top/triger_level_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/triger_level_cnt_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C4[2][A]</td>
<td>u_la0_top/triger_level_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[10]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[10]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.096</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 86.618%; tC2Q: 0.202, 13.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.101</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/capture_window_sel_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][B]</td>
<td>u_la0_top/capture_window_sel_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 86.662%; tC2Q: 0.202, 13.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.101</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 86.662%; tC2Q: 0.202, 13.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_la0_top/rst_ao_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>14.063</td>
<td>14.063</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.392</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>14.586</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_la0_top/rst_ao_Z/CLK</td>
</tr>
<tr>
<td>14.788</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>46</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">u_la0_top/rst_ao_Z/Q</td>
</tr>
<tr>
<td>16.101</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td style=" font-weight:bold;">u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>1.563</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.892</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>348</td>
<td>TOPSIDE[0]</td>
<td>DVI_RX_Top_inst/dvi2rgb_inst/u_clkdiv5/CLKOUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]/CLK</td>
</tr>
<tr>
<td>2.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
<tr>
<td>2.122</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-12.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 86.662%; tC2Q: 0.202, 13.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>run_cnt_Z[14]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>run_cnt_Z[14]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>run_cnt_Z[14]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>run_cnt_Z[13]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>run_cnt_Z[13]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>run_cnt_Z[13]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/addr_len_reg_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/addr_len_reg_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/addr_len_reg_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/rom_out_reg[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/rom_out_reg[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/rom_out_reg[7]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/bit_counter[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/bit_counter[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>EDID_PROM_inst/I2C_SLAVE_Top_inst/u_i2c_slave/bit_counter[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_rom</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_rom</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_rom</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_rom</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_rom</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>10.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>gw_rom/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>348</td>
<td>rx0_pclk</td>
<td>15.108</td>
<td>0.953</td>
</tr>
<tr>
<td>155</td>
<td>u_data_align.Align_sta_Z[1]</td>
<td>17.709</td>
<td>1.989</td>
</tr>
<tr>
<td>116</td>
<td>I_clk_c</td>
<td>12.671</td>
<td>0.261</td>
</tr>
<tr>
<td>81</td>
<td>TMDS8b10b_inst_b.de_d</td>
<td>18.805</td>
<td>1.801</td>
</tr>
<tr>
<td>64</td>
<td>u_data_align.Align_sta[0]</td>
<td>18.258</td>
<td>1.371</td>
</tr>
<tr>
<td>33</td>
<td>align_cnt_Z[1]</td>
<td>21.102</td>
<td>1.143</td>
</tr>
<tr>
<td>30</td>
<td>tmds_b_d1_1_sqmuxa_1_i</td>
<td>17.689</td>
<td>0.995</td>
</tr>
<tr>
<td>30</td>
<td>un1_tmds_b_d1_8_sqmuxa_cZ</td>
<td>16.911</td>
<td>1.013</td>
</tr>
<tr>
<td>30</td>
<td>un1_tmds_b_d1_9_sqmuxa_cZ</td>
<td>17.149</td>
<td>1.127</td>
</tr>
<tr>
<td>30</td>
<td>un1_tmds_b_d1_7_sqmuxa_cZ</td>
<td>17.352</td>
<td>1.072</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C23</td>
<td>80.56%</td>
</tr>
<tr>
<td>R30C22</td>
<td>73.61%</td>
</tr>
<tr>
<td>R31C22</td>
<td>66.67%</td>
</tr>
<tr>
<td>R34C27</td>
<td>62.50%</td>
</tr>
<tr>
<td>R29C23</td>
<td>62.50%</td>
</tr>
<tr>
<td>R30C24</td>
<td>62.50%</td>
</tr>
<tr>
<td>R34C26</td>
<td>61.11%</td>
</tr>
<tr>
<td>R31C25</td>
<td>61.11%</td>
</tr>
<tr>
<td>R32C24</td>
<td>61.11%</td>
</tr>
<tr>
<td>R26C33</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
