{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712573890980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712573890980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 17:58:06 2024 " "Processing started: Mon Apr 08 17:58:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712573890980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712573890980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712573890980 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712573892134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/pulse_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/pulse_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_1s " "Found entity 1: pulse_1s" {  } { { "code/version_1.2/pulse_1s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/pulse_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/fsm_state_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/fsm_state_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_state_handler " "Found entity 1: fsm_state_handler" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/fsm_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/fsm_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mode " "Found entity 1: fsm_mode" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "code/version_1.2/fsm.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/control_display_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/control_display_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_display_switch " "Found entity 1: control_display_switch" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/control_decode_7seg.v 4 4 " "Found 4 design units, including 4 entities, in source file code/version_1.2/control_decode_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_decode_7seg " "Found entity 1: control_decode_7seg" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892327 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd " "Found entity 2: bcd" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892327 ""} { "Info" "ISGN_ENTITY_NAME" "3 control_display_7seg " "Found entity 3: control_display_7seg" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892327 ""} { "Info" "ISGN_ENTITY_NAME" "4 bin_to_7seg " "Found entity 4: bin_to_7seg" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/control_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/control_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_cnt " "Found entity 1: control_cnt" {  } { { "code/version_1.2/control_cnt.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/control.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "code/version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_y_thousand_hundred.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_y_thousand_hundred.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_thousand_hundred " "Found entity 1: cnt_y_thousand_hundred" {  } { { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_y_ten_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_y_ten_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_ten_unit " "Found entity 1: cnt_y_ten_unit" {  } { { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_s " "Found entity 1: cnt_s" {  } { { "code/version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_mo.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_mo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mo " "Found entity 1: cnt_mo" {  } { { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_mi.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_mi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mi " "Found entity 1: cnt_mi" {  } { { "code/version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_h.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_h " "Found entity 1: cnt_h" {  } { { "code/version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_d.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_d " "Found entity 1: cnt_d" {  } { { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "code/version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712573892489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712573892489 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "increase_y_thousand_hundred control_cnt.v(86) " "Verilog HDL Implicit Net warning at control_cnt.v(86): created implicit net for \"increase_y_thousand_hundred\"" {  } { { "code/version_1.2/control_cnt.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712573892489 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decrease_y_thousand_hundred control_cnt.v(87) " "Verilog HDL Implicit Net warning at control_cnt.v(87): created implicit net for \"decrease_y_thousand_hundred\"" {  } { { "code/version_1.2/control_cnt.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712573892489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "century_clock " "Elaborating entity \"century_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712573892558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst_fsm\"" {  } { { "code/version_1.2/century_clock.v" "inst_fsm" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_mode fsm:inst_fsm\|fsm_mode:fsm_mode " "Elaborating entity \"fsm_mode\" for hierarchy \"fsm:inst_fsm\|fsm_mode:fsm_mode\"" {  } { { "code/version_1.2/fsm.v" "fsm_mode" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_state_handler fsm:inst_fsm\|fsm_state_handler:fsm_state_handler " "Elaborating entity \"fsm_state_handler\" for hierarchy \"fsm:inst_fsm\|fsm_state_handler:fsm_state_handler\"" {  } { { "code/version_1.2/fsm.v" "fsm_state_handler" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892589 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_display fsm_state_handler.v(16) " "Verilog HDL Always Construct warning at fsm_state_handler.v(16): inferring latch(es) for variable \"enable_display\", which holds its previous value in one or more paths through the always construct" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_cnt fsm_state_handler.v(16) " "Verilog HDL Always Construct warning at fsm_state_handler.v(16): inferring latch(es) for variable \"enable_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_pulse_1s fsm_state_handler.v(16) " "Verilog HDL Always Construct warning at fsm_state_handler.v(16): inferring latch(es) for variable \"enable_pulse_1s\", which holds its previous value in one or more paths through the always construct" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_pulse_1s fsm_state_handler.v(22) " "Inferred latch for \"enable_pulse_1s\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[0\] fsm_state_handler.v(22) " "Inferred latch for \"enable_cnt\[0\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[1\] fsm_state_handler.v(22) " "Inferred latch for \"enable_cnt\[1\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[2\] fsm_state_handler.v(22) " "Inferred latch for \"enable_cnt\[2\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[3\] fsm_state_handler.v(22) " "Inferred latch for \"enable_cnt\[3\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[4\] fsm_state_handler.v(22) " "Inferred latch for \"enable_cnt\[4\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[5\] fsm_state_handler.v(22) " "Inferred latch for \"enable_cnt\[5\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[6\] fsm_state_handler.v(22) " "Inferred latch for \"enable_cnt\[6\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[0\] fsm_state_handler.v(22) " "Inferred latch for \"enable_display\[0\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[1\] fsm_state_handler.v(22) " "Inferred latch for \"enable_display\[1\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892589 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[2\] fsm_state_handler.v(22) " "Inferred latch for \"enable_display\[2\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892605 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[3\] fsm_state_handler.v(22) " "Inferred latch for \"enable_display\[3\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892605 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[4\] fsm_state_handler.v(22) " "Inferred latch for \"enable_display\[4\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892605 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[5\] fsm_state_handler.v(22) " "Inferred latch for \"enable_display\[5\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892605 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[6\] fsm_state_handler.v(22) " "Inferred latch for \"enable_display\[6\]\" at fsm_state_handler.v(22)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712573892605 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst_control " "Elaborating entity \"control\" for hierarchy \"control:inst_control\"" {  } { { "code/version_1.2/century_clock.v" "inst_control" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_1s control:inst_control\|pulse_1s:inst_pulse_1s " "Elaborating entity \"pulse_1s\" for hierarchy \"control:inst_control\|pulse_1s:inst_pulse_1s\"" {  } { { "code/version_1.2/control.v" "inst_pulse_1s" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_cnt control:inst_control\|control_cnt:cnt " "Elaborating entity \"control_cnt\" for hierarchy \"control:inst_control\|control_cnt:cnt\"" {  } { { "code/version_1.2/control.v" "cnt" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_s control:inst_control\|control_cnt:cnt\|cnt_s:inst_cnt_s " "Elaborating entity \"cnt_s\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_s:inst_cnt_s\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_s" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(23) " "Verilog HDL assignment warning at cnt_s.v(23): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_s.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892636 "|century_clock|control:inst_control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(30) " "Verilog HDL assignment warning at cnt_s.v(30): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_s.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892636 "|century_clock|control:inst_control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(36) " "Verilog HDL assignment warning at cnt_s.v(36): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_s.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892636 "|century_clock|control:inst_control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mi control:inst_control\|control_cnt:cnt\|cnt_mi:inst_cnt_mi " "Elaborating entity \"cnt_mi\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_mi:inst_cnt_mi\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_mi" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(21) " "Verilog HDL assignment warning at cnt_mi.v(21): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mi.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892636 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(28) " "Verilog HDL assignment warning at cnt_mi.v(28): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mi.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892636 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(35) " "Verilog HDL assignment warning at cnt_mi.v(35): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mi.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892652 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_h control:inst_control\|control_cnt:cnt\|cnt_h:inst_cnt_h " "Elaborating entity \"cnt_h\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_h:inst_cnt_h\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_h" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(21) " "Verilog HDL assignment warning at cnt_h.v(21): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_h.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892652 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(28) " "Verilog HDL assignment warning at cnt_h.v(28): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_h.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892652 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(35) " "Verilog HDL assignment warning at cnt_h.v(35): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_h.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892658 "|century_clock|control:inst_control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_d control:inst_control\|control_cnt:cnt\|cnt_d:inst_cnt_d " "Elaborating entity \"cnt_d\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_d:inst_cnt_d\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_d" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(40) " "Verilog HDL assignment warning at cnt_d.v(40): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892658 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(47) " "Verilog HDL assignment warning at cnt_d.v(47): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892658 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(53) " "Verilog HDL assignment warning at cnt_d.v(53): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892658 "|century_clock|control:inst_control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mo control:inst_control\|control_cnt:cnt\|cnt_mo:inst_cnt_mo " "Elaborating entity \"cnt_mo\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_mo:inst_cnt_mo\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_mo" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(21) " "Verilog HDL assignment warning at cnt_mo.v(21): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892689 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(28) " "Verilog HDL assignment warning at cnt_mo.v(28): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892689 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(35) " "Verilog HDL assignment warning at cnt_mo.v(35): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892689 "|century_clock|control:inst_control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_ten_unit control:inst_control\|control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit " "Elaborating entity \"cnt_y_ten_unit\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_y_ten_unit" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(22) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(22): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892721 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(29) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(29): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892721 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(36) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(36): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892721 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_thousand_hundred control:inst_control\|control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred " "Elaborating entity \"cnt_y_thousand_hundred\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_y_thousand_hundred" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(20) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(20): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892721 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(27) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(27): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892721 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(34) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(34): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892721 "|century_clock|control:inst_control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_decode_7seg control:inst_control\|control_decode_7seg:decode " "Elaborating entity \"control_decode_7seg\" for hierarchy \"control:inst_control\|control_decode_7seg:decode\"" {  } { { "code/version_1.2/control.v" "decode" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd control:inst_control\|control_decode_7seg:decode\|bcd:inst_led_s " "Elaborating entity \"bcd\" for hierarchy \"control:inst_control\|control_decode_7seg:decode\|bcd:inst_led_s\"" {  } { { "code/version_1.2/control_decode_7seg.v" "inst_led_s" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_decode_7seg.v(90) " "Verilog HDL assignment warning at control_decode_7seg.v(90): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892736 "|century_clock|control:inst_control|control_decode_7seg:decode|bcd:inst_led_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_decode_7seg.v(91) " "Verilog HDL assignment warning at control_decode_7seg.v(91): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712573892736 "|century_clock|control:inst_control|control_decode_7seg:decode|bcd:inst_led_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_7seg control:inst_control\|control_decode_7seg:decode\|control_display_7seg:inst_display_7seg " "Elaborating entity \"control_display_7seg\" for hierarchy \"control:inst_control\|control_decode_7seg:decode\|control_display_7seg:inst_display_7seg\"" {  } { { "code/version_1.2/control_decode_7seg.v" "inst_display_7seg" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg control:inst_control\|control_decode_7seg:decode\|control_display_7seg:inst_display_7seg\|bin_to_7seg:inst0 " "Elaborating entity \"bin_to_7seg\" for hierarchy \"control:inst_control\|control_decode_7seg:decode\|control_display_7seg:inst_display_7seg\|bin_to_7seg:inst0\"" {  } { { "code/version_1.2/control_decode_7seg.v" "inst0" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_switch control:inst_control\|control_display_switch:inst_display_switch " "Elaborating entity \"control_display_switch\" for hierarchy \"control:inst_control\|control_display_switch:inst_display_switch\"" {  } { { "code/version_1.2/control.v" "inst_display_switch" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712573892831 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1712573894956 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 37 -1 0 } } { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 18 -1 0 } } { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 17 -1 0 } } { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 19 -1 0 } } { "code/version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_h.v" 10 -1 0 } } { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 11 -1 0 } } { "code/version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mi.v" 10 -1 0 } } { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 10 -1 0 } } { "code/version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_s.v" 12 -1 0 } } { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 9 -1 0 } } { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1712573895118 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1712573895118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1712573899080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712573900376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712573900376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "636 " "Implemented 636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712573900546 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712573900546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "574 " "Implemented 574 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712573900546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712573900546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712573900589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 17:58:20 2024 " "Processing ended: Mon Apr 08 17:58:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712573900589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712573900589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712573900589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712573900589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712573905651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712573905651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 17:58:21 2024 " "Processing started: Mon Apr 08 17:58:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712573905651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712573905651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712573905667 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712573905798 ""}
{ "Info" "0" "" "Project  = century_clock" {  } {  } 0 0 "Project  = century_clock" 0 0 "Fitter" 0 0 1712573905798 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1712573905798 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1712573906284 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712573906300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712573906353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712573906353 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712573906616 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712573906638 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712573907318 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712573907318 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1135 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1137 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1139 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712573907318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712573907318 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712573907318 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712573907318 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712573910367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712573910367 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712573910387 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1712573910387 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712573910387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712573910519 ""}  } { { "code/version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1125 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712573910519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712573911290 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712573911290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712573911290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712573911290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712573911290 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712573911290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712573911290 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712573911290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712573911306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1712573911306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712573911306 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712573911386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712573919565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712573920035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712573920051 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712573924213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712573924213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712573924964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X81_Y12 X91_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X81_Y12 to location X91_Y23" {  } { { "loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X81_Y12 to location X91_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X81_Y12 to location X91_Y23"} 81 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1712573929200 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712573929200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712573931205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1712573931205 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712573931205 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1712573931236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712573931305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712573931854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712573931938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712573932409 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712573932942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712573934800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712573935552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 17:58:55 2024 " "Processing ended: Mon Apr 08 17:58:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712573935552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712573935552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712573935552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712573935552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712573940868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712573940868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 17:58:56 2024 " "Processing started: Mon Apr 08 17:58:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712573940868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712573940868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712573940868 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712573945908 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712573946040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4578 " "Peak virtual memory: 4578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712573947767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 17:59:07 2024 " "Processing ended: Mon Apr 08 17:59:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712573947767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712573947767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712573947767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712573947767 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712573948453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712573953101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712573953101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 17:59:08 2024 " "Processing started: Mon Apr 08 17:59:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712573953101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712573953101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta century_clock -c test " "Command: quartus_sta century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712573953101 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1712573953264 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712573954182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1712573954267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1712573954267 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1712573954800 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1712573954800 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712573954800 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712573954800 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1712573955395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955395 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1712573955395 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1712573955426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712573955456 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712573955456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.001 " "Worst-case setup slack is -4.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.001      -269.165 clk  " "   -4.001      -269.165 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712573955474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389         0.000 clk  " "    0.389         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712573955486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712573955506 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712573955537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -125.075 clk  " "   -3.000      -125.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573955537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712573955537 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1712573955820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1712573955871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1712573956691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956934 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712573956955 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712573956955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.606 " "Worst-case setup slack is -3.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.606      -237.477 clk  " "   -3.606      -237.477 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712573956963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 clk  " "    0.343         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712573956965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712573956975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712573956983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -125.075 clk  " "   -3.000      -125.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573956985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712573956985 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1712573957135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957519 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712573957521 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712573957521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.380 " "Worst-case setup slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -82.236 clk  " "   -1.380       -82.236 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712573957532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 clk  " "    0.177         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712573957572 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712573957582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712573957603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -104.268 clk  " "   -3.000      -104.268 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712573957613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712573957613 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712573958489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712573958489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712573958721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 17:59:18 2024 " "Processing ended: Mon Apr 08 17:59:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712573958721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712573958721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712573958721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712573958721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712573964601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712573964601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 17:59:19 2024 " "Processing started: Mon Apr 08 17:59:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712573964601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712573964601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712573964601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_85c_slow.vo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_7_1200mv_85c_slow.vo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712573966128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_0c_slow.vo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_7_1200mv_0c_slow.vo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712573966441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_fast.vo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_fast.vo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712573966834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test.vo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712573967057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_85c_v_slow.sdo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712573967221 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_0c_v_slow.sdo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712573967403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_v_fast.sdo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712573967575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_v.sdo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_v.sdo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712573967767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712573967917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 17:59:27 2024 " "Processing ended: Mon Apr 08 17:59:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712573967917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712573967917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712573967917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712573967917 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712573968667 ""}
