<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_atax</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1475009</Best-caseLatency>
            <Average-caseLatency>1475009</Average-caseLatency>
            <Worst-caseLatency>1475009</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.900 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.900 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.900 ms</Worst-caseRealTimeLatency>
            <Interval-min>1475010</Interval-min>
            <Interval-max>1475010</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL9>
                <Slack>2.92</Slack>
                <TripCount>390</TripCount>
                <Latency>1154400</Latency>
                <AbsoluteTimeLatency>4617600</AbsoluteTimeLatency>
                <IterationLatency>2960</IterationLatency>
                <InstanceList/>
            </merlinL9>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:139</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL9>
                    <Name>merlinL9</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:193</SourceLocation>
                </merlinL9>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>46</BRAM_18K>
            <DSP>205</DSP>
            <FF>45186</FF>
            <LUT>40463</LUT>
            <URAM>82</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWVALID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWREADY</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWADDR</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWLEN</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWBURST</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWPROT</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWQOS</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWREGION</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_AWUSER</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_WVALID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_WREADY</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_WDATA</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_WSTRB</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_WLAST</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_WID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_WUSER</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARVALID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARREADY</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARADDR</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARLEN</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARBURST</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARPROT</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARQOS</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARREGION</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_ARUSER</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_RVALID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_RREADY</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_RDATA</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_RLAST</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_RID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_RUSER</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_RRESP</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_BVALID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_BREADY</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_BRESP</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_BID</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_0_BUSER</name>
            <Object>merlin_gmem_kernel_atax_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWVALID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWREADY</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWADDR</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWLEN</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWBURST</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWPROT</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWQOS</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWREGION</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_AWUSER</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_WVALID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_WREADY</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_WDATA</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_WSTRB</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_WLAST</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_WID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_WUSER</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARVALID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARREADY</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARADDR</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARLEN</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARBURST</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARPROT</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARQOS</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARREGION</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_ARUSER</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_RVALID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_RREADY</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_RDATA</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_RLAST</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_RID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_RUSER</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_RRESP</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_BVALID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_BREADY</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_BRESP</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_BID</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_1_BUSER</name>
            <Object>merlin_gmem_kernel_atax_32_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWVALID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWREADY</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWADDR</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWLEN</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWSIZE</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWBURST</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWLOCK</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWCACHE</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWPROT</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWQOS</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWREGION</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_AWUSER</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_WVALID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_WREADY</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_WDATA</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_WSTRB</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_WLAST</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_WID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_WUSER</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARVALID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARREADY</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARADDR</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARLEN</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARSIZE</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARBURST</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARLOCK</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARCACHE</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARPROT</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARQOS</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARREGION</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_ARUSER</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_RVALID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_RREADY</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_RDATA</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_RLAST</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_RID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_RUSER</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_RRESP</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_BVALID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_BREADY</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_BRESP</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_BID</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_32_y_BUSER</name>
            <Object>merlin_gmem_kernel_atax_32_y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWVALID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWREADY</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWADDR</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWLEN</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWSIZE</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWBURST</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWLOCK</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWCACHE</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWPROT</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWQOS</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWREGION</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_AWUSER</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_WVALID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_WREADY</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_WDATA</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_WSTRB</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_WLAST</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_WID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_WUSER</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARVALID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARREADY</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARADDR</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARLEN</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARSIZE</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARBURST</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARLOCK</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARCACHE</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARPROT</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARQOS</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARREGION</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_ARUSER</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_RVALID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_RREADY</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_RDATA</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_RLAST</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_RID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_RUSER</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_RRESP</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_BVALID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_BREADY</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_BRESP</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_BID</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_atax_512_tmp_BUSER</name>
            <Object>merlin_gmem_kernel_atax_512_tmp</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_atax</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_merlin_memcpy_0_1_fu_1198</InstName>
                    <ModuleName>merlin_memcpy_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1198</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_131</InstName>
                            <ModuleName>merlin_memcpy_0_1_Pipeline_merlinL0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>i_8_fu_833_p2 add_ln29_fu_953_p2 add_ln20_fu_847_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_1_1_fu_1246</InstName>
                    <ModuleName>merlin_memcpy_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1246</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_1_1_Pipeline_merlinL1_fu_131</InstName>
                            <ModuleName>merlin_memcpy_1_1_Pipeline_merlinL1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>i_7_fu_862_p2 add_ln48_2_fu_881_p2 add_ln48_3_fu_1018_p2 add_ln39_fu_907_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_3_1_fu_1294</InstName>
                    <ModuleName>merlin_memcpy_3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1294</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_3_1_Pipeline_merlinL3_fu_131</InstName>
                            <ModuleName>merlin_memcpy_3_1_Pipeline_merlinL3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>i_4_fu_833_p2 add_ln86_fu_953_p2 add_ln77_fu_847_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_atax_Pipeline_merlinL11_fu_1342</InstName>
                    <ModuleName>kernel_atax_Pipeline_merlinL11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1342</ID>
                    <BindInstances>add_ln159_fu_702_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_atax_Pipeline_L2_fu_1387</InstName>
                    <ModuleName>kernel_atax_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1387</ID>
                    <BindInstances>i_11_fu_385_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_2_1_fu_1410</InstName>
                    <ModuleName>merlin_memcpy_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1410</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_2_1_Pipeline_merlinL2_fu_131</InstName>
                            <ModuleName>merlin_memcpy_2_1_Pipeline_merlinL2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>i_6_fu_862_p2 add_ln67_2_fu_881_p2 add_ln67_3_fu_1018_p2 add_ln58_fu_907_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_atax_Pipeline_merlinL8_fu_1458</InstName>
                    <ModuleName>kernel_atax_Pipeline_merlinL8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1458</ID>
                    <BindInstances>add_ln196_fu_1341_p2 add_ln215_1_fu_1356_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_atax_Pipeline_merlinL6_fu_1546</InstName>
                    <ModuleName>kernel_atax_Pipeline_merlinL6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1546</ID>
                    <BindInstances>add_ln219_fu_1786_p2 add_ln240_fu_1796_p2 fmul_32ns_32ns_32_4_max_dsp_1_U541 fmul_32ns_32ns_32_4_max_dsp_1_U542 fmul_32ns_32ns_32_4_max_dsp_1_U543 fmul_32ns_32ns_32_4_max_dsp_1_U544 fmul_32ns_32ns_32_4_max_dsp_1_U545 fmul_32ns_32ns_32_4_max_dsp_1_U546 fmul_32ns_32ns_32_4_max_dsp_1_U547 fmul_32ns_32ns_32_4_max_dsp_1_U548 fmul_32ns_32ns_32_4_max_dsp_1_U549 fmul_32ns_32ns_32_4_max_dsp_1_U550 fmul_32ns_32ns_32_4_max_dsp_1_U551 fmul_32ns_32ns_32_4_max_dsp_1_U552 fmul_32ns_32ns_32_4_max_dsp_1_U553 fmul_32ns_32ns_32_4_max_dsp_1_U554 fmul_32ns_32ns_32_4_max_dsp_1_U555 fmul_32ns_32ns_32_4_max_dsp_1_U556 fmul_32ns_32ns_32_4_max_dsp_1_U557 fmul_32ns_32ns_32_4_max_dsp_1_U558 fmul_32ns_32ns_32_4_max_dsp_1_U559 fmul_32ns_32ns_32_4_max_dsp_1_U560 fmul_32ns_32ns_32_4_max_dsp_1_U561 fmul_32ns_32ns_32_4_max_dsp_1_U562 fmul_32ns_32ns_32_4_max_dsp_1_U563 fmul_32ns_32ns_32_4_max_dsp_1_U564 fmul_32ns_32ns_32_4_max_dsp_1_U565 fmul_32ns_32ns_32_4_max_dsp_1_U566 fmul_32ns_32ns_32_4_max_dsp_1_U567 fmul_32ns_32ns_32_4_max_dsp_1_U568 fmul_32ns_32ns_32_4_max_dsp_1_U569 fmul_32ns_32ns_32_4_max_dsp_1_U570 fmul_32ns_32ns_32_4_max_dsp_1_U571 fmul_32ns_32ns_32_4_max_dsp_1_U572 fmul_32ns_32ns_32_4_max_dsp_1_U573 fmul_32ns_32ns_32_4_max_dsp_1_U574 fmul_32ns_32ns_32_4_max_dsp_1_U575 fmul_32ns_32ns_32_4_max_dsp_1_U576 fmul_32ns_32ns_32_4_max_dsp_1_U577 fadd_32ns_32ns_32_7_full_dsp_1_U497 fadd_32ns_32ns_32_7_full_dsp_1_U498 fadd_32ns_32ns_32_7_full_dsp_1_U499 fadd_32ns_32ns_32_7_full_dsp_1_U500 fadd_32ns_32ns_32_7_full_dsp_1_U501 fadd_32ns_32ns_32_7_full_dsp_1_U502 fadd_32ns_32ns_32_7_full_dsp_1_U503 fadd_32ns_32ns_32_7_full_dsp_1_U504 fadd_32ns_32ns_32_7_full_dsp_1_U505 fadd_32ns_32ns_32_7_full_dsp_1_U506 fadd_32ns_32ns_32_7_full_dsp_1_U507 fadd_32ns_32ns_32_7_full_dsp_1_U508 fadd_32ns_32ns_32_7_full_dsp_1_U509 fadd_32ns_32ns_32_7_full_dsp_1_U510 fadd_32ns_32ns_32_7_full_dsp_1_U511 fadd_32ns_32ns_32_7_full_dsp_1_U512 fadd_32ns_32ns_32_7_full_dsp_1_U513 fadd_32ns_32ns_32_7_full_dsp_1_U514 fadd_32ns_32ns_32_7_full_dsp_1_U515 fadd_32ns_32ns_32_7_full_dsp_1_U516 fadd_32ns_32ns_32_7_full_dsp_1_U517 fadd_32ns_32ns_32_7_full_dsp_1_U518 fadd_32ns_32ns_32_7_full_dsp_1_U519 fadd_32ns_32ns_32_7_full_dsp_1_U520 fadd_32ns_32ns_32_7_full_dsp_1_U521 fadd_32ns_32ns_32_7_full_dsp_1_U522 fadd_32ns_32ns_32_7_full_dsp_1_U523 fadd_32ns_32ns_32_7_full_dsp_1_U524 fadd_32ns_32ns_32_7_full_dsp_1_U525 fadd_32ns_32ns_32_7_full_dsp_1_U526 fadd_32ns_32ns_32_7_full_dsp_1_U527 fadd_32ns_32ns_32_7_full_dsp_1_U528 fadd_32ns_32ns_32_7_full_dsp_1_U529 fadd_32ns_32ns_32_7_full_dsp_1_U530 fadd_32ns_32ns_32_7_full_dsp_1_U531 fadd_32ns_32ns_32_7_full_dsp_1_U532 fadd_32ns_32ns_32_7_full_dsp_1_U533 fadd_32ns_32ns_32_7_full_dsp_1_U534 fadd_32ns_32ns_32_7_full_dsp_1_U535 fadd_32ns_32ns_32_7_full_dsp_1_U536</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_atax_Pipeline_L3_fu_1634</InstName>
                    <ModuleName>kernel_atax_Pipeline_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1634</ID>
                    <BindInstances>i_10_fu_330_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_4_1_fu_1657</InstName>
                    <ModuleName>merlin_memcpy_4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1657</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_4_1_Pipeline_merlinL4_fu_134</InstName>
                            <ModuleName>merlin_memcpy_4_1_Pipeline_merlinL4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>134</ID>
                            <BindInstances>i_2_fu_828_p2 add_ln105_fu_841_p2 add_ln96_fu_1098_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>x_7_0_buf_U x_7_0_buf_1_U x_7_0_buf_2_U x_7_0_buf_3_U x_7_0_buf_4_U x_7_0_buf_5_U x_7_0_buf_6_U x_7_0_buf_7_U x_7_0_buf_8_U x_7_0_buf_9_U x_7_0_buf_10_U x_7_0_buf_11_U x_7_0_buf_12_U x_7_0_buf_13_U x_7_0_buf_14_U x_7_0_buf_15_U x_7_0_buf_16_U x_7_0_buf_17_U x_7_0_buf_18_U x_7_0_buf_19_U x_7_0_buf_20_U x_7_0_buf_21_U x_7_0_buf_22_U x_7_0_buf_23_U x_7_0_buf_24_U x_7_0_buf_25_U x_7_0_buf_26_U x_7_0_buf_27_U x_7_0_buf_28_U x_7_0_buf_29_U x_7_0_buf_30_U x_7_0_buf_31_U x_7_0_buf_32_U x_7_0_buf_33_U x_7_0_buf_34_U x_7_0_buf_35_U x_7_0_buf_36_U x_7_0_buf_37_U x_7_0_buf_38_U x_7_0_buf_39_U x_7_0_buf_40_U A_7_0_buf_U A_7_0_buf_1_U A_7_0_buf_2_U A_7_0_buf_3_U A_7_0_buf_4_U A_7_0_buf_5_U A_7_0_buf_6_U A_7_0_buf_7_U A_7_0_buf_8_U A_7_0_buf_9_U A_7_0_buf_10_U A_7_0_buf_11_U A_7_0_buf_12_U A_7_0_buf_13_U A_7_0_buf_14_U A_7_0_buf_15_U A_7_0_buf_16_U A_7_0_buf_17_U A_7_0_buf_18_U A_7_0_buf_19_U A_7_0_buf_20_U A_7_0_buf_21_U A_7_0_buf_22_U A_7_0_buf_23_U A_7_0_buf_24_U A_7_0_buf_25_U A_7_0_buf_26_U A_7_0_buf_27_U A_7_0_buf_28_U A_7_0_buf_29_U A_7_0_buf_30_U A_7_0_buf_31_U A_7_0_buf_32_U A_7_0_buf_33_U A_7_0_buf_34_U A_7_0_buf_35_U A_7_0_buf_36_U A_7_0_buf_37_U A_7_0_buf_38_U A_7_0_buf_39_U A_7_0_buf_40_U A_8_0_buf_U A_8_0_buf_1_U A_8_0_buf_2_U A_8_0_buf_3_U A_8_0_buf_4_U A_8_0_buf_5_U A_8_0_buf_6_U A_8_0_buf_7_U A_8_0_buf_8_U A_8_0_buf_9_U A_8_0_buf_10_U A_8_0_buf_11_U A_8_0_buf_12_U A_8_0_buf_13_U A_8_0_buf_14_U A_8_0_buf_15_U A_8_0_buf_16_U A_8_0_buf_17_U A_8_0_buf_18_U A_8_0_buf_19_U A_8_0_buf_20_U A_8_0_buf_21_U A_8_0_buf_22_U A_8_0_buf_23_U A_8_0_buf_24_U A_8_0_buf_25_U A_8_0_buf_26_U A_8_0_buf_27_U A_8_0_buf_28_U A_8_0_buf_29_U A_8_0_buf_30_U A_8_0_buf_31_U A_8_0_buf_32_U A_8_0_buf_33_U A_8_0_buf_34_U A_8_0_buf_35_U A_8_0_buf_36_U A_8_0_buf_37_U A_8_0_buf_38_U A_8_0_buf_39_U A_8_0_buf_40_U tmp_buf_U tmp_buf_16_U tmp_buf_17_U tmp_buf_18_U tmp_buf_19_U tmp_buf_20_U tmp_buf_21_U tmp_buf_22_U tmp_buf_23_U tmp_buf_24_U tmp_buf_25_U tmp_buf_26_U tmp_buf_27_U tmp_buf_28_U tmp_buf_29_U tmp_buf_30_U y_buf_U y_buf_1_U y_buf_2_U y_buf_3_U y_buf_4_U y_buf_5_U y_buf_6_U y_buf_7_U y_buf_8_U y_buf_9_U y_buf_10_U y_buf_11_U y_buf_12_U y_buf_13_U fmul_32ns_32ns_32_4_max_dsp_1_U769 fadd_32ns_32ns_32_7_full_dsp_1_U768 fmul_32ns_32ns_32_4_max_dsp_1_U769 fmul_32ns_32ns_32_4_max_dsp_1_U770 y_buf_18_U fmul_32ns_32ns_32_4_max_dsp_1_U771 fmul_32ns_32ns_32_4_max_dsp_1_U769 fmul_32ns_32ns_32_4_max_dsp_1_U772 y_buf_22_U y_buf_23_U fmul_32ns_32ns_32_4_max_dsp_1_U769 fadd_32ns_32ns_32_7_full_dsp_1_U768 y_buf_26_U y_buf_27_U fmul_32ns_32ns_32_4_max_dsp_1_U769 fadd_32ns_32ns_32_7_full_dsp_1_U768 y_buf_30_U y_buf_31_U fmul_32ns_32ns_32_4_max_dsp_1_U769 fadd_32ns_32ns_32_7_full_dsp_1_U768 y_buf_34_U y_buf_35_U fmul_32ns_32ns_32_4_max_dsp_1_U769 fadd_32ns_32ns_32_7_full_dsp_1_U768 y_buf_38_U y_buf_39_U fmul_32ns_32ns_32_4_max_dsp_1_U769 fmul_32ns_32ns_32_4_max_dsp_1_U769 add_ln215_fu_1765_p2 add_ln95_fu_1772_p2 control_s_axi_U merlin_gmem_kernel_atax_32_0_m_axi_U merlin_gmem_kernel_atax_32_1_m_axi_U merlin_gmem_kernel_atax_32_y_m_axi_U merlin_gmem_kernel_atax_512_tmp_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>merlin_memcpy_0_1_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>413</Best-caseLatency>
                    <Average-caseLatency>413</Average-caseLatency>
                    <Worst-caseLatency>413</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.652 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.652 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.652 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>413</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>410</TripCount>
                        <Latency>411</Latency>
                        <AbsoluteTimeLatency>1.644 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:20</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>204</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_833_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:24" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_953_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_847_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>485</Best-caseLatency>
                    <Average-caseLatency>485</Average-caseLatency>
                    <Worst-caseLatency>485</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>485</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>324</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>683</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_atax_Pipeline_merlinL11</Name>
            <Loops>
                <merlinL11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.794</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL11>
                        <Name>merlinL11</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:139</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL11>
                            <Name>merlinL11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:159</SourceLocation>
                        </merlinL11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_702_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_atax_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>25</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.104 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3401~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:184</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:184</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>533</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_385_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>159917</Best-caseLatency>
                    <Average-caseLatency>159917</Average-caseLatency>
                    <Worst-caseLatency>159917</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>159917</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>159900</TripCount>
                        <Latency>159915</Latency>
                        <AbsoluteTimeLatency>0.640 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:48</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1018</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>729</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_862_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:43" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_881_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_3_fu_1018_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_907_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>159989</Best-caseLatency>
                    <Average-caseLatency>159989</Average-caseLatency>
                    <Worst-caseLatency>159989</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>159989</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:43</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1152</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1208</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1_Pipeline_merlinL2</Name>
            <Loops>
                <merlinL2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>159917</Best-caseLatency>
                    <Average-caseLatency>159917</Average-caseLatency>
                    <Worst-caseLatency>159917</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>159917</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>159900</TripCount>
                        <Latency>159915</Latency>
                        <AbsoluteTimeLatency>0.640 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:58</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:67</SourceLocation>
                        </merlinL2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1018</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>729</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_862_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:62" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_881_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_3_fu_1018_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_907_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>159989</Best-caseLatency>
                    <Average-caseLatency>159989</Average-caseLatency>
                    <Worst-caseLatency>159989</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>159989</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:62</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1152</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1208</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_3_1_Pipeline_merlinL3</Name>
            <Loops>
                <merlinL3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>413</Best-caseLatency>
                    <Average-caseLatency>413</Average-caseLatency>
                    <Worst-caseLatency>413</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.652 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.652 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.652 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>413</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL3>
                        <Name>merlinL3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>410</TripCount>
                        <Latency>411</Latency>
                        <AbsoluteTimeLatency>1.644 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL3>
                            <Name>merlinL3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:86</SourceLocation>
                        </merlinL3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>189</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>204</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_833_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:81" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_953_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_847_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_3_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>485</Best-caseLatency>
                    <Average-caseLatency>485</Average-caseLatency>
                    <Worst-caseLatency>485</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>485</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:81</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>324</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>683</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_atax_Pipeline_merlinL8</Name>
            <Loops>
                <merlinL8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.905</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2931</Best-caseLatency>
                    <Average-caseLatency>2931</Average-caseLatency>
                    <Worst-caseLatency>2931</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.724 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.724 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.724 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2931</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL8>
                        <Name>merlinL8</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10</TripCount>
                        <Latency>2930</Latency>
                        <AbsoluteTimeLatency>11.720 us</AbsoluteTimeLatency>
                        <IterationLatency>293</IterationLatency>
                        <PipelineDepth>293</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </merlinL8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:140</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL8>
                            <Name>merlinL8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:196</SourceLocation>
                        </merlinL8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3130</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2011</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_1341_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:196" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_1_fu_1356_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_atax_Pipeline_merlinL6</Name>
            <Loops>
                <merlinL6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.777</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24</Best-caseLatency>
                    <Average-caseLatency>24</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <Slack>2.92</Slack>
                        <TripCount>10</TripCount>
                        <Latency>22</Latency>
                        <AbsoluteTimeLatency>88.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:140</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:219</SourceLocation>
                        </merlinL6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>191</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>26146</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>12231</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_1786_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_1796_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U541" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U542" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U543" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U544" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U545" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U546" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U547" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U548" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U549" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U550" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U551" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U552" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U553" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U554" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U555" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U556" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U557" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U558" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U559" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U560" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U561" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U562" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U563" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U564" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U565" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U566" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U567" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U568" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U569" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U570" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U571" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U572" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U573" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U574" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U575" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U576" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="merlinL6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U577" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="mul64_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U497" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U498" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U499" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U500" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U501" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U502" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U503" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U504" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U505" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U506" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U507" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U508" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U509" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U510" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U511" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U512" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U513" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U514" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U515" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U516" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U517" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U518" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U519" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U520" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U521" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U522" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U523" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U524" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U525" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U526" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U527" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U528" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U529" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U530" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U531" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U532" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U533" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U534" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U535" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="merlinL6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U536" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add65_39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_atax_Pipeline_L3</Name>
            <Loops>
                <L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.108 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.108 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.108 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L3>
                        <Name>L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>24</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3637~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:245</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L3>
                            <Name>L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:245</SourceLocation>
                        </L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>522</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L3" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_330_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_4_1_Pipeline_merlinL4</Name>
            <Loops>
                <merlinL4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>413</Best-caseLatency>
                    <Average-caseLatency>413</Average-caseLatency>
                    <Worst-caseLatency>413</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.652 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.652 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.652 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>413</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL4>
                        <Name>merlinL4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>410</TripCount>
                        <Latency>411</Latency>
                        <AbsoluteTimeLatency>1.644 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL4>
                            <Name>merlinL4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:100</SourceLocation>
                        </merlinL4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>108</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_828_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:100" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_841_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_1098_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_4_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>483</Best-caseLatency>
                    <Average-caseLatency>483</Average-caseLatency>
                    <Worst-caseLatency>483</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.932 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.932 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.932 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>483</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:100</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>241</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>888</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_atax</Name>
            <Loops>
                <merlinL9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1475009</Best-caseLatency>
                    <Average-caseLatency>1475009</Average-caseLatency>
                    <Worst-caseLatency>1475009</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.900 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.900 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.900 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1475010</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL9>
                        <Name>merlinL9</Name>
                        <Slack>2.92</Slack>
                        <TripCount>390</TripCount>
                        <Latency>1154400</Latency>
                        <AbsoluteTimeLatency>4.618 ms</AbsoluteTimeLatency>
                        <IterationLatency>2960</IterationLatency>
                        <PipelineDepth>2960</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_atax_Pipeline_merlinL8_fu_1458</Instance>
                            <Instance>grp_kernel_atax_Pipeline_merlinL6_fu_1546</Instance>
                        </InstanceList>
                    </merlinL9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:139</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL9>
                            <Name>merlinL9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:193</SourceLocation>
                        </merlinL9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>46</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>205</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>45186</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>40463</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>82</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>8</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_31_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_32_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_33_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_34_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_35_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_36_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_37_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_38_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_39_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="x_7_0_buf_40_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:142" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="x_7_0_buf_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_31_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_32_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_33_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_34_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_35_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_36_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_37_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_38_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_39_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_0_buf_40_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:145" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_7_0_buf_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_31_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_32_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_33_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_34_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_35_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_36_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_37_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_38_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_39_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_8_0_buf_40_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:148" STORAGESIZE="32 3900 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_8_0_buf_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_19_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:151" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U768" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U770" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U771" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U772" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U768" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U768" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_31_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U768" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_34_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_35_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U768" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_38_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="y_buf_39_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:154" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="y_buf_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U769" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_1765_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1772_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="merlin_gmem_kernel_atax_32_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_atax_32_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="merlin_gmem_kernel_atax_32_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_atax_32_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="merlin_gmem_kernel_atax_32_y" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_atax_32_y_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_atax_512_tmp" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_atax_512_tmp_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_atax"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_atax_32_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_atax_32_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="x_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_atax_32_y" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="y_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="y_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmp" index="3" direction="inout" srcType="merlin_uint_512*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_atax_512_tmp" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="tmp_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="tmp_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="x_1" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
                <register offset="0x20" name="x_2" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 63 to 32 of x"/>
                    </fields>
                </register>
                <register offset="0x28" name="y_1" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 31 to 0 of y"/>
                    </fields>
                </register>
                <register offset="0x2c" name="y_2" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="W" description="Bit 63 to 32 of y"/>
                    </fields>
                </register>
                <register offset="0x34" name="tmp_1" access="W" description="Data signal of tmp" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp" access="W" description="Bit 31 to 0 of tmp"/>
                    </fields>
                </register>
                <register offset="0x38" name="tmp_2" access="W" description="Data signal of tmp" range="32">
                    <fields>
                        <field offset="0" width="32" name="tmp" access="W" description="Bit 63 to 32 of tmp"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_atax_32_0:m_axi_merlin_gmem_kernel_atax_32_1:m_axi_merlin_gmem_kernel_atax_32_y:m_axi_merlin_gmem_kernel_atax_512_tmp</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_atax_32_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_atax_32_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_ATAX_32_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="128" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_atax_32_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_atax_32_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_ATAX_32_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="x"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="64" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_atax_32_y" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_atax_32_y_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_ATAX_32_Y_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_BID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_RID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_WID</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_32_y_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="y"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="64" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_atax_512_tmp" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_atax_512_tmp_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_ATAX_512_TMP_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARID</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWID</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_BID</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_RID</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_WID</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_atax_512_tmp_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="tmp"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="tmp"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_0">32 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_1">32 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_y">32 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_merlin_gmem_kernel_atax_512_tmp">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">x_1, 0x1c, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">x_2, 0x20, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">y_1, 0x28, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">y_2, 0x2c, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">tmp_1, 0x34, 32, W, Data signal of tmp, </column>
                    <column name="s_axi_control">tmp_2, 0x38, 32, W, Data signal of tmp, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, float*</column>
                    <column name="x">in, float*</column>
                    <column name="y">inout, float*</column>
                    <column name="tmp">inout, merlin_uint_512*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_merlin_gmem_kernel_atax_32_0, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="x">m_axi_merlin_gmem_kernel_atax_32_1, interface, , </column>
                    <column name="x">s_axi_control, register, offset, name=x_1 offset=0x1c range=32</column>
                    <column name="x">s_axi_control, register, offset, name=x_2 offset=0x20 range=32</column>
                    <column name="y">m_axi_merlin_gmem_kernel_atax_32_y, interface, , </column>
                    <column name="y">s_axi_control, register, offset, name=y_1 offset=0x28 range=32</column>
                    <column name="y">s_axi_control, register, offset, name=y_2 offset=0x2c range=32</column>
                    <column name="tmp">m_axi_merlin_gmem_kernel_atax_512_tmp, interface, , </column>
                    <column name="tmp">s_axi_control, register, offset, name=tmp_1 offset=0x34 range=32</column>
                    <column name="tmp">s_axi_control, register, offset, name=tmp_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_0">read, 39975, 128, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_1">read, 205, 64, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_y">read, 205, 64, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_y">write, 205, 64, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_512_tmp">read, 25, 512, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3</column>
                    <column name="m_axi_merlin_gmem_kernel_atax_512_tmp">write, 24, 512, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29:60, read, Widened, 39975, merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:62:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29:60, read, Widened, 39975, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:43:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29:60, read, Inferred, 159900, merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:62:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29:60, read, Inferred, 159900, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:43:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_1">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29:60, read, Widened, 205, merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:81:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_1">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29:60, read, Inferred, 410, merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:81:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_y">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29:60, read, Widened, 205, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:24:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_y">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:29:60, read, Inferred, 410, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:24:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_y">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:105:25, write, Widened, 205, merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:100:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_32_y">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:105:25, write, Inferred, 410, merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_atax.c:100:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_512_tmp">tmp, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_atax_512_tmp">tmp, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/memcpy_512.h:56:14, read, Inferred, 25, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3421:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_atax_512_tmp">tmp, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_merlin_gmem_kernel_atax_512_tmp">tmp, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/memcpy_512.h:95:23, write, Inferred, 24, L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/atax_MEDIUM_evaluation/only_nlp7/.merlin_prj/run/implement/exec/hls/mars_wide_bus.h:3672:3, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_atax.c:17" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_atax.c:19" status="valid" parentFunction="merlin_memcpy_0" variable="dst_idx_0,dst_idx_1,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_atax.c:26" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_atax.c:28" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="max=410"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_atax.c:36" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_atax.c:38" status="valid" parentFunction="merlin_memcpy_1" variable="dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_atax.c:45" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_atax.c:47" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="max=159900"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_atax.c:55" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_atax.c:57" status="valid" parentFunction="merlin_memcpy_2" variable="dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_atax.c:64" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_atax.c:66" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="max=159900"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_atax.c:74" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_atax.c:76" status="valid" parentFunction="merlin_memcpy_3" variable="dst_idx_0,dst_idx_1,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_atax.c:83" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_atax.c:85" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="max=410"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_atax.c:93" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_atax.c:95" status="valid" parentFunction="merlin_memcpy_4" variable="dst_idx_0,src_idx_0,src_idx_1" isDirective="0" options="variable=dst_idx_0,src_idx_0,src_idx_1"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_atax.c:102" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_atax.c:104" status="valid" parentFunction="merlin_memcpy_4" variable="" isDirective="0" options="max=410"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_atax.c:112" status="valid" parentFunction="kernel_atax" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=159900 bundle=merlin_gmem_kernel_atax_32_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_atax.c:114" status="valid" parentFunction="kernel_atax" variable="tmp" isDirective="0" options="m_axi port=tmp offset=slave depth=25 bundle=merlin_gmem_kernel_atax_512_tmp"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_atax.c:116" status="valid" parentFunction="kernel_atax" variable="x" isDirective="0" options="m_axi port=x offset=slave depth=410 bundle=merlin_gmem_kernel_atax_32_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_atax.c:118" status="valid" parentFunction="kernel_atax" variable="y" isDirective="0" options="m_axi port=y offset=slave depth=410 bundle=merlin_gmem_kernel_atax_32_y"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_atax.c:120" status="valid" parentFunction="kernel_atax" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_atax.c:122" status="valid" parentFunction="kernel_atax" variable="tmp" isDirective="0" options="s_axilite port=tmp bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_atax.c:124" status="valid" parentFunction="kernel_atax" variable="x" isDirective="0" options="s_axilite port=x bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_atax.c:126" status="valid" parentFunction="kernel_atax" variable="y" isDirective="0" options="s_axilite port=y bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_atax.c:128" status="valid" parentFunction="kernel_atax" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_atax.c:130" status="invalid" parentFunction="kernel_atax" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_atax.c:144" status="valid" parentFunction="kernel_atax" variable="x_7_0_buf" isDirective="0" options="variable=x_7_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_atax.c:147" status="valid" parentFunction="kernel_atax" variable="A_7_0_buf" isDirective="0" options="variable=A_7_0_buf complete dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_atax.c:150" status="valid" parentFunction="kernel_atax" variable="A_8_0_buf" isDirective="0" options="variable=A_8_0_buf complete dim=3"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_atax.c:153" status="valid" parentFunction="kernel_atax" variable="tmp_buf" isDirective="0" options="variable=tmp_buf cyclic factor=16 dim=1"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_atax.c:156" status="valid" parentFunction="kernel_atax" variable="y_buf" isDirective="0" options="variable=y_buf complete dim=2"/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_atax.c:167" status="valid" parentFunction="kernel_atax" variable="y_buf" isDirective="0" options="variable=y_buf array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_atax.c:169" status="valid" parentFunction="kernel_atax" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_atax.c:179" status="valid" parentFunction="kernel_atax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_atax.c:204" status="valid" parentFunction="kernel_atax" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_atax.c:214" status="valid" parentFunction="kernel_atax" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../__merlinkernel_kernel_atax.c:227" status="valid" parentFunction="kernel_atax" variable="y_buf" isDirective="0" options="variable=y_buf array inter false"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_atax.c:229" status="valid" parentFunction="kernel_atax" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_atax.c:239" status="valid" parentFunction="kernel_atax" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:33" status="warning" parentFunction="merlin_get_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:40" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:47" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:54" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:61" status="valid" parentFunction="merlin_get_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_512.h:74" status="warning" parentFunction="merlin_set_range_512" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_512.h:80" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:87" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:94" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_512.h:101" status="valid" parentFunction="merlin_set_range_512" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

