    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_SAR_Seq_1_cy_psoc4_sar
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET

; ADC_SAR_Seq_1_intClock
ADC_SAR_Seq_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_Seq_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; ADC_SAR_Seq_1_IRQ
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; D12_Button_State
D12_Button_State_sts_sts_reg__0__MASK EQU 0x01
D12_Button_State_sts_sts_reg__0__POS EQU 0
D12_Button_State_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
D12_Button_State_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
D12_Button_State_sts_sts_reg__MASK EQU 0x01
D12_Button_State_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_02
D12_Button_State_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
D12_Button_State_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_02

; Switch_Clock
Switch_Clock__DIVIDER_MASK EQU 0x0000FFFF
Switch_Clock__ENABLE EQU CYREG_CLK_DIVIDER_B01
Switch_Clock__ENABLE_MASK EQU 0x80000000
Switch_Clock__MASK EQU 0x80000000
Switch_Clock__REGISTER EQU CYREG_CLK_DIVIDER_B01

; UART_SCBCLK
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; D5_Yellow
D5_Yellow__0__DM__MASK EQU 0x38000
D5_Yellow__0__DM__SHIFT EQU 15
D5_Yellow__0__DR EQU CYREG_PRT3_DR
D5_Yellow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
D5_Yellow__0__HSIOM_MASK EQU 0x00F00000
D5_Yellow__0__HSIOM_SHIFT EQU 20
D5_Yellow__0__INTCFG EQU CYREG_PRT3_INTCFG
D5_Yellow__0__INTSTAT EQU CYREG_PRT3_INTSTAT
D5_Yellow__0__MASK EQU 0x20
D5_Yellow__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D5_Yellow__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D5_Yellow__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D5_Yellow__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D5_Yellow__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D5_Yellow__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D5_Yellow__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D5_Yellow__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D5_Yellow__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D5_Yellow__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D5_Yellow__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D5_Yellow__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D5_Yellow__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D5_Yellow__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D5_Yellow__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D5_Yellow__0__PC EQU CYREG_PRT3_PC
D5_Yellow__0__PC2 EQU CYREG_PRT3_PC2
D5_Yellow__0__PORT EQU 3
D5_Yellow__0__PS EQU CYREG_PRT3_PS
D5_Yellow__0__SHIFT EQU 5
D5_Yellow__DR EQU CYREG_PRT3_DR
D5_Yellow__INTCFG EQU CYREG_PRT3_INTCFG
D5_Yellow__INTSTAT EQU CYREG_PRT3_INTSTAT
D5_Yellow__MASK EQU 0x20
D5_Yellow__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D5_Yellow__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D5_Yellow__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D5_Yellow__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D5_Yellow__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D5_Yellow__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D5_Yellow__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D5_Yellow__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D5_Yellow__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D5_Yellow__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D5_Yellow__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D5_Yellow__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D5_Yellow__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D5_Yellow__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D5_Yellow__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D5_Yellow__PC EQU CYREG_PRT3_PC
D5_Yellow__PC2 EQU CYREG_PRT3_PC2
D5_Yellow__PORT EQU 3
D5_Yellow__PS EQU CYREG_PRT3_PS
D5_Yellow__SHIFT EQU 5

; UART_SCB
UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; UART_rx
UART_rx__0__DM__MASK EQU 0x7000
UART_rx__0__DM__SHIFT EQU 12
UART_rx__0__DR EQU CYREG_PRT0_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_rx__0__MASK EQU 0x10
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__0__PC EQU CYREG_PRT0_PC
UART_rx__0__PC2 EQU CYREG_PRT0_PC2
UART_rx__0__PORT EQU 0
UART_rx__0__PS EQU CYREG_PRT0_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_PRT0_DR
UART_rx__INTCFG EQU CYREG_PRT0_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_rx__MASK EQU 0x10
UART_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__PC EQU CYREG_PRT0_PC
UART_rx__PC2 EQU CYREG_PRT0_PC2
UART_rx__PORT EQU 0
UART_rx__PS EQU CYREG_PRT0_PS
UART_rx__SHIFT EQU 4

; UART_tx
UART_tx__0__DM__MASK EQU 0x38000
UART_tx__0__DM__SHIFT EQU 15
UART_tx__0__DR EQU CYREG_PRT0_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__0__PC EQU CYREG_PRT0_PC
UART_tx__0__PC2 EQU CYREG_PRT0_PC2
UART_tx__0__PORT EQU 0
UART_tx__0__PS EQU CYREG_PRT0_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_PRT0_DR
UART_tx__INTCFG EQU CYREG_PRT0_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__PC EQU CYREG_PRT0_PC
UART_tx__PC2 EQU CYREG_PRT0_PC2
UART_tx__PORT EQU 0
UART_tx__PS EQU CYREG_PRT0_PS
UART_tx__SHIFT EQU 5

; D6_Red
D6_Red__0__DM__MASK EQU 0x07
D6_Red__0__DM__SHIFT EQU 0
D6_Red__0__DR EQU CYREG_PRT1_DR
D6_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
D6_Red__0__HSIOM_MASK EQU 0x0000000F
D6_Red__0__HSIOM_SHIFT EQU 0
D6_Red__0__INTCFG EQU CYREG_PRT1_INTCFG
D6_Red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
D6_Red__0__MASK EQU 0x01
D6_Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
D6_Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
D6_Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
D6_Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
D6_Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
D6_Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
D6_Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
D6_Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
D6_Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
D6_Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
D6_Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
D6_Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
D6_Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
D6_Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
D6_Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
D6_Red__0__PC EQU CYREG_PRT1_PC
D6_Red__0__PC2 EQU CYREG_PRT1_PC2
D6_Red__0__PORT EQU 1
D6_Red__0__PS EQU CYREG_PRT1_PS
D6_Red__0__SHIFT EQU 0
D6_Red__DR EQU CYREG_PRT1_DR
D6_Red__INTCFG EQU CYREG_PRT1_INTCFG
D6_Red__INTSTAT EQU CYREG_PRT1_INTSTAT
D6_Red__MASK EQU 0x01
D6_Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
D6_Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
D6_Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
D6_Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
D6_Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
D6_Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
D6_Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
D6_Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
D6_Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
D6_Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
D6_Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
D6_Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
D6_Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
D6_Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
D6_Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
D6_Red__PC EQU CYREG_PRT1_PC
D6_Red__PC2 EQU CYREG_PRT1_PC2
D6_Red__PORT EQU 1
D6_Red__PS EQU CYREG_PRT1_PS
D6_Red__SHIFT EQU 0

; D12
D12__0__DM__MASK EQU 0x38
D12__0__DM__SHIFT EQU 3
D12__0__DR EQU CYREG_PRT3_DR
D12__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
D12__0__HSIOM_MASK EQU 0x000000F0
D12__0__HSIOM_SHIFT EQU 4
D12__0__INTCFG EQU CYREG_PRT3_INTCFG
D12__0__INTSTAT EQU CYREG_PRT3_INTSTAT
D12__0__MASK EQU 0x02
D12__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D12__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D12__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D12__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D12__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D12__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D12__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D12__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D12__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D12__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D12__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D12__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D12__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D12__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D12__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D12__0__PC EQU CYREG_PRT3_PC
D12__0__PC2 EQU CYREG_PRT3_PC2
D12__0__PORT EQU 3
D12__0__PS EQU CYREG_PRT3_PS
D12__0__SHIFT EQU 1
D12__DR EQU CYREG_PRT3_DR
D12__INTCFG EQU CYREG_PRT3_INTCFG
D12__INTSTAT EQU CYREG_PRT3_INTSTAT
D12__MASK EQU 0x02
D12__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D12__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D12__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D12__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D12__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D12__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D12__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D12__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D12__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D12__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D12__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D12__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D12__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D12__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D12__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D12__PC EQU CYREG_PRT3_PC
D12__PC2 EQU CYREG_PRT3_PC2
D12__PORT EQU 3
D12__PS EQU CYREG_PRT3_PS
D12__SHIFT EQU 1

; A3
A3__0__DM__MASK EQU 0xE00
A3__0__DM__SHIFT EQU 9
A3__0__DR EQU CYREG_PRT2_DR
A3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
A3__0__HSIOM_MASK EQU 0x0000F000
A3__0__HSIOM_SHIFT EQU 12
A3__0__INTCFG EQU CYREG_PRT2_INTCFG
A3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
A3__0__MASK EQU 0x08
A3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
A3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
A3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
A3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
A3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
A3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
A3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
A3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
A3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
A3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
A3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
A3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
A3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
A3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
A3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
A3__0__PC EQU CYREG_PRT2_PC
A3__0__PC2 EQU CYREG_PRT2_PC2
A3__0__PORT EQU 2
A3__0__PS EQU CYREG_PRT2_PS
A3__0__SHIFT EQU 3
A3__DR EQU CYREG_PRT2_DR
A3__INTCFG EQU CYREG_PRT2_INTCFG
A3__INTSTAT EQU CYREG_PRT2_INTSTAT
A3__MASK EQU 0x08
A3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
A3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
A3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
A3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
A3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
A3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
A3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
A3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
A3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
A3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
A3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
A3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
A3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
A3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
A3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
A3__PC EQU CYREG_PRT2_PC
A3__PC2 EQU CYREG_PRT2_PC2
A3__PORT EQU 2
A3__PS EQU CYREG_PRT2_PS
A3__SHIFT EQU 3

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
