<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonOptAddrMode.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonOptAddrMode.cpp.html'>HexagonOptAddrMode.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonOptAddrMode.cpp ---------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>// This implements a Hexagon-specific pass to optimize addressing mode for</i></td></tr>
<tr><th id="9">9</th><td><i>// load/store instructions.</i></td></tr>
<tr><th id="10">10</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/HexagonBaseInfo.h.html">"MCTargetDesc/HexagonBaseInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="RDFGraph.h.html">"RDFGraph.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="RDFLiveness.h.html">"RDFLiveness.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="RDFRegisters.h.html">"RDFRegisters.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominanceFrontier.h.html">"llvm/CodeGen/MachineDominanceFrontier.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "opt-addr-mode"</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="43">43</th><td><b>using</b> <b>namespace</b> <span class="namespace">rdf</span>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="CodeGrowthLimit" title='CodeGrowthLimit' data-type='cl::opt&lt;int&gt;' data-ref="CodeGrowthLimit">CodeGrowthLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-amode-growth-limit"</q>,</td></tr>
<tr><th id="46">46</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Code growth limit for address mode "</q></td></tr>
<tr><th id="47">47</th><td>  <q>"optimization"</q>));</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm24createHexagonOptAddrModeEv" title='llvm::createHexagonOptAddrMode' data-ref="_ZN4llvm24createHexagonOptAddrModeEv">createHexagonOptAddrMode</a>();</td></tr>
<tr><th id="52">52</th><td>  <em>void</em> <a class="decl" href="#122" title='llvm::initializeHexagonOptAddrModePass' data-ref="_ZN4llvm32initializeHexagonOptAddrModePassERNS_12PassRegistryE">initializeHexagonOptAddrModePass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>namespace</b> {</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="59">59</th><td><b>public</b>:</td></tr>
<tr><th id="60">60</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonOptAddrMode::ID" title='(anonymous namespace)::HexagonOptAddrMode::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonOptAddrMode::ID">ID</dfn>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrModeC1Ev" title='(anonymous namespace)::HexagonOptAddrMode::HexagonOptAddrMode' data-type='void (anonymous namespace)::HexagonOptAddrMode::HexagonOptAddrMode()' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrModeC1Ev">HexagonOptAddrMode</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::ID" title='(anonymous namespace)::HexagonOptAddrMode::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonOptAddrMode::ID">ID</a>) {}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118HexagonOptAddrMode11getPassNameEv" title='(anonymous namespace)::HexagonOptAddrMode::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonOptAddrMode::getPassName() const' data-ref="_ZNK12_GLOBAL__N_118HexagonOptAddrMode11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="65">65</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Optimize addressing mode of load/store"</q>;</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118HexagonOptAddrMode16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonOptAddrMode::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonOptAddrMode::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_118HexagonOptAddrMode16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="325AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="325AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="69">69</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col5 ref" href="#325AU" title='AU' data-ref="325AU">AU</a></span>);</td></tr>
<tr><th id="70">70</th><td>    <a class="local col5 ref" href="#325AU" title='AU' data-ref="325AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="71">71</th><td>    <a class="local col5 ref" href="#325AU" title='AU' data-ref="325AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominanceFrontier.h.html#llvm::MachineDominanceFrontier" title='llvm::MachineDominanceFrontier' data-ref="llvm::MachineDominanceFrontier">MachineDominanceFrontier</a>&gt;();</td></tr>
<tr><th id="72">72</th><td>    <a class="local col5 ref" href="#325AU" title='AU' data-ref="325AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="73">73</th><td>  }</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonOptAddrMode::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonOptAddrMode::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="326MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="326MF">MF</dfn>) override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><b>private</b>:</td></tr>
<tr><th id="78">78</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonOptAddrMode::MISetType" title='(anonymous namespace)::HexagonOptAddrMode::MISetType' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonOptAddrMode::MISetType">MISetType</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="79">79</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HexagonOptAddrMode::InstrEvalMap" title='(anonymous namespace)::HexagonOptAddrMode::InstrEvalMap' data-type='DenseMap&lt;llvm::MachineInstr *, bool&gt;' data-ref="(anonymousnamespace)::HexagonOptAddrMode::InstrEvalMap">InstrEvalMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>bool</em>&gt;;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonOptAddrMode::MRI" title='(anonymous namespace)::HexagonOptAddrMode::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonOptAddrMode::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="82">82</th><td>  <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="83">83</th><td>  <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonOptAddrMode::HRI" title='(anonymous namespace)::HexagonOptAddrMode::HRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HRI">HRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonOptAddrMode::MDT" title='(anonymous namespace)::HexagonOptAddrMode::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::HexagonOptAddrMode::MDT">MDT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="RDFGraph.h.html#llvm::rdf::DataFlowGraph" title='llvm::rdf::DataFlowGraph' data-ref="llvm::rdf::DataFlowGraph">DataFlowGraph</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-type='llvm::rdf::DataFlowGraph *' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="RDFGraph.h.html#llvm::rdf::DataFlowGraph" title='llvm::rdf::DataFlowGraph' data-ref="llvm::rdf::DataFlowGraph">DataFlowGraph</a>::<a class="typedef" href="RDFGraph.h.html#llvm::rdf::DataFlowGraph::DefStackMap" title='llvm::rdf::DataFlowGraph::DefStackMap' data-type='std::unordered_map&lt;RegisterId, DefStack&gt;' data-ref="llvm::rdf::DataFlowGraph::DefStackMap">DefStackMap</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonOptAddrMode::DefM" title='(anonymous namespace)::HexagonOptAddrMode::DefM' data-type='DataFlowGraph::DefStackMap' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DefM">DefM</dfn>;</td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="RDFLiveness.h.html#llvm::rdf::Liveness" title='llvm::rdf::Liveness' data-ref="llvm::rdf::Liveness">Liveness</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonOptAddrMode::LV" title='(anonymous namespace)::HexagonOptAddrMode::LV' data-type='llvm::rdf::Liveness *' data-ref="(anonymousnamespace)::HexagonOptAddrMode::LV">LV</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="88">88</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HexagonOptAddrMode::MISetType" title='(anonymous namespace)::HexagonOptAddrMode::MISetType' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::HexagonOptAddrMode::MISetType">MISetType</a> <dfn class="tu decl" id="(anonymousnamespace)::HexagonOptAddrMode::Deleted" title='(anonymous namespace)::HexagonOptAddrMode::Deleted' data-type='MISetType' data-ref="(anonymousnamespace)::HexagonOptAddrMode::Deleted">Deleted</dfn>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode12processBlockEN4llvm3rdf8NodeAddrIPNS2_9BlockNodeEEE" title='(anonymous namespace)::HexagonOptAddrMode::processBlock' data-type='bool (anonymous namespace)::HexagonOptAddrMode::processBlock(NodeAddr&lt;llvm::rdf::BlockNode *&gt; BA)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode12processBlockEN4llvm3rdf8NodeAddrIPNS2_9BlockNodeEEE">processBlock</a>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::BlockNode" title='llvm::rdf::BlockNode' data-ref="llvm::rdf::BlockNode">BlockNode</a> *&gt; <dfn class="local col7 decl" id="327BA" title='BA' data-type='NodeAddr&lt;llvm::rdf::BlockNode *&gt;' data-ref="327BA">BA</dfn>);</td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode10xformUseMIEPN4llvm12MachineInstrES3_NS1_3rdf8NodeAddrIPNS4_7UseNodeEEEj" title='(anonymous namespace)::HexagonOptAddrMode::xformUseMI' data-type='bool (anonymous namespace)::HexagonOptAddrMode::xformUseMI(llvm::MachineInstr * TfrMI, llvm::MachineInstr * UseMI, NodeAddr&lt;llvm::rdf::UseNode *&gt; UseN, unsigned int UseMOnum)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode10xformUseMIEPN4llvm12MachineInstrES3_NS1_3rdf8NodeAddrIPNS4_7UseNodeEEEj">xformUseMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="328TfrMI" title='TfrMI' data-type='llvm::MachineInstr *' data-ref="328TfrMI">TfrMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="329UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="329UseMI">UseMI</dfn>,</td></tr>
<tr><th id="92">92</th><td>                  <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col0 decl" id="330UseN" title='UseN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="330UseN">UseN</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="331UseMOnum" title='UseMOnum' data-type='unsigned int' data-ref="331UseMOnum">UseMOnum</dfn>);</td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::processAddUses' data-type='bool (anonymous namespace)::HexagonOptAddrMode::processAddUses(NodeAddr&lt;llvm::rdf::StmtNode *&gt; AddSN, llvm::MachineInstr * AddMI, const NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">processAddUses</a>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col2 decl" id="332AddSN" title='AddSN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="332AddSN">AddSN</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="333AddMI" title='AddMI' data-type='llvm::MachineInstr *' data-ref="333AddMI">AddMI</dfn>,</td></tr>
<tr><th id="94">94</th><td>                      <em>const</em> <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col4 decl" id="334UNodeList" title='UNodeList' data-type='const NodeList &amp;' data-ref="334UNodeList">UNodeList</dfn>);</td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode13updateAddUsesEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::HexagonOptAddrMode::updateAddUses' data-type='bool (anonymous namespace)::HexagonOptAddrMode::updateAddUses(llvm::MachineInstr * AddMI, llvm::MachineInstr * UseMI)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode13updateAddUsesEPN4llvm12MachineInstrES3_">updateAddUses</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="335AddMI" title='AddMI' data-type='llvm::MachineInstr *' data-ref="335AddMI">AddMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="336UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="336UseMI">UseMI</dfn>);</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode11analyzeUsesEjRKN4llvm11SmallVectorINS1_3rdf8NodeAddrIPNS3_8NodeBaseEEELj4EEERNS1_8DenseMapIPNS1_12MachineInstrE1280098" title='(anonymous namespace)::HexagonOptAddrMode::analyzeUses' data-type='bool (anonymous namespace)::HexagonOptAddrMode::analyzeUses(unsigned int DefR, const NodeList &amp; UNodeList, InstrEvalMap &amp; InstrEvalResult, short &amp; SizeInc)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode11analyzeUsesEjRKN4llvm11SmallVectorINS1_3rdf8NodeAddrIPNS3_8NodeBaseEEELj4EEERNS1_8DenseMapIPNS1_12MachineInstrE1280098">analyzeUses</a>(<em>unsigned</em> <dfn class="local col7 decl" id="337DefR" title='DefR' data-type='unsigned int' data-ref="337DefR">DefR</dfn>, <em>const</em> <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col8 decl" id="338UNodeList" title='UNodeList' data-type='const NodeList &amp;' data-ref="338UNodeList">UNodeList</dfn>,</td></tr>
<tr><th id="97">97</th><td>                   <a class="tu typedef" href="#(anonymousnamespace)::HexagonOptAddrMode::InstrEvalMap" title='(anonymous namespace)::HexagonOptAddrMode::InstrEvalMap' data-type='DenseMap&lt;llvm::MachineInstr *, bool&gt;' data-ref="(anonymousnamespace)::HexagonOptAddrMode::InstrEvalMap">InstrEvalMap</a> &amp;<dfn class="local col9 decl" id="339InstrEvalResult" title='InstrEvalResult' data-type='InstrEvalMap &amp;' data-ref="339InstrEvalResult">InstrEvalResult</dfn>, <em>short</em> &amp;<dfn class="local col0 decl" id="340SizeInc" title='SizeInc' data-type='short &amp;' data-ref="340SizeInc">SizeInc</dfn>);</td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonOptAddrMode::hasRepForm' data-type='bool (anonymous namespace)::HexagonOptAddrMode::hasRepForm(llvm::MachineInstr &amp; MI, unsigned int TfrDefR)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj">hasRepForm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="341MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="341MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="342TfrDefR" title='TfrDefR' data-type='unsigned int' data-ref="342TfrDefR">TfrDefR</dfn>);</td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::canRemoveAddasl' data-type='bool (anonymous namespace)::HexagonOptAddrMode::canRemoveAddasl(NodeAddr&lt;llvm::rdf::StmtNode *&gt; AddAslSN, llvm::MachineInstr &amp; MI, const NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">canRemoveAddasl</a>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col3 decl" id="343AddAslSN" title='AddAslSN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="343AddAslSN">AddAslSN</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="344MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="344MI">MI</dfn>,</td></tr>
<tr><th id="100">100</th><td>                       <em>const</em> <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col5 decl" id="345UNodeList" title='UNodeList' data-type='const NodeList &amp;' data-ref="345UNodeList">UNodeList</dfn>);</td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode13isSafeToExtLREN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrEjRKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::isSafeToExtLR' data-type='bool (anonymous namespace)::HexagonOptAddrMode::isSafeToExtLR(NodeAddr&lt;llvm::rdf::StmtNode *&gt; SN, llvm::MachineInstr * MI, unsigned int LRExtReg, const NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode13isSafeToExtLREN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrEjRKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">isSafeToExtLR</a>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col6 decl" id="346SN" title='SN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="346SN">SN</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="347MI" title='MI' data-type='llvm::MachineInstr *' data-ref="347MI">MI</dfn>,</td></tr>
<tr><th id="102">102</th><td>                     <em>unsigned</em> <dfn class="local col8 decl" id="348LRExtReg" title='LRExtReg' data-type='unsigned int' data-ref="348LRExtReg">LRExtReg</dfn>, <em>const</em> <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col9 decl" id="349UNodeList" title='UNodeList' data-type='const NodeList &amp;' data-ref="349UNodeList">UNodeList</dfn>);</td></tr>
<tr><th id="103">103</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::getAllRealUses' data-type='void (anonymous namespace)::HexagonOptAddrMode::getAllRealUses(NodeAddr&lt;llvm::rdf::StmtNode *&gt; SN, NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">getAllRealUses</a>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col0 decl" id="350SN" title='SN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="350SN">SN</dfn>, <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col1 decl" id="351UNodeList" title='UNodeList' data-type='NodeList &amp;' data-ref="351UNodeList">UNodeList</dfn>);</td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode18allValidCandidatesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::allValidCandidates' data-type='bool (anonymous namespace)::HexagonOptAddrMode::allValidCandidates(NodeAddr&lt;llvm::rdf::StmtNode *&gt; SA, NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode18allValidCandidatesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">allValidCandidates</a>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col2 decl" id="352SA" title='SA' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="352SA">SA</dfn>, <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col3 decl" id="353UNodeList" title='UNodeList' data-type='NodeList &amp;' data-ref="353UNodeList">UNodeList</dfn>);</td></tr>
<tr><th id="105">105</th><td>  <em>short</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118HexagonOptAddrMode21getBaseWithLongOffsetERKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonOptAddrMode::getBaseWithLongOffset' data-type='short (anonymous namespace)::HexagonOptAddrMode::getBaseWithLongOffset(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_118HexagonOptAddrMode21getBaseWithLongOffsetERKN4llvm12MachineInstrE">getBaseWithLongOffset</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="354MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="354MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode11changeStoreEPN4llvm12MachineInstrENS1_14MachineOperandEj" title='(anonymous namespace)::HexagonOptAddrMode::changeStore' data-type='bool (anonymous namespace)::HexagonOptAddrMode::changeStore(llvm::MachineInstr * OldMI, llvm::MachineOperand ImmOp, unsigned int ImmOpNum)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode11changeStoreEPN4llvm12MachineInstrENS1_14MachineOperandEj">changeStore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="355OldMI" title='OldMI' data-type='llvm::MachineInstr *' data-ref="355OldMI">OldMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="356ImmOp" title='ImmOp' data-type='llvm::MachineOperand' data-ref="356ImmOp">ImmOp</dfn>,</td></tr>
<tr><th id="107">107</th><td>                   <em>unsigned</em> <dfn class="local col7 decl" id="357ImmOpNum" title='ImmOpNum' data-type='unsigned int' data-ref="357ImmOpNum">ImmOpNum</dfn>);</td></tr>
<tr><th id="108">108</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode10changeLoadEPN4llvm12MachineInstrENS1_14MachineOperandEj" title='(anonymous namespace)::HexagonOptAddrMode::changeLoad' data-type='bool (anonymous namespace)::HexagonOptAddrMode::changeLoad(llvm::MachineInstr * OldMI, llvm::MachineOperand ImmOp, unsigned int ImmOpNum)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode10changeLoadEPN4llvm12MachineInstrENS1_14MachineOperandEj">changeLoad</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="358OldMI" title='OldMI' data-type='llvm::MachineInstr *' data-ref="358OldMI">OldMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="359ImmOp" title='ImmOp' data-type='llvm::MachineOperand' data-ref="359ImmOp">ImmOp</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="360ImmOpNum" title='ImmOpNum' data-type='unsigned int' data-ref="360ImmOpNum">ImmOpNum</dfn>);</td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode12changeAddAslEN4llvm3rdf8NodeAddrIPNS2_7UseNodeEEEPNS1_12MachineInstrERKNS1_14MachineOperandEj" title='(anonymous namespace)::HexagonOptAddrMode::changeAddAsl' data-type='bool (anonymous namespace)::HexagonOptAddrMode::changeAddAsl(NodeAddr&lt;llvm::rdf::UseNode *&gt; AddAslUN, llvm::MachineInstr * AddAslMI, const llvm::MachineOperand &amp; ImmOp, unsigned int ImmOpNum)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode12changeAddAslEN4llvm3rdf8NodeAddrIPNS2_7UseNodeEEEPNS1_12MachineInstrERKNS1_14MachineOperandEj">changeAddAsl</a>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col1 decl" id="361AddAslUN" title='AddAslUN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="361AddAslUN">AddAslUN</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="362AddAslMI" title='AddAslMI' data-type='llvm::MachineInstr *' data-ref="362AddAslMI">AddAslMI</dfn>,</td></tr>
<tr><th id="110">110</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="363ImmOp" title='ImmOp' data-type='const llvm::MachineOperand &amp;' data-ref="363ImmOp">ImmOp</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="364ImmOpNum" title='ImmOpNum' data-type='unsigned int' data-ref="364ImmOpNum">ImmOpNum</dfn>);</td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode13isValidOffsetEPN4llvm12MachineInstrEi" title='(anonymous namespace)::HexagonOptAddrMode::isValidOffset' data-type='bool (anonymous namespace)::HexagonOptAddrMode::isValidOffset(llvm::MachineInstr * MI, int Offset)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode13isValidOffsetEPN4llvm12MachineInstrEi">isValidOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="365MI" title='MI' data-type='llvm::MachineInstr *' data-ref="365MI">MI</dfn>, <em>int</em> <dfn class="local col6 decl" id="366Offset" title='Offset' data-type='int' data-ref="366Offset">Offset</dfn>);</td></tr>
<tr><th id="112">112</th><td>};</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonOptAddrMode::ID" title='(anonymous namespace)::HexagonOptAddrMode::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonOptAddrMode::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeHexagonOptAddrModePassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(HexagonOptAddrMode, <q>"amode-opt"</q>,</td></tr>
<tr><th id="119">119</th><td>                      <q>"Optimize addressing mode"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="120">120</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="121">121</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominanceFrontierPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominanceFrontier)</td></tr>
<tr><th id="122">122</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Optimize addressing mode&quot;, &quot;amode-opt&quot;, &amp;HexagonOptAddrMode::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonOptAddrMode&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonOptAddrModePassFlag; void llvm::initializeHexagonOptAddrModePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonOptAddrModePassFlag, initializeHexagonOptAddrModePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amode-opt"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Optimize addressing mode"</q>,</td></tr>
<tr><th id="123">123</th><td>                    <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonOptAddrMode::hasRepForm' data-type='bool (anonymous namespace)::HexagonOptAddrMode::hasRepForm(llvm::MachineInstr &amp; MI, unsigned int TfrDefR)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj">hasRepForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="367MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="367MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="368TfrDefR" title='TfrDefR' data-type='unsigned int' data-ref="368TfrDefR">TfrDefR</dfn>) {</td></tr>
<tr><th id="126">126</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="369MID" title='MID' data-type='const llvm::MCInstrDesc &amp;' data-ref="369MID">MID</dfn> = <a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <b>if</b> ((!<a class="local col9 ref" href="#369MID" title='MID' data-ref="369MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>() &amp;&amp; !<a class="local col9 ref" href="#369MID" title='MID' data-ref="369MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>()) || <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>))</td></tr>
<tr><th id="129">129</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <b>if</b> (<a class="local col9 ref" href="#369MID" title='MID' data-ref="369MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>()) {</td></tr>
<tr><th id="132">132</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="370StOp" title='StOp' data-type='llvm::MachineOperand' data-ref="370StOp">StOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="133">133</th><td>    <b>if</b> (<a class="local col0 ref" href="#370StOp" title='StOp' data-ref="370StOp">StOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#370StOp" title='StOp' data-ref="370StOp">StOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col8 ref" href="#368TfrDefR" title='TfrDefR' data-ref="368TfrDefR">TfrDefR</a>)</td></tr>
<tr><th id="134">134</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseRegOffset" title='llvm::HexagonII::AddrMode::BaseRegOffset' data-ref="llvm::HexagonII::AddrMode::BaseRegOffset">BaseRegOffset</a>)</td></tr>
<tr><th id="138">138</th><td>    <i>// Tranform to Absolute plus register offset.</i></td></tr>
<tr><th id="139">139</th><td>    <b>return</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_rr_ur' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE">changeAddrMode_rr_ur</a>(<a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>) &gt;= <var>0</var>);</td></tr>
<tr><th id="140">140</th><td>  <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>)</td></tr>
<tr><th id="141">141</th><td>    <i>// Tranform to absolute addressing mode.</i></td></tr>
<tr><th id="142">142</th><td>    <b>return</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_io_abs' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absERKNS_12MachineInstrE">changeAddrMode_io_abs</a>(<a class="local col7 ref" href="#367MI" title='MI' data-ref="367MI">MI</a>) &gt;= <var>0</var>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="145">145</th><td>}</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">// Check if addasl instruction can be removed. This is possible only</i></td></tr>
<tr><th id="148">148</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">// if it's feeding to only load/store instructions with base + register</i></td></tr>
<tr><th id="149">149</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">// offset as these instruction can be tranformed to use 'absolute plus</i></td></tr>
<tr><th id="150">150</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">// shifted register offset'.</i></td></tr>
<tr><th id="151">151</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">// ex:</i></td></tr>
<tr><th id="152">152</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">// Rs = ##foo</i></td></tr>
<tr><th id="153">153</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">// Rx = addasl(Rs, Rt, #2)</i></td></tr>
<tr><th id="154">154</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">// Rd = memw(Rx + #28)</i></td></tr>
<tr><th id="155">155</th><td><i  data-doc="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">// Above three instructions can be replaced with Rd = memw(Rt&lt;&lt;#2 + ##foo+28)</i></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::canRemoveAddasl' data-type='bool (anonymous namespace)::HexagonOptAddrMode::canRemoveAddasl(NodeAddr&lt;llvm::rdf::StmtNode *&gt; AddAslSN, llvm::MachineInstr &amp; MI, const NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">canRemoveAddasl</dfn>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col1 decl" id="371AddAslSN" title='AddAslSN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="371AddAslSN">AddAslSN</dfn>,</td></tr>
<tr><th id="158">158</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="372MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="372MI">MI</dfn>,</td></tr>
<tr><th id="159">159</th><td>                                         <em>const</em> <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col3 decl" id="373UNodeList" title='UNodeList' data-type='const NodeList &amp;' data-ref="373UNodeList">UNodeList</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <i>// check offset size in addasl. if 'offset &gt; 3' return false</i></td></tr>
<tr><th id="161">161</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="374OffsetOp" title='OffsetOp' data-type='const llvm::MachineOperand &amp;' data-ref="374OffsetOp">OffsetOp</dfn> = <a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (!<a class="local col4 ref" href="#374OffsetOp" title='OffsetOp' data-ref="374OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col4 ref" href="#374OffsetOp" title='OffsetOp' data-ref="374OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt; <var>3</var>)</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="375OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="375OffsetReg">OffsetReg</dfn> = <a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <a class="ref fake" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1Ev" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1Ev"></a><dfn class="local col6 decl" id="376OffsetRR" title='OffsetRR' data-type='llvm::rdf::RegisterRef' data-ref="376OffsetRR">OffsetRR</dfn>;</td></tr>
<tr><th id="167">167</th><td>  <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeId" title='llvm::rdf::NodeId' data-type='uint32_t' data-ref="llvm::rdf::NodeId">NodeId</a> <dfn class="local col7 decl" id="377OffsetRegRD" title='OffsetRegRD' data-type='NodeId' data-ref="377OffsetRegRD">OffsetRegRD</dfn> = <var>0</var>;</td></tr>
<tr><th id="168">168</th><td>  <b>for</b> (<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col8 decl" id="378UA" title='UA' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="378UA">UA</dfn> : <a class="local col1 ref" href="#371AddAslSN" title='AddAslSN' data-ref="371AddAslSN">AddAslSN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8CodeNode10members_ifET_RKNS0_13DataFlowGraphE" title='llvm::rdf::CodeNode::members_if' data-ref="_ZNK4llvm3rdf8CodeNode10members_ifET_RKNS0_13DataFlowGraphE">members_if</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf13DataFlowGraph5IsUseENS0_8NodeAddrIPNS0_8NodeBaseEEE" title='llvm::rdf::DataFlowGraph::IsUse' data-ref="_ZN4llvm3rdf13DataFlowGraph5IsUseENS0_8NodeAddrIPNS0_8NodeBaseEEE">IsUse</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>)) {</td></tr>
<tr><th id="169">169</th><td>    <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="379RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="379RR">RR</dfn> = <a class="local col8 ref" href="#378UA" title='UA' data-ref="378UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf7RefNode9getRegRefERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getRegRef' data-ref="_ZNK4llvm3rdf7RefNode9getRegRefERKNS0_13DataFlowGraphE">getRegRef</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="170">170</th><td>    <b>if</b> (<a class="local col5 ref" href="#375OffsetReg" title='OffsetReg' data-ref="375OffsetReg">OffsetReg</a> == <a class="local col9 ref" href="#379RR" title='RR' data-ref="379RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>) {</td></tr>
<tr><th id="171">171</th><td>      <a class="local col6 ref" href="#376OffsetRR" title='OffsetRR' data-ref="376OffsetRR">OffsetRR</a> <a class="ref" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::operator=' data-ref="_ZN4llvm3rdf11RegisterRefaSERKS1_">=</a> <a class="local col9 ref" href="#379RR" title='RR' data-ref="379RR">RR</a>;</td></tr>
<tr><th id="172">172</th><td>      <a class="local col7 ref" href="#377OffsetRegRD" title='OffsetRegRD' data-ref="377OffsetRegRD">OffsetRegRD</a> = <a class="local col8 ref" href="#378UA" title='UA' data-ref="378UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf7RefNode14getReachingDefEv" title='llvm::rdf::RefNode::getReachingDef' data-ref="_ZNK4llvm3rdf7RefNode14getReachingDefEv">getReachingDef</a>();</td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td>  }</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="380I" title='I' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="380I">I</dfn> = <a class="local col3 ref" href="#373UNodeList" title='UNodeList' data-ref="373UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(), <dfn class="local col1 decl" id="381E" title='E' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="381E">E</dfn> = <a class="local col3 ref" href="#373UNodeList" title='UNodeList' data-ref="373UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4rendEv">rend</a>(); <a class="local col0 ref" href="#380I" title='I' data-ref="380I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col1 ref" href="#381E" title='E' data-ref="381E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col0 ref" href="#380I" title='I' data-ref="380I">I</a>) {</td></tr>
<tr><th id="177">177</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col2 decl" id="382UA" title='UA' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="382UA">UA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col0 ref" href="#380I" title='I' data-ref="380I">I</a>;</td></tr>
<tr><th id="178">178</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::InstrNode" title='llvm::rdf::InstrNode' data-ref="llvm::rdf::InstrNode">InstrNode</a> *&gt; <dfn class="local col3 decl" id="383IA" title='IA' data-type='NodeAddr&lt;llvm::rdf::InstrNode *&gt;' data-ref="383IA">IA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col2 ref" href="#382UA" title='UA' data-ref="382UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="179">179</th><td>    <b>if</b> (<a class="local col2 ref" href="#382UA" title='UA' data-ref="382UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8NodeBase8getFlagsEv" title='llvm::rdf::NodeBase::getFlags' data-ref="_ZNK4llvm3rdf8NodeBase8getFlagsEv">getFlags</a>() &amp; <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAttrs" title='llvm::rdf::NodeAttrs' data-ref="llvm::rdf::NodeAttrs">NodeAttrs</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::NodeAttrs::PhiRef" title='llvm::rdf::NodeAttrs::PhiRef' data-ref="llvm::rdf::NodeAttrs::PhiRef">PhiRef</a>)</td></tr>
<tr><th id="180">180</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="181">181</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::RefNode" title='llvm::rdf::RefNode' data-ref="llvm::rdf::RefNode">RefNode</a>*&gt; <dfn class="local col4 decl" id="384AA" title='AA' data-type='NodeAddr&lt;llvm::rdf::RefNode *&gt;' data-ref="384AA">AA</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::LV" title='(anonymous namespace)::HexagonOptAddrMode::LV' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::LV">LV</a>-&gt;<a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdf8Liveness20getNearestAliasedRefENS0_11RegisterRefENS0_8NodeAddrIPNS0_9InstrNodeEEE" title='llvm::rdf::Liveness::getNearestAliasedRef' data-ref="_ZN4llvm3rdf8Liveness20getNearestAliasedRefENS0_11RegisterRefENS0_8NodeAddrIPNS0_9InstrNodeEEE">getNearestAliasedRef</a>(<a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col6 ref" href="#376OffsetRR" title='OffsetRR' data-ref="376OffsetRR">OffsetRR</a>, <a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::InstrNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_9InstrNodeEEC1ERKS4_"></a><a class="local col3 ref" href="#383IA" title='IA' data-ref="383IA">IA</a>);</td></tr>
<tr><th id="182">182</th><td>    <b>if</b> ((<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf13DataFlowGraph5IsDefENS0_8NodeAddrIPNS0_8NodeBaseEEE" title='llvm::rdf::DataFlowGraph::IsDef' data-ref="_ZN4llvm3rdf13DataFlowGraph5IsDefENS0_8NodeAddrIPNS0_8NodeBaseEEE">IsDef</a>(<a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col4 ref" href="#384AA" title='AA' data-ref="384AA">AA</a>) &amp;&amp; <a class="local col4 ref" href="#384AA" title='AA' data-ref="384AA">AA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Id" title='llvm::rdf::NodeAddr&lt;llvm::rdf::RefNode *&gt;::Id' data-ref="llvm::rdf::NodeAddr::Id">Id</a> != <a class="local col7 ref" href="#377OffsetRegRD" title='OffsetRegRD' data-ref="377OffsetRegRD">OffsetRegRD</a>) ||</td></tr>
<tr><th id="183">183</th><td>         <a class="local col4 ref" href="#384AA" title='AA' data-ref="384AA">AA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::RefNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf7RefNode14getReachingDefEv" title='llvm::rdf::RefNode::getReachingDef' data-ref="_ZNK4llvm3rdf7RefNode14getReachingDefEv">getReachingDef</a>() != <a class="local col7 ref" href="#377OffsetRegRD" title='OffsetRegRD' data-ref="377OffsetRegRD">OffsetRegRD</a>)</td></tr>
<tr><th id="184">184</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="385UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="385UseMI">UseMI</dfn> = *<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE">(</a><a class="local col3 ref" href="#383IA" title='IA' data-ref="383IA">IA</a>).<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8StmtNode7getCodeEv" title='llvm::rdf::StmtNode::getCode' data-ref="_ZNK4llvm3rdf8StmtNode7getCodeEv">getCode</a>();</td></tr>
<tr><th id="187">187</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::DefNode" title='llvm::rdf::DefNode' data-ref="llvm::rdf::DefNode">DefNode</a> *&gt; <dfn class="local col6 decl" id="386OffsetRegDN" title='OffsetRegDN' data-type='NodeAddr&lt;llvm::rdf::DefNode *&gt;' data-ref="386OffsetRegDN">OffsetRegDN</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf13DataFlowGraph4addrEj" title='llvm::rdf::DataFlowGraph::addr' data-ref="_ZNK4llvm3rdf13DataFlowGraph4addrEj">addr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::DefNode" title='llvm::rdf::DefNode' data-ref="llvm::rdf::DefNode">DefNode</a> *&gt;(<a class="local col7 ref" href="#377OffsetRegRD" title='OffsetRegRD' data-ref="377OffsetRegRD">OffsetRegRD</a>);</td></tr>
<tr><th id="188">188</th><td>    <i>// Reaching Def to an offset register can't be a phi.</i></td></tr>
<tr><th id="189">189</th><td>    <b>if</b> ((<a class="local col6 ref" href="#386OffsetRegDN" title='OffsetRegDN' data-ref="386OffsetRegDN">OffsetRegDN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::DefNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8NodeBase8getFlagsEv" title='llvm::rdf::NodeBase::getFlags' data-ref="_ZNK4llvm3rdf8NodeBase8getFlagsEv">getFlags</a>() &amp; <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAttrs" title='llvm::rdf::NodeAttrs' data-ref="llvm::rdf::NodeAttrs">NodeAttrs</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::NodeAttrs::PhiRef" title='llvm::rdf::NodeAttrs::PhiRef' data-ref="llvm::rdf::NodeAttrs::PhiRef">PhiRef</a>) &amp;&amp;</td></tr>
<tr><th id="190">190</th><td>        <a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#385UseMI" title='UseMI' data-ref="385UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="387UseMID" title='UseMID' data-type='const llvm::MCInstrDesc &amp;' data-ref="387UseMID">UseMID</dfn> = <a class="local col5 ref" href="#385UseMI" title='UseMI' data-ref="385UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="194">194</th><td>    <b>if</b> ((!<a class="local col7 ref" href="#387UseMID" title='UseMID' data-ref="387UseMID">UseMID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() &amp;&amp; !<a class="local col7 ref" href="#387UseMID" title='UseMID' data-ref="387UseMID">UseMID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>()) ||</td></tr>
<tr><th id="195">195</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col5 ref" href="#385UseMI" title='UseMI' data-ref="385UseMI">UseMI</a>) != <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a> ||</td></tr>
<tr><th id="196">196</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_118HexagonOptAddrMode21getBaseWithLongOffsetERKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonOptAddrMode::getBaseWithLongOffset' data-use='c' data-ref="_ZNK12_GLOBAL__N_118HexagonOptAddrMode21getBaseWithLongOffsetERKN4llvm12MachineInstrE">getBaseWithLongOffset</a>(<a class="local col5 ref" href="#385UseMI" title='UseMI' data-ref="385UseMI">UseMI</a>) &lt; <var>0</var>)</td></tr>
<tr><th id="197">197</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>    <i>// Addasl output can't be a store value.</i></td></tr>
<tr><th id="200">200</th><td>    <b>if</b> (<a class="local col7 ref" href="#387UseMID" title='UseMID' data-ref="387UseMID">UseMID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>() &amp;&amp; <a class="local col5 ref" href="#385UseMI" title='UseMI' data-ref="385UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="201">201</th><td>        <a class="local col5 ref" href="#385UseMI" title='UseMI' data-ref="385UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="202">202</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="388Mo" title='Mo' data-type='llvm::MachineOperand &amp;' data-ref="388Mo">Mo</dfn> : <a class="local col5 ref" href="#385UseMI" title='UseMI' data-ref="385UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="205">205</th><td>      <b>if</b> (<a class="local col8 ref" href="#388Mo" title='Mo' data-ref="388Mo">Mo</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="206">206</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="207">207</th><td>  }</td></tr>
<tr><th id="208">208</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="209">209</th><td>}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode18allValidCandidatesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::allValidCandidates' data-type='bool (anonymous namespace)::HexagonOptAddrMode::allValidCandidates(NodeAddr&lt;llvm::rdf::StmtNode *&gt; SA, NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode18allValidCandidatesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">allValidCandidates</dfn>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col9 decl" id="389SA" title='SA' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="389SA">SA</dfn>,</td></tr>
<tr><th id="212">212</th><td>                                            <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col0 decl" id="390UNodeList" title='UNodeList' data-type='NodeList &amp;' data-ref="390UNodeList">UNodeList</dfn>) {</td></tr>
<tr><th id="213">213</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="391I" title='I' data-type='std::reverse_iterator&lt;llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="391I">I</dfn> = <a class="local col0 ref" href="#390UNodeList" title='UNodeList' data-ref="390UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZN4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(), <dfn class="local col2 decl" id="392E" title='E' data-type='std::reverse_iterator&lt;llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="392E">E</dfn> = <a class="local col0 ref" href="#390UNodeList" title='UNodeList' data-ref="390UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZN4llvm25SmallVectorTemplateCommon4rendEv">rend</a>(); <a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col2 ref" href="#392E" title='E' data-ref="392E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>) {</td></tr>
<tr><th id="214">214</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col3 decl" id="393UN" title='UN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="393UN">UN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col1 ref" href="#391I" title='I' data-ref="391I">I</a>;</td></tr>
<tr><th id="215">215</th><td>    <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="394UR" title='UR' data-type='llvm::rdf::RegisterRef' data-ref="394UR">UR</dfn> = <a class="local col3 ref" href="#393UN" title='UN' data-ref="393UN">UN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf7RefNode9getRegRefERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getRegRef' data-ref="_ZNK4llvm3rdf7RefNode9getRegRefERKNS0_13DataFlowGraphE">getRegRef</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="216">216</th><td>    <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeSet" title='llvm::rdf::NodeSet' data-type='std::set&lt;NodeId&gt;' data-ref="llvm::rdf::NodeSet">NodeSet</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col5 decl" id="395Visited" title='Visited' data-type='NodeSet' data-ref="395Visited">Visited</dfn>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col6 decl" id="396Defs" title='Defs' data-type='NodeSet' data-ref="396Defs">Defs</dfn>;</td></tr>
<tr><th id="217">217</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="397P" title='P' data-type='const std::pair&lt;std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, bool&gt; &amp;' data-ref="397P">P</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::LV" title='(anonymous namespace)::HexagonOptAddrMode::LV' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::LV">LV</a>-&gt;<a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdf8Liveness21getAllReachingDefsRecENS0_11RegisterRefENS0_8NodeAddrIPNS0_7RefNodeEEERSt3setIjSt4lessIjESaIjEERKSB_" title='llvm::rdf::Liveness::getAllReachingDefsRec' data-ref="_ZN4llvm3rdf8Liveness21getAllReachingDefsRecENS0_11RegisterRefENS0_8NodeAddrIPNS0_7RefNodeEEERSt3setIjSt4lessIjESaIjEERKSB_">getAllReachingDefsRec</a>(<a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col4 ref" href="#394UR" title='UR' data-ref="394UR">UR</a>, <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col3 ref" href="#393UN" title='UN' data-ref="393UN">UN</a>, <span class='refarg'><a class="local col5 ref" href="#395Visited" title='Visited' data-ref="395Visited">Visited</a></span>, <a class="local col6 ref" href="#396Defs" title='Defs' data-ref="396Defs">Defs</a>);</td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (!<a class="local col7 ref" href="#397P" title='P' data-ref="397P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, bool&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="219">219</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { { dbgs() &lt;&lt; &quot;*** Unable to collect all reaching defs for use ***\n&quot; &lt;&lt; PrintNode&lt;UseNode*&gt;(UN, *DFG) &lt;&lt; &apos;\n&apos; &lt;&lt; &quot;The program&apos;s complexity may exceed the limits.\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="220">220</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Unable to collect all reaching defs for use ***\n"</q></td></tr>
<tr><th id="221">221</th><td>               <a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_7UseNodeEEEEE" title='llvm::rdf::operator&lt;&lt;' data-ref="_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_7UseNodeEEEEE">&lt;&lt;</a> <a class="type" href="RDFGraph.h.html#llvm::rdf::PrintNode" title='llvm::rdf::PrintNode' data-ref="llvm::rdf::PrintNode">PrintNode</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a>*&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf9PrintNodeC1ERKNS0_8NodeAddrIT_EERKNS0_13DataFlowGraphE" title='llvm::rdf::PrintNode::PrintNode&lt;T&gt;' data-ref="_ZN4llvm3rdf9PrintNodeC1ERKNS0_8NodeAddrIT_EERKNS0_13DataFlowGraphE">(</a><a class="local col3 ref" href="#393UN" title='UN' data-ref="393UN">UN</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd></td></tr>
<tr><th id="222">222</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"The program's complexity may exceed the limits.\n"</q>;</td></tr>
<tr><th id="223">223</th><td>      });</td></tr>
<tr><th id="224">224</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="225">225</th><td>    }</td></tr>
<tr><th id="226">226</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="398ReachingDefs" title='ReachingDefs' data-type='const std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt; &amp;' data-ref="398ReachingDefs">ReachingDefs</dfn> = <a class="local col7 ref" href="#397P" title='P' data-ref="397P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;, bool&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="227">227</th><td>    <b>if</b> (<a class="local col8 ref" href="#398ReachingDefs" title='ReachingDefs' data-ref="398ReachingDefs">ReachingDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNKSt3set4sizeEv" title='std::set::size' data-ref="_ZNKSt3set4sizeEv">size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="228">228</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { { dbgs() &lt;&lt; &quot;*** Multiple Reaching Defs found!!! ***\n&quot;; for (auto DI : ReachingDefs) { NodeAddr&lt;UseNode *&gt; DA = DFG-&gt;addr&lt;UseNode *&gt;(DI); NodeAddr&lt;StmtNode *&gt; TempIA = DA.Addr-&gt;getOwner(*DFG); dbgs() &lt;&lt; &quot;\t\t[Reaching Def]: &quot; &lt;&lt; Print&lt;NodeAddr&lt;InstrNode *&gt;&gt;(TempIA, *DFG) &lt;&lt; &quot;\n&quot;; } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="229">229</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Multiple Reaching Defs found!!! ***\n"</q>;</td></tr>
<tr><th id="230">230</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="399DI" title='DI' data-type='unsigned int' data-ref="399DI">DI</dfn> : <a class="local col8 ref" href="#398ReachingDefs" title='ReachingDefs' data-ref="398ReachingDefs">ReachingDefs</a>) {</td></tr>
<tr><th id="231">231</th><td>          <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col0 decl" id="400DA" title='DA' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="400DA">DA</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf13DataFlowGraph4addrEj" title='llvm::rdf::DataFlowGraph::addr' data-ref="_ZNK4llvm3rdf13DataFlowGraph4addrEj">addr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt;(<a class="local col9 ref" href="#228" title='DI' data-ref="399DI">DI</a>);</td></tr>
<tr><th id="232">232</th><td>          <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col1 decl" id="401TempIA" title='TempIA' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="401TempIA">TempIA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col0 ref" href="#228" title='DA' data-ref="400DA">DA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="233">233</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\t[Reaching Def]: "</q></td></tr>
<tr><th id="234">234</th><td>                 <a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_9InstrNodeEEEEE" title='llvm::rdf::operator&lt;&lt;' data-ref="_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_9InstrNodeEEEEE">&lt;&lt;</a> <a class="type" href="RDFGraph.h.html#llvm::rdf::Print" title='llvm::rdf::Print' data-ref="llvm::rdf::Print">Print</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::InstrNode" title='llvm::rdf::InstrNode' data-ref="llvm::rdf::InstrNode">InstrNode</a> *&gt;&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE" title='llvm::rdf::Print::Print&lt;T&gt;' data-ref="_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE">(</a><a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col1 ref" href="#228" title='TempIA' data-ref="401TempIA">TempIA</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="235">235</th><td>        }</td></tr>
<tr><th id="236">236</th><td>      });</td></tr>
<tr><th id="237">237</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="238">238</th><td>    }</td></tr>
<tr><th id="239">239</th><td>  }</td></tr>
<tr><th id="240">240</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::getAllRealUses' data-type='void (anonymous namespace)::HexagonOptAddrMode::getAllRealUses(NodeAddr&lt;llvm::rdf::StmtNode *&gt; SA, NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">getAllRealUses</dfn>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col2 decl" id="402SA" title='SA' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="402SA">SA</dfn>,</td></tr>
<tr><th id="244">244</th><td>                                        <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col3 decl" id="403UNodeList" title='UNodeList' data-type='NodeList &amp;' data-ref="403UNodeList">UNodeList</dfn>) {</td></tr>
<tr><th id="245">245</th><td>  <b>for</b> (<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::DefNode" title='llvm::rdf::DefNode' data-ref="llvm::rdf::DefNode">DefNode</a> *&gt; <dfn class="local col4 decl" id="404DA" title='DA' data-type='NodeAddr&lt;llvm::rdf::DefNode *&gt;' data-ref="404DA">DA</dfn> : <a class="local col2 ref" href="#402SA" title='SA' data-ref="402SA">SA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8CodeNode10members_ifET_RKNS0_13DataFlowGraphE" title='llvm::rdf::CodeNode::members_if' data-ref="_ZNK4llvm3rdf8CodeNode10members_ifET_RKNS0_13DataFlowGraphE">members_if</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf13DataFlowGraph5IsDefENS0_8NodeAddrIPNS0_8NodeBaseEEE" title='llvm::rdf::DataFlowGraph::IsDef' data-ref="_ZN4llvm3rdf13DataFlowGraph5IsDefENS0_8NodeAddrIPNS0_8NodeBaseEEE">IsDef</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>)) {</td></tr>
<tr><th id="246">246</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;\t\t[DefNode]: &quot; &lt;&lt; Print&lt;NodeAddr&lt;DefNode *&gt;&gt;(DA, *DFG) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\t[DefNode]: "</q></td></tr>
<tr><th id="247">247</th><td>                      <a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_7DefNodeEEEEE" title='llvm::rdf::operator&lt;&lt;' data-ref="_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_7DefNodeEEEEE">&lt;&lt;</a> <a class="type" href="RDFGraph.h.html#llvm::rdf::Print" title='llvm::rdf::Print' data-ref="llvm::rdf::Print">Print</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::DefNode" title='llvm::rdf::DefNode' data-ref="llvm::rdf::DefNode">DefNode</a> *&gt;&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE" title='llvm::rdf::Print::Print&lt;T&gt;' data-ref="_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE">(</a><a class="local col4 ref" href="#404DA" title='DA' data-ref="404DA">DA</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="248">248</th><td>    <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="405DR" title='DR' data-type='llvm::rdf::RegisterRef' data-ref="405DR">DR</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf13DataFlowGraph6getPRIEv" title='llvm::rdf::DataFlowGraph::getPRI' data-ref="_ZNK4llvm3rdf13DataFlowGraph6getPRIEv">getPRI</a>().<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo9normalizeENS0_11RegisterRefE" title='llvm::rdf::PhysicalRegisterInfo::normalize' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo9normalizeENS0_11RegisterRefE">normalize</a>(<a class="local col4 ref" href="#404DA" title='DA' data-ref="404DA">DA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::DefNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf7RefNode9getRegRefERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getRegRef' data-ref="_ZNK4llvm3rdf7RefNode9getRegRefERKNS0_13DataFlowGraphE">getRegRef</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>));</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    <em>auto</em> <dfn class="local col6 decl" id="406UseSet" title='UseSet' data-type='std::set&lt;unsigned int, std::less&lt;unsigned int&gt;, std::allocator&lt;unsigned int&gt; &gt;' data-ref="406UseSet">UseSet</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::LV" title='(anonymous namespace)::HexagonOptAddrMode::LV' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::LV">LV</a>-&gt;<a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdf8Liveness17getAllReachedUsesENS0_11RegisterRefENS0_8NodeAddrIPNS0_7DefNodeEEE" title='llvm::rdf::Liveness::getAllReachedUses' data-ref="_ZN4llvm3rdf8Liveness17getAllReachedUsesENS0_11RegisterRefENS0_8NodeAddrIPNS0_7DefNodeEEE">getAllReachedUses</a>(<a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col5 ref" href="#405DR" title='DR' data-ref="405DR">DR</a>, <a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::DefNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_7DefNodeEEC1ERKS4_"></a><a class="local col4 ref" href="#404DA" title='DA' data-ref="404DA">DA</a>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="407UI" title='UI' data-type='unsigned int' data-ref="407UI">UI</dfn> : <a class="local col6 ref" href="#406UseSet" title='UseSet' data-ref="406UseSet">UseSet</a>) {</td></tr>
<tr><th id="253">253</th><td>      <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col8 decl" id="408UA" title='UA' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="408UA">UA</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf13DataFlowGraph4addrEj" title='llvm::rdf::DataFlowGraph::addr' data-ref="_ZNK4llvm3rdf13DataFlowGraph4addrEj">addr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt;(<a class="local col7 ref" href="#407UI" title='UI' data-ref="407UI">UI</a>);</td></tr>
<tr><th id="254">254</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { { NodeAddr&lt;StmtNode *&gt; TempIA = UA.Addr-&gt;getOwner(*DFG); dbgs() &lt;&lt; &quot;\t\t\t[Reached Use]: &quot; &lt;&lt; Print&lt;NodeAddr&lt;InstrNode *&gt;&gt;(TempIA, *DFG) &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="255">255</th><td>        <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col9 decl" id="409TempIA" title='TempIA' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="409TempIA">TempIA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col8 ref" href="#408UA" title='UA' data-ref="408UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="256">256</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\t\t[Reached Use]: "</q></td></tr>
<tr><th id="257">257</th><td>               <a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_9InstrNodeEEEEE" title='llvm::rdf::operator&lt;&lt;' data-ref="_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_9InstrNodeEEEEE">&lt;&lt;</a> <a class="type" href="RDFGraph.h.html#llvm::rdf::Print" title='llvm::rdf::Print' data-ref="llvm::rdf::Print">Print</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::InstrNode" title='llvm::rdf::InstrNode' data-ref="llvm::rdf::InstrNode">InstrNode</a> *&gt;&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE" title='llvm::rdf::Print::Print&lt;T&gt;' data-ref="_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE">(</a><a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col9 ref" href="#254" title='TempIA' data-ref="409TempIA">TempIA</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="258">258</th><td>      });</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>      <b>if</b> (<a class="local col8 ref" href="#408UA" title='UA' data-ref="408UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8NodeBase8getFlagsEv" title='llvm::rdf::NodeBase::getFlags' data-ref="_ZNK4llvm3rdf8NodeBase8getFlagsEv">getFlags</a>() &amp; <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAttrs" title='llvm::rdf::NodeAttrs' data-ref="llvm::rdf::NodeAttrs">NodeAttrs</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::NodeAttrs::PhiRef" title='llvm::rdf::NodeAttrs::PhiRef' data-ref="llvm::rdf::NodeAttrs::PhiRef">PhiRef</a>) {</td></tr>
<tr><th id="261">261</th><td>        <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::PhiNode" title='llvm::rdf::PhiNode' data-ref="llvm::rdf::PhiNode">PhiNode</a> *&gt; <dfn class="local col0 decl" id="410PA" title='PA' data-type='NodeAddr&lt;llvm::rdf::PhiNode *&gt;' data-ref="410PA">PA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col8 ref" href="#408UA" title='UA' data-ref="408UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="262">262</th><td>        <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeId" title='llvm::rdf::NodeId' data-type='uint32_t' data-ref="llvm::rdf::NodeId">NodeId</a> <dfn class="local col1 decl" id="411id" title='id' data-type='NodeId' data-ref="411id">id</dfn> = <a class="local col0 ref" href="#410PA" title='PA' data-ref="410PA">PA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Id" title='llvm::rdf::NodeAddr&lt;llvm::rdf::PhiNode *&gt;::Id' data-ref="llvm::rdf::NodeAddr::Id">Id</a>;</td></tr>
<tr><th id="263">263</th><td>        <em>const</em> <a class="type" href="RDFLiveness.h.html#llvm::rdf::Liveness" title='llvm::rdf::Liveness' data-ref="llvm::rdf::Liveness">Liveness</a>::<a class="typedef" href="RDFLiveness.h.html#llvm::rdf::Liveness::RefMap" title='llvm::rdf::Liveness::RefMap' data-type='std::map&lt;RegisterId, NodeRefSet&gt;' data-ref="llvm::rdf::Liveness::RefMap">RefMap</a> &amp;<dfn class="local col2 decl" id="412phiUse" title='phiUse' data-type='const Liveness::RefMap &amp;' data-ref="412phiUse">phiUse</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::LV" title='(anonymous namespace)::HexagonOptAddrMode::LV' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::LV">LV</a>-&gt;<a class="ref" href="RDFLiveness.h.html#_ZNK4llvm3rdf8Liveness11getRealUsesEj" title='llvm::rdf::Liveness::getRealUses' data-ref="_ZNK4llvm3rdf8Liveness11getRealUsesEj">getRealUses</a>(<a class="local col1 ref" href="#411id" title='id' data-ref="411id">id</a>);</td></tr>
<tr><th id="264">264</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;\t\t\t\tphi real Uses&quot; &lt;&lt; Print&lt;Liveness::RefMap&gt;(phiUse, *DFG) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\t\t\tphi real Uses"</q></td></tr>
<tr><th id="265">265</th><td>                          <a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintISt3mapIjSt3setISt4pairIjNS_11LaneBitmaskEESt4lessIS8_ESaIS8_EES9_IjESaIS6_IKjSC_EEEEE" title='llvm::rdf::operator&lt;&lt;' data-ref="_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintISt3mapIjSt3setISt4pairIjNS_11LaneBitmaskEESt4lessIS8_ESaIS8_EES9_IjESaIS6_IKjSC_EEEEE">&lt;&lt;</a> <a class="type" href="RDFGraph.h.html#llvm::rdf::Print" title='llvm::rdf::Print' data-ref="llvm::rdf::Print">Print</a>&lt;<a class="type" href="RDFLiveness.h.html#llvm::rdf::Liveness" title='llvm::rdf::Liveness' data-ref="llvm::rdf::Liveness">Liveness</a>::<a class="typedef" href="RDFLiveness.h.html#llvm::rdf::Liveness::RefMap" title='llvm::rdf::Liveness::RefMap' data-type='std::map&lt;RegisterId, NodeRefSet&gt;' data-ref="llvm::rdf::Liveness::RefMap">RefMap</a>&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE" title='llvm::rdf::Print::Print&lt;T&gt;' data-ref="_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE">(</a><a class="local col2 ref" href="#412phiUse" title='phiUse' data-ref="412phiUse">phiUse</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="266">266</th><td>        <b>if</b> (!<a class="local col2 ref" href="#412phiUse" title='phiUse' data-ref="412phiUse">phiUse</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNKSt3map5emptyEv" title='std::map::empty' data-ref="_ZNKSt3map5emptyEv">empty</a>()) {</td></tr>
<tr><th id="267">267</th><td>          <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="413I" title='I' data-type='std::pair&lt;const unsigned int, std::set&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt;, std::less&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;, std::allocator&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &gt; &gt;' data-ref="413I">I</dfn> : <a class="local col2 ref" href="#412phiUse" title='phiUse' data-ref="412phiUse">phiUse</a>) {</td></tr>
<tr><th id="268">268</th><td>            <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf13DataFlowGraph6getPRIEv" title='llvm::rdf::DataFlowGraph::getPRI' data-ref="_ZNK4llvm3rdf13DataFlowGraph6getPRIEv">getPRI</a>().<a class="ref" href="RDFRegisters.h.html#_ZNK4llvm3rdf20PhysicalRegisterInfo5aliasENS0_11RegisterRefES2_" title='llvm::rdf::PhysicalRegisterInfo::alias' data-ref="_ZNK4llvm3rdf20PhysicalRegisterInfo5aliasENS0_11RegisterRefES2_">alias</a>(<a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a><a class="ref" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE">(</a><a class="local col3 ref" href="#413I" title='I' data-ref="413I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const unsigned int, std::set&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt;, std::less&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;, std::allocator&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>), <a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col5 ref" href="#405DR" title='DR' data-ref="405DR">DR</a>))</td></tr>
<tr><th id="269">269</th><td>              <b>continue</b>;</td></tr>
<tr><th id="270">270</th><td>            <em>auto</em> <dfn class="local col4 decl" id="414phiUseSet" title='phiUseSet' data-type='std::set&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt;, std::less&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;, std::allocator&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &gt;' data-ref="414phiUseSet">phiUseSet</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1ERKSt3setIT_T0_T1_E" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1ERKSt3setIT_T0_T1_E"></a><a class="local col3 ref" href="#413I" title='I' data-ref="413I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, std::set&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt;, std::less&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt;, std::allocator&lt;std::pair&lt;unsigned int, llvm::LaneBitmask&gt; &gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="271">271</th><td>            <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="415phiUI" title='phiUI' data-type='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;' data-ref="415phiUI">phiUI</dfn> : <a class="local col4 ref" href="#414phiUseSet" title='phiUseSet' data-ref="414phiUseSet">phiUseSet</a>) {</td></tr>
<tr><th id="272">272</th><td>              <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col6 decl" id="416phiUA" title='phiUA' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="416phiUA">phiUA</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf13DataFlowGraph4addrEj" title='llvm::rdf::DataFlowGraph::addr' data-ref="_ZNK4llvm3rdf13DataFlowGraph4addrEj">addr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt;(<a class="local col5 ref" href="#415phiUI" title='phiUI' data-ref="415phiUI">phiUI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="273">273</th><td>              <a class="local col3 ref" href="#403UNodeList" title='UNodeList' data-ref="403UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col6 ref" href="#416phiUA" title='phiUA' data-ref="416phiUA">phiUA</a>);</td></tr>
<tr><th id="274">274</th><td>            }</td></tr>
<tr><th id="275">275</th><td>          }</td></tr>
<tr><th id="276">276</th><td>        }</td></tr>
<tr><th id="277">277</th><td>      } <b>else</b></td></tr>
<tr><th id="278">278</th><td>        <a class="local col3 ref" href="#403UNodeList" title='UNodeList' data-ref="403UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col8 ref" href="#408UA" title='UA' data-ref="408UA">UA</a>);</td></tr>
<tr><th id="279">279</th><td>    }</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode13isSafeToExtLREN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrEjRKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::isSafeToExtLR' data-type='bool (anonymous namespace)::HexagonOptAddrMode::isSafeToExtLR(NodeAddr&lt;llvm::rdf::StmtNode *&gt; SN, llvm::MachineInstr * MI, unsigned int LRExtReg, const NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode13isSafeToExtLREN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrEjRKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">isSafeToExtLR</dfn>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col7 decl" id="417SN" title='SN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="417SN">SN</dfn>,</td></tr>
<tr><th id="284">284</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="418MI" title='MI' data-type='llvm::MachineInstr *' data-ref="418MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="419LRExtReg" title='LRExtReg' data-type='unsigned int' data-ref="419LRExtReg">LRExtReg</dfn>,</td></tr>
<tr><th id="285">285</th><td>                                       <em>const</em> <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col0 decl" id="420UNodeList" title='UNodeList' data-type='const NodeList &amp;' data-ref="420UNodeList">UNodeList</dfn>) {</td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <a class="ref fake" href="RDFRegisters.h.html#_ZN4llvm3rdf11RegisterRefC1Ev" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1Ev"></a><dfn class="local col1 decl" id="421LRExtRR" title='LRExtRR' data-type='llvm::rdf::RegisterRef' data-ref="421LRExtRR">LRExtRR</dfn>;</td></tr>
<tr><th id="287">287</th><td>  <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeId" title='llvm::rdf::NodeId' data-type='uint32_t' data-ref="llvm::rdf::NodeId">NodeId</a> <dfn class="local col2 decl" id="422LRExtRegRD" title='LRExtRegRD' data-type='NodeId' data-ref="422LRExtRegRD">LRExtRegRD</dfn> = <var>0</var>;</td></tr>
<tr><th id="288">288</th><td>  <i>// Iterate through all the UseNodes in SN and find the reaching def</i></td></tr>
<tr><th id="289">289</th><td><i>  // for the LRExtReg.</i></td></tr>
<tr><th id="290">290</th><td>  <b>for</b> (<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col3 decl" id="423UA" title='UA' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="423UA">UA</dfn> : <a class="local col7 ref" href="#417SN" title='SN' data-ref="417SN">SN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8CodeNode10members_ifET_RKNS0_13DataFlowGraphE" title='llvm::rdf::CodeNode::members_if' data-ref="_ZNK4llvm3rdf8CodeNode10members_ifET_RKNS0_13DataFlowGraphE">members_if</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf13DataFlowGraph5IsUseENS0_8NodeAddrIPNS0_8NodeBaseEEE" title='llvm::rdf::DataFlowGraph::IsUse' data-ref="_ZN4llvm3rdf13DataFlowGraph5IsUseENS0_8NodeAddrIPNS0_8NodeBaseEEE">IsUse</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>)) {</td></tr>
<tr><th id="291">291</th><td>    <a class="type" href="RDFRegisters.h.html#llvm::rdf::RegisterRef" title='llvm::rdf::RegisterRef' data-ref="llvm::rdf::RegisterRef">RegisterRef</a> <dfn class="local col4 decl" id="424RR" title='RR' data-type='llvm::rdf::RegisterRef' data-ref="424RR">RR</dfn> = <a class="local col3 ref" href="#423UA" title='UA' data-ref="423UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf7RefNode9getRegRefERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getRegRef' data-ref="_ZNK4llvm3rdf7RefNode9getRegRefERKNS0_13DataFlowGraphE">getRegRef</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="292">292</th><td>    <b>if</b> (<a class="local col9 ref" href="#419LRExtReg" title='LRExtReg' data-ref="419LRExtReg">LRExtReg</a> == <a class="local col4 ref" href="#424RR" title='RR' data-ref="424RR">RR</a>.<a class="ref" href="RDFRegisters.h.html#llvm::rdf::RegisterRef::Reg" title='llvm::rdf::RegisterRef::Reg' data-ref="llvm::rdf::RegisterRef::Reg">Reg</a>) {</td></tr>
<tr><th id="293">293</th><td>      <a class="local col1 ref" href="#421LRExtRR" title='LRExtRR' data-ref="421LRExtRR">LRExtRR</a> <a class="ref" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::operator=' data-ref="_ZN4llvm3rdf11RegisterRefaSERKS1_">=</a> <a class="local col4 ref" href="#424RR" title='RR' data-ref="424RR">RR</a>;</td></tr>
<tr><th id="294">294</th><td>      <a class="local col2 ref" href="#422LRExtRegRD" title='LRExtRegRD' data-ref="422LRExtRegRD">LRExtRegRD</a> = <a class="local col3 ref" href="#423UA" title='UA' data-ref="423UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf7RefNode14getReachingDefEv" title='llvm::rdf::RefNode::getReachingDef' data-ref="_ZNK4llvm3rdf7RefNode14getReachingDefEv">getReachingDef</a>();</td></tr>
<tr><th id="295">295</th><td>    }</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="425I" title='I' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="425I">I</dfn> = <a class="local col0 ref" href="#420UNodeList" title='UNodeList' data-ref="420UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(), <dfn class="local col6 decl" id="426E" title='E' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="426E">E</dfn> = <a class="local col0 ref" href="#420UNodeList" title='UNodeList' data-ref="420UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4rendEv">rend</a>(); <a class="local col5 ref" href="#425I" title='I' data-ref="425I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col6 ref" href="#426E" title='E' data-ref="426E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col5 ref" href="#425I" title='I' data-ref="425I">I</a>) {</td></tr>
<tr><th id="299">299</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col7 decl" id="427UA" title='UA' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="427UA">UA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col5 ref" href="#425I" title='I' data-ref="425I">I</a>;</td></tr>
<tr><th id="300">300</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::InstrNode" title='llvm::rdf::InstrNode' data-ref="llvm::rdf::InstrNode">InstrNode</a> *&gt; <dfn class="local col8 decl" id="428IA" title='IA' data-type='NodeAddr&lt;llvm::rdf::InstrNode *&gt;' data-ref="428IA">IA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col7 ref" href="#427UA" title='UA' data-ref="427UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="301">301</th><td>    <i>// The reaching def of LRExtRR at load/store node should be same as the</i></td></tr>
<tr><th id="302">302</th><td><i>    // one reaching at the SN.</i></td></tr>
<tr><th id="303">303</th><td>    <b>if</b> (<a class="local col7 ref" href="#427UA" title='UA' data-ref="427UA">UA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8NodeBase8getFlagsEv" title='llvm::rdf::NodeBase::getFlags' data-ref="_ZNK4llvm3rdf8NodeBase8getFlagsEv">getFlags</a>() &amp; <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAttrs" title='llvm::rdf::NodeAttrs' data-ref="llvm::rdf::NodeAttrs">NodeAttrs</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::NodeAttrs::PhiRef" title='llvm::rdf::NodeAttrs::PhiRef' data-ref="llvm::rdf::NodeAttrs::PhiRef">PhiRef</a>)</td></tr>
<tr><th id="304">304</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="305">305</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::RefNode" title='llvm::rdf::RefNode' data-ref="llvm::rdf::RefNode">RefNode</a>*&gt; <dfn class="local col9 decl" id="429AA" title='AA' data-type='NodeAddr&lt;llvm::rdf::RefNode *&gt;' data-ref="429AA">AA</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::LV" title='(anonymous namespace)::HexagonOptAddrMode::LV' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::LV">LV</a>-&gt;<a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdf8Liveness20getNearestAliasedRefENS0_11RegisterRefENS0_8NodeAddrIPNS0_9InstrNodeEEE" title='llvm::rdf::Liveness::getNearestAliasedRef' data-ref="_ZN4llvm3rdf8Liveness20getNearestAliasedRefENS0_11RegisterRefENS0_8NodeAddrIPNS0_9InstrNodeEEE">getNearestAliasedRef</a>(<a class="ref fake" href="RDFRegisters.h.html#71" title='llvm::rdf::RegisterRef::RegisterRef' data-ref="_ZN4llvm3rdf11RegisterRefC1ERKS1_"></a><a class="local col1 ref" href="#421LRExtRR" title='LRExtRR' data-ref="421LRExtRR">LRExtRR</a>, <a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::InstrNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_9InstrNodeEEC1ERKS4_"></a><a class="local col8 ref" href="#428IA" title='IA' data-ref="428IA">IA</a>);</td></tr>
<tr><th id="306">306</th><td>    <b>if</b> ((<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf13DataFlowGraph5IsDefENS0_8NodeAddrIPNS0_8NodeBaseEEE" title='llvm::rdf::DataFlowGraph::IsDef' data-ref="_ZN4llvm3rdf13DataFlowGraph5IsDefENS0_8NodeAddrIPNS0_8NodeBaseEEE">IsDef</a>(<a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col9 ref" href="#429AA" title='AA' data-ref="429AA">AA</a>) &amp;&amp; <a class="local col9 ref" href="#429AA" title='AA' data-ref="429AA">AA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Id" title='llvm::rdf::NodeAddr&lt;llvm::rdf::RefNode *&gt;::Id' data-ref="llvm::rdf::NodeAddr::Id">Id</a> != <a class="local col2 ref" href="#422LRExtRegRD" title='LRExtRegRD' data-ref="422LRExtRegRD">LRExtRegRD</a>) ||</td></tr>
<tr><th id="307">307</th><td>        <a class="local col9 ref" href="#429AA" title='AA' data-ref="429AA">AA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::RefNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf7RefNode14getReachingDefEv" title='llvm::rdf::RefNode::getReachingDef' data-ref="_ZNK4llvm3rdf7RefNode14getReachingDefEv">getReachingDef</a>() != <a class="local col2 ref" href="#422LRExtRegRD" title='LRExtRegRD' data-ref="422LRExtRegRD">LRExtRegRD</a>) {</td></tr>
<tr><th id="308">308</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;isSafeToExtLR: Returning false; another reaching def\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="309">309</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"isSafeToExtLR: Returning false; another reaching def\n"</q>);</td></tr>
<tr><th id="310">310</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="311">311</th><td>    }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="430UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="430UseMI">UseMI</dfn> = <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE">(</a><a class="local col8 ref" href="#428IA" title='IA' data-ref="428IA">IA</a>).<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8StmtNode7getCodeEv" title='llvm::rdf::StmtNode::getCode' data-ref="_ZNK4llvm3rdf8StmtNode7getCodeEv">getCode</a>();</td></tr>
<tr><th id="314">314</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::DefNode" title='llvm::rdf::DefNode' data-ref="llvm::rdf::DefNode">DefNode</a> *&gt; <dfn class="local col1 decl" id="431LRExtRegDN" title='LRExtRegDN' data-type='NodeAddr&lt;llvm::rdf::DefNode *&gt;' data-ref="431LRExtRegDN">LRExtRegDN</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf13DataFlowGraph4addrEj" title='llvm::rdf::DataFlowGraph::addr' data-ref="_ZNK4llvm3rdf13DataFlowGraph4addrEj">addr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::DefNode" title='llvm::rdf::DefNode' data-ref="llvm::rdf::DefNode">DefNode</a> *&gt;(<a class="local col2 ref" href="#422LRExtRegRD" title='LRExtRegRD' data-ref="422LRExtRegRD">LRExtRegRD</a>);</td></tr>
<tr><th id="315">315</th><td>    <i>// Reaching Def to LRExtReg can't be a phi.</i></td></tr>
<tr><th id="316">316</th><td>    <b>if</b> ((<a class="local col1 ref" href="#431LRExtRegDN" title='LRExtRegDN' data-ref="431LRExtRegDN">LRExtRegDN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::DefNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8NodeBase8getFlagsEv" title='llvm::rdf::NodeBase::getFlags' data-ref="_ZNK4llvm3rdf8NodeBase8getFlagsEv">getFlags</a>() &amp; <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAttrs" title='llvm::rdf::NodeAttrs' data-ref="llvm::rdf::NodeAttrs">NodeAttrs</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::NodeAttrs::PhiRef" title='llvm::rdf::NodeAttrs::PhiRef' data-ref="llvm::rdf::NodeAttrs::PhiRef">PhiRef</a>) &amp;&amp;</td></tr>
<tr><th id="317">317</th><td>        <a class="local col8 ref" href="#418MI" title='MI' data-ref="418MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col0 ref" href="#430UseMI" title='UseMI' data-ref="430UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode13isValidOffsetEPN4llvm12MachineInstrEi" title='(anonymous namespace)::HexagonOptAddrMode::isValidOffset' data-type='bool (anonymous namespace)::HexagonOptAddrMode::isValidOffset(llvm::MachineInstr * MI, int Offset)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode13isValidOffsetEPN4llvm12MachineInstrEi">isValidOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="432MI" title='MI' data-type='llvm::MachineInstr *' data-ref="432MI">MI</dfn>, <em>int</em> <dfn class="local col3 decl" id="433Offset" title='Offset' data-type='int' data-ref="433Offset">Offset</dfn>) {</td></tr>
<tr><th id="324">324</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="434AlignMask" title='AlignMask' data-type='unsigned int' data-ref="434AlignMask">AlignMask</dfn> = <var>0</var>;</td></tr>
<tr><th id="325">325</th><td>  <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMemAccessSize' data-ref="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE">getMemAccessSize</a>(*<a class="local col2 ref" href="#432MI" title='MI' data-ref="432MI">MI</a>)) {</td></tr>
<tr><th id="326">326</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize" title='llvm::HexagonII::MemAccessSize' data-ref="llvm::HexagonII::MemAccessSize">MemAccessSize</a>::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize::DoubleWordAccess" title='llvm::HexagonII::MemAccessSize::DoubleWordAccess' data-ref="llvm::HexagonII::MemAccessSize::DoubleWordAccess">DoubleWordAccess</a>:</td></tr>
<tr><th id="327">327</th><td>    <a class="local col4 ref" href="#434AlignMask" title='AlignMask' data-ref="434AlignMask">AlignMask</a> = <var>0x7</var>;</td></tr>
<tr><th id="328">328</th><td>    <b>break</b>;</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize" title='llvm::HexagonII::MemAccessSize' data-ref="llvm::HexagonII::MemAccessSize">MemAccessSize</a>::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize::WordAccess" title='llvm::HexagonII::MemAccessSize::WordAccess' data-ref="llvm::HexagonII::MemAccessSize::WordAccess">WordAccess</a>:</td></tr>
<tr><th id="330">330</th><td>    <a class="local col4 ref" href="#434AlignMask" title='AlignMask' data-ref="434AlignMask">AlignMask</a> = <var>0x3</var>;</td></tr>
<tr><th id="331">331</th><td>    <b>break</b>;</td></tr>
<tr><th id="332">332</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize" title='llvm::HexagonII::MemAccessSize' data-ref="llvm::HexagonII::MemAccessSize">MemAccessSize</a>::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize::HalfWordAccess" title='llvm::HexagonII::MemAccessSize::HalfWordAccess' data-ref="llvm::HexagonII::MemAccessSize::HalfWordAccess">HalfWordAccess</a>:</td></tr>
<tr><th id="333">333</th><td>    <a class="local col4 ref" href="#434AlignMask" title='AlignMask' data-ref="434AlignMask">AlignMask</a> = <var>0x1</var>;</td></tr>
<tr><th id="334">334</th><td>    <b>break</b>;</td></tr>
<tr><th id="335">335</th><td>  <b>case</b> <span class="namespace">HexagonII::</span><a class="type" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize" title='llvm::HexagonII::MemAccessSize' data-ref="llvm::HexagonII::MemAccessSize">MemAccessSize</a>::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::MemAccessSize::ByteAccess" title='llvm::HexagonII::MemAccessSize::ByteAccess' data-ref="llvm::HexagonII::MemAccessSize::ByteAccess">ByteAccess</a>:</td></tr>
<tr><th id="336">336</th><td>    <a class="local col4 ref" href="#434AlignMask" title='AlignMask' data-ref="434AlignMask">AlignMask</a> = <var>0x0</var>;</td></tr>
<tr><th id="337">337</th><td>    <b>break</b>;</td></tr>
<tr><th id="338">338</th><td>  <b>default</b>:</td></tr>
<tr><th id="339">339</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="340">340</th><td>  }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <b>if</b> ((<a class="local col4 ref" href="#434AlignMask" title='AlignMask' data-ref="434AlignMask">AlignMask</a> &amp; <a class="local col3 ref" href="#433Offset" title='Offset' data-ref="433Offset">Offset</a>) != <var>0</var>)</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="344">344</th><td>  <b>return</b> HII-&gt;isValidOffset(MI-&gt;getOpcode(), Offset, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">HRI</span>, <b>false</b>);</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::processAddUses' data-type='bool (anonymous namespace)::HexagonOptAddrMode::processAddUses(NodeAddr&lt;llvm::rdf::StmtNode *&gt; AddSN, llvm::MachineInstr * AddMI, const NodeList &amp; UNodeList)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">processAddUses</dfn>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col5 decl" id="435AddSN" title='AddSN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="435AddSN">AddSN</dfn>,</td></tr>
<tr><th id="348">348</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="436AddMI" title='AddMI' data-type='llvm::MachineInstr *' data-ref="436AddMI">AddMI</dfn>,</td></tr>
<tr><th id="349">349</th><td>                                        <em>const</em> <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col7 decl" id="437UNodeList" title='UNodeList' data-type='const NodeList &amp;' data-ref="437UNodeList">UNodeList</dfn>) {</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="438AddDefR" title='AddDefR' data-type='unsigned int' data-ref="438AddDefR">AddDefR</dfn> = <a class="local col6 ref" href="#436AddMI" title='AddMI' data-ref="436AddMI">AddMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="352">352</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="439I" title='I' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="439I">I</dfn> = <a class="local col7 ref" href="#437UNodeList" title='UNodeList' data-ref="437UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(), <dfn class="local col0 decl" id="440E" title='E' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="440E">E</dfn> = <a class="local col7 ref" href="#437UNodeList" title='UNodeList' data-ref="437UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4rendEv">rend</a>(); <a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col0 ref" href="#440E" title='E' data-ref="440E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>) {</td></tr>
<tr><th id="353">353</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col1 decl" id="441UN" title='UN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="441UN">UN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col9 ref" href="#439I" title='I' data-ref="439I">I</a>;</td></tr>
<tr><th id="354">354</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col2 decl" id="442SN" title='SN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="442SN">SN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col1 ref" href="#441UN" title='UN' data-ref="441UN">UN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="355">355</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="443MI" title='MI' data-type='llvm::MachineInstr *' data-ref="443MI">MI</dfn> = <a class="local col2 ref" href="#442SN" title='SN' data-ref="442SN">SN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8StmtNode7getCodeEv" title='llvm::rdf::StmtNode::getCode' data-ref="_ZNK4llvm3rdf8StmtNode7getCodeEv">getCode</a>();</td></tr>
<tr><th id="356">356</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="444MID" title='MID' data-type='const llvm::MCInstrDesc &amp;' data-ref="444MID">MID</dfn> = <a class="local col3 ref" href="#443MI" title='MI' data-ref="443MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="357">357</th><td>    <b>if</b> ((!<a class="local col4 ref" href="#444MID" title='MID' data-ref="444MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() &amp;&amp; !<a class="local col4 ref" href="#444MID" title='MID' data-ref="444MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>()) ||</td></tr>
<tr><th id="358">358</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(*<a class="local col3 ref" href="#443MI" title='MI' data-ref="443MI">MI</a>) != <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a> ||</td></tr>
<tr><th id="359">359</th><td>        <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(*<a class="local col3 ref" href="#443MI" title='MI' data-ref="443MI">MI</a>))</td></tr>
<tr><th id="360">360</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="445BaseOp" title='BaseOp' data-type='llvm::MachineOperand' data-ref="445BaseOp">BaseOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col4 ref" href="#444MID" title='MID' data-ref="444MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() ? <a class="local col3 ref" href="#443MI" title='MI' data-ref="443MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</td></tr>
<tr><th id="363">363</th><td>                                          : <a class="local col3 ref" href="#443MI" title='MI' data-ref="443MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <b>if</b> (!<a class="local col5 ref" href="#445BaseOp" title='BaseOp' data-ref="445BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col5 ref" href="#445BaseOp" title='BaseOp' data-ref="445BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col8 ref" href="#438AddDefR" title='AddDefR' data-ref="438AddDefR">AddDefR</a>)</td></tr>
<tr><th id="366">366</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="446OffsetOp" title='OffsetOp' data-type='llvm::MachineOperand' data-ref="446OffsetOp">OffsetOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col4 ref" href="#444MID" title='MID' data-ref="444MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() ? <a class="local col3 ref" href="#443MI" title='MI' data-ref="443MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</td></tr>
<tr><th id="369">369</th><td>                                            : <a class="local col3 ref" href="#443MI" title='MI' data-ref="443MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="370">370</th><td>    <b>if</b> (!<a class="local col6 ref" href="#446OffsetOp" title='OffsetOp' data-ref="446OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="371">371</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="447newOffset" title='newOffset' data-type='int64_t' data-ref="447newOffset">newOffset</dfn> = <a class="local col6 ref" href="#446OffsetOp" title='OffsetOp' data-ref="446OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col6 ref" href="#436AddMI" title='AddMI' data-ref="436AddMI">AddMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="374">374</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode13isValidOffsetEPN4llvm12MachineInstrEi" title='(anonymous namespace)::HexagonOptAddrMode::isValidOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode13isValidOffsetEPN4llvm12MachineInstrEi">isValidOffset</a>(<a class="local col3 ref" href="#443MI" title='MI' data-ref="443MI">MI</a>, <a class="local col7 ref" href="#447newOffset" title='newOffset' data-ref="447newOffset">newOffset</a>))</td></tr>
<tr><th id="375">375</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    <i>// Since we'll be extending the live range of Rt in the following example,</i></td></tr>
<tr><th id="378">378</th><td><i>    // make sure that is safe. another definition of Rt doesn't exist between 'add'</i></td></tr>
<tr><th id="379">379</th><td><i>    // and load/store instruction.</i></td></tr>
<tr><th id="380">380</th><td><i>    //</i></td></tr>
<tr><th id="381">381</th><td><i>    // Ex: Rx= add(Rt,#10)</i></td></tr>
<tr><th id="382">382</th><td><i>    //     memw(Rx+#0) = Rs</i></td></tr>
<tr><th id="383">383</th><td><i>    // will be replaced with =&gt;  memw(Rt+#10) = Rs</i></td></tr>
<tr><th id="384">384</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="448BaseReg" title='BaseReg' data-type='unsigned int' data-ref="448BaseReg">BaseReg</dfn> = <a class="local col6 ref" href="#436AddMI" title='AddMI' data-ref="436AddMI">AddMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="385">385</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode13isSafeToExtLREN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrEjRKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::isSafeToExtLR' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode13isSafeToExtLREN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrEjRKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">isSafeToExtLR</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_8StmtNodeEEC1ERKS4_"></a><a class="local col5 ref" href="#435AddSN" title='AddSN' data-ref="435AddSN">AddSN</a>, <a class="local col6 ref" href="#436AddMI" title='AddMI' data-ref="436AddMI">AddMI</a>, <a class="local col8 ref" href="#448BaseReg" title='BaseReg' data-ref="448BaseReg">BaseReg</a>, <a class="local col7 ref" href="#437UNodeList" title='UNodeList' data-ref="437UNodeList">UNodeList</a>))</td></tr>
<tr><th id="386">386</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="387">387</th><td>  }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <i>// Update all the uses of 'add' with the appropriate base and offset</i></td></tr>
<tr><th id="390">390</th><td><i>  // values.</i></td></tr>
<tr><th id="391">391</th><td>  <em>bool</em> <dfn class="local col9 decl" id="449Changed" title='Changed' data-type='bool' data-ref="449Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="392">392</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="450I" title='I' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="450I">I</dfn> = <a class="local col7 ref" href="#437UNodeList" title='UNodeList' data-ref="437UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(), <dfn class="local col1 decl" id="451E" title='E' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="451E">E</dfn> = <a class="local col7 ref" href="#437UNodeList" title='UNodeList' data-ref="437UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4rendEv">rend</a>(); <a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col1 ref" href="#451E" title='E' data-ref="451E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a>) {</td></tr>
<tr><th id="393">393</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col2 decl" id="452UseN" title='UseN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="452UseN">UseN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col0 ref" href="#450I" title='I' data-ref="450I">I</a>;</td></tr>
<tr><th id="394">394</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(UseN.Addr-&gt;getFlags() &amp; NodeAttrs::PhiRef) &amp;&amp; &quot;Found a PhiRef node as a real reached use!!&quot;) ? void (0) : __assert_fail (&quot;!(UseN.Addr-&gt;getFlags() &amp; NodeAttrs::PhiRef) &amp;&amp; \&quot;Found a PhiRef node as a real reached use!!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 395, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col2 ref" href="#452UseN" title='UseN' data-ref="452UseN">UseN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8NodeBase8getFlagsEv" title='llvm::rdf::NodeBase::getFlags' data-ref="_ZNK4llvm3rdf8NodeBase8getFlagsEv">getFlags</a>() &amp; <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAttrs" title='llvm::rdf::NodeAttrs' data-ref="llvm::rdf::NodeAttrs">NodeAttrs</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::NodeAttrs::PhiRef" title='llvm::rdf::NodeAttrs::PhiRef' data-ref="llvm::rdf::NodeAttrs::PhiRef">PhiRef</a>) &amp;&amp;</td></tr>
<tr><th id="395">395</th><td>           <q>"Found a PhiRef node as a real reached use!!"</q>);</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col3 decl" id="453OwnerN" title='OwnerN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="453OwnerN">OwnerN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col2 ref" href="#452UseN" title='UseN' data-ref="452UseN">UseN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="398">398</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="454UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="454UseMI">UseMI</dfn> = <a class="local col3 ref" href="#453OwnerN" title='OwnerN' data-ref="453OwnerN">OwnerN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8StmtNode7getCodeEv" title='llvm::rdf::StmtNode::getCode' data-ref="_ZNK4llvm3rdf8StmtNode7getCodeEv">getCode</a>();</td></tr>
<tr><th id="399">399</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;\t\t[MI &lt;BB#&quot; &lt;&lt; UseMI-&gt;getParent()-&gt;getNumber() &lt;&lt; &quot;&gt;]: &quot; &lt;&lt; *UseMI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\t[MI &lt;BB#"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col4 ref" href="#454UseMI" title='UseMI' data-ref="454UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()</td></tr>
<tr><th id="400">400</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt;]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#454UseMI" title='UseMI' data-ref="454UseMI">UseMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="401">401</th><td>    <a class="local col9 ref" href="#449Changed" title='Changed' data-ref="449Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode13updateAddUsesEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::HexagonOptAddrMode::updateAddUses' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode13updateAddUsesEPN4llvm12MachineInstrES3_">updateAddUses</a>(<a class="local col6 ref" href="#436AddMI" title='AddMI' data-ref="436AddMI">AddMI</a>, <a class="local col4 ref" href="#454UseMI" title='UseMI' data-ref="454UseMI">UseMI</a>);</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (<a class="local col9 ref" href="#449Changed" title='Changed' data-ref="449Changed">Changed</a>)</td></tr>
<tr><th id="405">405</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::Deleted" title='(anonymous namespace)::HexagonOptAddrMode::Deleted' data-use='m' data-ref="(anonymousnamespace)::HexagonOptAddrMode::Deleted">Deleted</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col6 ref" href="#436AddMI" title='AddMI' data-ref="436AddMI">AddMI</a>);</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <b>return</b> <a class="local col9 ref" href="#449Changed" title='Changed' data-ref="449Changed">Changed</a>;</td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode13updateAddUsesEPN4llvm12MachineInstrES3_" title='(anonymous namespace)::HexagonOptAddrMode::updateAddUses' data-type='bool (anonymous namespace)::HexagonOptAddrMode::updateAddUses(llvm::MachineInstr * AddMI, llvm::MachineInstr * UseMI)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode13updateAddUsesEPN4llvm12MachineInstrES3_">updateAddUses</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="455AddMI" title='AddMI' data-type='llvm::MachineInstr *' data-ref="455AddMI">AddMI</dfn>,</td></tr>
<tr><th id="411">411</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="456UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="456UseMI">UseMI</dfn>) {</td></tr>
<tr><th id="412">412</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="457ImmOp" title='ImmOp' data-type='const llvm::MachineOperand' data-ref="457ImmOp">ImmOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#455AddMI" title='AddMI' data-ref="455AddMI">AddMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="413">413</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col8 decl" id="458AddRegOp" title='AddRegOp' data-type='const llvm::MachineOperand' data-ref="458AddRegOp">AddRegOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#455AddMI" title='AddMI' data-ref="455AddMI">AddMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="414">414</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="459newReg" title='newReg' data-type='unsigned int' data-ref="459newReg">newReg</dfn> = <a class="local col8 ref" href="#458AddRegOp" title='AddRegOp' data-ref="458AddRegOp">AddRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="415">415</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="460MID" title='MID' data-type='const llvm::MCInstrDesc &amp;' data-ref="460MID">MID</dfn> = <a class="local col6 ref" href="#456UseMI" title='UseMI' data-ref="456UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="461BaseOp" title='BaseOp' data-type='llvm::MachineOperand &amp;' data-ref="461BaseOp">BaseOp</dfn> = <a class="local col0 ref" href="#460MID" title='MID' data-ref="460MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() ? <a class="local col6 ref" href="#456UseMI" title='UseMI' data-ref="456UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)</td></tr>
<tr><th id="418">418</th><td>                                         : <a class="local col6 ref" href="#456UseMI" title='UseMI' data-ref="456UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="419">419</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="462OffsetOp" title='OffsetOp' data-type='llvm::MachineOperand &amp;' data-ref="462OffsetOp">OffsetOp</dfn> = <a class="local col0 ref" href="#460MID" title='MID' data-ref="460MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() ? <a class="local col6 ref" href="#456UseMI" title='UseMI' data-ref="456UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>)</td></tr>
<tr><th id="420">420</th><td>                                           : <a class="local col6 ref" href="#456UseMI" title='UseMI' data-ref="456UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="421">421</th><td>  <a class="local col1 ref" href="#461BaseOp" title='BaseOp' data-ref="461BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col9 ref" href="#459newReg" title='newReg' data-ref="459newReg">newReg</a>);</td></tr>
<tr><th id="422">422</th><td>  <a class="local col1 ref" href="#461BaseOp" title='BaseOp' data-ref="461BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col8 ref" href="#458AddRegOp" title='AddRegOp' data-ref="458AddRegOp">AddRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="423">423</th><td>  <a class="local col1 ref" href="#461BaseOp" title='BaseOp' data-ref="461BaseOp">BaseOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>(<a class="local col8 ref" href="#458AddRegOp" title='AddRegOp' data-ref="458AddRegOp">AddRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>());</td></tr>
<tr><th id="424">424</th><td>  <a class="local col2 ref" href="#462OffsetOp" title='OffsetOp' data-ref="462OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#457ImmOp" title='ImmOp' data-ref="457ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col2 ref" href="#462OffsetOp" title='OffsetOp' data-ref="462OffsetOp">OffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="425">425</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::MRI" title='(anonymous namespace)::HexagonOptAddrMode::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col9 ref" href="#459newReg" title='newReg' data-ref="459newReg">newReg</a>);</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="428">428</th><td>}</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode11analyzeUsesEjRKN4llvm11SmallVectorINS1_3rdf8NodeAddrIPNS3_8NodeBaseEEELj4EEERNS1_8DenseMapIPNS1_12MachineInstrE1280098" title='(anonymous namespace)::HexagonOptAddrMode::analyzeUses' data-type='bool (anonymous namespace)::HexagonOptAddrMode::analyzeUses(unsigned int tfrDefR, const NodeList &amp; UNodeList, InstrEvalMap &amp; InstrEvalResult, short &amp; SizeInc)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode11analyzeUsesEjRKN4llvm11SmallVectorINS1_3rdf8NodeAddrIPNS3_8NodeBaseEEELj4EEERNS1_8DenseMapIPNS1_12MachineInstrE1280098">analyzeUses</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="463tfrDefR" title='tfrDefR' data-type='unsigned int' data-ref="463tfrDefR">tfrDefR</dfn>,</td></tr>
<tr><th id="431">431</th><td>                                     <em>const</em> <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> &amp;<dfn class="local col4 decl" id="464UNodeList" title='UNodeList' data-type='const NodeList &amp;' data-ref="464UNodeList">UNodeList</dfn>,</td></tr>
<tr><th id="432">432</th><td>                                     <a class="tu typedef" href="#(anonymousnamespace)::HexagonOptAddrMode::InstrEvalMap" title='(anonymous namespace)::HexagonOptAddrMode::InstrEvalMap' data-type='DenseMap&lt;llvm::MachineInstr *, bool&gt;' data-ref="(anonymousnamespace)::HexagonOptAddrMode::InstrEvalMap">InstrEvalMap</a> &amp;<dfn class="local col5 decl" id="465InstrEvalResult" title='InstrEvalResult' data-type='InstrEvalMap &amp;' data-ref="465InstrEvalResult">InstrEvalResult</dfn>,</td></tr>
<tr><th id="433">433</th><td>                                     <em>short</em> &amp;<dfn class="local col6 decl" id="466SizeInc" title='SizeInc' data-type='short &amp;' data-ref="466SizeInc">SizeInc</dfn>) {</td></tr>
<tr><th id="434">434</th><td>  <em>bool</em> <dfn class="local col7 decl" id="467KeepTfr" title='KeepTfr' data-type='bool' data-ref="467KeepTfr">KeepTfr</dfn> = <b>false</b>;</td></tr>
<tr><th id="435">435</th><td>  <em>bool</em> <dfn class="local col8 decl" id="468HasRepInstr" title='HasRepInstr' data-type='bool' data-ref="468HasRepInstr">HasRepInstr</dfn> = <b>false</b>;</td></tr>
<tr><th id="436">436</th><td>  <a class="local col5 ref" href="#465InstrEvalResult" title='InstrEvalResult' data-ref="465InstrEvalResult">InstrEvalResult</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="469I" title='I' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="469I">I</dfn> = <a class="local col4 ref" href="#464UNodeList" title='UNodeList' data-ref="464UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZNK4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(), <dfn class="local col0 decl" id="470E" title='E' data-type='std::reverse_iterator&lt;const llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="470E">E</dfn> = <a class="local col4 ref" href="#464UNodeList" title='UNodeList' data-ref="464UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZNK4llvm25SmallVectorTemplateCommon4rendEv">rend</a>(); <a class="local col9 ref" href="#469I" title='I' data-ref="469I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col0 ref" href="#470E" title='E' data-ref="470E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col9 ref" href="#469I" title='I' data-ref="469I">I</a>) {</td></tr>
<tr><th id="439">439</th><td>    <em>bool</em> <dfn class="local col1 decl" id="471CanBeReplaced" title='CanBeReplaced' data-type='bool' data-ref="471CanBeReplaced">CanBeReplaced</dfn> = <b>false</b>;</td></tr>
<tr><th id="440">440</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col2 decl" id="472UN" title='UN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="472UN">UN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col9 ref" href="#469I" title='I' data-ref="469I">I</a>;</td></tr>
<tr><th id="441">441</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col3 decl" id="473SN" title='SN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="473SN">SN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col2 ref" href="#472UN" title='UN' data-ref="472UN">UN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="442">442</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="474MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="474MI">MI</dfn> = *<a class="local col3 ref" href="#473SN" title='SN' data-ref="473SN">SN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8StmtNode7getCodeEv" title='llvm::rdf::StmtNode::getCode' data-ref="_ZNK4llvm3rdf8StmtNode7getCodeEv">getCode</a>();</td></tr>
<tr><th id="443">443</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="475MID" title='MID' data-type='const llvm::MCInstrDesc &amp;' data-ref="475MID">MID</dfn> = <a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="444">444</th><td>    <b>if</b> ((<a class="local col5 ref" href="#475MID" title='MID' data-ref="475MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>() || <a class="local col5 ref" href="#475MID" title='MID' data-ref="475MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>())) {</td></tr>
<tr><th id="445">445</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj" title='(anonymous namespace)::HexagonOptAddrMode::hasRepForm' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj">hasRepForm</a>(<span class='refarg'><a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI">MI</a></span>, <a class="local col3 ref" href="#463tfrDefR" title='tfrDefR' data-ref="463tfrDefR">tfrDefR</a>)) {</td></tr>
<tr><th id="446">446</th><td>        <a class="local col7 ref" href="#467KeepTfr" title='KeepTfr' data-ref="467KeepTfr">KeepTfr</a> = <b>true</b>;</td></tr>
<tr><th id="447">447</th><td>        <b>continue</b>;</td></tr>
<tr><th id="448">448</th><td>      }</td></tr>
<tr><th id="449">449</th><td>      <a class="local col6 ref" href="#466SizeInc" title='SizeInc' data-ref="466SizeInc">SizeInc</a>++;</td></tr>
<tr><th id="450">450</th><td>      <a class="local col1 ref" href="#471CanBeReplaced" title='CanBeReplaced' data-ref="471CanBeReplaced">CanBeReplaced</a> = <b>true</b>;</td></tr>
<tr><th id="451">451</th><td>    } <b>else</b> <b>if</b> (MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_addasl_rrri&apos; in namespace &apos;llvm::Hexagon&apos;">S2_addasl_rrri</span>) {</td></tr>
<tr><th id="452">452</th><td>      <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="476AddaslUseList" title='AddaslUseList' data-type='NodeList' data-ref="476AddaslUseList">AddaslUseList</dfn>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;\nGetting ReachedUses for === &quot; &lt;&lt; MI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nGetting ReachedUses for === "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="455">455</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::getAllRealUses' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">getAllRealUses</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_8StmtNodeEEC1ERKS4_"></a><a class="local col3 ref" href="#473SN" title='SN' data-ref="473SN">SN</a>, <span class='refarg'><a class="local col6 ref" href="#476AddaslUseList" title='AddaslUseList' data-ref="476AddaslUseList">AddaslUseList</a></span>);</td></tr>
<tr><th id="456">456</th><td>      <i>// Process phi nodes.</i></td></tr>
<tr><th id="457">457</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode18allValidCandidatesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::allValidCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode18allValidCandidatesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">allValidCandidates</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_8StmtNodeEEC1ERKS4_"></a><a class="local col3 ref" href="#473SN" title='SN' data-ref="473SN">SN</a>, <span class='refarg'><a class="local col6 ref" href="#476AddaslUseList" title='AddaslUseList' data-ref="476AddaslUseList">AddaslUseList</a></span>) &amp;&amp;</td></tr>
<tr><th id="458">458</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::canRemoveAddasl' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode15canRemoveAddaslEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">canRemoveAddasl</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_8StmtNodeEEC1ERKS4_"></a><a class="local col3 ref" href="#473SN" title='SN' data-ref="473SN">SN</a>, <span class='refarg'><a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI">MI</a></span>, <a class="local col6 ref" href="#476AddaslUseList" title='AddaslUseList' data-ref="476AddaslUseList">AddaslUseList</a>)) {</td></tr>
<tr><th id="459">459</th><td>        <a class="local col6 ref" href="#466SizeInc" title='SizeInc' data-ref="466SizeInc">SizeInc</a> += <a class="local col6 ref" href="#476AddaslUseList" title='AddaslUseList' data-ref="476AddaslUseList">AddaslUseList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="460">460</th><td>        <a class="local col6 ref" href="#466SizeInc" title='SizeInc' data-ref="466SizeInc">SizeInc</a> -= <var>1</var>; <i>// Reduce size by 1 as addasl itself can be removed.</i></td></tr>
<tr><th id="461">461</th><td>        <a class="local col1 ref" href="#471CanBeReplaced" title='CanBeReplaced' data-ref="471CanBeReplaced">CanBeReplaced</a> = <b>true</b>;</td></tr>
<tr><th id="462">462</th><td>      } <b>else</b></td></tr>
<tr><th id="463">463</th><td>        <a class="local col6 ref" href="#466SizeInc" title='SizeInc' data-ref="466SizeInc">SizeInc</a>++;</td></tr>
<tr><th id="464">464</th><td>    } <b>else</b></td></tr>
<tr><th id="465">465</th><td>      <i>// Currently, only load/store and addasl are handled.</i></td></tr>
<tr><th id="466">466</th><td><i>      // Some other instructions to consider -</i></td></tr>
<tr><th id="467">467</th><td><i>      // A2_add -&gt; A2_addi</i></td></tr>
<tr><th id="468">468</th><td><i>      // M4_mpyrr_addr -&gt; M4_mpyrr_addi</i></td></tr>
<tr><th id="469">469</th><td>      <a class="local col7 ref" href="#467KeepTfr" title='KeepTfr' data-ref="467KeepTfr">KeepTfr</a> = <b>true</b>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>    <a class="local col5 ref" href="#465InstrEvalResult" title='InstrEvalResult' data-ref="465InstrEvalResult">InstrEvalResult</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col4 ref" href="#474MI" title='MI' data-ref="474MI">MI</a>]</a> = <a class="local col1 ref" href="#471CanBeReplaced" title='CanBeReplaced' data-ref="471CanBeReplaced">CanBeReplaced</a>;</td></tr>
<tr><th id="472">472</th><td>    <a class="local col8 ref" href="#468HasRepInstr" title='HasRepInstr' data-ref="468HasRepInstr">HasRepInstr</a> |= <a class="local col1 ref" href="#471CanBeReplaced" title='CanBeReplaced' data-ref="471CanBeReplaced">CanBeReplaced</a>;</td></tr>
<tr><th id="473">473</th><td>  }</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <i>// Reduce total size by 2 if original tfr can be deleted.</i></td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (!<a class="local col7 ref" href="#467KeepTfr" title='KeepTfr' data-ref="467KeepTfr">KeepTfr</a>)</td></tr>
<tr><th id="477">477</th><td>    <a class="local col6 ref" href="#466SizeInc" title='SizeInc' data-ref="466SizeInc">SizeInc</a> -= <var>2</var>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <b>return</b> <a class="local col8 ref" href="#468HasRepInstr" title='HasRepInstr' data-ref="468HasRepInstr">HasRepInstr</a>;</td></tr>
<tr><th id="480">480</th><td>}</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode10changeLoadEPN4llvm12MachineInstrENS1_14MachineOperandEj" title='(anonymous namespace)::HexagonOptAddrMode::changeLoad' data-type='bool (anonymous namespace)::HexagonOptAddrMode::changeLoad(llvm::MachineInstr * OldMI, llvm::MachineOperand ImmOp, unsigned int ImmOpNum)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode10changeLoadEPN4llvm12MachineInstrENS1_14MachineOperandEj">changeLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="477OldMI" title='OldMI' data-type='llvm::MachineInstr *' data-ref="477OldMI">OldMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col8 decl" id="478ImmOp" title='ImmOp' data-type='llvm::MachineOperand' data-ref="478ImmOp">ImmOp</dfn>,</td></tr>
<tr><th id="483">483</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="479ImmOpNum" title='ImmOpNum' data-type='unsigned int' data-ref="479ImmOpNum">ImmOpNum</dfn>) {</td></tr>
<tr><th id="484">484</th><td>  <em>bool</em> <dfn class="local col0 decl" id="480Changed" title='Changed' data-type='bool' data-ref="480Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="485">485</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="481BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="481BB">BB</dfn> = <a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="486">486</th><td>  <em>auto</em> <dfn class="local col2 decl" id="482UsePos" title='UsePos' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="482UsePos">UsePos</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>);</td></tr>
<tr><th id="487">487</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col3 decl" id="483InsertPt" title='InsertPt' data-type='MachineBasicBlock::instr_iterator' data-ref="483InsertPt">InsertPt</dfn> = <a class="local col2 ref" href="#482UsePos" title='UsePos' data-ref="482UsePos">UsePos</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="488">488</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#483InsertPt" title='InsertPt' data-ref="483InsertPt">InsertPt</a>;</td></tr>
<tr><th id="489">489</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="484OpStart" title='OpStart' data-type='unsigned int' data-ref="484OpStart">OpStart</dfn>;</td></tr>
<tr><th id="490">490</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="485OpEnd" title='OpEnd' data-type='unsigned int' data-ref="485OpEnd">OpEnd</dfn> = <a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="491">491</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col6 decl" id="486MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="486MIB">MIB</dfn>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <b>if</b> (<a class="local col9 ref" href="#479ImmOpNum" title='ImmOpNum' data-ref="479ImmOpNum">ImmOpNum</a> == <var>1</var>) {</td></tr>
<tr><th id="494">494</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(*<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseRegOffset" title='llvm::HexagonII::AddrMode::BaseRegOffset' data-ref="llvm::HexagonII::AddrMode::BaseRegOffset">BaseRegOffset</a>) {</td></tr>
<tr><th id="495">495</th><td>      <em>short</em> <dfn class="local col7 decl" id="487NewOpCode" title='NewOpCode' data-type='short' data-ref="487NewOpCode">NewOpCode</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_rr_ur' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE">changeAddrMode_rr_ur</a>(*<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>);</td></tr>
<tr><th id="496">496</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpCode &gt;= 0 &amp;&amp; &quot;Invalid New opcode\n&quot;) ? void (0) : __assert_fail (&quot;NewOpCode &gt;= 0 &amp;&amp; \&quot;Invalid New opcode\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 496, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#487NewOpCode" title='NewOpCode' data-ref="487NewOpCode">NewOpCode</a> &gt;= <var>0</var> &amp;&amp; <q>"Invalid New opcode\n"</q>);</td></tr>
<tr><th id="497">497</th><td>      MIB = BuildMI(*BB, InsertPt, OldMI-&gt;getDebugLoc(), HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpCode));</td></tr>
<tr><th id="498">498</th><td>      <a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="499">499</th><td>      <a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="500">500</th><td>      <a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="501">501</th><td>      <a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#478ImmOp" title='ImmOp' data-ref="478ImmOp">ImmOp</a>);</td></tr>
<tr><th id="502">502</th><td>      <a class="local col4 ref" href="#484OpStart" title='OpStart' data-ref="484OpStart">OpStart</a> = <var>4</var>;</td></tr>
<tr><th id="503">503</th><td>      <a class="local col0 ref" href="#480Changed" title='Changed' data-ref="480Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="504">504</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(*<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a> &amp;&amp;</td></tr>
<tr><th id="505">505</th><td>               <a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="506">506</th><td>      <em>short</em> <dfn class="local col8 decl" id="488NewOpCode" title='NewOpCode' data-type='short' data-ref="488NewOpCode">NewOpCode</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_io_abs' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absERKNS_12MachineInstrE">changeAddrMode_io_abs</a>(*<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>);</td></tr>
<tr><th id="507">507</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpCode &gt;= 0 &amp;&amp; &quot;Invalid New opcode\n&quot;) ? void (0) : __assert_fail (&quot;NewOpCode &gt;= 0 &amp;&amp; \&quot;Invalid New opcode\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 507, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#488NewOpCode" title='NewOpCode' data-ref="488NewOpCode">NewOpCode</a> &gt;= <var>0</var> &amp;&amp; <q>"Invalid New opcode\n"</q>);</td></tr>
<tr><th id="508">508</th><td>      MIB = BuildMI(*BB, InsertPt, OldMI-&gt;getDebugLoc(), HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpCode))</td></tr>
<tr><th id="509">509</th><td>                .add(OldMI-&gt;getOperand(<var>0</var>));</td></tr>
<tr><th id="510">510</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col9 decl" id="489GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="489GV">GV</dfn> = <a class="local col8 ref" href="#478ImmOp" title='ImmOp' data-ref="478ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="511">511</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="490Offset" title='Offset' data-type='int64_t' data-ref="490Offset">Offset</dfn> = <a class="local col8 ref" href="#478ImmOp" title='ImmOp' data-ref="478ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() + <a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>      <a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col9 ref" href="#489GV" title='GV' data-ref="489GV">GV</a>, <a class="local col0 ref" href="#490Offset" title='Offset' data-ref="490Offset">Offset</a>, <a class="local col8 ref" href="#478ImmOp" title='ImmOp' data-ref="478ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="514">514</th><td>      <a class="local col4 ref" href="#484OpStart" title='OpStart' data-ref="484OpStart">OpStart</a> = <var>3</var>;</td></tr>
<tr><th id="515">515</th><td>      <a class="local col0 ref" href="#480Changed" title='Changed' data-ref="480Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="516">516</th><td>    } <b>else</b></td></tr>
<tr><th id="517">517</th><td>      <a class="local col0 ref" href="#480Changed" title='Changed' data-ref="480Changed">Changed</a> = <b>false</b>;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[Changing]: &quot; &lt;&lt; *OldMI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[Changing]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="520">520</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[TO]: &quot; &lt;&lt; *MIB &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[TO]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="521">521</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#479ImmOpNum" title='ImmOpNum' data-ref="479ImmOpNum">ImmOpNum</a> == <var>2</var>) {</td></tr>
<tr><th id="522">522</th><td>    <b>if</b> (<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="523">523</th><td>      <em>short</em> <dfn class="local col1 decl" id="491NewOpCode" title='NewOpCode' data-type='short' data-ref="491NewOpCode">NewOpCode</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_rr_io' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioERKNS_12MachineInstrE">changeAddrMode_rr_io</a>(*<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>);</td></tr>
<tr><th id="524">524</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpCode &gt;= 0 &amp;&amp; &quot;Invalid New opcode\n&quot;) ? void (0) : __assert_fail (&quot;NewOpCode &gt;= 0 &amp;&amp; \&quot;Invalid New opcode\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 524, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#491NewOpCode" title='NewOpCode' data-ref="491NewOpCode">NewOpCode</a> &gt;= <var>0</var> &amp;&amp; <q>"Invalid New opcode\n"</q>);</td></tr>
<tr><th id="525">525</th><td>      MIB = BuildMI(*BB, InsertPt, OldMI-&gt;getDebugLoc(), HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpCode));</td></tr>
<tr><th id="526">526</th><td>      <a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="527">527</th><td>      <a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="528">528</th><td>      <a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#478ImmOp" title='ImmOp' data-ref="478ImmOp">ImmOp</a>);</td></tr>
<tr><th id="529">529</th><td>      <a class="local col4 ref" href="#484OpStart" title='OpStart' data-ref="484OpStart">OpStart</a> = <var>4</var>;</td></tr>
<tr><th id="530">530</th><td>      <a class="local col0 ref" href="#480Changed" title='Changed' data-ref="480Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="531">531</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[Changing]: &quot; &lt;&lt; *OldMI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[Changing]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="532">532</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[TO]: &quot; &lt;&lt; *MIB &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[TO]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="533">533</th><td>    }</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <b>if</b> (<a class="local col0 ref" href="#480Changed" title='Changed' data-ref="480Changed">Changed</a>)</td></tr>
<tr><th id="537">537</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="492i" title='i' data-type='unsigned int' data-ref="492i">i</dfn> = <a class="local col4 ref" href="#484OpStart" title='OpStart' data-ref="484OpStart">OpStart</a>; <a class="local col2 ref" href="#492i" title='i' data-ref="492i">i</a> &lt; <a class="local col5 ref" href="#485OpEnd" title='OpEnd' data-ref="485OpEnd">OpEnd</a>; ++<a class="local col2 ref" href="#492i" title='i' data-ref="492i">i</a>)</td></tr>
<tr><th id="538">538</th><td>      <a class="local col6 ref" href="#486MIB" title='MIB' data-ref="486MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#477OldMI" title='OldMI' data-ref="477OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#492i" title='i' data-ref="492i">i</a>));</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <b>return</b> <a class="local col0 ref" href="#480Changed" title='Changed' data-ref="480Changed">Changed</a>;</td></tr>
<tr><th id="541">541</th><td>}</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode11changeStoreEPN4llvm12MachineInstrENS1_14MachineOperandEj" title='(anonymous namespace)::HexagonOptAddrMode::changeStore' data-type='bool (anonymous namespace)::HexagonOptAddrMode::changeStore(llvm::MachineInstr * OldMI, llvm::MachineOperand ImmOp, unsigned int ImmOpNum)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode11changeStoreEPN4llvm12MachineInstrENS1_14MachineOperandEj">changeStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="493OldMI" title='OldMI' data-type='llvm::MachineInstr *' data-ref="493OldMI">OldMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="494ImmOp" title='ImmOp' data-type='llvm::MachineOperand' data-ref="494ImmOp">ImmOp</dfn>,</td></tr>
<tr><th id="544">544</th><td>                                     <em>unsigned</em> <dfn class="local col5 decl" id="495ImmOpNum" title='ImmOpNum' data-type='unsigned int' data-ref="495ImmOpNum">ImmOpNum</dfn>) {</td></tr>
<tr><th id="545">545</th><td>  <em>bool</em> <dfn class="local col6 decl" id="496Changed" title='Changed' data-type='bool' data-ref="496Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="546">546</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="497OpStart" title='OpStart' data-type='unsigned int' data-ref="497OpStart">OpStart</dfn>;</td></tr>
<tr><th id="547">547</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="498OpEnd" title='OpEnd' data-type='unsigned int' data-ref="498OpEnd">OpEnd</dfn> = <a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="548">548</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="499BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="499BB">BB</dfn> = <a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="549">549</th><td>  <em>auto</em> <dfn class="local col0 decl" id="500UsePos" title='UsePos' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="500UsePos">UsePos</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>);</td></tr>
<tr><th id="550">550</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col1 decl" id="501InsertPt" title='InsertPt' data-type='MachineBasicBlock::instr_iterator' data-ref="501InsertPt">InsertPt</dfn> = <a class="local col0 ref" href="#500UsePos" title='UsePos' data-ref="500UsePos">UsePos</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="551">551</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#501InsertPt" title='InsertPt' data-ref="501InsertPt">InsertPt</a>;</td></tr>
<tr><th id="552">552</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col2 decl" id="502MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="502MIB">MIB</dfn>;</td></tr>
<tr><th id="553">553</th><td>  <b>if</b> (<a class="local col5 ref" href="#495ImmOpNum" title='ImmOpNum' data-ref="495ImmOpNum">ImmOpNum</a> == <var>0</var>) {</td></tr>
<tr><th id="554">554</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(*<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseRegOffset" title='llvm::HexagonII::AddrMode::BaseRegOffset' data-ref="llvm::HexagonII::AddrMode::BaseRegOffset">BaseRegOffset</a>) {</td></tr>
<tr><th id="555">555</th><td>      <em>short</em> <dfn class="local col3 decl" id="503NewOpCode" title='NewOpCode' data-type='short' data-ref="503NewOpCode">NewOpCode</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_rr_ur' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE">changeAddrMode_rr_ur</a>(*<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>);</td></tr>
<tr><th id="556">556</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpCode &gt;= 0 &amp;&amp; &quot;Invalid New opcode\n&quot;) ? void (0) : __assert_fail (&quot;NewOpCode &gt;= 0 &amp;&amp; \&quot;Invalid New opcode\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 556, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#503NewOpCode" title='NewOpCode' data-ref="503NewOpCode">NewOpCode</a> &gt;= <var>0</var> &amp;&amp; <q>"Invalid New opcode\n"</q>);</td></tr>
<tr><th id="557">557</th><td>      MIB = BuildMI(*BB, InsertPt, OldMI-&gt;getDebugLoc(), HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpCode));</td></tr>
<tr><th id="558">558</th><td>      <a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="559">559</th><td>      <a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="560">560</th><td>      <a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#494ImmOp" title='ImmOp' data-ref="494ImmOp">ImmOp</a>);</td></tr>
<tr><th id="561">561</th><td>      <a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="562">562</th><td>      <a class="local col7 ref" href="#497OpStart" title='OpStart' data-ref="497OpStart">OpStart</a> = <var>4</var>;</td></tr>
<tr><th id="563">563</th><td>    } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(*<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>) {</td></tr>
<tr><th id="564">564</th><td>      <em>short</em> <dfn class="local col4 decl" id="504NewOpCode" title='NewOpCode' data-type='short' data-ref="504NewOpCode">NewOpCode</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_io_abs' data-ref="_ZNK4llvm16HexagonInstrInfo21changeAddrMode_io_absERKNS_12MachineInstrE">changeAddrMode_io_abs</a>(*<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>);</td></tr>
<tr><th id="565">565</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpCode &gt;= 0 &amp;&amp; &quot;Invalid New opcode\n&quot;) ? void (0) : __assert_fail (&quot;NewOpCode &gt;= 0 &amp;&amp; \&quot;Invalid New opcode\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 565, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#504NewOpCode" title='NewOpCode' data-ref="504NewOpCode">NewOpCode</a> &gt;= <var>0</var> &amp;&amp; <q>"Invalid New opcode\n"</q>);</td></tr>
<tr><th id="566">566</th><td>      MIB = BuildMI(*BB, InsertPt, OldMI-&gt;getDebugLoc(), HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpCode));</td></tr>
<tr><th id="567">567</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col5 decl" id="505GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="505GV">GV</dfn> = <a class="local col4 ref" href="#494ImmOp" title='ImmOp' data-ref="494ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="568">568</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="506Offset" title='Offset' data-type='int64_t' data-ref="506Offset">Offset</dfn> = <a class="local col4 ref" href="#494ImmOp" title='ImmOp' data-ref="494ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>() + <a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="569">569</th><td>      <a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col5 ref" href="#505GV" title='GV' data-ref="505GV">GV</a>, <a class="local col6 ref" href="#506Offset" title='Offset' data-ref="506Offset">Offset</a>, <a class="local col4 ref" href="#494ImmOp" title='ImmOp' data-ref="494ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="570">570</th><td>      <a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="571">571</th><td>      <a class="local col7 ref" href="#497OpStart" title='OpStart' data-ref="497OpStart">OpStart</a> = <var>3</var>;</td></tr>
<tr><th id="572">572</th><td>    }</td></tr>
<tr><th id="573">573</th><td>    <a class="local col6 ref" href="#496Changed" title='Changed' data-ref="496Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="574">574</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[Changing]: &quot; &lt;&lt; *OldMI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[Changing]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="575">575</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[TO]: &quot; &lt;&lt; *MIB &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[TO]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="576">576</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#495ImmOpNum" title='ImmOpNum' data-ref="495ImmOpNum">ImmOpNum</a> == <var>1</var> &amp;&amp; <a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="577">577</th><td>    <em>short</em> <dfn class="local col7 decl" id="507NewOpCode" title='NewOpCode' data-type='short' data-ref="507NewOpCode">NewOpCode</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_rr_io' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_ioERKNS_12MachineInstrE">changeAddrMode_rr_io</a>(*<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>);</td></tr>
<tr><th id="578">578</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpCode &gt;= 0 &amp;&amp; &quot;Invalid New opcode\n&quot;) ? void (0) : __assert_fail (&quot;NewOpCode &gt;= 0 &amp;&amp; \&quot;Invalid New opcode\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 578, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#507NewOpCode" title='NewOpCode' data-ref="507NewOpCode">NewOpCode</a> &gt;= <var>0</var> &amp;&amp; <q>"Invalid New opcode\n"</q>);</td></tr>
<tr><th id="579">579</th><td>    MIB = BuildMI(*BB, InsertPt, OldMI-&gt;getDebugLoc(), HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpCode));</td></tr>
<tr><th id="580">580</th><td>    <a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="581">581</th><td>    <a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#494ImmOp" title='ImmOp' data-ref="494ImmOp">ImmOp</a>);</td></tr>
<tr><th id="582">582</th><td>    <a class="local col7 ref" href="#497OpStart" title='OpStart' data-ref="497OpStart">OpStart</a> = <var>3</var>;</td></tr>
<tr><th id="583">583</th><td>    <a class="local col6 ref" href="#496Changed" title='Changed' data-ref="496Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="584">584</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[Changing]: &quot; &lt;&lt; *OldMI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[Changing]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="585">585</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[TO]: &quot; &lt;&lt; *MIB &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[TO]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td>  <b>if</b> (<a class="local col6 ref" href="#496Changed" title='Changed' data-ref="496Changed">Changed</a>)</td></tr>
<tr><th id="588">588</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="508i" title='i' data-type='unsigned int' data-ref="508i">i</dfn> = <a class="local col7 ref" href="#497OpStart" title='OpStart' data-ref="497OpStart">OpStart</a>; <a class="local col8 ref" href="#508i" title='i' data-ref="508i">i</a> &lt; <a class="local col8 ref" href="#498OpEnd" title='OpEnd' data-ref="498OpEnd">OpEnd</a>; ++<a class="local col8 ref" href="#508i" title='i' data-ref="508i">i</a>)</td></tr>
<tr><th id="589">589</th><td>      <a class="local col2 ref" href="#502MIB" title='MIB' data-ref="502MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#493OldMI" title='OldMI' data-ref="493OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#508i" title='i' data-ref="508i">i</a>));</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <b>return</b> <a class="local col6 ref" href="#496Changed" title='Changed' data-ref="496Changed">Changed</a>;</td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><em>short</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118HexagonOptAddrMode21getBaseWithLongOffsetERKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonOptAddrMode::getBaseWithLongOffset' data-type='short (anonymous namespace)::HexagonOptAddrMode::getBaseWithLongOffset(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_118HexagonOptAddrMode21getBaseWithLongOffsetERKN4llvm12MachineInstrE">getBaseWithLongOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="509MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="509MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="595">595</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>) == <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>) {</td></tr>
<tr><th id="596">596</th><td>    <em>short</em> <dfn class="local col0 decl" id="510TempOpCode" title='TempOpCode' data-type='short' data-ref="510TempOpCode">TempOpCode</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_io_rr' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_io_rrERKNS_12MachineInstrE">changeAddrMode_io_rr</a>(<a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>);</td></tr>
<tr><th id="597">597</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urEs" title='llvm::HexagonInstrInfo::changeAddrMode_rr_ur' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urEs">changeAddrMode_rr_ur</a>(<a class="local col0 ref" href="#510TempOpCode" title='TempOpCode' data-ref="510TempOpCode">TempOpCode</a>);</td></tr>
<tr><th id="598">598</th><td>  }</td></tr>
<tr><th id="599">599</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::changeAddrMode_rr_ur' data-ref="_ZNK4llvm16HexagonInstrInfo20changeAddrMode_rr_urERKNS_12MachineInstrE">changeAddrMode_rr_ur</a>(<a class="local col9 ref" href="#509MI" title='MI' data-ref="509MI">MI</a>);</td></tr>
<tr><th id="600">600</th><td>}</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode12changeAddAslEN4llvm3rdf8NodeAddrIPNS2_7UseNodeEEEPNS1_12MachineInstrERKNS1_14MachineOperandEj" title='(anonymous namespace)::HexagonOptAddrMode::changeAddAsl' data-type='bool (anonymous namespace)::HexagonOptAddrMode::changeAddAsl(NodeAddr&lt;llvm::rdf::UseNode *&gt; AddAslUN, llvm::MachineInstr * AddAslMI, const llvm::MachineOperand &amp; ImmOp, unsigned int ImmOpNum)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode12changeAddAslEN4llvm3rdf8NodeAddrIPNS2_7UseNodeEEEPNS1_12MachineInstrERKNS1_14MachineOperandEj">changeAddAsl</dfn>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col1 decl" id="511AddAslUN" title='AddAslUN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="511AddAslUN">AddAslUN</dfn>,</td></tr>
<tr><th id="603">603</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="512AddAslMI" title='AddAslMI' data-type='llvm::MachineInstr *' data-ref="512AddAslMI">AddAslMI</dfn>,</td></tr>
<tr><th id="604">604</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="513ImmOp" title='ImmOp' data-type='const llvm::MachineOperand &amp;' data-ref="513ImmOp">ImmOp</dfn>,</td></tr>
<tr><th id="605">605</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="514ImmOpNum" title='ImmOpNum' data-type='unsigned int' data-ref="514ImmOpNum">ImmOpNum</dfn>) {</td></tr>
<tr><th id="606">606</th><td>  <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col5 decl" id="515SA" title='SA' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="515SA">SA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col1 ref" href="#511AddAslUN" title='AddAslUN' data-ref="511AddAslUN">AddAslUN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;Processing addasl :&quot; &lt;&lt; *AddAslMI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Processing addasl :"</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#512AddAslMI" title='AddAslMI' data-ref="512AddAslMI">AddAslMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="516UNodeList" title='UNodeList' data-type='NodeList' data-ref="516UNodeList">UNodeList</dfn>;</td></tr>
<tr><th id="611">611</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::getAllRealUses' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">getAllRealUses</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_8StmtNodeEEC1ERKS4_"></a><a class="local col5 ref" href="#515SA" title='SA' data-ref="515SA">SA</a>, <span class='refarg'><a class="local col6 ref" href="#516UNodeList" title='UNodeList' data-ref="516UNodeList">UNodeList</a></span>);</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="517I" title='I' data-type='std::reverse_iterator&lt;llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="517I">I</dfn> = <a class="local col6 ref" href="#516UNodeList" title='UNodeList' data-ref="516UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZN4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(), <dfn class="local col8 decl" id="518E" title='E' data-type='std::reverse_iterator&lt;llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="518E">E</dfn> = <a class="local col6 ref" href="#516UNodeList" title='UNodeList' data-ref="516UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZN4llvm25SmallVectorTemplateCommon4rendEv">rend</a>(); <a class="local col7 ref" href="#517I" title='I' data-ref="517I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col8 ref" href="#518E" title='E' data-ref="518E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col7 ref" href="#517I" title='I' data-ref="517I">I</a>) {</td></tr>
<tr><th id="614">614</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col9 decl" id="519UseUN" title='UseUN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="519UseUN">UseUN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col7 ref" href="#517I" title='I' data-ref="517I">I</a>;</td></tr>
<tr><th id="615">615</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(UseUN.Addr-&gt;getFlags() &amp; NodeAttrs::PhiRef) &amp;&amp; &quot;Can&apos;t transform this &apos;AddAsl&apos; instruction!&quot;) ? void (0) : __assert_fail (&quot;!(UseUN.Addr-&gt;getFlags() &amp; NodeAttrs::PhiRef) &amp;&amp; \&quot;Can&apos;t transform this &apos;AddAsl&apos; instruction!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 616, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col9 ref" href="#519UseUN" title='UseUN' data-ref="519UseUN">UseUN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8NodeBase8getFlagsEv" title='llvm::rdf::NodeBase::getFlags' data-ref="_ZNK4llvm3rdf8NodeBase8getFlagsEv">getFlags</a>() &amp; <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAttrs" title='llvm::rdf::NodeAttrs' data-ref="llvm::rdf::NodeAttrs">NodeAttrs</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::NodeAttrs::PhiRef" title='llvm::rdf::NodeAttrs::PhiRef' data-ref="llvm::rdf::NodeAttrs::PhiRef">PhiRef</a>) &amp;&amp;</td></tr>
<tr><th id="616">616</th><td>           <q>"Can't transform this 'AddAsl' instruction!"</q>);</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col0 decl" id="520UseIA" title='UseIA' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="520UseIA">UseIA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col9 ref" href="#519UseUN" title='UseUN' data-ref="519UseUN">UseUN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="619">619</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[InstrNode]: &quot; &lt;&lt; Print&lt;NodeAddr&lt;InstrNode *&gt;&gt;(UseIA, *DFG) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[InstrNode]: "</q></td></tr>
<tr><th id="620">620</th><td>                      <a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_9InstrNodeEEEEE" title='llvm::rdf::operator&lt;&lt;' data-ref="_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_9InstrNodeEEEEE">&lt;&lt;</a> <a class="type" href="RDFGraph.h.html#llvm::rdf::Print" title='llvm::rdf::Print' data-ref="llvm::rdf::Print">Print</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::InstrNode" title='llvm::rdf::InstrNode' data-ref="llvm::rdf::InstrNode">InstrNode</a> *&gt;&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE" title='llvm::rdf::Print::Print&lt;T&gt;' data-ref="_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE">(</a><a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col0 ref" href="#520UseIA" title='UseIA' data-ref="520UseIA">UseIA</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="621">621</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="521UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="521UseMI">UseMI</dfn> = <a class="local col0 ref" href="#520UseIA" title='UseIA' data-ref="520UseIA">UseIA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8StmtNode7getCodeEv" title='llvm::rdf::StmtNode::getCode' data-ref="_ZNK4llvm3rdf8StmtNode7getCodeEv">getCode</a>();</td></tr>
<tr><th id="622">622</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[MI &lt;&quot; &lt;&lt; printMBBReference(*UseMI-&gt;getParent()) &lt;&lt; &quot;&gt;]: &quot; &lt;&lt; *UseMI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"[MI &lt;"</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="623">623</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt;]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="624">624</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="522UseMID" title='UseMID' data-type='const llvm::MCInstrDesc &amp;' data-ref="522UseMID">UseMID</dfn> = <a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="625">625</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HII-&gt;getAddrMode(*UseMI) == HexagonII::BaseImmOffset) ? void (0) : __assert_fail (&quot;HII-&gt;getAddrMode(*UseMI) == HexagonII::BaseImmOffset&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 625, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(*<a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>) == HexagonII::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>);</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>    <em>auto</em> <dfn class="local col3 decl" id="523UsePos" title='UsePos' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="523UsePos">UsePos</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>);</td></tr>
<tr><th id="628">628</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col4 decl" id="524InsertPt" title='InsertPt' data-type='MachineBasicBlock::instr_iterator' data-ref="524InsertPt">InsertPt</dfn> = <a class="local col3 ref" href="#523UsePos" title='UsePos' data-ref="523UsePos">UsePos</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="629">629</th><td>    <em>short</em> <dfn class="local col5 decl" id="525NewOpCode" title='NewOpCode' data-type='short' data-ref="525NewOpCode">NewOpCode</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_118HexagonOptAddrMode21getBaseWithLongOffsetERKN4llvm12MachineInstrE" title='(anonymous namespace)::HexagonOptAddrMode::getBaseWithLongOffset' data-use='c' data-ref="_ZNK12_GLOBAL__N_118HexagonOptAddrMode21getBaseWithLongOffsetERKN4llvm12MachineInstrE">getBaseWithLongOffset</a>(*<a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>);</td></tr>
<tr><th id="630">630</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpCode &gt;= 0 &amp;&amp; &quot;Invalid New opcode\n&quot;) ? void (0) : __assert_fail (&quot;NewOpCode &gt;= 0 &amp;&amp; \&quot;Invalid New opcode\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 630, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#525NewOpCode" title='NewOpCode' data-ref="525NewOpCode">NewOpCode</a> &gt;= <var>0</var> &amp;&amp; <q>"Invalid New opcode\n"</q>);</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="526OpStart" title='OpStart' data-type='unsigned int' data-ref="526OpStart">OpStart</dfn>;</td></tr>
<tr><th id="633">633</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="527OpEnd" title='OpEnd' data-type='unsigned int' data-ref="527OpEnd">OpEnd</dfn> = <a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="528BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="528BB">BB</dfn> = <a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="636">636</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="529MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="529MIB">MIB</dfn> =</td></tr>
<tr><th id="637">637</th><td>        BuildMI(*BB, InsertPt, UseMI-&gt;getDebugLoc(), HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpCode));</td></tr>
<tr><th id="638">638</th><td>    <i>// change mem(Rs + # ) -&gt; mem(Rt &lt;&lt; # + ##)</i></td></tr>
<tr><th id="639">639</th><td>    <b>if</b> (<a class="local col2 ref" href="#522UseMID" title='UseMID' data-ref="522UseMID">UseMID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>()) {</td></tr>
<tr><th id="640">640</th><td>      <a class="local col9 ref" href="#529MIB" title='MIB' data-ref="529MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="641">641</th><td>      <a class="local col9 ref" href="#529MIB" title='MIB' data-ref="529MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#512AddAslMI" title='AddAslMI' data-ref="512AddAslMI">AddAslMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="642">642</th><td>      <a class="local col9 ref" href="#529MIB" title='MIB' data-ref="529MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#512AddAslMI" title='AddAslMI' data-ref="512AddAslMI">AddAslMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="643">643</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col0 decl" id="530GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="530GV">GV</dfn> = <a class="local col3 ref" href="#513ImmOp" title='ImmOp' data-ref="513ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="644">644</th><td>      <a class="local col9 ref" href="#529MIB" title='MIB' data-ref="529MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col0 ref" href="#530GV" title='GV' data-ref="530GV">GV</a>, <a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()+<a class="local col3 ref" href="#513ImmOp" title='ImmOp' data-ref="513ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="645">645</th><td>                           <a class="local col3 ref" href="#513ImmOp" title='ImmOp' data-ref="513ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="646">646</th><td>      <a class="local col6 ref" href="#526OpStart" title='OpStart' data-ref="526OpStart">OpStart</a> = <var>3</var>;</td></tr>
<tr><th id="647">647</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#522UseMID" title='UseMID' data-ref="522UseMID">UseMID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>()) {</td></tr>
<tr><th id="648">648</th><td>      <a class="local col9 ref" href="#529MIB" title='MIB' data-ref="529MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#512AddAslMI" title='AddAslMI' data-ref="512AddAslMI">AddAslMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="649">649</th><td>      <a class="local col9 ref" href="#529MIB" title='MIB' data-ref="529MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#512AddAslMI" title='AddAslMI' data-ref="512AddAslMI">AddAslMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="650">650</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col1 decl" id="531GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="531GV">GV</dfn> = <a class="local col3 ref" href="#513ImmOp" title='ImmOp' data-ref="513ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="651">651</th><td>      <a class="local col9 ref" href="#529MIB" title='MIB' data-ref="529MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col1 ref" href="#531GV" title='GV' data-ref="531GV">GV</a>, <a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()+<a class="local col3 ref" href="#513ImmOp" title='ImmOp' data-ref="513ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="652">652</th><td>                           <a class="local col3 ref" href="#513ImmOp" title='ImmOp' data-ref="513ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="653">653</th><td>      <a class="local col9 ref" href="#529MIB" title='MIB' data-ref="529MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="654">654</th><td>      <a class="local col6 ref" href="#526OpStart" title='OpStart' data-ref="526OpStart">OpStart</a> = <var>3</var>;</td></tr>
<tr><th id="655">655</th><td>    } <b>else</b></td></tr>
<tr><th id="656">656</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 656)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled instruction"</q>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="532i" title='i' data-type='unsigned int' data-ref="532i">i</dfn> = <a class="local col6 ref" href="#526OpStart" title='OpStart' data-ref="526OpStart">OpStart</a>; <a class="local col2 ref" href="#532i" title='i' data-ref="532i">i</a> &lt; <a class="local col7 ref" href="#527OpEnd" title='OpEnd' data-ref="527OpEnd">OpEnd</a>; ++<a class="local col2 ref" href="#532i" title='i' data-ref="532i">i</a>)</td></tr>
<tr><th id="659">659</th><td>      <a class="local col9 ref" href="#529MIB" title='MIB' data-ref="529MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#532i" title='i' data-ref="532i">i</a>));</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::Deleted" title='(anonymous namespace)::HexagonOptAddrMode::Deleted' data-use='m' data-ref="(anonymousnamespace)::HexagonOptAddrMode::Deleted">Deleted</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col1 ref" href="#521UseMI" title='UseMI' data-ref="521UseMI">UseMI</a>);</td></tr>
<tr><th id="662">662</th><td>  }</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="665">665</th><td>}</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode10xformUseMIEPN4llvm12MachineInstrES3_NS1_3rdf8NodeAddrIPNS4_7UseNodeEEEj" title='(anonymous namespace)::HexagonOptAddrMode::xformUseMI' data-type='bool (anonymous namespace)::HexagonOptAddrMode::xformUseMI(llvm::MachineInstr * TfrMI, llvm::MachineInstr * UseMI, NodeAddr&lt;llvm::rdf::UseNode *&gt; UseN, unsigned int UseMOnum)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode10xformUseMIEPN4llvm12MachineInstrES3_NS1_3rdf8NodeAddrIPNS4_7UseNodeEEEj">xformUseMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="533TfrMI" title='TfrMI' data-type='llvm::MachineInstr *' data-ref="533TfrMI">TfrMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="534UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="534UseMI">UseMI</dfn>,</td></tr>
<tr><th id="668">668</th><td>                                    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col5 decl" id="535UseN" title='UseN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="535UseN">UseN</dfn>,</td></tr>
<tr><th id="669">669</th><td>                                    <em>unsigned</em> <dfn class="local col6 decl" id="536UseMOnum" title='UseMOnum' data-type='unsigned int' data-ref="536UseMOnum">UseMOnum</dfn>) {</td></tr>
<tr><th id="670">670</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="537ImmOp" title='ImmOp' data-type='const llvm::MachineOperand' data-ref="537ImmOp">ImmOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col3 ref" href="#533TfrMI" title='TfrMI' data-ref="533TfrMI">TfrMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="671">671</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="538MID" title='MID' data-type='const llvm::MCInstrDesc &amp;' data-ref="538MID">MID</dfn> = <a class="local col4 ref" href="#534UseMI" title='UseMI' data-ref="534UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="672">672</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="539Changed" title='Changed' data-type='unsigned int' data-ref="539Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (<a class="local col8 ref" href="#538MID" title='MID' data-ref="538MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7mayLoadEv" title='llvm::MCInstrDesc::mayLoad' data-ref="_ZNK4llvm11MCInstrDesc7mayLoadEv">mayLoad</a>())</td></tr>
<tr><th id="674">674</th><td>    <a class="local col9 ref" href="#539Changed" title='Changed' data-ref="539Changed">Changed</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode10changeLoadEPN4llvm12MachineInstrENS1_14MachineOperandEj" title='(anonymous namespace)::HexagonOptAddrMode::changeLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode10changeLoadEPN4llvm12MachineInstrENS1_14MachineOperandEj">changeLoad</a>(<a class="local col4 ref" href="#534UseMI" title='UseMI' data-ref="534UseMI">UseMI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col7 ref" href="#537ImmOp" title='ImmOp' data-ref="537ImmOp">ImmOp</a>, <a class="local col6 ref" href="#536UseMOnum" title='UseMOnum' data-ref="536UseMOnum">UseMOnum</a>);</td></tr>
<tr><th id="675">675</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#538MID" title='MID' data-ref="538MID">MID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8mayStoreEv" title='llvm::MCInstrDesc::mayStore' data-ref="_ZNK4llvm11MCInstrDesc8mayStoreEv">mayStore</a>())</td></tr>
<tr><th id="676">676</th><td>    <a class="local col9 ref" href="#539Changed" title='Changed' data-ref="539Changed">Changed</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode11changeStoreEPN4llvm12MachineInstrENS1_14MachineOperandEj" title='(anonymous namespace)::HexagonOptAddrMode::changeStore' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode11changeStoreEPN4llvm12MachineInstrENS1_14MachineOperandEj">changeStore</a>(<a class="local col4 ref" href="#534UseMI" title='UseMI' data-ref="534UseMI">UseMI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col7 ref" href="#537ImmOp" title='ImmOp' data-ref="537ImmOp">ImmOp</a>, <a class="local col6 ref" href="#536UseMOnum" title='UseMOnum' data-ref="536UseMOnum">UseMOnum</a>);</td></tr>
<tr><th id="677">677</th><td>  <b>else</b> <b>if</b> (UseMI-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_addasl_rrri&apos; in namespace &apos;llvm::Hexagon&apos;">S2_addasl_rrri</span>)</td></tr>
<tr><th id="678">678</th><td>    <a class="local col9 ref" href="#539Changed" title='Changed' data-ref="539Changed">Changed</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode12changeAddAslEN4llvm3rdf8NodeAddrIPNS2_7UseNodeEEEPNS1_12MachineInstrERKNS1_14MachineOperandEj" title='(anonymous namespace)::HexagonOptAddrMode::changeAddAsl' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode12changeAddAslEN4llvm3rdf8NodeAddrIPNS2_7UseNodeEEEPNS1_12MachineInstrERKNS1_14MachineOperandEj">changeAddAsl</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_7UseNodeEEC1ERKS4_"></a><a class="local col5 ref" href="#535UseN" title='UseN' data-ref="535UseN">UseN</a>, <a class="local col4 ref" href="#534UseMI" title='UseMI' data-ref="534UseMI">UseMI</a>, <a class="local col7 ref" href="#537ImmOp" title='ImmOp' data-ref="537ImmOp">ImmOp</a>, <a class="local col6 ref" href="#536UseMOnum" title='UseMOnum' data-ref="536UseMOnum">UseMOnum</a>);</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <b>if</b> (<a class="local col9 ref" href="#539Changed" title='Changed' data-ref="539Changed">Changed</a>)</td></tr>
<tr><th id="681">681</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::Deleted" title='(anonymous namespace)::HexagonOptAddrMode::Deleted' data-use='m' data-ref="(anonymousnamespace)::HexagonOptAddrMode::Deleted">Deleted</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col4 ref" href="#534UseMI" title='UseMI' data-ref="534UseMI">UseMI</a>);</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <b>return</b> <a class="local col9 ref" href="#539Changed" title='Changed' data-ref="539Changed">Changed</a>;</td></tr>
<tr><th id="684">684</th><td>}</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode12processBlockEN4llvm3rdf8NodeAddrIPNS2_9BlockNodeEEE" title='(anonymous namespace)::HexagonOptAddrMode::processBlock' data-type='bool (anonymous namespace)::HexagonOptAddrMode::processBlock(NodeAddr&lt;llvm::rdf::BlockNode *&gt; BA)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode12processBlockEN4llvm3rdf8NodeAddrIPNS2_9BlockNodeEEE">processBlock</dfn>(<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::BlockNode" title='llvm::rdf::BlockNode' data-ref="llvm::rdf::BlockNode">BlockNode</a> *&gt; <dfn class="local col0 decl" id="540BA" title='BA' data-type='NodeAddr&lt;llvm::rdf::BlockNode *&gt;' data-ref="540BA">BA</dfn>) {</td></tr>
<tr><th id="687">687</th><td>  <em>bool</em> <dfn class="local col1 decl" id="541Changed" title='Changed' data-type='bool' data-ref="541Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="542IA" title='IA' data-type='llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt;' data-ref="542IA">IA</dfn> : <a class="local col0 ref" href="#540BA" title='BA' data-ref="540BA">BA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::BlockNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8CodeNode7membersERKNS0_13DataFlowGraphE" title='llvm::rdf::CodeNode::members' data-ref="_ZNK4llvm3rdf8CodeNode7membersERKNS0_13DataFlowGraphE">members</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>)) {</td></tr>
<tr><th id="690">690</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf13DataFlowGraph6IsCodeENS0_8NodeAddrIPNS0_8NodeBaseEEE" title='llvm::rdf::DataFlowGraph::IsCode' data-ref="_ZN4llvm3rdf13DataFlowGraph6IsCodeENS0_8NodeAddrIPNS0_8NodeBaseEEE">IsCode</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAttrs" title='llvm::rdf::NodeAttrs' data-ref="llvm::rdf::NodeAttrs">NodeAttrs</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::NodeAttrs::Stmt" title='llvm::rdf::NodeAttrs::Stmt' data-ref="llvm::rdf::NodeAttrs::Stmt">Stmt</a>&gt;(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_8NodeBaseEEC1ERKS4_"></a><a class="local col2 ref" href="#542IA" title='IA' data-ref="542IA">IA</a>))</td></tr>
<tr><th id="691">691</th><td>      <b>continue</b>;</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>    <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col3 decl" id="543SA" title='SA' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="543SA">SA</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col2 ref" href="#542IA" title='IA' data-ref="542IA">IA</a>;</td></tr>
<tr><th id="694">694</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="544MI" title='MI' data-type='llvm::MachineInstr *' data-ref="544MI">MI</dfn> = <a class="local col3 ref" href="#543SA" title='SA' data-ref="543SA">SA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8StmtNode7getCodeEv" title='llvm::rdf::StmtNode::getCode' data-ref="_ZNK4llvm3rdf8StmtNode7getCodeEv">getCode</a>();</td></tr>
<tr><th id="695">695</th><td>    <b>if</b> ((MI-&gt;getOpcode() != Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span> ||</td></tr>
<tr><th id="696">696</th><td>         !MI-&gt;getOperand(<var>1</var>).isGlobal()) &amp;&amp;</td></tr>
<tr><th id="697">697</th><td>        (MI-&gt;getOpcode() != Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span> ||</td></tr>
<tr><th id="698">698</th><td>         !MI-&gt;getOperand(<var>2</var>).isImm() || HII-&gt;isConstExtended(*MI)))</td></tr>
<tr><th id="699">699</th><td>    <b>continue</b>;</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;[Analyzing &quot; &lt;&lt; HII-&gt;getName(MI-&gt;getOpcode()) &lt;&lt; &quot;]: &quot; &lt;&lt; *MI &lt;&lt; &quot;\n\t[InstrNode]: &quot; &lt;&lt; Print&lt;NodeAddr&lt;InstrNode *&gt;&gt;(IA, *DFG) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"[Analyzing "</q> &lt;&lt; HII-&gt;<span class='error' title="no member named &apos;getName&apos; in &apos;llvm::HexagonInstrInfo&apos;">getName</span>(MI-&gt;getOpcode())</td></tr>
<tr><th id="702">702</th><td>                      &lt;&lt; <q>"]: "</q> &lt;&lt; *MI &lt;&lt; <q>"\n\t[InstrNode]: "</q></td></tr>
<tr><th id="703">703</th><td>                      &lt;&lt; Print&lt;NodeAddr&lt;InstrNode *&gt;&gt;(IA, *DFG) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>    <a class="typedef" href="RDFGraph.h.html#llvm::rdf::NodeList" title='llvm::rdf::NodeList' data-type='SmallVector&lt;NodeAddr&lt;llvm::rdf::NodeBase *&gt;, 4&gt;' data-ref="llvm::rdf::NodeList">NodeList</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="545UNodeList" title='UNodeList' data-type='NodeList' data-ref="545UNodeList">UNodeList</dfn>;</td></tr>
<tr><th id="706">706</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::getAllRealUses' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode14getAllRealUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">getAllRealUses</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_8StmtNodeEEC1ERKS4_"></a><a class="local col3 ref" href="#543SA" title='SA' data-ref="543SA">SA</a>, <span class='refarg'><a class="local col5 ref" href="#545UNodeList" title='UNodeList' data-ref="545UNodeList">UNodeList</a></span>);</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode18allValidCandidatesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::allValidCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode18allValidCandidatesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEERNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">allValidCandidates</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_8StmtNodeEEC1ERKS4_"></a><a class="local col3 ref" href="#543SA" title='SA' data-ref="543SA">SA</a>, <span class='refarg'><a class="local col5 ref" href="#545UNodeList" title='UNodeList' data-ref="545UNodeList">UNodeList</a></span>))</td></tr>
<tr><th id="709">709</th><td>      <b>continue</b>;</td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td>    <i>// Analyze all uses of 'add'. If the output of 'add' is used as an address</i></td></tr>
<tr><th id="712">712</th><td><i>    // in the base+immediate addressing mode load/store instructions, see if</i></td></tr>
<tr><th id="713">713</th><td><i>    // they can be updated to use the immediate value as an offet. Thus,</i></td></tr>
<tr><th id="714">714</th><td><i>    // providing us the opportunity to eliminate 'add'.</i></td></tr>
<tr><th id="715">715</th><td><i>    // Ex: Rx= add(Rt,#12)</i></td></tr>
<tr><th id="716">716</th><td><i>    //     memw(Rx+#0) = Rs</i></td></tr>
<tr><th id="717">717</th><td><i>    // This can be replaced with memw(Rt+#12) = Rs</i></td></tr>
<tr><th id="718">718</th><td><i>    //</i></td></tr>
<tr><th id="719">719</th><td><i>    // This transformation is only performed if all uses can be updated and</i></td></tr>
<tr><th id="720">720</th><td><i>    // the offset isn't required to be constant extended.</i></td></tr>
<tr><th id="721">721</th><td>    <b>if</b> (MI-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>) {</td></tr>
<tr><th id="722">722</th><td>      <a class="local col1 ref" href="#541Changed" title='Changed' data-ref="541Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE" title='(anonymous namespace)::HexagonOptAddrMode::processAddUses' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode14processAddUsesEN4llvm3rdf8NodeAddrIPNS2_8StmtNodeEEEPNS1_12MachineInstrERKNS1_11SmallVectorINS3_IPNS2_8NodeBaseEEELj4EEE">processAddUses</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_8StmtNodeEEC1ERKS4_"></a><a class="local col3 ref" href="#543SA" title='SA' data-ref="543SA">SA</a>, <a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI">MI</a>, <a class="local col5 ref" href="#545UNodeList" title='UNodeList' data-ref="545UNodeList">UNodeList</a>);</td></tr>
<tr><th id="723">723</th><td>      <b>continue</b>;</td></tr>
<tr><th id="724">724</th><td>    }</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>    <em>short</em> <dfn class="local col6 decl" id="546SizeInc" title='SizeInc' data-type='short' data-ref="546SizeInc">SizeInc</dfn> = <var>0</var>;</td></tr>
<tr><th id="727">727</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="547DefR" title='DefR' data-type='unsigned int' data-ref="547DefR">DefR</dfn> = <a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="728">728</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::HexagonOptAddrMode::InstrEvalMap" title='(anonymous namespace)::HexagonOptAddrMode::InstrEvalMap' data-type='DenseMap&lt;llvm::MachineInstr *, bool&gt;' data-ref="(anonymousnamespace)::HexagonOptAddrMode::InstrEvalMap">InstrEvalMap</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col8 decl" id="548InstrEvalResult" title='InstrEvalResult' data-type='InstrEvalMap' data-ref="548InstrEvalResult">InstrEvalResult</dfn>;</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>    <i>// Analyze all uses and calculate increase in size. Perform the optimization</i></td></tr>
<tr><th id="731">731</th><td><i>    // only if there is no increase in size.</i></td></tr>
<tr><th id="732">732</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode11analyzeUsesEjRKN4llvm11SmallVectorINS1_3rdf8NodeAddrIPNS3_8NodeBaseEEELj4EEERNS1_8DenseMapIPNS1_12MachineInstrE1280098" title='(anonymous namespace)::HexagonOptAddrMode::analyzeUses' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode11analyzeUsesEjRKN4llvm11SmallVectorINS1_3rdf8NodeAddrIPNS3_8NodeBaseEEELj4EEERNS1_8DenseMapIPNS1_12MachineInstrE1280098">analyzeUses</a>(<a class="local col7 ref" href="#547DefR" title='DefR' data-ref="547DefR">DefR</a>, <a class="local col5 ref" href="#545UNodeList" title='UNodeList' data-ref="545UNodeList">UNodeList</a>, <span class='refarg'><a class="local col8 ref" href="#548InstrEvalResult" title='InstrEvalResult' data-ref="548InstrEvalResult">InstrEvalResult</a></span>, <span class='refarg'><a class="local col6 ref" href="#546SizeInc" title='SizeInc' data-ref="546SizeInc">SizeInc</a></span>))</td></tr>
<tr><th id="733">733</th><td>      <b>continue</b>;</td></tr>
<tr><th id="734">734</th><td>    <b>if</b> (<a class="local col6 ref" href="#546SizeInc" title='SizeInc' data-ref="546SizeInc">SizeInc</a> &gt; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CodeGrowthLimit" title='CodeGrowthLimit' data-use='m' data-ref="CodeGrowthLimit">CodeGrowthLimit</a>)</td></tr>
<tr><th id="735">735</th><td>      <b>continue</b>;</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>    <em>bool</em> <dfn class="local col9 decl" id="549KeepTfr" title='KeepTfr' data-type='bool' data-ref="549KeepTfr">KeepTfr</dfn> = <b>false</b>;</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;\t[Total reached uses] : &quot; &lt;&lt; UNodeList.size() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t[Total reached uses] : "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col5 ref" href="#545UNodeList" title='UNodeList' data-ref="545UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()</td></tr>
<tr><th id="740">740</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="741">741</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;\t[Processing Reached Uses] ===\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t[Processing Reached Uses] ===\n"</q>);</td></tr>
<tr><th id="742">742</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="550I" title='I' data-type='std::reverse_iterator&lt;llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="550I">I</dfn> = <a class="local col5 ref" href="#545UNodeList" title='UNodeList' data-ref="545UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon6rbeginEv" title='llvm::SmallVectorTemplateCommon::rbegin' data-ref="_ZN4llvm25SmallVectorTemplateCommon6rbeginEv">rbegin</a>(), <dfn class="local col1 decl" id="551E" title='E' data-type='std::reverse_iterator&lt;llvm::rdf::NodeAddr&lt;llvm::rdf::NodeBase *&gt; *&gt;' data-ref="551E">E</dfn> = <a class="local col5 ref" href="#545UNodeList" title='UNodeList' data-ref="545UNodeList">UNodeList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4rendEv" title='llvm::SmallVectorTemplateCommon::rend' data-ref="_ZN4llvm25SmallVectorTemplateCommon4rendEv">rend</a>(); <a class="local col0 ref" href="#550I" title='I' data-ref="550I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col1 ref" href="#551E" title='E' data-ref="551E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col0 ref" href="#550I" title='I' data-ref="550I">I</a>) {</td></tr>
<tr><th id="743">743</th><td>      <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::UseNode" title='llvm::rdf::UseNode' data-ref="llvm::rdf::UseNode">UseNode</a> *&gt; <dfn class="local col2 decl" id="552UseN" title='UseN' data-type='NodeAddr&lt;llvm::rdf::UseNode *&gt;' data-ref="552UseN">UseN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col0 ref" href="#550I" title='I' data-ref="550I">I</a>;</td></tr>
<tr><th id="744">744</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(UseN.Addr-&gt;getFlags() &amp; NodeAttrs::PhiRef) &amp;&amp; &quot;Found a PhiRef node as a real reached use!!&quot;) ? void (0) : __assert_fail (&quot;!(UseN.Addr-&gt;getFlags() &amp; NodeAttrs::PhiRef) &amp;&amp; \&quot;Found a PhiRef node as a real reached use!!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp&quot;, 745, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col2 ref" href="#552UseN" title='UseN' data-ref="552UseN">UseN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8NodeBase8getFlagsEv" title='llvm::rdf::NodeBase::getFlags' data-ref="_ZNK4llvm3rdf8NodeBase8getFlagsEv">getFlags</a>() &amp; <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAttrs" title='llvm::rdf::NodeAttrs' data-ref="llvm::rdf::NodeAttrs">NodeAttrs</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::NodeAttrs::PhiRef" title='llvm::rdf::NodeAttrs::PhiRef' data-ref="llvm::rdf::NodeAttrs::PhiRef">PhiRef</a>) &amp;&amp;</td></tr>
<tr><th id="745">745</th><td>             <q>"Found a PhiRef node as a real reached use!!"</q>);</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>      <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::StmtNode" title='llvm::rdf::StmtNode' data-ref="llvm::rdf::StmtNode">StmtNode</a> *&gt; <dfn class="local col3 decl" id="553OwnerN" title='OwnerN' data-type='NodeAddr&lt;llvm::rdf::StmtNode *&gt;' data-ref="553OwnerN">OwnerN</dfn> = <a class="ref fake" href="RDFGraph.h.html#_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE" title='llvm::rdf::NodeAddr::NodeAddr&lt;T&gt;' data-ref="_ZN4llvm3rdf8NodeAddrC1ERKNS0_8NodeAddrIT_EE"></a><a class="local col2 ref" href="#552UseN" title='UseN' data-ref="552UseN">UseN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE" title='llvm::rdf::RefNode::getOwner' data-ref="_ZN4llvm3rdf7RefNode8getOwnerERKNS0_13DataFlowGraphE">getOwner</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="748">748</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="554UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="554UseMI">UseMI</dfn> = <a class="local col3 ref" href="#553OwnerN" title='OwnerN' data-ref="553OwnerN">OwnerN</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::StmtNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8StmtNode7getCodeEv" title='llvm::rdf::StmtNode::getCode' data-ref="_ZNK4llvm3rdf8StmtNode7getCodeEv">getCode</a>();</td></tr>
<tr><th id="749">749</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;\t\t[MI &lt;&quot; &lt;&lt; printMBBReference(*UseMI-&gt;getParent()) &lt;&lt; &quot;&gt;]: &quot; &lt;&lt; *UseMI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\t\t[MI &lt;"</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col4 ref" href="#554UseMI" title='UseMI' data-ref="554UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="750">750</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt;]: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#554UseMI" title='UseMI' data-ref="554UseMI">UseMI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>      <em>int</em> <dfn class="local col5 decl" id="555UseMOnum" title='UseMOnum' data-type='int' data-ref="555UseMOnum">UseMOnum</dfn> = -<var>1</var>;</td></tr>
<tr><th id="753">753</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="556NumOperands" title='NumOperands' data-type='unsigned int' data-ref="556NumOperands">NumOperands</dfn> = <a class="local col4 ref" href="#554UseMI" title='UseMI' data-ref="554UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="754">754</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="557j" title='j' data-type='unsigned int' data-ref="557j">j</dfn> = <var>0</var>; <a class="local col7 ref" href="#557j" title='j' data-ref="557j">j</a> &lt; <a class="local col6 ref" href="#556NumOperands" title='NumOperands' data-ref="556NumOperands">NumOperands</a> - <var>1</var>; ++<a class="local col7 ref" href="#557j" title='j' data-ref="557j">j</a>) {</td></tr>
<tr><th id="755">755</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="558op" title='op' data-type='const llvm::MachineOperand &amp;' data-ref="558op">op</dfn> = <a class="local col4 ref" href="#554UseMI" title='UseMI' data-ref="554UseMI">UseMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#557j" title='j' data-ref="557j">j</a>);</td></tr>
<tr><th id="756">756</th><td>        <b>if</b> (<a class="local col8 ref" href="#558op" title='op' data-ref="558op">op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#558op" title='op' data-ref="558op">op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col7 ref" href="#547DefR" title='DefR' data-ref="547DefR">DefR</a> == <a class="local col8 ref" href="#558op" title='op' data-ref="558op">op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="757">757</th><td>          <a class="local col5 ref" href="#555UseMOnum" title='UseMOnum' data-ref="555UseMOnum">UseMOnum</a> = <a class="local col7 ref" href="#557j" title='j' data-ref="557j">j</a>;</td></tr>
<tr><th id="758">758</th><td>      }</td></tr>
<tr><th id="759">759</th><td>      <i>// It is possible that the register will not be found in any operand.</i></td></tr>
<tr><th id="760">760</th><td><i>      // This could happen, for example, when DefR = R4, but the used</i></td></tr>
<tr><th id="761">761</th><td><i>      // register is D2.</i></td></tr>
<tr><th id="762">762</th><td><i></i></td></tr>
<tr><th id="763">763</th><td><i>      // Change UseMI if replacement is possible. If any replacement failed,</i></td></tr>
<tr><th id="764">764</th><td><i>      // or wasn't attempted, make sure to keep the TFR.</i></td></tr>
<tr><th id="765">765</th><td>      <em>bool</em> <dfn class="local col9 decl" id="559Xformed" title='Xformed' data-type='bool' data-ref="559Xformed">Xformed</dfn> = <b>false</b>;</td></tr>
<tr><th id="766">766</th><td>      <b>if</b> (<a class="local col5 ref" href="#555UseMOnum" title='UseMOnum' data-ref="555UseMOnum">UseMOnum</a> &gt;= <var>0</var> &amp;&amp; <a class="local col8 ref" href="#548InstrEvalResult" title='InstrEvalResult' data-ref="548InstrEvalResult">InstrEvalResult</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#554UseMI" title='UseMI' data-ref="554UseMI">UseMI</a>]</a>)</td></tr>
<tr><th id="767">767</th><td>        <a class="local col9 ref" href="#559Xformed" title='Xformed' data-ref="559Xformed">Xformed</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode10xformUseMIEPN4llvm12MachineInstrES3_NS1_3rdf8NodeAddrIPNS4_7UseNodeEEEj" title='(anonymous namespace)::HexagonOptAddrMode::xformUseMI' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode10xformUseMIEPN4llvm12MachineInstrES3_NS1_3rdf8NodeAddrIPNS4_7UseNodeEEEj">xformUseMI</a>(<a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI">MI</a>, <a class="local col4 ref" href="#554UseMI" title='UseMI' data-ref="554UseMI">UseMI</a>, <a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::UseNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_7UseNodeEEC1ERKS4_"></a><a class="local col2 ref" href="#552UseN" title='UseN' data-ref="552UseN">UseN</a>, <a class="local col5 ref" href="#555UseMOnum" title='UseMOnum' data-ref="555UseMOnum">UseMOnum</a>);</td></tr>
<tr><th id="768">768</th><td>      <a class="local col1 ref" href="#541Changed" title='Changed' data-ref="541Changed">Changed</a> |=  <a class="local col9 ref" href="#559Xformed" title='Xformed' data-ref="559Xformed">Xformed</a>;</td></tr>
<tr><th id="769">769</th><td>      <a class="local col9 ref" href="#549KeepTfr" title='KeepTfr' data-ref="549KeepTfr">KeepTfr</a> |= !<a class="local col9 ref" href="#559Xformed" title='Xformed' data-ref="559Xformed">Xformed</a>;</td></tr>
<tr><th id="770">770</th><td>    }</td></tr>
<tr><th id="771">771</th><td>    <b>if</b> (!<a class="local col9 ref" href="#549KeepTfr" title='KeepTfr' data-ref="549KeepTfr">KeepTfr</a>)</td></tr>
<tr><th id="772">772</th><td>      <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::Deleted" title='(anonymous namespace)::HexagonOptAddrMode::Deleted' data-use='m' data-ref="(anonymousnamespace)::HexagonOptAddrMode::Deleted">Deleted</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI">MI</a>);</td></tr>
<tr><th id="773">773</th><td>  }</td></tr>
<tr><th id="774">774</th><td>  <b>return</b> <a class="local col1 ref" href="#541Changed" title='Changed' data-ref="541Changed">Changed</a>;</td></tr>
<tr><th id="775">775</th><td>}</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118HexagonOptAddrMode20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonOptAddrMode::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonOptAddrMode::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="560MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="560MF">MF</dfn>) {</td></tr>
<tr><th id="778">778</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col0 ref" href="#560MF" title='MF' data-ref="560MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="779">779</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <em>bool</em> <dfn class="local col1 decl" id="561Changed" title='Changed' data-type='bool' data-ref="561Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="782">782</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="562HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="562HST">HST</dfn> = <a class="local col0 ref" href="#560MF" title='MF' data-ref="560MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="783">783</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::MRI" title='(anonymous namespace)::HexagonOptAddrMode::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonOptAddrMode::MRI">MRI</a> = &amp;<a class="local col0 ref" href="#560MF" title='MF' data-ref="560MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="784">784</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HII" title='(anonymous namespace)::HexagonOptAddrMode::HII' data-use='w' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HII">HII</a> = <a class="local col2 ref" href="#562HST" title='HST' data-ref="562HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="785">785</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::HRI" title='(anonymous namespace)::HexagonOptAddrMode::HRI' data-use='w' data-ref="(anonymousnamespace)::HexagonOptAddrMode::HRI">HRI</a> = <a class="local col2 ref" href="#562HST" title='HST' data-ref="562HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="786">786</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="563MDF" title='MDF' data-type='const llvm::MachineDominanceFrontier &amp;' data-ref="563MDF">MDF</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominanceFrontier.h.html#llvm::MachineDominanceFrontier" title='llvm::MachineDominanceFrontier' data-ref="llvm::MachineDominanceFrontier">MachineDominanceFrontier</a>&gt;();</td></tr>
<tr><th id="787">787</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::MDT" title='(anonymous namespace)::HexagonOptAddrMode::MDT' data-use='w' data-ref="(anonymousnamespace)::HexagonOptAddrMode::MDT">MDT</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="788">788</th><td>  <em>const</em> <a class="type" href="RDFGraph.h.html#llvm::rdf::TargetOperandInfo" title='llvm::rdf::TargetOperandInfo' data-ref="llvm::rdf::TargetOperandInfo">TargetOperandInfo</a> <span class='error' title="no matching constructor for initialization of &apos;const llvm::rdf::TargetOperandInfo&apos;"><dfn class="local col4 decl" id="564TOI" title='TOI' data-type='const llvm::rdf::TargetOperandInfo' data-ref="564TOI">TOI</dfn></span>(*HII);</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <a class="type" href="RDFGraph.h.html#llvm::rdf::DataFlowGraph" title='llvm::rdf::DataFlowGraph' data-ref="llvm::rdf::DataFlowGraph">DataFlowGraph</a> <dfn class="local col5 decl" id="565G" title='G' data-type='llvm::rdf::DataFlowGraph' data-ref="565G">G</dfn>(MF, *HII, *HRI, *MDT, MDF, TOI);</td></tr>
<tr><th id="791">791</th><td>  <i>// Need to keep dead phis because we can propagate uses of registers into</i></td></tr>
<tr><th id="792">792</th><td><i>  // nodes dominated by those would-be phis.</i></td></tr>
<tr><th id="793">793</th><td>  <a class="local col5 ref" href="#565G" title='G' data-ref="565G">G</a>.<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf13DataFlowGraph5buildEj" title='llvm::rdf::DataFlowGraph::build' data-ref="_ZN4llvm3rdf13DataFlowGraph5buildEj">build</a>(<a class="type" href="RDFGraph.h.html#llvm::rdf::BuildOptions" title='llvm::rdf::BuildOptions' data-ref="llvm::rdf::BuildOptions">BuildOptions</a>::<a class="enum" href="RDFGraph.h.html#llvm::rdf::BuildOptions::KeepDeadPhis" title='llvm::rdf::BuildOptions::KeepDeadPhis' data-ref="llvm::rdf::BuildOptions::KeepDeadPhis">KeepDeadPhis</a>);</td></tr>
<tr><th id="794">794</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='w' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a> = &amp;<a class="local col5 ref" href="#565G" title='G' data-ref="565G">G</a>;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <a class="type" href="RDFLiveness.h.html#llvm::rdf::Liveness" title='llvm::rdf::Liveness' data-ref="llvm::rdf::Liveness">Liveness</a> <dfn class="local col6 decl" id="566L" title='L' data-type='llvm::rdf::Liveness' data-ref="566L">L</dfn><a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdf8LivenessC1ERNS_19MachineRegisterInfoERKNS0_13DataFlowGraphE" title='llvm::rdf::Liveness::Liveness' data-ref="_ZN4llvm3rdf8LivenessC1ERNS_19MachineRegisterInfoERKNS0_13DataFlowGraphE">(</a>*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::MRI" title='(anonymous namespace)::HexagonOptAddrMode::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::MRI">MRI</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>);</td></tr>
<tr><th id="797">797</th><td>  <a class="local col6 ref" href="#566L" title='L' data-ref="566L">L</a>.<a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdf8Liveness14computePhiInfoEv" title='llvm::rdf::Liveness::computePhiInfo' data-ref="_ZN4llvm3rdf8Liveness14computePhiInfoEv">computePhiInfo</a>();</td></tr>
<tr><th id="798">798</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::LV" title='(anonymous namespace)::HexagonOptAddrMode::LV' data-use='w' data-ref="(anonymousnamespace)::HexagonOptAddrMode::LV">LV</a> = &amp;<a class="local col6 ref" href="#566L" title='L' data-ref="566L">L</a>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::Deleted" title='(anonymous namespace)::HexagonOptAddrMode::Deleted' data-use='m' data-ref="(anonymousnamespace)::HexagonOptAddrMode::Deleted">Deleted</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::FuncNode" title='llvm::rdf::FuncNode' data-ref="llvm::rdf::FuncNode">FuncNode</a> *&gt; <dfn class="local col7 decl" id="567FA" title='FA' data-type='NodeAddr&lt;llvm::rdf::FuncNode *&gt;' data-ref="567FA">FA</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf13DataFlowGraph7getFuncEv" title='llvm::rdf::DataFlowGraph::getFunc' data-ref="_ZNK4llvm3rdf13DataFlowGraph7getFuncEv">getFunc</a>();</td></tr>
<tr><th id="802">802</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;opt-addr-mode&quot;)) { dbgs() &lt;&lt; &quot;==== [RefMap#]=====:\n &quot; &lt;&lt; Print&lt;NodeAddr&lt;FuncNode *&gt;&gt;(FA, *DFG) &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"==== [RefMap#]=====:\n "</q></td></tr>
<tr><th id="803">803</th><td>                    <a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_8FuncNodeEEEEE" title='llvm::rdf::operator&lt;&lt;' data-ref="_ZN4llvm3rdflsERNS_11raw_ostreamERKNS0_5PrintINS0_8NodeAddrIPNS0_8FuncNodeEEEEE">&lt;&lt;</a> <a class="type" href="RDFGraph.h.html#llvm::rdf::Print" title='llvm::rdf::Print' data-ref="llvm::rdf::Print">Print</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::FuncNode" title='llvm::rdf::FuncNode' data-ref="llvm::rdf::FuncNode">FuncNode</a> *&gt;&gt;<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE" title='llvm::rdf::Print::Print&lt;T&gt;' data-ref="_ZN4llvm3rdf5PrintC1ERKT_RKNS0_13DataFlowGraphE">(</a><a class="local col7 ref" href="#567FA" title='FA' data-ref="567FA">FA</a>, *<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>  <b>for</b> (<a class="type" href="RDFGraph.h.html#llvm::rdf::NodeAddr" title='llvm::rdf::NodeAddr' data-ref="llvm::rdf::NodeAddr">NodeAddr</a>&lt;<a class="type" href="RDFGraph.h.html#llvm::rdf::BlockNode" title='llvm::rdf::BlockNode' data-ref="llvm::rdf::BlockNode">BlockNode</a> *&gt; <dfn class="local col8 decl" id="568BA" title='BA' data-type='NodeAddr&lt;llvm::rdf::BlockNode *&gt;' data-ref="568BA">BA</dfn> : <a class="local col7 ref" href="#567FA" title='FA' data-ref="567FA">FA</a>.<a class="ref" href="RDFGraph.h.html#llvm::rdf::NodeAddr::Addr" title='llvm::rdf::NodeAddr&lt;llvm::rdf::FuncNode *&gt;::Addr' data-ref="llvm::rdf::NodeAddr::Addr">Addr</a>-&gt;<a class="ref" href="RDFGraph.h.html#_ZNK4llvm3rdf8CodeNode7membersERKNS0_13DataFlowGraphE" title='llvm::rdf::CodeNode::members' data-ref="_ZNK4llvm3rdf8CodeNode7membersERKNS0_13DataFlowGraphE">members</a>(*<a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::DFG" title='(anonymous namespace)::HexagonOptAddrMode::DFG' data-use='r' data-ref="(anonymousnamespace)::HexagonOptAddrMode::DFG">DFG</a>))</td></tr>
<tr><th id="806">806</th><td>    <a class="local col1 ref" href="#561Changed" title='Changed' data-ref="561Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_118HexagonOptAddrMode12processBlockEN4llvm3rdf8NodeAddrIPNS2_9BlockNodeEEE" title='(anonymous namespace)::HexagonOptAddrMode::processBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrMode12processBlockEN4llvm3rdf8NodeAddrIPNS2_9BlockNodeEEE">processBlock</a>(<a class="ref fake" href="RDFGraph.h.html#334" title='llvm::rdf::NodeAddr&lt;llvm::rdf::BlockNode *&gt;::NodeAddr' data-ref="_ZN4llvm3rdf8NodeAddrIPNS0_9BlockNodeEEC1ERKS4_"></a><a class="local col8 ref" href="#568BA" title='BA' data-ref="568BA">BA</a>);</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="569MI" title='MI' data-type='llvm::MachineInstr *' data-ref="569MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::HexagonOptAddrMode::Deleted" title='(anonymous namespace)::HexagonOptAddrMode::Deleted' data-ref="(anonymousnamespace)::HexagonOptAddrMode::Deleted">Deleted</a>)</td></tr>
<tr><th id="809">809</th><td>    <a class="local col9 ref" href="#569MI" title='MI' data-ref="569MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <b>if</b> (<a class="local col1 ref" href="#561Changed" title='Changed' data-ref="561Changed">Changed</a>) {</td></tr>
<tr><th id="812">812</th><td>    <a class="local col5 ref" href="#565G" title='G' data-ref="565G">G</a>.<a class="ref" href="RDFGraph.h.html#_ZN4llvm3rdf13DataFlowGraph5buildEj" title='llvm::rdf::DataFlowGraph::build' data-ref="_ZN4llvm3rdf13DataFlowGraph5buildEj">build</a>();</td></tr>
<tr><th id="813">813</th><td>    <a class="local col6 ref" href="#566L" title='L' data-ref="566L">L</a>.<a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdf8Liveness14computeLiveInsEv" title='llvm::rdf::Liveness::computeLiveIns' data-ref="_ZN4llvm3rdf8Liveness14computeLiveInsEv">computeLiveIns</a>();</td></tr>
<tr><th id="814">814</th><td>    <a class="local col6 ref" href="#566L" title='L' data-ref="566L">L</a>.<a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdf8Liveness12resetLiveInsEv" title='llvm::rdf::Liveness::resetLiveIns' data-ref="_ZN4llvm3rdf8Liveness12resetLiveInsEv">resetLiveIns</a>();</td></tr>
<tr><th id="815">815</th><td>    <a class="local col6 ref" href="#566L" title='L' data-ref="566L">L</a>.<a class="ref" href="RDFLiveness.h.html#_ZN4llvm3rdf8Liveness10resetKillsEv" title='llvm::rdf::Liveness::resetKills' data-ref="_ZN4llvm3rdf8Liveness10resetKillsEv">resetKills</a>();</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  <b>return</b> <a class="local col1 ref" href="#561Changed" title='Changed' data-ref="561Changed">Changed</a>;</td></tr>
<tr><th id="819">819</th><td>}</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="822">822</th><td><i>//                         Public Constructor Functions</i></td></tr>
<tr><th id="823">823</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createHexagonOptAddrModeEv" title='llvm::createHexagonOptAddrMode' data-ref="_ZN4llvm24createHexagonOptAddrModeEv">createHexagonOptAddrMode</dfn>() {</td></tr>
<tr><th id="826">826</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonOptAddrMode" title='(anonymous namespace)::HexagonOptAddrMode' data-ref="(anonymousnamespace)::HexagonOptAddrMode">HexagonOptAddrMode</a><a class="tu ref" href="#_ZN12_GLOBAL__N_118HexagonOptAddrModeC1Ev" title='(anonymous namespace)::HexagonOptAddrMode::HexagonOptAddrMode' data-use='c' data-ref="_ZN12_GLOBAL__N_118HexagonOptAddrModeC1Ev">(</a>);</td></tr>
<tr><th id="827">827</th><td>}</td></tr>
<tr><th id="828">828</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
