
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005815                       # Number of seconds simulated
sim_ticks                                  5814735000                       # Number of ticks simulated
final_tick                                 5814735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101770                       # Simulator instruction rate (inst/s)
host_op_rate                                   197915                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101371931                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706904                       # Number of bytes of host memory used
host_seconds                                    57.36                       # Real time elapsed on the host
sim_insts                                     5837564                       # Number of instructions simulated
sim_ops                                      11352502                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          104000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           57984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              161984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       104000                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         104000                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1625                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              906                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2531                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           17885596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9971908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               27857503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      17885596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          17885596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          17885596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9971908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              27857503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1625.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       906.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5670                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2531                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  161984                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   161984                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                142                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                109                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               194                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     5814642000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2531                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1903                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      521                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       88                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          877                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     182.586089                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    114.254637                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    231.665576                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           532     60.66%     60.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          162     18.47%     79.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           58      6.61%     85.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           32      3.65%     89.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           29      3.31%     92.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           15      1.71%     94.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.25%     95.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.14%     96.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      3.19%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           877                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       104000                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        57984                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 17885595.818210117519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9971907.576183609664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1625                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          906                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     62657500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    135230500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38558.46                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    149261.04                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     150431750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                197888000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12655000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      59435.70                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 78185.70                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         27.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      27.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.22                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.22                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1645                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  64.99                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2297369.42                       # Average gap between requests
system.mem_ctrl.pageHitRate                     64.99                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2698920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1419330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9838920                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          98342400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              35077230                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               7093440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        296187960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        198800160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1120667040                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1770125400                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             304.420649                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5719071000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      14736500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       41600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    4552095500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    517706750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       39046750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    649549500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3627120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1908885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8232420                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          306705360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              72269160                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              21951840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        901425930                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        669021120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         539565600                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2525169165                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             434.270722                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5598002000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      46625000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      129740000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1878996500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1742236500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       40318250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   1976818750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1819541                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1819541                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            181459                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1003424                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  649793                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              83450                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1003424                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             526494                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           476930                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        80569                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2132788                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1720014                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5270                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           449                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1702234                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           268                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5814735000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11629471                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             269614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9093849                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1819541                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1176287                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11100978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  365200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1711                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1702084                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1280                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           11555235                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.560842                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.771644                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2017171     17.46%     17.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1040235      9.00%     26.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8497829     73.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11555235                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.156459                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.781966                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1141360                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1564022                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7782854                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                884399                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 182600                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               16334639                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                644237                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 182600                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2089803                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  256482                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1748                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7690575                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1334027                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               15672262                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                321107                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    41                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 548598                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 423731                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               21                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            14075709                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              37790463                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27596625                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             10575                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10047188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4028521                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1245696                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2697090                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1953742                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            180825                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            70750                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15031307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 631                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12602512                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            469795                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3679435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6574526                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            615                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11555235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.090632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.721270                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2529515     21.89%     21.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5448928     47.16%     69.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3576792     30.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11555235                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3963085     75.69%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    215      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 883368     16.87%     92.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                389572      7.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48117      0.38%      0.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8561010     67.93%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5457      0.04%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   500      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  830      0.01%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  288      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 281      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2235418     17.74%     86.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1741956     13.82%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5623      0.04%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           3014      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12602512                       # Type of FU issued
system.cpu.iq.rate                           1.083670                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5236280                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.415495                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           42445017                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18690764                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12155782                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               21317                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              21864                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         8260                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17780358                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   10317                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           856592                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       759556                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2807                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1274                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       286228                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          173                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 182600                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  127882                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 17732                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15031938                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            137966                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2697090                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1953742                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                237                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    997                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 16628                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1274                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          90395                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       101503                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               191898                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12219796                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2132569                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            382716                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3852147                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1140202                       # Number of branches executed
system.cpu.iew.exec_stores                    1719578                       # Number of stores executed
system.cpu.iew.exec_rate                     1.050761                       # Inst execution rate
system.cpu.iew.wb_sent                       12179610                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12164042                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8501401                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15624036                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.045967                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.544123                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3359831                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            181574                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     11249421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.009163                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.891722                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4421518     39.30%     39.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2303304     20.47%     59.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4524599     40.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11249421                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5837564                       # Number of instructions committed
system.cpu.commit.committedOps               11352502                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3605048                       # Number of memory references committed
system.cpu.commit.loads                       1937534                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1106007                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5898                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11281708                       # Number of committed integer instructions.
system.cpu.commit.function_calls               408331                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        31200      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7709031     67.91%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5414      0.05%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              497      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.01%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1935172     17.05%     85.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1665298     14.67%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2362      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2216      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11352502                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4524599                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     21437155                       # The number of ROB reads
system.cpu.rob.rob_writes                    29731295                       # The number of ROB writes
system.cpu.timesIdled                             831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           74236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5837564                       # Number of Instructions Simulated
system.cpu.committedOps                      11352502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.992179                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.992179                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.501963                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.501963                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21591541                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9209293                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5717                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5105                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2031232                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1626330                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5783099                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.926735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2938118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1572.026752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.926735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23510445                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23510445                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1269182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1269182                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1667067                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1667067                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2936249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2936249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2936249                       # number of overall hits
system.cpu.dcache.overall_hits::total         2936249                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1590                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1590                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          733                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          733                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         2323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2323                       # number of overall misses
system.cpu.dcache.overall_misses::total          2323                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44072500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44072500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    163081500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    163081500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    207154000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    207154000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    207154000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    207154000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1270772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1270772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2938572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2938572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2938572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2938572                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001251                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000440                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000440                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000791                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27718.553459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27718.553459                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 222484.993179                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 222484.993179                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89175.204477                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89175.204477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89175.204477                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89175.204477                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          445                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1395                       # number of writebacks
system.cpu.dcache.writebacks::total              1395                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          453                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          454                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          454                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1137                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          732                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          732                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1869                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29071000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29071000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162300000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162300000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    191371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    191371000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    191371000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    191371000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000895                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000636                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25568.161829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25568.161829                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 221721.311475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 221721.311475                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102392.188336                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102392.188336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102392.188336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102392.188336                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1613                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.592835                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1701558                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            924.257469                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.592835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13618513                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13618513                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1699717                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699717                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1699717                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699717                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1699717                       # number of overall hits
system.cpu.icache.overall_hits::total         1699717                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2367                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2367                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2367                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2367                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2367                       # number of overall misses
system.cpu.icache.overall_misses::total          2367                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    176808000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    176808000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    176808000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    176808000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    176808000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    176808000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1702084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1702084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1702084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1702084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1702084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1702084                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001391                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001391                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001391                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001391                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001391                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74697.084918                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74697.084918                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74697.084918                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74697.084918                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74697.084918                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74697.084918                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1101                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          525                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          525                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          525                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          525                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          525                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          525                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1842                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1842                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1842                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1842                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1842                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1842                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145953500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145953500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145953500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145953500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145953500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145953500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001082                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001082                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001082                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001082                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79236.427796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79236.427796                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79236.427796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79236.427796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79236.427796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79236.427796                       # average overall mshr miss latency
system.cpu.icache.replacements                   1329                       # number of replacements
system.l2bus.snoop_filter.tot_requests           6653                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2978                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1395                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1566                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                732                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               732                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2979                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5012                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5351                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10363                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       117824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       208896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   326720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                19                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3730                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015818                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.124786                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3671     98.42%     98.42% # Request fanout histogram
system.l2bus.snoop_fanout::1                       59      1.58%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3730                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              6116500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4602500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             4673498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2099.274020                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   5105                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2531                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.016989                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1409.516655                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   689.757364                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.344120                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.168398                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.512518                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2512                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2253                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.613281                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                43379                       # Number of tag accesses
system.l2cache.tags.data_accesses               43379                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         1395                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1395                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           32                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               32                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          216                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          931                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1147                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             216                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             963                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1179                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            216                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            963                       # number of overall hits
system.l2cache.overall_hits::total               1179                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          700                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            700                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1626                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1832                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1626                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           906                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2532                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1626                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          906                       # number of overall misses
system.l2cache.overall_misses::total             2532                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    160877000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    160877000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    141003000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     17997000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    159000000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    141003000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    178874000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    319877000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    141003000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    178874000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    319877000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         1395                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1395                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          732                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          732                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1842                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1137                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2979                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1842                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1869                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3711                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1842                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1869                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3711                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.956284                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.956284                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.882736                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.181179                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.614971                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.882736                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.484751                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.682296                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.882736                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.484751                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.682296                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 229824.285714                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 229824.285714                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86717.712177                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 87364.077670                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86790.393013                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86717.712177                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 197432.671082                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 126333.728278                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86717.712177                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 197432.671082                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 126333.728278                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1626                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          206                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1832                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1626                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          906                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2532                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1626                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          906                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2532                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    159477000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    159477000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    137753000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17585000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    155338000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    137753000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    177062000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    314815000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    137753000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    177062000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    314815000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.956284                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.956284                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.882736                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.181179                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.614971                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.882736                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.484751                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.682296                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.882736                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.484751                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.682296                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 227824.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 227824.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84718.942189                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85364.077670                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84791.484716                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84718.942189                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 195432.671082                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 124334.518167                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84718.942189                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 195432.671082                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 124334.518167                       # average overall mshr miss latency
system.l2cache.replacements                        19                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2550                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           19                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1831                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                19                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                700                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               700                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1831                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5081                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       161984                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2531                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2531    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2531                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1275000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6327500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2102.836650                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2531                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2531                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1410.199027                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   692.637623                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.043036                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.021138                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.064173                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2531                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2272                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.077240                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                43027                       # Number of tag accesses
system.l3cache.tags.data_accesses               43027                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          700                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            700                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1625                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1831                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1625                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           906                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2531                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1625                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          906                       # number of overall misses
system.l3cache.overall_misses::total             2531                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    153177000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    153177000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    123128000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     15731000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    138859000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    123128000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    168908000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    292036000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    123128000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    168908000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    292036000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1625                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1831                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1625                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          906                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2531                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1625                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          906                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2531                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 218824.285714                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 218824.285714                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75771.076923                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 76364.077670                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75837.793555                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75771.076923                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 186432.671082                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 115383.642829                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75771.076923                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 186432.671082                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 115383.642829                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          700                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          700                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1625                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          206                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1831                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1625                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          906                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2531                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1625                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          906                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2531                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    151777000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    151777000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119878000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15319000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    135197000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    119878000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    167096000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    286974000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    119878000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    167096000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    286974000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 216824.285714                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 216824.285714                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73771.076923                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74364.077670                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73837.793555                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73771.076923                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 184432.671082                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 113383.642829                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73771.076923                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 184432.671082                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 113383.642829                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2531                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5814735000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1831                       # Transaction distribution
system.membus.trans_dist::ReadExReq               700                       # Transaction distribution
system.membus.trans_dist::ReadExResp              700                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1831                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       161984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       161984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  161984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2531                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1265500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6828500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
