$date
	Sun Oct 23 02:43:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#929764
b1100 !
1"
#929766
b1100 &
b1100 %
1$
#929767
0"
#929770
b110 &
b110 %
#929774
b11 &
b11 %
#929778
b1010 &
b1010 %
#929782
b101 &
b101 %
#929786
b10000 &
b10000 %
#929790
b1000 &
b1000 %
#929794
b100 &
b100 %
#929798
b10 &
b10 %
#929802
b1 &
b1 %
1#
#929806
b0 &
0#
b0 %
0$
#1902759
b100 !
1"
#1902762
b100 &
b100 %
1$
#1902763
0"
#1902766
b10 &
b10 %
#1902770
b1 &
b1 %
1#
#1902774
b0 &
0#
b0 %
0$
#2939215
b1000 !
1"
#2939218
b1000 &
b1000 %
1$
#2939219
0"
#2939222
b100 &
b100 %
#2939226
b10 &
b10 %
#2939230
b1 &
1#
b1 %
#2939234
b0 &
b0 %
0#
0$
#4500012
