
BKIT_Assignment_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a18  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003304  08009ba0  08009ba0  0000aba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cea4  0800cea4  0000e218  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cea4  0800cea4  0000dea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ceac  0800ceac  0000e218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ceac  0800ceac  0000deac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ceb0  0800ceb0  0000deb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000218  20000000  0800ceb4  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e218  2**0
                  CONTENTS
 10 .bss          00000548  20000218  20000218  0000e218  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000760  20000760  0000e218  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e218  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c42d  00000000  00000000  0000e248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004960  00000000  00000000  0002a675  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001928  00000000  00000000  0002efd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013a5  00000000  00000000  00030900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e20  00000000  00000000  00031ca5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000222ae  00000000  00000000  00058ac5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5b9e  00000000  00000000  0007ad73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00160911  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000685c  00000000  00000000  00160954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  001671b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000218 	.word	0x20000218
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009b88 	.word	0x08009b88

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000021c 	.word	0x2000021c
 80001c4:	08009b88 	.word	0x08009b88

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004fa:	463b      	mov	r3, r7
 80004fc:	2200      	movs	r2, #0
 80004fe:	601a      	str	r2, [r3, #0]
 8000500:	605a      	str	r2, [r3, #4]
 8000502:	609a      	str	r2, [r3, #8]
 8000504:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000506:	4b39      	ldr	r3, [pc, #228]	@ (80005ec <MX_ADC1_Init+0xf8>)
 8000508:	4a39      	ldr	r2, [pc, #228]	@ (80005f0 <MX_ADC1_Init+0xfc>)
 800050a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800050c:	4b37      	ldr	r3, [pc, #220]	@ (80005ec <MX_ADC1_Init+0xf8>)
 800050e:	2200      	movs	r2, #0
 8000510:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000512:	4b36      	ldr	r3, [pc, #216]	@ (80005ec <MX_ADC1_Init+0xf8>)
 8000514:	2200      	movs	r2, #0
 8000516:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000518:	4b34      	ldr	r3, [pc, #208]	@ (80005ec <MX_ADC1_Init+0xf8>)
 800051a:	2201      	movs	r2, #1
 800051c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800051e:	4b33      	ldr	r3, [pc, #204]	@ (80005ec <MX_ADC1_Init+0xf8>)
 8000520:	2200      	movs	r2, #0
 8000522:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000524:	4b31      	ldr	r3, [pc, #196]	@ (80005ec <MX_ADC1_Init+0xf8>)
 8000526:	2200      	movs	r2, #0
 8000528:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800052c:	4b2f      	ldr	r3, [pc, #188]	@ (80005ec <MX_ADC1_Init+0xf8>)
 800052e:	2200      	movs	r2, #0
 8000530:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000532:	4b2e      	ldr	r3, [pc, #184]	@ (80005ec <MX_ADC1_Init+0xf8>)
 8000534:	4a2f      	ldr	r2, [pc, #188]	@ (80005f4 <MX_ADC1_Init+0x100>)
 8000536:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000538:	4b2c      	ldr	r3, [pc, #176]	@ (80005ec <MX_ADC1_Init+0xf8>)
 800053a:	2200      	movs	r2, #0
 800053c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800053e:	4b2b      	ldr	r3, [pc, #172]	@ (80005ec <MX_ADC1_Init+0xf8>)
 8000540:	2205      	movs	r2, #5
 8000542:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000544:	4b29      	ldr	r3, [pc, #164]	@ (80005ec <MX_ADC1_Init+0xf8>)
 8000546:	2200      	movs	r2, #0
 8000548:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800054c:	4b27      	ldr	r3, [pc, #156]	@ (80005ec <MX_ADC1_Init+0xf8>)
 800054e:	2201      	movs	r2, #1
 8000550:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000552:	4826      	ldr	r0, [pc, #152]	@ (80005ec <MX_ADC1_Init+0xf8>)
 8000554:	f005 fa1a 	bl	800598c <HAL_ADC_Init>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800055e:	f001 f9f0 	bl	8001942 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000562:	2308      	movs	r3, #8
 8000564:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000566:	2301      	movs	r3, #1
 8000568:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800056a:	2301      	movs	r3, #1
 800056c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800056e:	463b      	mov	r3, r7
 8000570:	4619      	mov	r1, r3
 8000572:	481e      	ldr	r0, [pc, #120]	@ (80005ec <MX_ADC1_Init+0xf8>)
 8000574:	f005 fa4e 	bl	8005a14 <HAL_ADC_ConfigChannel>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800057e:	f001 f9e0 	bl	8001942 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8000582:	2302      	movs	r3, #2
 8000584:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000586:	463b      	mov	r3, r7
 8000588:	4619      	mov	r1, r3
 800058a:	4818      	ldr	r0, [pc, #96]	@ (80005ec <MX_ADC1_Init+0xf8>)
 800058c:	f005 fa42 	bl	8005a14 <HAL_ADC_ConfigChannel>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000596:	f001 f9d4 	bl	8001942 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 800059a:	2303      	movs	r3, #3
 800059c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800059e:	463b      	mov	r3, r7
 80005a0:	4619      	mov	r1, r3
 80005a2:	4812      	ldr	r0, [pc, #72]	@ (80005ec <MX_ADC1_Init+0xf8>)
 80005a4:	f005 fa36 	bl	8005a14 <HAL_ADC_ConfigChannel>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 80005ae:	f001 f9c8 	bl	8001942 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
 80005b2:	2304      	movs	r3, #4
 80005b4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005b6:	463b      	mov	r3, r7
 80005b8:	4619      	mov	r1, r3
 80005ba:	480c      	ldr	r0, [pc, #48]	@ (80005ec <MX_ADC1_Init+0xf8>)
 80005bc:	f005 fa2a 	bl	8005a14 <HAL_ADC_ConfigChannel>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 80005c6:	f001 f9bc 	bl	8001942 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 5;
 80005ca:	2305      	movs	r3, #5
 80005cc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ce:	463b      	mov	r3, r7
 80005d0:	4619      	mov	r1, r3
 80005d2:	4806      	ldr	r0, [pc, #24]	@ (80005ec <MX_ADC1_Init+0xf8>)
 80005d4:	f005 fa1e 	bl	8005a14 <HAL_ADC_ConfigChannel>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d001      	beq.n	80005e2 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80005de:	f001 f9b0 	bl	8001942 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005e2:	bf00      	nop
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	20000234 	.word	0x20000234
 80005f0:	40012000 	.word	0x40012000
 80005f4:	0f000001 	.word	0x0f000001

080005f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b08a      	sub	sp, #40	@ 0x28
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000600:	f107 0314 	add.w	r3, r7, #20
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
 8000608:	605a      	str	r2, [r3, #4]
 800060a:	609a      	str	r2, [r3, #8]
 800060c:	60da      	str	r2, [r3, #12]
 800060e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a3c      	ldr	r2, [pc, #240]	@ (8000708 <HAL_ADC_MspInit+0x110>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d171      	bne.n	80006fe <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800061a:	2300      	movs	r3, #0
 800061c:	613b      	str	r3, [r7, #16]
 800061e:	4b3b      	ldr	r3, [pc, #236]	@ (800070c <HAL_ADC_MspInit+0x114>)
 8000620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000622:	4a3a      	ldr	r2, [pc, #232]	@ (800070c <HAL_ADC_MspInit+0x114>)
 8000624:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000628:	6453      	str	r3, [r2, #68]	@ 0x44
 800062a:	4b38      	ldr	r3, [pc, #224]	@ (800070c <HAL_ADC_MspInit+0x114>)
 800062c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800062e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000632:	613b      	str	r3, [r7, #16]
 8000634:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	60fb      	str	r3, [r7, #12]
 800063a:	4b34      	ldr	r3, [pc, #208]	@ (800070c <HAL_ADC_MspInit+0x114>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	4a33      	ldr	r2, [pc, #204]	@ (800070c <HAL_ADC_MspInit+0x114>)
 8000640:	f043 0304 	orr.w	r3, r3, #4
 8000644:	6313      	str	r3, [r2, #48]	@ 0x30
 8000646:	4b31      	ldr	r3, [pc, #196]	@ (800070c <HAL_ADC_MspInit+0x114>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	f003 0304 	and.w	r3, r3, #4
 800064e:	60fb      	str	r3, [r7, #12]
 8000650:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	60bb      	str	r3, [r7, #8]
 8000656:	4b2d      	ldr	r3, [pc, #180]	@ (800070c <HAL_ADC_MspInit+0x114>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	4a2c      	ldr	r2, [pc, #176]	@ (800070c <HAL_ADC_MspInit+0x114>)
 800065c:	f043 0302 	orr.w	r3, r3, #2
 8000660:	6313      	str	r3, [r2, #48]	@ 0x30
 8000662:	4b2a      	ldr	r3, [pc, #168]	@ (800070c <HAL_ADC_MspInit+0x114>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	f003 0302 	and.w	r3, r3, #2
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800066e:	2307      	movs	r3, #7
 8000670:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000672:	2303      	movs	r3, #3
 8000674:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000676:	2300      	movs	r3, #0
 8000678:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	4619      	mov	r1, r3
 8000680:	4823      	ldr	r0, [pc, #140]	@ (8000710 <HAL_ADC_MspInit+0x118>)
 8000682:	f006 f873 	bl	800676c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000686:	2303      	movs	r3, #3
 8000688:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800068a:	2303      	movs	r3, #3
 800068c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	2300      	movs	r3, #0
 8000690:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000692:	f107 0314 	add.w	r3, r7, #20
 8000696:	4619      	mov	r1, r3
 8000698:	481e      	ldr	r0, [pc, #120]	@ (8000714 <HAL_ADC_MspInit+0x11c>)
 800069a:	f006 f867 	bl	800676c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800069e:	4b1e      	ldr	r3, [pc, #120]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006a0:	4a1e      	ldr	r2, [pc, #120]	@ (800071c <HAL_ADC_MspInit+0x124>)
 80006a2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80006a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006b0:	4b19      	ldr	r3, [pc, #100]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006b6:	4b18      	ldr	r3, [pc, #96]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006bc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006be:	4b16      	ldr	r3, [pc, #88]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80006c4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006c6:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006cc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006ce:	4b12      	ldr	r3, [pc, #72]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006d4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006d6:	4b10      	ldr	r3, [pc, #64]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006d8:	2200      	movs	r2, #0
 80006da:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80006dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006de:	2200      	movs	r2, #0
 80006e0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006e2:	480d      	ldr	r0, [pc, #52]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006e4:	f005 fcc6 	bl	8006074 <HAL_DMA_Init>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80006ee:	f001 f928 	bl	8001942 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a08      	ldr	r2, [pc, #32]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80006f8:	4a07      	ldr	r2, [pc, #28]	@ (8000718 <HAL_ADC_MspInit+0x120>)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006fe:	bf00      	nop
 8000700:	3728      	adds	r7, #40	@ 0x28
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40012000 	.word	0x40012000
 800070c:	40023800 	.word	0x40023800
 8000710:	40020800 	.word	0x40020800
 8000714:	40020400 	.word	0x40020400
 8000718:	2000027c 	.word	0x2000027c
 800071c:	40026410 	.word	0x40026410

08000720 <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000726:	2200      	movs	r2, #0
 8000728:	2108      	movs	r1, #8
 800072a:	482f      	ldr	r0, [pc, #188]	@ (80007e8 <button_scan+0xc8>)
 800072c:	f006 f9ba 	bl	8006aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000730:	2201      	movs	r2, #1
 8000732:	2108      	movs	r1, #8
 8000734:	482c      	ldr	r0, [pc, #176]	@ (80007e8 <button_scan+0xc8>)
 8000736:	f006 f9b5 	bl	8006aa4 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 800073a:	230a      	movs	r3, #10
 800073c:	2202      	movs	r2, #2
 800073e:	492b      	ldr	r1, [pc, #172]	@ (80007ec <button_scan+0xcc>)
 8000740:	482b      	ldr	r0, [pc, #172]	@ (80007f0 <button_scan+0xd0>)
 8000742:	f006 ffee 	bl	8007722 <HAL_SPI_Receive>

	int button_index = 0;
 8000746:	2300      	movs	r3, #0
 8000748:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 800074a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800074e:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000750:	2300      	movs	r3, #0
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	e03f      	b.n	80007d6 <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	2b00      	cmp	r3, #0
 800075a:	db06      	blt.n	800076a <button_scan+0x4a>
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2b03      	cmp	r3, #3
 8000760:	dc03      	bgt.n	800076a <button_scan+0x4a>
			button_index = i + 4;
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	3304      	adds	r3, #4
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	e018      	b.n	800079c <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	2b03      	cmp	r3, #3
 800076e:	dd07      	ble.n	8000780 <button_scan+0x60>
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	2b07      	cmp	r3, #7
 8000774:	dc04      	bgt.n	8000780 <button_scan+0x60>
			button_index = 7 - i;
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	f1c3 0307 	rsb	r3, r3, #7
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	e00d      	b.n	800079c <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2b07      	cmp	r3, #7
 8000784:	dd06      	ble.n	8000794 <button_scan+0x74>
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	2b0b      	cmp	r3, #11
 800078a:	dc03      	bgt.n	8000794 <button_scan+0x74>
			button_index = i + 4;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	3304      	adds	r3, #4
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	e003      	b.n	800079c <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	f1c3 0317 	rsb	r3, r3, #23
 800079a:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 800079c:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <button_scan+0xcc>)
 800079e:	881a      	ldrh	r2, [r3, #0]
 80007a0:	897b      	ldrh	r3, [r7, #10]
 80007a2:	4013      	ands	r3, r2
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d005      	beq.n	80007b6 <button_scan+0x96>
			button_count[button_index] = 0;
 80007aa:	4a12      	ldr	r2, [pc, #72]	@ (80007f4 <button_scan+0xd4>)
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	2100      	movs	r1, #0
 80007b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80007b4:	e009      	b.n	80007ca <button_scan+0xaa>
		else
			button_count[button_index]++;
 80007b6:	4a0f      	ldr	r2, [pc, #60]	@ (80007f4 <button_scan+0xd4>)
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007be:	3301      	adds	r3, #1
 80007c0:	b299      	uxth	r1, r3
 80007c2:	4a0c      	ldr	r2, [pc, #48]	@ (80007f4 <button_scan+0xd4>)
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 80007ca:	897b      	ldrh	r3, [r7, #10]
 80007cc:	085b      	lsrs	r3, r3, #1
 80007ce:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3301      	adds	r3, #1
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2b0f      	cmp	r3, #15
 80007da:	ddbc      	ble.n	8000756 <button_scan+0x36>
	}
}
 80007dc:	bf00      	nop
 80007de:	bf00      	nop
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40020c00 	.word	0x40020c00
 80007ec:	200002fc 	.word	0x200002fc
 80007f0:	200005e4 	.word	0x200005e4
 80007f4:	200002dc 	.word	0x200002dc

080007f8 <crc16>:
    0x4e00, 0x8ec1, 0x8f81, 0x4f40, 0x8d01, 0x4dc0, 0x4c80, 0x8c41,
    0x4400, 0x84c1, 0x8581, 0x4540, 0x8701, 0x47c0, 0x4680, 0x8641,
    0x8201, 0x42c0, 0x4380, 0x8341, 0x4100, 0x81c1, 0x8081, 0x4040
};

uint16_t crc16(const uint8_t *data, uint16_t length_bytes){
 80007f8:	b480      	push	{r7}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	460b      	mov	r3, r1
 8000802:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8000804:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000808:	81fb      	strh	r3, [r7, #14]
    for(int i = 0; i < length_bytes; i++){
 800080a:	2300      	movs	r3, #0
 800080c:	60bb      	str	r3, [r7, #8]
 800080e:	e019      	b.n	8000844 <crc16+0x4c>
        if(i == 3 || i == 4) continue;
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	2b03      	cmp	r3, #3
 8000814:	d012      	beq.n	800083c <crc16+0x44>
 8000816:	68bb      	ldr	r3, [r7, #8]
 8000818:	2b04      	cmp	r3, #4
 800081a:	d00f      	beq.n	800083c <crc16+0x44>
        crc = (crc >> 8) ^ lookup_table[(crc ^ (uint16_t)data[i]) & 0x00FF];
 800081c:	89fb      	ldrh	r3, [r7, #14]
 800081e:	0a1b      	lsrs	r3, r3, #8
 8000820:	b29a      	uxth	r2, r3
 8000822:	89fb      	ldrh	r3, [r7, #14]
 8000824:	68b9      	ldr	r1, [r7, #8]
 8000826:	6878      	ldr	r0, [r7, #4]
 8000828:	4401      	add	r1, r0
 800082a:	7809      	ldrb	r1, [r1, #0]
 800082c:	404b      	eors	r3, r1
 800082e:	b2db      	uxtb	r3, r3
 8000830:	490a      	ldr	r1, [pc, #40]	@ (800085c <crc16+0x64>)
 8000832:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000836:	4053      	eors	r3, r2
 8000838:	81fb      	strh	r3, [r7, #14]
 800083a:	e000      	b.n	800083e <crc16+0x46>
        if(i == 3 || i == 4) continue;
 800083c:	bf00      	nop
    for(int i = 0; i < length_bytes; i++){
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	3301      	adds	r3, #1
 8000842:	60bb      	str	r3, [r7, #8]
 8000844:	887b      	ldrh	r3, [r7, #2]
 8000846:	68ba      	ldr	r2, [r7, #8]
 8000848:	429a      	cmp	r2, r3
 800084a:	dbe1      	blt.n	8000810 <crc16+0x18>
    }
    return crc;
 800084c:	89fb      	ldrh	r3, [r7, #14]
}
 800084e:	4618      	mov	r0, r3
 8000850:	3714      	adds	r7, #20
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	20000000 	.word	0x20000000

08000860 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	607b      	str	r3, [r7, #4]
 800086a:	4b0c      	ldr	r3, [pc, #48]	@ (800089c <MX_DMA_Init+0x3c>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a0b      	ldr	r2, [pc, #44]	@ (800089c <MX_DMA_Init+0x3c>)
 8000870:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b09      	ldr	r3, [pc, #36]	@ (800089c <MX_DMA_Init+0x3c>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000882:	2200      	movs	r2, #0
 8000884:	2100      	movs	r1, #0
 8000886:	2038      	movs	r0, #56	@ 0x38
 8000888:	f005 fbbd 	bl	8006006 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800088c:	2038      	movs	r0, #56	@ 0x38
 800088e:	f005 fbd6 	bl	800603e <HAL_NVIC_EnableIRQ>

}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40023800 	.word	0x40023800

080008a0 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08e      	sub	sp, #56	@ 0x38
 80008a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]
 80008b6:	615a      	str	r2, [r3, #20]
 80008b8:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80008ba:	463b      	mov	r3, r7
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
 80008c6:	611a      	str	r2, [r3, #16]
 80008c8:	615a      	str	r2, [r3, #20]
 80008ca:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80008cc:	4b2f      	ldr	r3, [pc, #188]	@ (800098c <MX_FSMC_Init+0xec>)
 80008ce:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80008d2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80008d4:	4b2d      	ldr	r3, [pc, #180]	@ (800098c <MX_FSMC_Init+0xec>)
 80008d6:	4a2e      	ldr	r2, [pc, #184]	@ (8000990 <MX_FSMC_Init+0xf0>)
 80008d8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80008da:	4b2c      	ldr	r3, [pc, #176]	@ (800098c <MX_FSMC_Init+0xec>)
 80008dc:	2200      	movs	r2, #0
 80008de:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80008e0:	4b2a      	ldr	r3, [pc, #168]	@ (800098c <MX_FSMC_Init+0xec>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80008e6:	4b29      	ldr	r3, [pc, #164]	@ (800098c <MX_FSMC_Init+0xec>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80008ec:	4b27      	ldr	r3, [pc, #156]	@ (800098c <MX_FSMC_Init+0xec>)
 80008ee:	2210      	movs	r2, #16
 80008f0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80008f2:	4b26      	ldr	r3, [pc, #152]	@ (800098c <MX_FSMC_Init+0xec>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80008f8:	4b24      	ldr	r3, [pc, #144]	@ (800098c <MX_FSMC_Init+0xec>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80008fe:	4b23      	ldr	r3, [pc, #140]	@ (800098c <MX_FSMC_Init+0xec>)
 8000900:	2200      	movs	r2, #0
 8000902:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000904:	4b21      	ldr	r3, [pc, #132]	@ (800098c <MX_FSMC_Init+0xec>)
 8000906:	2200      	movs	r2, #0
 8000908:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800090a:	4b20      	ldr	r3, [pc, #128]	@ (800098c <MX_FSMC_Init+0xec>)
 800090c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000910:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000912:	4b1e      	ldr	r3, [pc, #120]	@ (800098c <MX_FSMC_Init+0xec>)
 8000914:	2200      	movs	r2, #0
 8000916:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000918:	4b1c      	ldr	r3, [pc, #112]	@ (800098c <MX_FSMC_Init+0xec>)
 800091a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800091e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000920:	4b1a      	ldr	r3, [pc, #104]	@ (800098c <MX_FSMC_Init+0xec>)
 8000922:	2200      	movs	r2, #0
 8000924:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000926:	4b19      	ldr	r3, [pc, #100]	@ (800098c <MX_FSMC_Init+0xec>)
 8000928:	2200      	movs	r2, #0
 800092a:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 800092c:	4b17      	ldr	r3, [pc, #92]	@ (800098c <MX_FSMC_Init+0xec>)
 800092e:	2200      	movs	r2, #0
 8000930:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000932:	230f      	movs	r3, #15
 8000934:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000936:	230f      	movs	r3, #15
 8000938:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800093a:	233c      	movs	r3, #60	@ 0x3c
 800093c:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 800093e:	2300      	movs	r3, #0
 8000940:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8000942:	2310      	movs	r3, #16
 8000944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8000946:	2311      	movs	r3, #17
 8000948:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800094a:	2300      	movs	r3, #0
 800094c:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 800094e:	2308      	movs	r3, #8
 8000950:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000952:	230f      	movs	r3, #15
 8000954:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000956:	2309      	movs	r3, #9
 8000958:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800095e:	2310      	movs	r3, #16
 8000960:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000962:	2311      	movs	r3, #17
 8000964:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000966:	2300      	movs	r3, #0
 8000968:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800096a:	463a      	mov	r2, r7
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	4619      	mov	r1, r3
 8000972:	4806      	ldr	r0, [pc, #24]	@ (800098c <MX_FSMC_Init+0xec>)
 8000974:	f007 fada 	bl	8007f2c <HAL_SRAM_Init>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800097e:	f000 ffe0 	bl	8001942 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000982:	bf00      	nop
 8000984:	3738      	adds	r7, #56	@ 0x38
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000300 	.word	0x20000300
 8000990:	a0000104 	.word	0xa0000104

08000994 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80009a8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a1c <HAL_FSMC_MspInit+0x88>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d131      	bne.n	8000a14 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80009b0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a1c <HAL_FSMC_MspInit+0x88>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	603b      	str	r3, [r7, #0]
 80009ba:	4b19      	ldr	r3, [pc, #100]	@ (8000a20 <HAL_FSMC_MspInit+0x8c>)
 80009bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80009be:	4a18      	ldr	r2, [pc, #96]	@ (8000a20 <HAL_FSMC_MspInit+0x8c>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6393      	str	r3, [r2, #56]	@ 0x38
 80009c6:	4b16      	ldr	r3, [pc, #88]	@ (8000a20 <HAL_FSMC_MspInit+0x8c>)
 80009c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	603b      	str	r3, [r7, #0]
 80009d0:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80009d2:	f64f 7388 	movw	r3, #65416	@ 0xff88
 80009d6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d8:	2302      	movs	r3, #2
 80009da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e0:	2303      	movs	r3, #3
 80009e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80009e4:	230c      	movs	r3, #12
 80009e6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	4619      	mov	r1, r3
 80009ec:	480d      	ldr	r0, [pc, #52]	@ (8000a24 <HAL_FSMC_MspInit+0x90>)
 80009ee:	f005 febd 	bl	800676c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80009f2:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80009f6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f8:	2302      	movs	r3, #2
 80009fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a00:	2303      	movs	r3, #3
 8000a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000a04:	230c      	movs	r3, #12
 8000a06:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4806      	ldr	r0, [pc, #24]	@ (8000a28 <HAL_FSMC_MspInit+0x94>)
 8000a0e:	f005 fead 	bl	800676c <HAL_GPIO_Init>
 8000a12:	e000      	b.n	8000a16 <HAL_FSMC_MspInit+0x82>
    return;
 8000a14:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000a16:	3718      	adds	r7, #24
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000350 	.word	0x20000350
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40021000 	.word	0x40021000
 8000a28:	40020c00 	.word	0x40020c00

08000a2c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000a34:	f7ff ffae 	bl	8000994 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000a38:	bf00      	nop
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08c      	sub	sp, #48	@ 0x30
 8000a44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a46:	f107 031c 	add.w	r3, r7, #28
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	61bb      	str	r3, [r7, #24]
 8000a5a:	4b63      	ldr	r3, [pc, #396]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	4a62      	ldr	r2, [pc, #392]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000a60:	f043 0310 	orr.w	r3, r3, #16
 8000a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a66:	4b60      	ldr	r3, [pc, #384]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	f003 0310 	and.w	r3, r3, #16
 8000a6e:	61bb      	str	r3, [r7, #24]
 8000a70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	4b5c      	ldr	r3, [pc, #368]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	4a5b      	ldr	r2, [pc, #364]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000a7c:	f043 0304 	orr.w	r3, r3, #4
 8000a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a82:	4b59      	ldr	r3, [pc, #356]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	f003 0304 	and.w	r3, r3, #4
 8000a8a:	617b      	str	r3, [r7, #20]
 8000a8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	613b      	str	r3, [r7, #16]
 8000a92:	4b55      	ldr	r3, [pc, #340]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	4a54      	ldr	r2, [pc, #336]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000a98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9e:	4b52      	ldr	r3, [pc, #328]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aa6:	613b      	str	r3, [r7, #16]
 8000aa8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	4b4e      	ldr	r3, [pc, #312]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	4a4d      	ldr	r2, [pc, #308]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aba:	4b4b      	ldr	r3, [pc, #300]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	60fb      	str	r3, [r7, #12]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	4b47      	ldr	r3, [pc, #284]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	4a46      	ldr	r2, [pc, #280]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000ad0:	f043 0302 	orr.w	r3, r3, #2
 8000ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad6:	4b44      	ldr	r3, [pc, #272]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	f003 0302 	and.w	r3, r3, #2
 8000ade:	60bb      	str	r3, [r7, #8]
 8000ae0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	607b      	str	r3, [r7, #4]
 8000ae6:	4b40      	ldr	r3, [pc, #256]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	4a3f      	ldr	r2, [pc, #252]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000aec:	f043 0308 	orr.w	r3, r3, #8
 8000af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af2:	4b3d      	ldr	r3, [pc, #244]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	f003 0308 	and.w	r3, r3, #8
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	603b      	str	r3, [r7, #0]
 8000b02:	4b39      	ldr	r3, [pc, #228]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b06:	4a38      	ldr	r2, [pc, #224]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000b08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0e:	4b36      	ldr	r3, [pc, #216]	@ (8000be8 <MX_GPIO_Init+0x1a8>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|led_y0_Pin, GPIO_PIN_RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2130      	movs	r1, #48	@ 0x30
 8000b1e:	4833      	ldr	r0, [pc, #204]	@ (8000bec <MX_GPIO_Init+0x1ac>)
 8000b20:	f005 ffc0 	bl	8006aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000b24:	2200      	movs	r2, #0
 8000b26:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b2a:	4831      	ldr	r0, [pc, #196]	@ (8000bf0 <MX_GPIO_Init+0x1b0>)
 8000b2c:	f005 ffba 	bl	8006aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000b30:	2200      	movs	r2, #0
 8000b32:	2140      	movs	r1, #64	@ 0x40
 8000b34:	482f      	ldr	r0, [pc, #188]	@ (8000bf4 <MX_GPIO_Init+0x1b4>)
 8000b36:	f005 ffb5 	bl	8006aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FSMC_BLK_Pin|EN_RS485_Pin, GPIO_PIN_RESET);
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 8000b40:	482d      	ldr	r0, [pc, #180]	@ (8000bf8 <MX_GPIO_Init+0x1b8>)
 8000b42:	f005 ffaf 	bl	8006aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2108      	movs	r1, #8
 8000b4a:	482c      	ldr	r0, [pc, #176]	@ (8000bfc <MX_GPIO_Init+0x1bc>)
 8000b4c:	f005 ffaa 	bl	8006aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin led_y0_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|led_y0_Pin;
 8000b50:	2330      	movs	r3, #48	@ 0x30
 8000b52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b54:	2301      	movs	r3, #1
 8000b56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b60:	f107 031c 	add.w	r3, r7, #28
 8000b64:	4619      	mov	r1, r3
 8000b66:	4821      	ldr	r0, [pc, #132]	@ (8000bec <MX_GPIO_Init+0x1ac>)
 8000b68:	f005 fe00 	bl	800676c <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000b6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b72:	2301      	movs	r3, #1
 8000b74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	2300      	movs	r3, #0
 8000b78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000b7e:	f107 031c 	add.w	r3, r7, #28
 8000b82:	4619      	mov	r1, r3
 8000b84:	481a      	ldr	r0, [pc, #104]	@ (8000bf0 <MX_GPIO_Init+0x1b0>)
 8000b86:	f005 fdf1 	bl	800676c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000b8a:	2340      	movs	r3, #64	@ 0x40
 8000b8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000b9a:	f107 031c 	add.w	r3, r7, #28
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4814      	ldr	r0, [pc, #80]	@ (8000bf4 <MX_GPIO_Init+0x1b4>)
 8000ba2:	f005 fde3 	bl	800676c <HAL_GPIO_Init>

  /*Configure GPIO pins : FSMC_BLK_Pin EN_RS485_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin|EN_RS485_Pin;
 8000ba6:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000baa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bac:	2301      	movs	r3, #1
 8000bae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb8:	f107 031c 	add.w	r3, r7, #28
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	480e      	ldr	r0, [pc, #56]	@ (8000bf8 <MX_GPIO_Init+0x1b8>)
 8000bc0:	f005 fdd4 	bl	800676c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000bc4:	2308      	movs	r3, #8
 8000bc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000bd4:	f107 031c 	add.w	r3, r7, #28
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4808      	ldr	r0, [pc, #32]	@ (8000bfc <MX_GPIO_Init+0x1bc>)
 8000bdc:	f005 fdc6 	bl	800676c <HAL_GPIO_Init>

}
 8000be0:	bf00      	nop
 8000be2:	3730      	adds	r7, #48	@ 0x30
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	40020800 	.word	0x40020800
 8000bf4:	40021800 	.word	0x40021800
 8000bf8:	40020000 	.word	0x40020000
 8000bfc:	40020c00 	.word	0x40020c00

08000c00 <hw_init>:
uint8_t received_byte;
uint8_t rx_index = 0;
uint8_t read_index = 0;
uint8_t rx[MAX_BUFFER];

void hw_init(){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart3, &received_byte, 1);
 8000c04:	2201      	movs	r2, #1
 8000c06:	4906      	ldr	r1, [pc, #24]	@ (8000c20 <hw_init+0x20>)
 8000c08:	4806      	ldr	r0, [pc, #24]	@ (8000c24 <hw_init+0x24>)
 8000c0a:	f007 ff22 	bl	8008a52 <HAL_UART_Receive_IT>
    #ifdef MASTER_MODE
        HAL_GPIO_WritePin(EN_RS485_GPIO_Port, EN_RS485_Pin, GPIO_PIN_SET);
 8000c0e:	2201      	movs	r2, #1
 8000c10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c14:	4804      	ldr	r0, [pc, #16]	@ (8000c28 <hw_init+0x28>)
 8000c16:	f005 ff45 	bl	8006aa4 <HAL_GPIO_WritePin>
    #else
        HAL_GPIO_WritePin(EN_RS485_GPIO_Port, EN_RS485_Pin, GPIO_PIN_RESET);
    #endif
}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20000354 	.word	0x20000354
 8000c24:	20000714 	.word	0x20000714
 8000c28:	40020000 	.word	0x40020000

08000c2c <send_byte>:

uint8_t send_byte(uint8_t data){
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	71fb      	strb	r3, [r7, #7]
	if(HAL_UART_Transmit(&huart3, &data, 1, 0xFFFFFU) == HAL_OK) return 1;
 8000c36:	1df9      	adds	r1, r7, #7
 8000c38:	4b07      	ldr	r3, [pc, #28]	@ (8000c58 <send_byte+0x2c>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	4807      	ldr	r0, [pc, #28]	@ (8000c5c <send_byte+0x30>)
 8000c3e:	f007 fe7d 	bl	800893c <HAL_UART_Transmit>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d101      	bne.n	8000c4c <send_byte+0x20>
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e000      	b.n	8000c4e <send_byte+0x22>
	return 0;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	000fffff 	.word	0x000fffff
 8000c5c:	20000714 	.word	0x20000714

08000c60 <receive_byte>:

uint8_t receive_byte(uint8_t *data){
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	if(read_index == rx_index) return 0;
 8000c68:	4b0c      	ldr	r3, [pc, #48]	@ (8000c9c <receive_byte+0x3c>)
 8000c6a:	781a      	ldrb	r2, [r3, #0]
 8000c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <receive_byte+0x40>)
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d101      	bne.n	8000c78 <receive_byte+0x18>
 8000c74:	2300      	movs	r3, #0
 8000c76:	e00b      	b.n	8000c90 <receive_byte+0x30>
	*data = rx[read_index++];
 8000c78:	4b08      	ldr	r3, [pc, #32]	@ (8000c9c <receive_byte+0x3c>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	1c5a      	adds	r2, r3, #1
 8000c7e:	b2d1      	uxtb	r1, r2
 8000c80:	4a06      	ldr	r2, [pc, #24]	@ (8000c9c <receive_byte+0x3c>)
 8000c82:	7011      	strb	r1, [r2, #0]
 8000c84:	461a      	mov	r2, r3
 8000c86:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <receive_byte+0x44>)
 8000c88:	5c9a      	ldrb	r2, [r3, r2]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	701a      	strb	r2, [r3, #0]
	if(read_index >= MAX_BUFFER) read_index = 0;
	return 1;
 8000c8e:	2301      	movs	r3, #1
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr
 8000c9c:	20000356 	.word	0x20000356
 8000ca0:	20000355 	.word	0x20000355
 8000ca4:	20000358 	.word	0x20000358

08000ca8 <UART_Callback>:

void UART_Callback(UART_HandleTypeDef *huart){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3){
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ce4 <UART_Callback+0x3c>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d10f      	bne.n	8000cda <UART_Callback+0x32>
		rx[rx_index++] = received_byte;
 8000cba:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce8 <UART_Callback+0x40>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	1c5a      	adds	r2, r3, #1
 8000cc0:	b2d1      	uxtb	r1, r2
 8000cc2:	4a09      	ldr	r2, [pc, #36]	@ (8000ce8 <UART_Callback+0x40>)
 8000cc4:	7011      	strb	r1, [r2, #0]
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <UART_Callback+0x44>)
 8000cca:	7819      	ldrb	r1, [r3, #0]
 8000ccc:	4b08      	ldr	r3, [pc, #32]	@ (8000cf0 <UART_Callback+0x48>)
 8000cce:	5499      	strb	r1, [r3, r2]
		if(rx_index >= MAX_BUFFER) rx_index = 0;
		HAL_UART_Receive_IT(huart, &received_byte, 1);
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	4906      	ldr	r1, [pc, #24]	@ (8000cec <UART_Callback+0x44>)
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f007 febc 	bl	8008a52 <HAL_UART_Receive_IT>
	}
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40004800 	.word	0x40004800
 8000ce8:	20000355 	.word	0x20000355
 8000cec:	20000354 	.word	0x20000354
 8000cf0:	20000358 	.word	0x20000358

08000cf4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cf8:	4b12      	ldr	r3, [pc, #72]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000cfa:	4a13      	ldr	r2, [pc, #76]	@ (8000d48 <MX_I2C1_Init+0x54>)
 8000cfc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000cfe:	4b11      	ldr	r3, [pc, #68]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000d00:	4a12      	ldr	r2, [pc, #72]	@ (8000d4c <MX_I2C1_Init+0x58>)
 8000d02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d04:	4b0f      	ldr	r3, [pc, #60]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d10:	4b0c      	ldr	r3, [pc, #48]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000d12:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d16:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d18:	4b0a      	ldr	r3, [pc, #40]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d1e:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d24:	4b07      	ldr	r3, [pc, #28]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d2a:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d30:	4804      	ldr	r0, [pc, #16]	@ (8000d44 <MX_I2C1_Init+0x50>)
 8000d32:	f005 fed1 	bl	8006ad8 <HAL_I2C_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d3c:	f000 fe01 	bl	8001942 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d40:	bf00      	nop
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	20000458 	.word	0x20000458
 8000d48:	40005400 	.word	0x40005400
 8000d4c:	000186a0 	.word	0x000186a0

08000d50 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08a      	sub	sp, #40	@ 0x28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a19      	ldr	r2, [pc, #100]	@ (8000dd4 <HAL_I2C_MspInit+0x84>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d12b      	bne.n	8000dca <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
 8000d76:	4b18      	ldr	r3, [pc, #96]	@ (8000dd8 <HAL_I2C_MspInit+0x88>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	4a17      	ldr	r2, [pc, #92]	@ (8000dd8 <HAL_I2C_MspInit+0x88>)
 8000d7c:	f043 0302 	orr.w	r3, r3, #2
 8000d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <HAL_I2C_MspInit+0x88>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	f003 0302 	and.w	r3, r3, #2
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d8e:	23c0      	movs	r3, #192	@ 0xc0
 8000d90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d92:	2312      	movs	r3, #18
 8000d94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d9e:	2304      	movs	r3, #4
 8000da0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da2:	f107 0314 	add.w	r3, r7, #20
 8000da6:	4619      	mov	r1, r3
 8000da8:	480c      	ldr	r0, [pc, #48]	@ (8000ddc <HAL_I2C_MspInit+0x8c>)
 8000daa:	f005 fcdf 	bl	800676c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dae:	2300      	movs	r3, #0
 8000db0:	60fb      	str	r3, [r7, #12]
 8000db2:	4b09      	ldr	r3, [pc, #36]	@ (8000dd8 <HAL_I2C_MspInit+0x88>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db6:	4a08      	ldr	r2, [pc, #32]	@ (8000dd8 <HAL_I2C_MspInit+0x88>)
 8000db8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dbe:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <HAL_I2C_MspInit+0x88>)
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000dca:	bf00      	nop
 8000dcc:	3728      	adds	r7, #40	@ 0x28
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40005400 	.word	0x40005400
 8000dd8:	40023800 	.word	0x40023800
 8000ddc:	40020400 	.word	0x40020400

08000de0 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 8000dea:	4a04      	ldr	r2, [pc, #16]	@ (8000dfc <LCD_WR_REG+0x1c>)
 8000dec:	88fb      	ldrh	r3, [r7, #6]
 8000dee:	8013      	strh	r3, [r2, #0]
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	600ffffe 	.word	0x600ffffe

08000e00 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8000e0a:	4a04      	ldr	r2, [pc, #16]	@ (8000e1c <LCD_WR_DATA+0x1c>)
 8000e0c:	88fb      	ldrh	r3, [r7, #6]
 8000e0e:	8053      	strh	r3, [r2, #2]
}
 8000e10:	bf00      	nop
 8000e12:	370c      	adds	r7, #12
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	600ffffe 	.word	0x600ffffe

08000e20 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 8000e26:	4b06      	ldr	r3, [pc, #24]	@ (8000e40 <LCD_RD_DATA+0x20>)
 8000e28:	885b      	ldrh	r3, [r3, #2]
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000e2e:	88fb      	ldrh	r3, [r7, #6]
 8000e30:	b29b      	uxth	r3, r3
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	370c      	adds	r7, #12
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	600ffffe 	.word	0x600ffffe

08000e44 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8000e44:	b590      	push	{r4, r7, lr}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4604      	mov	r4, r0
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	4611      	mov	r1, r2
 8000e50:	461a      	mov	r2, r3
 8000e52:	4623      	mov	r3, r4
 8000e54:	80fb      	strh	r3, [r7, #6]
 8000e56:	4603      	mov	r3, r0
 8000e58:	80bb      	strh	r3, [r7, #4]
 8000e5a:	460b      	mov	r3, r1
 8000e5c:	807b      	strh	r3, [r7, #2]
 8000e5e:	4613      	mov	r3, r2
 8000e60:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8000e62:	202a      	movs	r0, #42	@ 0x2a
 8000e64:	f7ff ffbc 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8000e68:	88fb      	ldrh	r3, [r7, #6]
 8000e6a:	0a1b      	lsrs	r3, r3, #8
 8000e6c:	b29b      	uxth	r3, r3
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff ffc6 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8000e74:	88fb      	ldrh	r3, [r7, #6]
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff ffc0 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8000e80:	887b      	ldrh	r3, [r7, #2]
 8000e82:	0a1b      	lsrs	r3, r3, #8
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ffba 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8000e8c:	887b      	ldrh	r3, [r7, #2]
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ffb4 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8000e98:	202b      	movs	r0, #43	@ 0x2b
 8000e9a:	f7ff ffa1 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8000e9e:	88bb      	ldrh	r3, [r7, #4]
 8000ea0:	0a1b      	lsrs	r3, r3, #8
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ffab 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8000eaa:	88bb      	ldrh	r3, [r7, #4]
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ffa5 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8000eb6:	883b      	ldrh	r3, [r7, #0]
 8000eb8:	0a1b      	lsrs	r3, r3, #8
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff ff9f 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8000ec2:	883b      	ldrh	r3, [r7, #0]
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ff99 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8000ece:	202c      	movs	r0, #44	@ 0x2c
 8000ed0:	f7ff ff86 	bl	8000de0 <LCD_WR_REG>
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd90      	pop	{r4, r7, pc}

08000edc <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 8000ee6:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <lcd_clear+0x60>)
 8000ee8:	881b      	ldrh	r3, [r3, #0]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	b29a      	uxth	r2, r3
 8000eee:	4b13      	ldr	r3, [pc, #76]	@ (8000f3c <lcd_clear+0x60>)
 8000ef0:	885b      	ldrh	r3, [r3, #2]
 8000ef2:	3b01      	subs	r3, #1
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f7ff ffa3 	bl	8000e44 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8000efe:	2300      	movs	r3, #0
 8000f00:	81fb      	strh	r3, [r7, #14]
 8000f02:	e011      	b.n	8000f28 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8000f04:	2300      	movs	r3, #0
 8000f06:	81bb      	strh	r3, [r7, #12]
 8000f08:	e006      	b.n	8000f18 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 8000f0a:	88fb      	ldrh	r3, [r7, #6]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff ff77 	bl	8000e00 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8000f12:	89bb      	ldrh	r3, [r7, #12]
 8000f14:	3301      	adds	r3, #1
 8000f16:	81bb      	strh	r3, [r7, #12]
 8000f18:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <lcd_clear+0x60>)
 8000f1a:	885b      	ldrh	r3, [r3, #2]
 8000f1c:	89ba      	ldrh	r2, [r7, #12]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d3f3      	bcc.n	8000f0a <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8000f22:	89fb      	ldrh	r3, [r7, #14]
 8000f24:	3301      	adds	r3, #1
 8000f26:	81fb      	strh	r3, [r7, #14]
 8000f28:	4b04      	ldr	r3, [pc, #16]	@ (8000f3c <lcd_clear+0x60>)
 8000f2a:	881b      	ldrh	r3, [r3, #0]
 8000f2c:	89fa      	ldrh	r2, [r7, #14]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d3e8      	bcc.n	8000f04 <lcd_clear+0x28>
		}
	}
}
 8000f32:	bf00      	nop
 8000f34:	bf00      	nop
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	200004ac 	.word	0x200004ac

08000f40 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	80fb      	strh	r3, [r7, #6]
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	80bb      	strh	r3, [r7, #4]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8000f52:	88bb      	ldrh	r3, [r7, #4]
 8000f54:	88fa      	ldrh	r2, [r7, #6]
 8000f56:	88b9      	ldrh	r1, [r7, #4]
 8000f58:	88f8      	ldrh	r0, [r7, #6]
 8000f5a:	f7ff ff73 	bl	8000e44 <lcd_set_address>
	LCD_WR_DATA(color);
 8000f5e:	887b      	ldrh	r3, [r7, #2]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff ff4d 	bl	8000e00 <LCD_WR_DATA>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8000f70:	b590      	push	{r4, r7, lr}
 8000f72:	b087      	sub	sp, #28
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4604      	mov	r4, r0
 8000f78:	4608      	mov	r0, r1
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	4623      	mov	r3, r4
 8000f80:	80fb      	strh	r3, [r7, #6]
 8000f82:	4603      	mov	r3, r0
 8000f84:	80bb      	strh	r3, [r7, #4]
 8000f86:	460b      	mov	r3, r1
 8000f88:	70fb      	strb	r3, [r7, #3]
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8000f92:	88fb      	ldrh	r3, [r7, #6]
 8000f94:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8000f96:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000f9a:	085b      	lsrs	r3, r3, #1
 8000f9c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	08db      	lsrs	r3, r3, #3
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	f003 0307 	and.w	r3, r3, #7
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	bf14      	ite	ne
 8000fb2:	2301      	movne	r3, #1
 8000fb4:	2300      	moveq	r3, #0
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	4413      	add	r3, r2
 8000fba:	b29a      	uxth	r2, r3
 8000fbc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000fc0:	b29b      	uxth	r3, r3
 8000fc2:	fb12 f303 	smulbb	r3, r2, r3
 8000fc6:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8000fc8:	78fb      	ldrb	r3, [r7, #3]
 8000fca:	3b20      	subs	r3, #32
 8000fcc:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8000fce:	7bfb      	ldrb	r3, [r7, #15]
 8000fd0:	b29a      	uxth	r2, r3
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	b29c      	uxth	r4, r3
 8000fdc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	88bb      	ldrh	r3, [r7, #4]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	88b9      	ldrh	r1, [r7, #4]
 8000fee:	88f8      	ldrh	r0, [r7, #6]
 8000ff0:	4622      	mov	r2, r4
 8000ff2:	f7ff ff27 	bl	8000e44 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	827b      	strh	r3, [r7, #18]
 8000ffa:	e07a      	b.n	80010f2 <lcd_show_char+0x182>
		if (sizey == 12)
 8000ffc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001000:	2b0c      	cmp	r3, #12
 8001002:	d028      	beq.n	8001056 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8001004:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001008:	2b10      	cmp	r3, #16
 800100a:	d108      	bne.n	800101e <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 800100c:	78fa      	ldrb	r2, [r7, #3]
 800100e:	8a7b      	ldrh	r3, [r7, #18]
 8001010:	493c      	ldr	r1, [pc, #240]	@ (8001104 <lcd_show_char+0x194>)
 8001012:	0112      	lsls	r2, r2, #4
 8001014:	440a      	add	r2, r1
 8001016:	4413      	add	r3, r2
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	75fb      	strb	r3, [r7, #23]
 800101c:	e01b      	b.n	8001056 <lcd_show_char+0xe6>
		else if (sizey == 24)
 800101e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001022:	2b18      	cmp	r3, #24
 8001024:	d10b      	bne.n	800103e <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8001026:	78fa      	ldrb	r2, [r7, #3]
 8001028:	8a79      	ldrh	r1, [r7, #18]
 800102a:	4837      	ldr	r0, [pc, #220]	@ (8001108 <lcd_show_char+0x198>)
 800102c:	4613      	mov	r3, r2
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	4413      	add	r3, r2
 8001032:	011b      	lsls	r3, r3, #4
 8001034:	4403      	add	r3, r0
 8001036:	440b      	add	r3, r1
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	75fb      	strb	r3, [r7, #23]
 800103c:	e00b      	b.n	8001056 <lcd_show_char+0xe6>
		else if (sizey == 32)
 800103e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001042:	2b20      	cmp	r3, #32
 8001044:	d15a      	bne.n	80010fc <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8001046:	78fa      	ldrb	r2, [r7, #3]
 8001048:	8a7b      	ldrh	r3, [r7, #18]
 800104a:	4930      	ldr	r1, [pc, #192]	@ (800110c <lcd_show_char+0x19c>)
 800104c:	0192      	lsls	r2, r2, #6
 800104e:	440a      	add	r2, r1
 8001050:	4413      	add	r3, r2
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8001056:	2300      	movs	r3, #0
 8001058:	75bb      	strb	r3, [r7, #22]
 800105a:	e044      	b.n	80010e6 <lcd_show_char+0x176>
			if (!mode) {
 800105c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001060:	2b00      	cmp	r3, #0
 8001062:	d120      	bne.n	80010a6 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8001064:	7dfa      	ldrb	r2, [r7, #23]
 8001066:	7dbb      	ldrb	r3, [r7, #22]
 8001068:	fa42 f303 	asr.w	r3, r2, r3
 800106c:	f003 0301 	and.w	r3, r3, #1
 8001070:	2b00      	cmp	r3, #0
 8001072:	d004      	beq.n	800107e <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8001074:	883b      	ldrh	r3, [r7, #0]
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff fec2 	bl	8000e00 <LCD_WR_DATA>
 800107c:	e003      	b.n	8001086 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 800107e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff febd 	bl	8000e00 <LCD_WR_DATA>
				m++;
 8001086:	7d7b      	ldrb	r3, [r7, #21]
 8001088:	3301      	adds	r3, #1
 800108a:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 800108c:	7d7b      	ldrb	r3, [r7, #21]
 800108e:	7bfa      	ldrb	r2, [r7, #15]
 8001090:	fbb3 f1f2 	udiv	r1, r3, r2
 8001094:	fb01 f202 	mul.w	r2, r1, r2
 8001098:	1a9b      	subs	r3, r3, r2
 800109a:	b2db      	uxtb	r3, r3
 800109c:	2b00      	cmp	r3, #0
 800109e:	d11f      	bne.n	80010e0 <lcd_show_char+0x170>
					m = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	757b      	strb	r3, [r7, #21]
					break;
 80010a4:	e022      	b.n	80010ec <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 80010a6:	7dfa      	ldrb	r2, [r7, #23]
 80010a8:	7dbb      	ldrb	r3, [r7, #22]
 80010aa:	fa42 f303 	asr.w	r3, r2, r3
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d005      	beq.n	80010c2 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 80010b6:	883a      	ldrh	r2, [r7, #0]
 80010b8:	88b9      	ldrh	r1, [r7, #4]
 80010ba:	88fb      	ldrh	r3, [r7, #6]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ff3f 	bl	8000f40 <lcd_draw_point>
				x++;
 80010c2:	88fb      	ldrh	r3, [r7, #6]
 80010c4:	3301      	adds	r3, #1
 80010c6:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 80010c8:	88fa      	ldrh	r2, [r7, #6]
 80010ca:	8a3b      	ldrh	r3, [r7, #16]
 80010cc:	1ad2      	subs	r2, r2, r3
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d105      	bne.n	80010e0 <lcd_show_char+0x170>
					x = x0;
 80010d4:	8a3b      	ldrh	r3, [r7, #16]
 80010d6:	80fb      	strh	r3, [r7, #6]
					y++;
 80010d8:	88bb      	ldrh	r3, [r7, #4]
 80010da:	3301      	adds	r3, #1
 80010dc:	80bb      	strh	r3, [r7, #4]
					break;
 80010de:	e005      	b.n	80010ec <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 80010e0:	7dbb      	ldrb	r3, [r7, #22]
 80010e2:	3301      	adds	r3, #1
 80010e4:	75bb      	strb	r3, [r7, #22]
 80010e6:	7dbb      	ldrb	r3, [r7, #22]
 80010e8:	2b07      	cmp	r3, #7
 80010ea:	d9b7      	bls.n	800105c <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 80010ec:	8a7b      	ldrh	r3, [r7, #18]
 80010ee:	3301      	adds	r3, #1
 80010f0:	827b      	strh	r3, [r7, #18]
 80010f2:	8a7a      	ldrh	r2, [r7, #18]
 80010f4:	89bb      	ldrh	r3, [r7, #12]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d380      	bcc.n	8000ffc <lcd_show_char+0x8c>
 80010fa:	e000      	b.n	80010fe <lcd_show_char+0x18e>
			return;
 80010fc:	bf00      	nop
				}
			}
		}
	}
}
 80010fe:	371c      	adds	r7, #28
 8001100:	46bd      	mov	sp, r7
 8001102:	bd90      	pop	{r4, r7, pc}
 8001104:	08009ed0 	.word	0x08009ed0
 8001108:	0800a4c0 	.word	0x0800a4c0
 800110c:	0800b690 	.word	0x0800b690

08001110 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	460a      	mov	r2, r1
 800111a:	71fb      	strb	r3, [r7, #7]
 800111c:	4613      	mov	r3, r2
 800111e:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8001120:	2301      	movs	r3, #1
 8001122:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001124:	e004      	b.n	8001130 <mypow+0x20>
		result *= m;
 8001126:	79fa      	ldrb	r2, [r7, #7]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	fb02 f303 	mul.w	r3, r2, r3
 800112e:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001130:	79bb      	ldrb	r3, [r7, #6]
 8001132:	1e5a      	subs	r2, r3, #1
 8001134:	71ba      	strb	r2, [r7, #6]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f5      	bne.n	8001126 <mypow+0x16>
	return result;
 800113a:	68fb      	ldr	r3, [r7, #12]
}
 800113c:	4618      	mov	r0, r3
 800113e:	3714      	adds	r7, #20
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
	uint16_t fc, uint16_t bc, uint8_t sizey) {
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b089      	sub	sp, #36	@ 0x24
 800114c:	af04      	add	r7, sp, #16
 800114e:	4604      	mov	r4, r0
 8001150:	4608      	mov	r0, r1
 8001152:	4611      	mov	r1, r2
 8001154:	461a      	mov	r2, r3
 8001156:	4623      	mov	r3, r4
 8001158:	80fb      	strh	r3, [r7, #6]
 800115a:	4603      	mov	r3, r0
 800115c:	80bb      	strh	r3, [r7, #4]
 800115e:	460b      	mov	r3, r1
 8001160:	807b      	strh	r3, [r7, #2]
 8001162:	4613      	mov	r3, r2
 8001164:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 800116a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800116e:	085b      	lsrs	r3, r3, #1
 8001170:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8001172:	2300      	movs	r3, #0
 8001174:	73fb      	strb	r3, [r7, #15]
 8001176:	e059      	b.n	800122c <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8001178:	887c      	ldrh	r4, [r7, #2]
 800117a:	787a      	ldrb	r2, [r7, #1]
 800117c:	7bfb      	ldrb	r3, [r7, #15]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	b2db      	uxtb	r3, r3
 8001182:	3b01      	subs	r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4619      	mov	r1, r3
 8001188:	200a      	movs	r0, #10
 800118a:	f7ff ffc1 	bl	8001110 <mypow>
 800118e:	4603      	mov	r3, r0
 8001190:	fbb4 f1f3 	udiv	r1, r4, r3
 8001194:	4b2a      	ldr	r3, [pc, #168]	@ (8001240 <lcd_show_int_num+0xf8>)
 8001196:	fba3 2301 	umull	r2, r3, r3, r1
 800119a:	08da      	lsrs	r2, r3, #3
 800119c:	4613      	mov	r3, r2
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	4413      	add	r3, r2
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	1aca      	subs	r2, r1, r3
 80011a6:	4613      	mov	r3, r2
 80011a8:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 80011aa:	7bbb      	ldrb	r3, [r7, #14]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d121      	bne.n	80011f4 <lcd_show_int_num+0xac>
 80011b0:	7bfa      	ldrb	r2, [r7, #15]
 80011b2:	787b      	ldrb	r3, [r7, #1]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	429a      	cmp	r2, r3
 80011b8:	da1c      	bge.n	80011f4 <lcd_show_int_num+0xac>
			if (temp == 0) {
 80011ba:	7b3b      	ldrb	r3, [r7, #12]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d117      	bne.n	80011f0 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	7b7b      	ldrb	r3, [r7, #13]
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	fb12 f303 	smulbb	r3, r2, r3
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	4413      	add	r3, r2
 80011d2:	b298      	uxth	r0, r3
 80011d4:	8c3a      	ldrh	r2, [r7, #32]
 80011d6:	88b9      	ldrh	r1, [r7, #4]
 80011d8:	2300      	movs	r3, #0
 80011da:	9302      	str	r3, [sp, #8]
 80011dc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80011e0:	9301      	str	r3, [sp, #4]
 80011e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	4613      	mov	r3, r2
 80011e8:	2220      	movs	r2, #32
 80011ea:	f7ff fec1 	bl	8000f70 <lcd_show_char>
				continue;
 80011ee:	e01a      	b.n	8001226 <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 80011f0:	2301      	movs	r3, #1
 80011f2:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	7b7b      	ldrb	r3, [r7, #13]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	fb12 f303 	smulbb	r3, r2, r3
 8001200:	b29a      	uxth	r2, r3
 8001202:	88fb      	ldrh	r3, [r7, #6]
 8001204:	4413      	add	r3, r2
 8001206:	b298      	uxth	r0, r3
 8001208:	7b3b      	ldrb	r3, [r7, #12]
 800120a:	3330      	adds	r3, #48	@ 0x30
 800120c:	b2da      	uxtb	r2, r3
 800120e:	8c3c      	ldrh	r4, [r7, #32]
 8001210:	88b9      	ldrh	r1, [r7, #4]
 8001212:	2300      	movs	r3, #0
 8001214:	9302      	str	r3, [sp, #8]
 8001216:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800121a:	9301      	str	r3, [sp, #4]
 800121c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800121e:	9300      	str	r3, [sp, #0]
 8001220:	4623      	mov	r3, r4
 8001222:	f7ff fea5 	bl	8000f70 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8001226:	7bfb      	ldrb	r3, [r7, #15]
 8001228:	3301      	adds	r3, #1
 800122a:	73fb      	strb	r3, [r7, #15]
 800122c:	7bfa      	ldrb	r2, [r7, #15]
 800122e:	787b      	ldrb	r3, [r7, #1]
 8001230:	429a      	cmp	r2, r3
 8001232:	d3a1      	bcc.n	8001178 <lcd_show_int_num+0x30>
	}
}
 8001234:	bf00      	nop
 8001236:	bf00      	nop
 8001238:	3714      	adds	r7, #20
 800123a:	46bd      	mov	sp, r7
 800123c:	bd90      	pop	{r4, r7, pc}
 800123e:	bf00      	nop
 8001240:	cccccccd 	.word	0xcccccccd

08001244 <lcd_show_float_num>:

void lcd_show_float_num(uint16_t x, uint16_t y, float num, uint8_t len, uint16_t fc, uint16_t bc, uint8_t sizey) {
 8001244:	b590      	push	{r4, r7, lr}
 8001246:	b08b      	sub	sp, #44	@ 0x2c
 8001248:	af04      	add	r7, sp, #16
 800124a:	4604      	mov	r4, r0
 800124c:	4608      	mov	r0, r1
 800124e:	ed87 0a02 	vstr	s0, [r7, #8]
 8001252:	4611      	mov	r1, r2
 8001254:	461a      	mov	r2, r3
 8001256:	4623      	mov	r3, r4
 8001258:	81fb      	strh	r3, [r7, #14]
 800125a:	4603      	mov	r3, r0
 800125c:	81bb      	strh	r3, [r7, #12]
 800125e:	460b      	mov	r3, r1
 8001260:	71fb      	strb	r3, [r7, #7]
 8001262:	4613      	mov	r3, r2
 8001264:	80bb      	strh	r3, [r7, #4]
	uint8_t t, temp, sizex;
	uint16_t num1;
	sizex = sizey / 2;
 8001266:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800126a:	085b      	lsrs	r3, r3, #1
 800126c:	75bb      	strb	r3, [r7, #22]
	num1 = num * 100;
 800126e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001272:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800134c <lcd_show_float_num+0x108>
 8001276:	ee67 7a87 	vmul.f32	s15, s15, s14
 800127a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800127e:	ee17 3a90 	vmov	r3, s15
 8001282:	82bb      	strh	r3, [r7, #20]
	for (t = 0; t < len; t++) {
 8001284:	2300      	movs	r3, #0
 8001286:	75fb      	strb	r3, [r7, #23]
 8001288:	e057      	b.n	800133a <lcd_show_float_num+0xf6>
		temp = (num1 / mypow(10, len - t - 1)) % 10;
 800128a:	8abc      	ldrh	r4, [r7, #20]
 800128c:	79fa      	ldrb	r2, [r7, #7]
 800128e:	7dfb      	ldrb	r3, [r7, #23]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	3b01      	subs	r3, #1
 8001296:	b2db      	uxtb	r3, r3
 8001298:	4619      	mov	r1, r3
 800129a:	200a      	movs	r0, #10
 800129c:	f7ff ff38 	bl	8001110 <mypow>
 80012a0:	4603      	mov	r3, r0
 80012a2:	fbb4 f1f3 	udiv	r1, r4, r3
 80012a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001350 <lcd_show_float_num+0x10c>)
 80012a8:	fba3 2301 	umull	r2, r3, r3, r1
 80012ac:	08da      	lsrs	r2, r3, #3
 80012ae:	4613      	mov	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	1aca      	subs	r2, r1, r3
 80012b8:	4613      	mov	r3, r2
 80012ba:	74fb      	strb	r3, [r7, #19]
		if (t == (len - 2)) {
 80012bc:	7dfa      	ldrb	r2, [r7, #23]
 80012be:	79fb      	ldrb	r3, [r7, #7]
 80012c0:	3b02      	subs	r3, #2
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d11d      	bne.n	8001302 <lcd_show_float_num+0xbe>
			lcd_show_char(x + (len - 2) * sizex, y, '.', fc, bc, sizey, 0);
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	3b02      	subs	r3, #2
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	7dbb      	ldrb	r3, [r7, #22]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	fb12 f303 	smulbb	r3, r2, r3
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	89fb      	ldrh	r3, [r7, #14]
 80012d8:	4413      	add	r3, r2
 80012da:	b298      	uxth	r0, r3
 80012dc:	88ba      	ldrh	r2, [r7, #4]
 80012de:	89b9      	ldrh	r1, [r7, #12]
 80012e0:	2300      	movs	r3, #0
 80012e2:	9302      	str	r3, [sp, #8]
 80012e4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	4613      	mov	r3, r2
 80012f0:	222e      	movs	r2, #46	@ 0x2e
 80012f2:	f7ff fe3d 	bl	8000f70 <lcd_show_char>
			t++;
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	3301      	adds	r3, #1
 80012fa:	75fb      	strb	r3, [r7, #23]
			len += 1;
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	3301      	adds	r3, #1
 8001300:	71fb      	strb	r3, [r7, #7]
		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8001302:	7dfb      	ldrb	r3, [r7, #23]
 8001304:	b29a      	uxth	r2, r3
 8001306:	7dbb      	ldrb	r3, [r7, #22]
 8001308:	b29b      	uxth	r3, r3
 800130a:	fb12 f303 	smulbb	r3, r2, r3
 800130e:	b29a      	uxth	r2, r3
 8001310:	89fb      	ldrh	r3, [r7, #14]
 8001312:	4413      	add	r3, r2
 8001314:	b298      	uxth	r0, r3
 8001316:	7cfb      	ldrb	r3, [r7, #19]
 8001318:	3330      	adds	r3, #48	@ 0x30
 800131a:	b2da      	uxtb	r2, r3
 800131c:	88bc      	ldrh	r4, [r7, #4]
 800131e:	89b9      	ldrh	r1, [r7, #12]
 8001320:	2300      	movs	r3, #0
 8001322:	9302      	str	r3, [sp, #8]
 8001324:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001328:	9301      	str	r3, [sp, #4]
 800132a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	4623      	mov	r3, r4
 8001330:	f7ff fe1e 	bl	8000f70 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8001334:	7dfb      	ldrb	r3, [r7, #23]
 8001336:	3301      	adds	r3, #1
 8001338:	75fb      	strb	r3, [r7, #23]
 800133a:	7dfa      	ldrb	r2, [r7, #23]
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	429a      	cmp	r2, r3
 8001340:	d3a3      	bcc.n	800128a <lcd_show_float_num+0x46>
	}
}
 8001342:	bf00      	nop
 8001344:	bf00      	nop
 8001346:	371c      	adds	r7, #28
 8001348:	46bd      	mov	sp, r7
 800134a:	bd90      	pop	{r4, r7, pc}
 800134c:	42c80000 	.word	0x42c80000
 8001350:	cccccccd 	.word	0xcccccccd

08001354 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d007      	beq.n	800137a <lcd_set_direction+0x26>
		lcddev.width = 320;
 800136a:	4b0a      	ldr	r3, [pc, #40]	@ (8001394 <lcd_set_direction+0x40>)
 800136c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001370:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8001372:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <lcd_set_direction+0x40>)
 8001374:	22f0      	movs	r2, #240	@ 0xf0
 8001376:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8001378:	e006      	b.n	8001388 <lcd_set_direction+0x34>
		lcddev.width = 240;
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <lcd_set_direction+0x40>)
 800137c:	22f0      	movs	r2, #240	@ 0xf0
 800137e:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8001380:	4b04      	ldr	r3, [pc, #16]	@ (8001394 <lcd_set_direction+0x40>)
 8001382:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001386:	805a      	strh	r2, [r3, #2]
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	200004ac 	.word	0x200004ac

08001398 <lcd_init>:

void lcd_init(void) {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 800139c:	2200      	movs	r2, #0
 800139e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013a2:	48aa      	ldr	r0, [pc, #680]	@ (800164c <lcd_init+0x2b4>)
 80013a4:	f005 fb7e 	bl	8006aa4 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80013a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013ac:	f004 faca 	bl	8005944 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 80013b0:	2201      	movs	r2, #1
 80013b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013b6:	48a5      	ldr	r0, [pc, #660]	@ (800164c <lcd_init+0x2b4>)
 80013b8:	f005 fb74 	bl	8006aa4 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80013bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013c0:	f004 fac0 	bl	8005944 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 80013c4:	2000      	movs	r0, #0
 80013c6:	f7ff ffc5 	bl	8001354 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 80013ca:	20d3      	movs	r0, #211	@ 0xd3
 80013cc:	f7ff fd08 	bl	8000de0 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 80013d0:	f7ff fd26 	bl	8000e20 <LCD_RD_DATA>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461a      	mov	r2, r3
 80013d8:	4b9d      	ldr	r3, [pc, #628]	@ (8001650 <lcd_init+0x2b8>)
 80013da:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80013dc:	f7ff fd20 	bl	8000e20 <LCD_RD_DATA>
 80013e0:	4603      	mov	r3, r0
 80013e2:	461a      	mov	r2, r3
 80013e4:	4b9a      	ldr	r3, [pc, #616]	@ (8001650 <lcd_init+0x2b8>)
 80013e6:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80013e8:	f7ff fd1a 	bl	8000e20 <LCD_RD_DATA>
 80013ec:	4603      	mov	r3, r0
 80013ee:	461a      	mov	r2, r3
 80013f0:	4b97      	ldr	r3, [pc, #604]	@ (8001650 <lcd_init+0x2b8>)
 80013f2:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 80013f4:	4b96      	ldr	r3, [pc, #600]	@ (8001650 <lcd_init+0x2b8>)
 80013f6:	889b      	ldrh	r3, [r3, #4]
 80013f8:	021b      	lsls	r3, r3, #8
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	4b94      	ldr	r3, [pc, #592]	@ (8001650 <lcd_init+0x2b8>)
 80013fe:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8001400:	f7ff fd0e 	bl	8000e20 <LCD_RD_DATA>
 8001404:	4603      	mov	r3, r0
 8001406:	461a      	mov	r2, r3
 8001408:	4b91      	ldr	r3, [pc, #580]	@ (8001650 <lcd_init+0x2b8>)
 800140a:	889b      	ldrh	r3, [r3, #4]
 800140c:	4313      	orrs	r3, r2
 800140e:	b29a      	uxth	r2, r3
 8001410:	4b8f      	ldr	r3, [pc, #572]	@ (8001650 <lcd_init+0x2b8>)
 8001412:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001414:	20cf      	movs	r0, #207	@ 0xcf
 8001416:	f7ff fce3 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800141a:	2000      	movs	r0, #0
 800141c:	f7ff fcf0 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001420:	20c1      	movs	r0, #193	@ 0xc1
 8001422:	f7ff fced 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001426:	2030      	movs	r0, #48	@ 0x30
 8001428:	f7ff fcea 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 800142c:	20ed      	movs	r0, #237	@ 0xed
 800142e:	f7ff fcd7 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001432:	2064      	movs	r0, #100	@ 0x64
 8001434:	f7ff fce4 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001438:	2003      	movs	r0, #3
 800143a:	f7ff fce1 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800143e:	2012      	movs	r0, #18
 8001440:	f7ff fcde 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001444:	2081      	movs	r0, #129	@ 0x81
 8001446:	f7ff fcdb 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 800144a:	20e8      	movs	r0, #232	@ 0xe8
 800144c:	f7ff fcc8 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001450:	2085      	movs	r0, #133	@ 0x85
 8001452:	f7ff fcd5 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001456:	2010      	movs	r0, #16
 8001458:	f7ff fcd2 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 800145c:	207a      	movs	r0, #122	@ 0x7a
 800145e:	f7ff fccf 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001462:	20cb      	movs	r0, #203	@ 0xcb
 8001464:	f7ff fcbc 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001468:	2039      	movs	r0, #57	@ 0x39
 800146a:	f7ff fcc9 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800146e:	202c      	movs	r0, #44	@ 0x2c
 8001470:	f7ff fcc6 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001474:	2000      	movs	r0, #0
 8001476:	f7ff fcc3 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800147a:	2034      	movs	r0, #52	@ 0x34
 800147c:	f7ff fcc0 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001480:	2002      	movs	r0, #2
 8001482:	f7ff fcbd 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001486:	20f7      	movs	r0, #247	@ 0xf7
 8001488:	f7ff fcaa 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 800148c:	2020      	movs	r0, #32
 800148e:	f7ff fcb7 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001492:	20ea      	movs	r0, #234	@ 0xea
 8001494:	f7ff fca4 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001498:	2000      	movs	r0, #0
 800149a:	f7ff fcb1 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800149e:	2000      	movs	r0, #0
 80014a0:	f7ff fcae 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 80014a4:	20c0      	movs	r0, #192	@ 0xc0
 80014a6:	f7ff fc9b 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 80014aa:	201b      	movs	r0, #27
 80014ac:	f7ff fca8 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 80014b0:	20c1      	movs	r0, #193	@ 0xc1
 80014b2:	f7ff fc95 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 80014b6:	2001      	movs	r0, #1
 80014b8:	f7ff fca2 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 80014bc:	20c5      	movs	r0, #197	@ 0xc5
 80014be:	f7ff fc8f 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80014c2:	2030      	movs	r0, #48	@ 0x30
 80014c4:	f7ff fc9c 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80014c8:	2030      	movs	r0, #48	@ 0x30
 80014ca:	f7ff fc99 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 80014ce:	20c7      	movs	r0, #199	@ 0xc7
 80014d0:	f7ff fc86 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 80014d4:	20b7      	movs	r0, #183	@ 0xb7
 80014d6:	f7ff fc93 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 80014da:	2036      	movs	r0, #54	@ 0x36
 80014dc:	f7ff fc80 	bl	8000de0 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 80014e0:	2008      	movs	r0, #8
 80014e2:	f7ff fc8d 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 80014e6:	203a      	movs	r0, #58	@ 0x3a
 80014e8:	f7ff fc7a 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80014ec:	2055      	movs	r0, #85	@ 0x55
 80014ee:	f7ff fc87 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80014f2:	20b1      	movs	r0, #177	@ 0xb1
 80014f4:	f7ff fc74 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80014f8:	2000      	movs	r0, #0
 80014fa:	f7ff fc81 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80014fe:	201a      	movs	r0, #26
 8001500:	f7ff fc7e 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001504:	20b6      	movs	r0, #182	@ 0xb6
 8001506:	f7ff fc6b 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 800150a:	200a      	movs	r0, #10
 800150c:	f7ff fc78 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001510:	20a2      	movs	r0, #162	@ 0xa2
 8001512:	f7ff fc75 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001516:	20f2      	movs	r0, #242	@ 0xf2
 8001518:	f7ff fc62 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800151c:	2000      	movs	r0, #0
 800151e:	f7ff fc6f 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001522:	2026      	movs	r0, #38	@ 0x26
 8001524:	f7ff fc5c 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001528:	2001      	movs	r0, #1
 800152a:	f7ff fc69 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800152e:	20e0      	movs	r0, #224	@ 0xe0
 8001530:	f7ff fc56 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001534:	200f      	movs	r0, #15
 8001536:	f7ff fc63 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 800153a:	202a      	movs	r0, #42	@ 0x2a
 800153c:	f7ff fc60 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001540:	2028      	movs	r0, #40	@ 0x28
 8001542:	f7ff fc5d 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001546:	2008      	movs	r0, #8
 8001548:	f7ff fc5a 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 800154c:	200e      	movs	r0, #14
 800154e:	f7ff fc57 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001552:	2008      	movs	r0, #8
 8001554:	f7ff fc54 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001558:	2054      	movs	r0, #84	@ 0x54
 800155a:	f7ff fc51 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 800155e:	20a9      	movs	r0, #169	@ 0xa9
 8001560:	f7ff fc4e 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001564:	2043      	movs	r0, #67	@ 0x43
 8001566:	f7ff fc4b 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 800156a:	200a      	movs	r0, #10
 800156c:	f7ff fc48 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001570:	200f      	movs	r0, #15
 8001572:	f7ff fc45 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001576:	2000      	movs	r0, #0
 8001578:	f7ff fc42 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800157c:	2000      	movs	r0, #0
 800157e:	f7ff fc3f 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001582:	2000      	movs	r0, #0
 8001584:	f7ff fc3c 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001588:	2000      	movs	r0, #0
 800158a:	f7ff fc39 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800158e:	20e1      	movs	r0, #225	@ 0xe1
 8001590:	f7ff fc26 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001594:	2000      	movs	r0, #0
 8001596:	f7ff fc33 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800159a:	2015      	movs	r0, #21
 800159c:	f7ff fc30 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80015a0:	2017      	movs	r0, #23
 80015a2:	f7ff fc2d 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80015a6:	2007      	movs	r0, #7
 80015a8:	f7ff fc2a 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80015ac:	2011      	movs	r0, #17
 80015ae:	f7ff fc27 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80015b2:	2006      	movs	r0, #6
 80015b4:	f7ff fc24 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 80015b8:	202b      	movs	r0, #43	@ 0x2b
 80015ba:	f7ff fc21 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 80015be:	2056      	movs	r0, #86	@ 0x56
 80015c0:	f7ff fc1e 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80015c4:	203c      	movs	r0, #60	@ 0x3c
 80015c6:	f7ff fc1b 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80015ca:	2005      	movs	r0, #5
 80015cc:	f7ff fc18 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80015d0:	2010      	movs	r0, #16
 80015d2:	f7ff fc15 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80015d6:	200f      	movs	r0, #15
 80015d8:	f7ff fc12 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80015dc:	203f      	movs	r0, #63	@ 0x3f
 80015de:	f7ff fc0f 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80015e2:	203f      	movs	r0, #63	@ 0x3f
 80015e4:	f7ff fc0c 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80015e8:	200f      	movs	r0, #15
 80015ea:	f7ff fc09 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80015ee:	202b      	movs	r0, #43	@ 0x2b
 80015f0:	f7ff fbf6 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80015f4:	2000      	movs	r0, #0
 80015f6:	f7ff fc03 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80015fa:	2000      	movs	r0, #0
 80015fc:	f7ff fc00 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001600:	2001      	movs	r0, #1
 8001602:	f7ff fbfd 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001606:	203f      	movs	r0, #63	@ 0x3f
 8001608:	f7ff fbfa 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 800160c:	202a      	movs	r0, #42	@ 0x2a
 800160e:	f7ff fbe7 	bl	8000de0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001612:	2000      	movs	r0, #0
 8001614:	f7ff fbf4 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001618:	2000      	movs	r0, #0
 800161a:	f7ff fbf1 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800161e:	2000      	movs	r0, #0
 8001620:	f7ff fbee 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001624:	20ef      	movs	r0, #239	@ 0xef
 8001626:	f7ff fbeb 	bl	8000e00 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 800162a:	2011      	movs	r0, #17
 800162c:	f7ff fbd8 	bl	8000de0 <LCD_WR_REG>
	HAL_Delay(120);
 8001630:	2078      	movs	r0, #120	@ 0x78
 8001632:	f004 f987 	bl	8005944 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 8001636:	2029      	movs	r0, #41	@ 0x29
 8001638:	f7ff fbd2 	bl	8000de0 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 800163c:	2201      	movs	r2, #1
 800163e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001642:	4804      	ldr	r0, [pc, #16]	@ (8001654 <lcd_init+0x2bc>)
 8001644:	f005 fa2e 	bl	8006aa4 <HAL_GPIO_WritePin>
}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40020800 	.word	0x40020800
 8001650:	200004ac 	.word	0x200004ac
 8001654:	40020000 	.word	0x40020000

08001658 <lcd_show_string>:
		}
	}
}

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001658:	b590      	push	{r4, r7, lr}
 800165a:	b08b      	sub	sp, #44	@ 0x2c
 800165c:	af04      	add	r7, sp, #16
 800165e:	60ba      	str	r2, [r7, #8]
 8001660:	461a      	mov	r2, r3
 8001662:	4603      	mov	r3, r0
 8001664:	81fb      	strh	r3, [r7, #14]
 8001666:	460b      	mov	r3, r1
 8001668:	81bb      	strh	r3, [r7, #12]
 800166a:	4613      	mov	r3, r2
 800166c:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 800166e:	89fb      	ldrh	r3, [r7, #14]
 8001670:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 8001676:	e048      	b.n	800170a <lcd_show_string+0xb2>
		if (!bHz) {
 8001678:	7dfb      	ldrb	r3, [r7, #23]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d145      	bne.n	800170a <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 800167e:	89fa      	ldrh	r2, [r7, #14]
 8001680:	4b26      	ldr	r3, [pc, #152]	@ (800171c <lcd_show_string+0xc4>)
 8001682:	881b      	ldrh	r3, [r3, #0]
 8001684:	4619      	mov	r1, r3
 8001686:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800168a:	085b      	lsrs	r3, r3, #1
 800168c:	b2db      	uxtb	r3, r3
 800168e:	1acb      	subs	r3, r1, r3
 8001690:	429a      	cmp	r2, r3
 8001692:	dc3f      	bgt.n	8001714 <lcd_show_string+0xbc>
 8001694:	89ba      	ldrh	r2, [r7, #12]
 8001696:	4b21      	ldr	r3, [pc, #132]	@ (800171c <lcd_show_string+0xc4>)
 8001698:	885b      	ldrh	r3, [r3, #2]
 800169a:	4619      	mov	r1, r3
 800169c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016a0:	1acb      	subs	r3, r1, r3
 80016a2:	429a      	cmp	r2, r3
 80016a4:	dc36      	bgt.n	8001714 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b80      	cmp	r3, #128	@ 0x80
 80016ac:	d902      	bls.n	80016b4 <lcd_show_string+0x5c>
				bHz = 1;
 80016ae:	2301      	movs	r3, #1
 80016b0:	75fb      	strb	r3, [r7, #23]
 80016b2:	e02a      	b.n	800170a <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2b0d      	cmp	r3, #13
 80016ba:	d10b      	bne.n	80016d4 <lcd_show_string+0x7c>
					y += sizey;
 80016bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	89bb      	ldrh	r3, [r7, #12]
 80016c4:	4413      	add	r3, r2
 80016c6:	81bb      	strh	r3, [r7, #12]
					x = x0;
 80016c8:	8abb      	ldrh	r3, [r7, #20]
 80016ca:	81fb      	strh	r3, [r7, #14]
					str++;
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	3301      	adds	r3, #1
 80016d0:	60bb      	str	r3, [r7, #8]
 80016d2:	e017      	b.n	8001704 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	781a      	ldrb	r2, [r3, #0]
 80016d8:	88fc      	ldrh	r4, [r7, #6]
 80016da:	89b9      	ldrh	r1, [r7, #12]
 80016dc:	89f8      	ldrh	r0, [r7, #14]
 80016de:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016e2:	9302      	str	r3, [sp, #8]
 80016e4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016e8:	9301      	str	r3, [sp, #4]
 80016ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	4623      	mov	r3, r4
 80016f0:	f7ff fc3e 	bl	8000f70 <lcd_show_char>
					x += sizey / 2;
 80016f4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80016f8:	085b      	lsrs	r3, r3, #1
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	461a      	mov	r2, r3
 80016fe:	89fb      	ldrh	r3, [r7, #14]
 8001700:	4413      	add	r3, r2
 8001702:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	3301      	adds	r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d1b2      	bne.n	8001678 <lcd_show_string+0x20>
 8001712:	e000      	b.n	8001716 <lcd_show_string+0xbe>
				return;
 8001714:	bf00      	nop
			}
		}
	}
}
 8001716:	371c      	adds	r7, #28
 8001718:	46bd      	mov	sp, r7
 800171a:	bd90      	pop	{r4, r7, pc}
 800171c:	200004ac 	.word	0x200004ac

08001720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001726:	f004 f89b 	bl	8005860 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800172a:	f000 f875 	bl	8001818 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800172e:	f7ff f987 	bl	8000a40 <MX_GPIO_Init>
  MX_DMA_Init();
 8001732:	f7ff f895 	bl	8000860 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001736:	f003 ff83 	bl	8005640 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 800173a:	f003 ff57 	bl	80055ec <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800173e:	f003 ff2b 	bl	8005598 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001742:	f7fe fed7 	bl	80004f4 <MX_ADC1_Init>
  MX_FSMC_Init();
 8001746:	f7ff f8ab 	bl	80008a0 <MX_FSMC_Init>
  MX_SPI1_Init();
 800174a:	f003 fda9 	bl	80052a0 <MX_SPI1_Init>
  MX_TIM3_Init();
 800174e:	f003 fead 	bl	80054ac <MX_TIM3_Init>
  MX_I2C1_Init();
 8001752:	f7ff facf 	bl	8000cf4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  init_system();
 8001756:	f000 f8c9 	bl	80018ec <init_system>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  button_scan();
 800175a:	f7fe ffe1 	bl	8000720 <button_scan>
	  mpl_fsm();
 800175e:	f000 f8f7 	bl	8001950 <mpl_fsm>
	  #ifdef MASTER_MODE
	  	  static float humid = 60.0f;
	  	  static float temp = 25.0f;

	  	lcd_show_string(10, 5, "MODE: MASTER", CYAN, BLACK, 16, 0);
 8001762:	2300      	movs	r3, #0
 8001764:	9302      	str	r3, [sp, #8]
 8001766:	2310      	movs	r3, #16
 8001768:	9301      	str	r3, [sp, #4]
 800176a:	2300      	movs	r3, #0
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001772:	4a22      	ldr	r2, [pc, #136]	@ (80017fc <main+0xdc>)
 8001774:	2105      	movs	r1, #5
 8001776:	200a      	movs	r0, #10
 8001778:	f7ff ff6e 	bl	8001658 <lcd_show_string>
		lcd_show_string(10, 40, "Sending Data...", WHITE, BLACK, 16, 0);
 800177c:	2300      	movs	r3, #0
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2310      	movs	r3, #16
 8001782:	9301      	str	r3, [sp, #4]
 8001784:	2300      	movs	r3, #0
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800178c:	4a1c      	ldr	r2, [pc, #112]	@ (8001800 <main+0xe0>)
 800178e:	2128      	movs	r1, #40	@ 0x28
 8001790:	200a      	movs	r0, #10
 8001792:	f7ff ff61 	bl	8001658 <lcd_show_string>

		master_encode(1, temp, humid);
 8001796:	4b1b      	ldr	r3, [pc, #108]	@ (8001804 <main+0xe4>)
 8001798:	edd3 7a00 	vldr	s15, [r3]
 800179c:	4b1a      	ldr	r3, [pc, #104]	@ (8001808 <main+0xe8>)
 800179e:	ed93 7a00 	vldr	s14, [r3]
 80017a2:	eef0 0a47 	vmov.f32	s1, s14
 80017a6:	eeb0 0a67 	vmov.f32	s0, s15
 80017aa:	2001      	movs	r0, #1
 80017ac:	f000 fa12 	bl	8001bd4 <master_encode>
		temp += 0.5f;
 80017b0:	4b14      	ldr	r3, [pc, #80]	@ (8001804 <main+0xe4>)
 80017b2:	edd3 7a00 	vldr	s15, [r3]
 80017b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80017ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017be:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <main+0xe4>)
 80017c0:	edc3 7a00 	vstr	s15, [r3]
		humid -= 0.2f;
 80017c4:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <main+0xe8>)
 80017c6:	edd3 7a00 	vldr	s15, [r3]
 80017ca:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800180c <main+0xec>
 80017ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001808 <main+0xe8>)
 80017d4:	edc3 7a00 	vstr	s15, [r3]
		if(temp > 45.0f) temp = 25.0f;
 80017d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001804 <main+0xe4>)
 80017da:	edd3 7a00 	vldr	s15, [r3]
 80017de:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001810 <main+0xf0>
 80017e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ea:	dd02      	ble.n	80017f2 <main+0xd2>
 80017ec:	4b05      	ldr	r3, [pc, #20]	@ (8001804 <main+0xe4>)
 80017ee:	4a09      	ldr	r2, [pc, #36]	@ (8001814 <main+0xf4>)
 80017f0:	601a      	str	r2, [r3, #0]
		HAL_Delay(2000);
 80017f2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80017f6:	f004 f8a5 	bl	8005944 <HAL_Delay>
  {
 80017fa:	e7ae      	b.n	800175a <main+0x3a>
 80017fc:	08009ba0 	.word	0x08009ba0
 8001800:	08009bb0 	.word	0x08009bb0
 8001804:	20000200 	.word	0x20000200
 8001808:	20000204 	.word	0x20000204
 800180c:	3e4ccccd 	.word	0x3e4ccccd
 8001810:	42340000 	.word	0x42340000
 8001814:	41c80000 	.word	0x41c80000

08001818 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b094      	sub	sp, #80	@ 0x50
 800181c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800181e:	f107 0320 	add.w	r3, r7, #32
 8001822:	2230      	movs	r2, #48	@ 0x30
 8001824:	2100      	movs	r1, #0
 8001826:	4618      	mov	r0, r3
 8001828:	f008 f974 	bl	8009b14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800182c:	f107 030c 	add.w	r3, r7, #12
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	60da      	str	r2, [r3, #12]
 800183a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800183c:	2300      	movs	r3, #0
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	4b28      	ldr	r3, [pc, #160]	@ (80018e4 <SystemClock_Config+0xcc>)
 8001842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001844:	4a27      	ldr	r2, [pc, #156]	@ (80018e4 <SystemClock_Config+0xcc>)
 8001846:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800184a:	6413      	str	r3, [r2, #64]	@ 0x40
 800184c:	4b25      	ldr	r3, [pc, #148]	@ (80018e4 <SystemClock_Config+0xcc>)
 800184e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001850:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001854:	60bb      	str	r3, [r7, #8]
 8001856:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001858:	2300      	movs	r3, #0
 800185a:	607b      	str	r3, [r7, #4]
 800185c:	4b22      	ldr	r3, [pc, #136]	@ (80018e8 <SystemClock_Config+0xd0>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a21      	ldr	r2, [pc, #132]	@ (80018e8 <SystemClock_Config+0xd0>)
 8001862:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001866:	6013      	str	r3, [r2, #0]
 8001868:	4b1f      	ldr	r3, [pc, #124]	@ (80018e8 <SystemClock_Config+0xd0>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001870:	607b      	str	r3, [r7, #4]
 8001872:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001874:	2302      	movs	r3, #2
 8001876:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001878:	2301      	movs	r3, #1
 800187a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800187c:	2310      	movs	r3, #16
 800187e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001880:	2302      	movs	r3, #2
 8001882:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001884:	2300      	movs	r3, #0
 8001886:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001888:	2308      	movs	r3, #8
 800188a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800188c:	23a8      	movs	r3, #168	@ 0xa8
 800188e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001890:	2302      	movs	r3, #2
 8001892:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001894:	2304      	movs	r3, #4
 8001896:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001898:	f107 0320 	add.w	r3, r7, #32
 800189c:	4618      	mov	r0, r3
 800189e:	f005 fa5f 	bl	8006d60 <HAL_RCC_OscConfig>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018a8:	f000 f84b 	bl	8001942 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ac:	230f      	movs	r3, #15
 80018ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018b0:	2302      	movs	r3, #2
 80018b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018b8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80018be:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018c4:	f107 030c 	add.w	r3, r7, #12
 80018c8:	2105      	movs	r1, #5
 80018ca:	4618      	mov	r0, r3
 80018cc:	f005 fcc0 	bl	8007250 <HAL_RCC_ClockConfig>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018d6:	f000 f834 	bl	8001942 <Error_Handler>
  }
}
 80018da:	bf00      	nop
 80018dc:	3750      	adds	r7, #80	@ 0x50
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40023800 	.word	0x40023800
 80018e8:	40007000 	.word	0x40007000

080018ec <init_system>:

/* USER CODE BEGIN 4 */
void init_system(){
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	timer_init();
 80018f0:	f003 fc6a 	bl	80051c8 <timer_init>
	lcd_init();
 80018f4:	f7ff fd50 	bl	8001398 <lcd_init>
	lcd_clear(BLACK);
 80018f8:	2000      	movs	r0, #0
 80018fa:	f7ff faef 	bl	8000edc <lcd_clear>
	hw_init();
 80018fe:	f7ff f97f 	bl	8000c00 <hw_init>
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM3) {
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a04      	ldr	r2, [pc, #16]	@ (8001928 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d101      	bne.n	800191e <HAL_TIM_PeriodElapsedCallback+0x16>
		timer_run();
 800191a:	f003 fc91 	bl	8005240 <timer_run>
	}
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40000400 	.word	0x40000400

0800192c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	UART_Callback(huart);
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff f9b7 	bl	8000ca8 <UART_Callback>
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001942:	b480      	push	{r7}
 8001944:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001946:	b672      	cpsid	i
}
 8001948:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800194a:	bf00      	nop
 800194c:	e7fd      	b.n	800194a <Error_Handler+0x8>
	...

08001950 <mpl_fsm>:
uint8_t mpl_status = INIT;
uint8_t packet_status = NOK;
// ctdl sau khi decode
SensorMessage decode_msg = SensorMessage_init_default;

void mpl_fsm(){
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af04      	add	r7, sp, #16
	// receiving new byte
	if(receive_byte(&new_byte) == 0) return;
 8001956:	483e      	ldr	r0, [pc, #248]	@ (8001a50 <mpl_fsm+0x100>)
 8001958:	f7ff f982 	bl	8000c60 <receive_byte>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d069      	beq.n	8001a36 <mpl_fsm+0xe6>
	// fsm
	switch (mpl_status){
 8001962:	4b3c      	ldr	r3, [pc, #240]	@ (8001a54 <mpl_fsm+0x104>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	3b01      	subs	r3, #1
 8001968:	2b03      	cmp	r3, #3
 800196a:	d866      	bhi.n	8001a3a <mpl_fsm+0xea>
 800196c:	a201      	add	r2, pc, #4	@ (adr r2, 8001974 <mpl_fsm+0x24>)
 800196e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001972:	bf00      	nop
 8001974:	08001985 	.word	0x08001985
 8001978:	0800199b 	.word	0x0800199b
 800197c:	080019ad 	.word	0x080019ad
 8001980:	080019c9 	.word	0x080019c9
	case IDLE:
		// TO DO
		if(is_start_byte()){
 8001984:	f000 f882 	bl	8001a8c <is_start_byte>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d057      	beq.n	8001a3e <mpl_fsm+0xee>
			mpl_init();
 800198e:	f000 f86d 	bl	8001a6c <mpl_init>
			mpl_status = RECEIVE_HEADER;
 8001992:	4b30      	ldr	r3, [pc, #192]	@ (8001a54 <mpl_fsm+0x104>)
 8001994:	2202      	movs	r2, #2
 8001996:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001998:	e051      	b.n	8001a3e <mpl_fsm+0xee>
	case RECEIVE_HEADER:
		// TO DO
		if(receiving_header()){
 800199a:	f000 f897 	bl	8001acc <receiving_header>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d04e      	beq.n	8001a42 <mpl_fsm+0xf2>
			mpl_status = RECEIVE_PAYLOAD;
 80019a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001a54 <mpl_fsm+0x104>)
 80019a6:	2203      	movs	r2, #3
 80019a8:	701a      	strb	r2, [r3, #0]
		}
		break;
 80019aa:	e04a      	b.n	8001a42 <mpl_fsm+0xf2>
	case RECEIVE_PAYLOAD:
		// TO DO
		if(receiving_payload()){
 80019ac:	f000 f8c2 	bl	8001b34 <receiving_payload>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d047      	beq.n	8001a46 <mpl_fsm+0xf6>
			timer_set(0, 1500);
 80019b6:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80019ba:	2000      	movs	r0, #0
 80019bc:	f003 fc0e 	bl	80051dc <timer_set>
			mpl_status = CRC_CHECKING;
 80019c0:	4b24      	ldr	r3, [pc, #144]	@ (8001a54 <mpl_fsm+0x104>)
 80019c2:	2204      	movs	r2, #4
 80019c4:	701a      	strb	r2, [r3, #0]
		}
		break;
 80019c6:	e03e      	b.n	8001a46 <mpl_fsm+0xf6>
	case CRC_CHECKING:
		// TO DO
		if(crc_checking()){
 80019c8:	f000 f8da 	bl	8001b80 <crc_checking>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d008      	beq.n	80019e4 <mpl_fsm+0x94>
			slave_decode(&receive_buffer[6], packet_length);
 80019d2:	4b21      	ldr	r3, [pc, #132]	@ (8001a58 <mpl_fsm+0x108>)
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	4619      	mov	r1, r3
 80019d8:	4820      	ldr	r0, [pc, #128]	@ (8001a5c <mpl_fsm+0x10c>)
 80019da:	f000 f9c1 	bl	8001d60 <slave_decode>
			packet_status = OK;
 80019de:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <mpl_fsm+0x110>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	701a      	strb	r2, [r3, #0]
		}
		if(packet_status == OK){
 80019e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <mpl_fsm+0x110>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d10d      	bne.n	8001a08 <mpl_fsm+0xb8>
			lcd_show_string(100, 200, "packet valid", GREEN, BLACK, 16, 0);
 80019ec:	2300      	movs	r3, #0
 80019ee:	9302      	str	r3, [sp, #8]
 80019f0:	2310      	movs	r3, #16
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	2300      	movs	r3, #0
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80019fc:	4a19      	ldr	r2, [pc, #100]	@ (8001a64 <mpl_fsm+0x114>)
 80019fe:	21c8      	movs	r1, #200	@ 0xc8
 8001a00:	2064      	movs	r0, #100	@ 0x64
 8001a02:	f7ff fe29 	bl	8001658 <lcd_show_string>
 8001a06:	e00c      	b.n	8001a22 <mpl_fsm+0xd2>
		} else{
			lcd_show_string(100, 200, "packet invalid", RED, BLACK, 16, 0);
 8001a08:	2300      	movs	r3, #0
 8001a0a:	9302      	str	r3, [sp, #8]
 8001a0c:	2310      	movs	r3, #16
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	2300      	movs	r3, #0
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a18:	4a13      	ldr	r2, [pc, #76]	@ (8001a68 <mpl_fsm+0x118>)
 8001a1a:	21c8      	movs	r1, #200	@ 0xc8
 8001a1c:	2064      	movs	r0, #100	@ 0x64
 8001a1e:	f7ff fe1b 	bl	8001658 <lcd_show_string>
		}
		if(timer_isExpired(0)){
 8001a22:	2000      	movs	r0, #0
 8001a24:	f003 fbf6 	bl	8005214 <timer_isExpired>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d00d      	beq.n	8001a4a <mpl_fsm+0xfa>
			mpl_status = IDLE;
 8001a2e:	4b09      	ldr	r3, [pc, #36]	@ (8001a54 <mpl_fsm+0x104>)
 8001a30:	2201      	movs	r2, #1
 8001a32:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001a34:	e009      	b.n	8001a4a <mpl_fsm+0xfa>
	if(receive_byte(&new_byte) == 0) return;
 8001a36:	bf00      	nop
 8001a38:	e008      	b.n	8001a4c <mpl_fsm+0xfc>
	default:
		break;
 8001a3a:	bf00      	nop
 8001a3c:	e006      	b.n	8001a4c <mpl_fsm+0xfc>
		break;
 8001a3e:	bf00      	nop
 8001a40:	e004      	b.n	8001a4c <mpl_fsm+0xfc>
		break;
 8001a42:	bf00      	nop
 8001a44:	e002      	b.n	8001a4c <mpl_fsm+0xfc>
		break;
 8001a46:	bf00      	nop
 8001a48:	e000      	b.n	8001a4c <mpl_fsm+0xfc>
		break;
 8001a4a:	bf00      	nop
	}
}
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	200005b9 	.word	0x200005b9
 8001a54:	200005ba 	.word	0x200005ba
 8001a58:	200005b6 	.word	0x200005b6
 8001a5c:	200004ba 	.word	0x200004ba
 8001a60:	20000208 	.word	0x20000208
 8001a64:	08009bc0 	.word	0x08009bc0
 8001a68:	08009bd0 	.word	0x08009bd0

08001a6c <mpl_init>:

void mpl_init(){
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
	// clear buffer
	for(uint8_t i=0; i<MAX_BUFFER_LENGTH; i++){
 8001a72:	2300      	movs	r3, #0
 8001a74:	71fb      	strb	r3, [r7, #7]
		receive_buffer[i] = 0x00;
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	4a03      	ldr	r2, [pc, #12]	@ (8001a88 <mpl_init+0x1c>)
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0; i<MAX_BUFFER_LENGTH; i++){
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	3301      	adds	r3, #1
 8001a82:	71fb      	strb	r3, [r7, #7]
		receive_buffer[i] = 0x00;
 8001a84:	bf00      	nop
 8001a86:	e7f6      	b.n	8001a76 <mpl_init+0xa>
 8001a88:	200004b4 	.word	0x200004b4

08001a8c <is_start_byte>:
	buffer_index = 0;
	packet_length = 0;
	packet_status = NOK;
}

uint8_t is_start_byte(){
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
	// check is start byte
	if(new_byte == 0x7E){
 8001a90:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac0 <is_start_byte+0x34>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b7e      	cmp	r3, #126	@ 0x7e
 8001a96:	d10c      	bne.n	8001ab2 <is_start_byte+0x26>
		receive_buffer[buffer_index++] = new_byte;
 8001a98:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac4 <is_start_byte+0x38>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	b2d1      	uxtb	r1, r2
 8001aa0:	4a08      	ldr	r2, [pc, #32]	@ (8001ac4 <is_start_byte+0x38>)
 8001aa2:	7011      	strb	r1, [r2, #0]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <is_start_byte+0x34>)
 8001aa8:	7819      	ldrb	r1, [r3, #0]
 8001aaa:	4b07      	ldr	r3, [pc, #28]	@ (8001ac8 <is_start_byte+0x3c>)
 8001aac:	5499      	strb	r1, [r3, r2]
		return 1;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e000      	b.n	8001ab4 <is_start_byte+0x28>
	}
	return 0;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	200005b9 	.word	0x200005b9
 8001ac4:	200005b4 	.word	0x200005b4
 8001ac8:	200004b4 	.word	0x200004b4

08001acc <receiving_header>:

uint8_t receiving_header(){
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
	receive_buffer[buffer_index++] = new_byte;
 8001ad0:	4b13      	ldr	r3, [pc, #76]	@ (8001b20 <receiving_header+0x54>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	1c5a      	adds	r2, r3, #1
 8001ad6:	b2d1      	uxtb	r1, r2
 8001ad8:	4a11      	ldr	r2, [pc, #68]	@ (8001b20 <receiving_header+0x54>)
 8001ada:	7011      	strb	r1, [r2, #0]
 8001adc:	461a      	mov	r2, r3
 8001ade:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <receiving_header+0x58>)
 8001ae0:	7819      	ldrb	r1, [r3, #0]
 8001ae2:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <receiving_header+0x5c>)
 8001ae4:	5499      	strb	r1, [r3, r2]
	// packet header
	if(buffer_index == 6){
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b20 <receiving_header+0x54>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b06      	cmp	r3, #6
 8001aec:	d112      	bne.n	8001b14 <receiving_header+0x48>
		// get frame length
		packet_length = ((uint16_t)receive_buffer[1] << 8) | (uint16_t)receive_buffer[2];
 8001aee:	4b0e      	ldr	r3, [pc, #56]	@ (8001b28 <receiving_header+0x5c>)
 8001af0:	785b      	ldrb	r3, [r3, #1]
 8001af2:	b21b      	sxth	r3, r3
 8001af4:	021b      	lsls	r3, r3, #8
 8001af6:	b21a      	sxth	r2, r3
 8001af8:	4b0b      	ldr	r3, [pc, #44]	@ (8001b28 <receiving_header+0x5c>)
 8001afa:	789b      	ldrb	r3, [r3, #2]
 8001afc:	b21b      	sxth	r3, r3
 8001afe:	4313      	orrs	r3, r2
 8001b00:	b21b      	sxth	r3, r3
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	4b09      	ldr	r3, [pc, #36]	@ (8001b2c <receiving_header+0x60>)
 8001b06:	801a      	strh	r2, [r3, #0]
		// get flag
		flag = receive_buffer[5];
 8001b08:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <receiving_header+0x5c>)
 8001b0a:	795a      	ldrb	r2, [r3, #5]
 8001b0c:	4b08      	ldr	r3, [pc, #32]	@ (8001b30 <receiving_header+0x64>)
 8001b0e:	701a      	strb	r2, [r3, #0]
		return 1;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e000      	b.n	8001b16 <receiving_header+0x4a>
	}
	return 0;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr
 8001b20:	200005b4 	.word	0x200005b4
 8001b24:	200005b9 	.word	0x200005b9
 8001b28:	200004b4 	.word	0x200004b4
 8001b2c:	200005b6 	.word	0x200005b6
 8001b30:	200005b8 	.word	0x200005b8

08001b34 <receiving_payload>:

uint8_t receiving_payload(){
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
	receive_buffer[buffer_index++] = new_byte;
 8001b38:	4b0d      	ldr	r3, [pc, #52]	@ (8001b70 <receiving_payload+0x3c>)
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	1c5a      	adds	r2, r3, #1
 8001b3e:	b2d1      	uxtb	r1, r2
 8001b40:	4a0b      	ldr	r2, [pc, #44]	@ (8001b70 <receiving_payload+0x3c>)
 8001b42:	7011      	strb	r1, [r2, #0]
 8001b44:	461a      	mov	r2, r3
 8001b46:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <receiving_payload+0x40>)
 8001b48:	7819      	ldrb	r1, [r3, #0]
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b78 <receiving_payload+0x44>)
 8001b4c:	5499      	strb	r1, [r3, r2]
	if(buffer_index == 6 + packet_length){
 8001b4e:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <receiving_payload+0x3c>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	461a      	mov	r2, r3
 8001b54:	4b09      	ldr	r3, [pc, #36]	@ (8001b7c <receiving_payload+0x48>)
 8001b56:	881b      	ldrh	r3, [r3, #0]
 8001b58:	3306      	adds	r3, #6
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d101      	bne.n	8001b62 <receiving_payload+0x2e>
		return 1;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e000      	b.n	8001b64 <receiving_payload+0x30>
	}
	return 0;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	200005b4 	.word	0x200005b4
 8001b74:	200005b9 	.word	0x200005b9
 8001b78:	200004b4 	.word	0x200004b4
 8001b7c:	200005b6 	.word	0x200005b6

08001b80 <crc_checking>:

uint8_t crc_checking(){
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
	if(buffer_index >= 6){
 8001b86:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <crc_checking+0x4c>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b05      	cmp	r3, #5
 8001b8c:	d919      	bls.n	8001bc2 <crc_checking+0x42>
		uint16_t crc_calcualated = crc16(receive_buffer, buffer_index);
 8001b8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001bcc <crc_checking+0x4c>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	4619      	mov	r1, r3
 8001b94:	480e      	ldr	r0, [pc, #56]	@ (8001bd0 <crc_checking+0x50>)
 8001b96:	f7fe fe2f 	bl	80007f8 <crc16>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	80fb      	strh	r3, [r7, #6]
		uint8_t crc_high = (crc_calcualated >> 8) & 0xFF;
 8001b9e:	88fb      	ldrh	r3, [r7, #6]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	717b      	strb	r3, [r7, #5]
		uint8_t crc_low = crc_calcualated & 0xFF;
 8001ba6:	88fb      	ldrh	r3, [r7, #6]
 8001ba8:	713b      	strb	r3, [r7, #4]
		if(crc_low == receive_buffer[4] && crc_high == receive_buffer[3]){
 8001baa:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <crc_checking+0x50>)
 8001bac:	791b      	ldrb	r3, [r3, #4]
 8001bae:	793a      	ldrb	r2, [r7, #4]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d106      	bne.n	8001bc2 <crc_checking+0x42>
 8001bb4:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <crc_checking+0x50>)
 8001bb6:	78db      	ldrb	r3, [r3, #3]
 8001bb8:	797a      	ldrb	r2, [r7, #5]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d101      	bne.n	8001bc2 <crc_checking+0x42>
			return 1;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e000      	b.n	8001bc4 <crc_checking+0x44>
		}
	}
	return 0;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	200005b4 	.word	0x200005b4
 8001bd0:	200004b4 	.word	0x200004b4

08001bd4 <master_encode>:

void master_encode(uint32_t slave_id, float temp, float humid){
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b0d2      	sub	sp, #328	@ 0x148
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001bde:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001be2:	6018      	str	r0, [r3, #0]
 8001be4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001be8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001bec:	ed83 0a00 	vstr	s0, [r3]
 8001bf0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001bf4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001bf8:	edc3 0a00 	vstr	s1, [r3]
	//lcd_show_string(100, 200, "MASTER sending require", WHITE, BLACK, 16, 0);
	SensorMessage msg = SensorMessage_init_default;
 8001bfc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
	msg.device_id = slave_id;
 8001c0c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c10:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	msg.temperature = temp;
 8001c1a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c1e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	msg.humidity = humid;
 8001c28:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c2c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

	uint8_t payload_tmp[128];
    pb_ostream_t ostream = pb_ostream_from_buffer(payload_tmp, sizeof(payload_tmp));
 8001c36:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001c3a:	f107 01a8 	add.w	r1, r7, #168	@ 0xa8
 8001c3e:	2280      	movs	r2, #128	@ 0x80
 8001c40:	4618      	mov	r0, r3
 8001c42:	f002 f9fd 	bl	8004040 <pb_ostream_from_buffer>

	if(pb_encode(&ostream, SensorMessage_fields, &msg)){
 8001c46:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8001c4a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001c4e:	4943      	ldr	r1, [pc, #268]	@ (8001d5c <master_encode+0x188>)
 8001c50:	4618      	mov	r0, r3
 8001c52:	f002 fe62 	bl	800491a <pb_encode>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d07a      	beq.n	8001d52 <master_encode+0x17e>
		uint16_t len = (uint16_t)ostream.bytes_written;
 8001c5c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c60:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
		// packet dng  gi i thng qua uart
		uint8_t tx_buf[128];
		// Header
		tx_buf[0] = 0x7E;
 8001c64:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c68:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001c6c:	227e      	movs	r2, #126	@ 0x7e
 8001c6e:	701a      	strb	r2, [r3, #0]
		tx_buf[1] = (uint8_t)(len >> 8);
 8001c70:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001c74:	0a1b      	lsrs	r3, r3, #8
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c7e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001c82:	705a      	strb	r2, [r3, #1]
		tx_buf[2] = (uint8_t)(len & 0xFF);
 8001c84:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001c88:	b2da      	uxtb	r2, r3
 8001c8a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c8e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001c92:	709a      	strb	r2, [r3, #2]
		tx_buf[5] = 0x00;
 8001c94:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001c98:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	715a      	strb	r2, [r3, #5]
		// Chp payload
		for(uint8_t i=0; i<len; i++){
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
 8001ca6:	e013      	b.n	8001cd0 <master_encode+0xfc>
			tx_buf[6+i] = payload_tmp[i];
 8001ca8:	f897 2147 	ldrb.w	r2, [r7, #327]	@ 0x147
 8001cac:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001cb0:	3306      	adds	r3, #6
 8001cb2:	f502 72a4 	add.w	r2, r2, #328	@ 0x148
 8001cb6:	443a      	add	r2, r7
 8001cb8:	f812 1ca0 	ldrb.w	r1, [r2, #-160]
 8001cbc:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8001cc0:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8001cc4:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i=0; i<len; i++){
 8001cc6:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001cca:	3301      	adds	r3, #1
 8001ccc:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
 8001cd0:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d8e4      	bhi.n	8001ca8 <master_encode+0xd4>
		}
		// Tnh crc
		uint16_t crc_val = crc16(tx_buf, 6 + len);
 8001cde:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001ce2:	3306      	adds	r3, #6
 8001ce4:	b29a      	uxth	r2, r3
 8001ce6:	f107 0314 	add.w	r3, r7, #20
 8001cea:	4611      	mov	r1, r2
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe fd83 	bl	80007f8 <crc16>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		tx_buf[3] = (uint8_t)(crc_val >> 8);
 8001cf8:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001cfc:	0a1b      	lsrs	r3, r3, #8
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	b2da      	uxtb	r2, r3
 8001d02:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001d06:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001d0a:	70da      	strb	r2, [r3, #3]
		tx_buf[4] = (uint8_t)(crc_val & 0xFF);
 8001d0c:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001d10:	b2da      	uxtb	r2, r3
 8001d12:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001d16:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001d1a:	711a      	strb	r2, [r3, #4]
		// Truyn qua uart
		for(int i=0; i<(len+6); i++){
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001d22:	e00f      	b.n	8001d44 <master_encode+0x170>
			send_byte(tx_buf[i]);
 8001d24:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001d28:	f5a3 729a 	sub.w	r2, r3, #308	@ 0x134
 8001d2c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001d30:	4413      	add	r3, r2
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f7fe ff79 	bl	8000c2c <send_byte>
		for(int i=0; i<(len+6); i++){
 8001d3a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001d3e:	3301      	adds	r3, #1
 8001d40:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001d44:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 8001d48:	3305      	adds	r3, #5
 8001d4a:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	dde8      	ble.n	8001d24 <master_encode+0x150>
		}
	}

}
 8001d52:	bf00      	nop
 8001d54:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	0800ce6c 	.word	0x0800ce6c

08001d60 <slave_decode>:

void slave_decode(uint8_t *ptr, uint16_t pay_length){
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	@ 0x28
 8001d64:	af04      	add	r7, sp, #16
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	460b      	mov	r3, r1
 8001d6a:	807b      	strh	r3, [r7, #2]
	pb_istream_t istream = pb_istream_from_buffer(ptr, pay_length);
 8001d6c:	887a      	ldrh	r2, [r7, #2]
 8001d6e:	f107 0308 	add.w	r3, r7, #8
 8001d72:	6879      	ldr	r1, [r7, #4]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f000 fc57 	bl	8002628 <pb_istream_from_buffer>

	if(pb_decode(&istream, SensorMessage_fields, &decode_msg)){
 8001d7a:	f107 0308 	add.w	r3, r7, #8
 8001d7e:	4a31      	ldr	r2, [pc, #196]	@ (8001e44 <slave_decode+0xe4>)
 8001d80:	4931      	ldr	r1, [pc, #196]	@ (8001e48 <slave_decode+0xe8>)
 8001d82:	4618      	mov	r0, r3
 8001d84:	f001 fd8a 	bl	800389c <pb_decode>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d049      	beq.n	8001e22 <slave_decode+0xc2>
		// Hin th thng s gii m c v in ln lcd
		lcd_show_string(10, 200, "slave ID: ", WHITE, BLACK, 16, 0);
 8001d8e:	2300      	movs	r3, #0
 8001d90:	9302      	str	r3, [sp, #8]
 8001d92:	2310      	movs	r3, #16
 8001d94:	9301      	str	r3, [sp, #4]
 8001d96:	2300      	movs	r3, #0
 8001d98:	9300      	str	r3, [sp, #0]
 8001d9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d9e:	4a2b      	ldr	r2, [pc, #172]	@ (8001e4c <slave_decode+0xec>)
 8001da0:	21c8      	movs	r1, #200	@ 0xc8
 8001da2:	200a      	movs	r0, #10
 8001da4:	f7ff fc58 	bl	8001658 <lcd_show_string>
		lcd_show_int_num(100, 200, decode_msg.device_id, 2, GREEN, BLACK, 16);
 8001da8:	4b26      	ldr	r3, [pc, #152]	@ (8001e44 <slave_decode+0xe4>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	2310      	movs	r3, #16
 8001db0:	9302      	str	r3, [sp, #8]
 8001db2:	2300      	movs	r3, #0
 8001db4:	9301      	str	r3, [sp, #4]
 8001db6:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	21c8      	movs	r1, #200	@ 0xc8
 8001dc0:	2064      	movs	r0, #100	@ 0x64
 8001dc2:	f7ff f9c1 	bl	8001148 <lcd_show_int_num>

		lcd_show_string(10, 220, "TEMP/HUMI: ", WHITE, BLACK, 16, 0);
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	9302      	str	r3, [sp, #8]
 8001dca:	2310      	movs	r3, #16
 8001dcc:	9301      	str	r3, [sp, #4]
 8001dce:	2300      	movs	r3, #0
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001dd6:	4a1e      	ldr	r2, [pc, #120]	@ (8001e50 <slave_decode+0xf0>)
 8001dd8:	21dc      	movs	r1, #220	@ 0xdc
 8001dda:	200a      	movs	r0, #10
 8001ddc:	f7ff fc3c 	bl	8001658 <lcd_show_string>
		lcd_show_float_num(100, 220, decode_msg.temperature, 1, YELLOW, BLACK, 16);
 8001de0:	4b18      	ldr	r3, [pc, #96]	@ (8001e44 <slave_decode+0xe4>)
 8001de2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001de6:	2310      	movs	r3, #16
 8001de8:	9301      	str	r3, [sp, #4]
 8001dea:	2300      	movs	r3, #0
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001df2:	2201      	movs	r2, #1
 8001df4:	eeb0 0a67 	vmov.f32	s0, s15
 8001df8:	21dc      	movs	r1, #220	@ 0xdc
 8001dfa:	2064      	movs	r0, #100	@ 0x64
 8001dfc:	f7ff fa22 	bl	8001244 <lcd_show_float_num>
		lcd_show_float_num(160, 220, decode_msg.humidity, 1, CYAN, BLACK, 16);
 8001e00:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <slave_decode+0xe4>)
 8001e02:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e06:	2310      	movs	r3, #16
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001e12:	2201      	movs	r2, #1
 8001e14:	eeb0 0a67 	vmov.f32	s0, s15
 8001e18:	21dc      	movs	r1, #220	@ 0xdc
 8001e1a:	20a0      	movs	r0, #160	@ 0xa0
 8001e1c:	f7ff fa12 	bl	8001244 <lcd_show_float_num>
	}else{
		lcd_show_string(10, 200, "SLAVE ENCODE FAIL", RED, BLACK, 16, 0);
	}
}
 8001e20:	e00c      	b.n	8001e3c <slave_decode+0xdc>
		lcd_show_string(10, 200, "SLAVE ENCODE FAIL", RED, BLACK, 16, 0);
 8001e22:	2300      	movs	r3, #0
 8001e24:	9302      	str	r3, [sp, #8]
 8001e26:	2310      	movs	r3, #16
 8001e28:	9301      	str	r3, [sp, #4]
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001e32:	4a08      	ldr	r2, [pc, #32]	@ (8001e54 <slave_decode+0xf4>)
 8001e34:	21c8      	movs	r1, #200	@ 0xc8
 8001e36:	200a      	movs	r0, #10
 8001e38:	f7ff fc0e 	bl	8001658 <lcd_show_string>
}
 8001e3c:	bf00      	nop
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	200005bc 	.word	0x200005bc
 8001e48:	0800ce6c 	.word	0x0800ce6c
 8001e4c:	08009be0 	.word	0x08009be0
 8001e50:	08009bec 	.word	0x08009bec
 8001e54:	08009bf8 	.word	0x08009bf8

08001e58 <load_descriptor_values>:
 */

#include "pb_common.h"

static bool load_descriptor_values(pb_field_iter_t *iter)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b08f      	sub	sp, #60	@ 0x3c
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
    uint32_t word0;
    uint32_t data_offset;
    int_least8_t size_offset;

    if (iter->index >= iter->descriptor->field_count)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	891a      	ldrh	r2, [r3, #8]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	8a1b      	ldrh	r3, [r3, #16]
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d301      	bcc.n	8001e72 <load_descriptor_values+0x1a>
        return false;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e156      	b.n	8002120 <load_descriptor_values+0x2c8>

    word0 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	895b      	ldrh	r3, [r3, #10]
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
 8001e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e86:	0a1b      	lsrs	r3, r3, #8
 8001e88:	b2da      	uxtb	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	759a      	strb	r2, [r3, #22]

    switch(word0 & 3)
 8001e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d05a      	beq.n	8001f4e <load_descriptor_values+0xf6>
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	f200 8094 	bhi.w	8001fc6 <load_descriptor_values+0x16e>
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d002      	beq.n	8001ea8 <load_descriptor_values+0x50>
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d01f      	beq.n	8001ee6 <load_descriptor_values+0x8e>
 8001ea6:	e08e      	b.n	8001fc6 <load_descriptor_values+0x16e>
    {
        case 0: {
            /* 1-word format */
            iter->array_size = 1;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
 8001eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eb0:	089b      	lsrs	r3, r3, #2
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
 8001ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ec0:	0e1b      	lsrs	r3, r3, #24
 8001ec2:	b25b      	sxtb	r3, r3
 8001ec4:	f003 030f 	and.w	r3, r3, #15
 8001ec8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = (word0 >> 16) & 0xFF;
 8001ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ece:	0c1b      	lsrs	r3, r3, #16
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
 8001ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ed6:	0f1b      	lsrs	r3, r3, #28
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	f003 030f 	and.w	r3, r3, #15
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	825a      	strh	r2, [r3, #18]
            break;
 8001ee4:	e0b4      	b.n	8002050 <load_descriptor_values+0x1f8>
        }

        case 1: {
            /* 2-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	895b      	ldrh	r3, [r3, #10]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4413      	add	r3, r2
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	61fb      	str	r3, [r7, #28]

            iter->array_size = (pb_size_t)((word0 >> 16) & 0x0FFF);
 8001efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001efc:	0c1b      	lsrs	r3, r3, #16
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 28) << 6));
 8001f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f0c:	089b      	lsrs	r3, r3, #2
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	0f1b      	lsrs	r3, r3, #28
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	019b      	lsls	r3, r3, #6
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	4313      	orrs	r3, r2
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)((word0 >> 28) & 0x0F);
 8001f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f2a:	0f1b      	lsrs	r3, r3, #28
 8001f2c:	b25b      	sxtb	r3, r3
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = word1 & 0xFFFF;
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)((word1 >> 16) & 0x0FFF);
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	0c1b      	lsrs	r3, r3, #16
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	825a      	strh	r2, [r3, #18]
            break;
 8001f4c:	e080      	b.n	8002050 <load_descriptor_values+0x1f8>
        }

        case 2: {
            /* 4-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	895b      	ldrh	r3, [r3, #10]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	895b      	ldrh	r3, [r3, #10]
 8001f6c:	3302      	adds	r3, #2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	4413      	add	r3, r2
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	627b      	str	r3, [r7, #36]	@ 0x24
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	895b      	ldrh	r3, [r3, #10]
 8001f80:	3303      	adds	r3, #3
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	623b      	str	r3, [r7, #32]

            iter->array_size = (pb_size_t)(word0 >> 16);
 8001f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f8c:	0c1b      	lsrs	r3, r3, #16
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 8001f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f96:	089b      	lsrs	r3, r3, #2
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fa2:	0a1b      	lsrs	r3, r3, #8
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	019b      	lsls	r3, r3, #6
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	4313      	orrs	r3, r2
 8001fac:	b29a      	uxth	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 8001fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = word2;
 8001fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fba:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)word3;
 8001fbc:	6a3b      	ldr	r3, [r7, #32]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	825a      	strh	r2, [r3, #18]
            break;
 8001fc4:	e044      	b.n	8002050 <load_descriptor_values+0x1f8>
        }

        default: {
            /* 8-word format */
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	895b      	ldrh	r3, [r3, #10]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	4413      	add	r3, r2
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	61bb      	str	r3, [r7, #24]
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	895b      	ldrh	r3, [r3, #10]
 8001fe4:	3302      	adds	r3, #2
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	4413      	add	r3, r2
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	617b      	str	r3, [r7, #20]
            uint32_t word3 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 3]);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	895b      	ldrh	r3, [r3, #10]
 8001ff8:	3303      	adds	r3, #3
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	613b      	str	r3, [r7, #16]
            uint32_t word4 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 4]);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	895b      	ldrh	r3, [r3, #10]
 800200c:	3304      	adds	r3, #4
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4413      	add	r3, r2
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	60fb      	str	r3, [r7, #12]

            iter->array_size = (pb_size_t)word4;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	b29a      	uxth	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	829a      	strh	r2, [r3, #20]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
 800201e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002020:	089b      	lsrs	r3, r3, #2
 8002022:	b29b      	uxth	r3, r3
 8002024:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002028:	b29a      	uxth	r2, r3
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	0a1b      	lsrs	r3, r3, #8
 800202e:	b29b      	uxth	r3, r3
 8002030:	019b      	lsls	r3, r3, #6
 8002032:	b29b      	uxth	r3, r3
 8002034:	4313      	orrs	r3, r2
 8002036:	b29a      	uxth	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	821a      	strh	r2, [r3, #16]
            size_offset = (int_least8_t)(word1 & 0xFF);
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            data_offset = word2;
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	637b      	str	r3, [r7, #52]	@ 0x34
            iter->data_size = (pb_size_t)word3;
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	b29a      	uxth	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	825a      	strh	r2, [r3, #18]
            break;
 800204e:	bf00      	nop
        }
    }

    if (!iter->message)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d106      	bne.n	8002066 <load_descriptor_values+0x20e>
    {
        /* Avoid doing arithmetic on null pointers, it is undefined */
        iter->pField = NULL;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	619a      	str	r2, [r3, #24]
        iter->pSize = NULL;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	621a      	str	r2, [r3, #32]
 8002064:	e041      	b.n	80020ea <load_descriptor_values+0x292>
    }
    else
    {
        iter->pField = (char*)iter->message + data_offset;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800206c:	441a      	add	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	619a      	str	r2, [r3, #24]

        if (size_offset)
 8002072:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002076:	2b00      	cmp	r3, #0
 8002078:	d008      	beq.n	800208c <load_descriptor_values+0x234>
        {
            iter->pSize = (char*)iter->pField - size_offset;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	699a      	ldr	r2, [r3, #24]
 800207e:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002082:	425b      	negs	r3, r3
 8002084:	441a      	add	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	621a      	str	r2, [r3, #32]
 800208a:	e01a      	b.n	80020c2 <load_descriptor_values+0x26a>
        }
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	7d9b      	ldrb	r3, [r3, #22]
 8002090:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002094:	2b20      	cmp	r3, #32
 8002096:	d111      	bne.n	80020bc <load_descriptor_values+0x264>
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	7d9b      	ldrb	r3, [r3, #22]
 800209c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d005      	beq.n	80020b0 <load_descriptor_values+0x258>
                  PB_ATYPE(iter->type) == PB_ATYPE_POINTER))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	7d9b      	ldrb	r3, [r3, #22]
 80020a8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
 80020ac:	2b80      	cmp	r3, #128	@ 0x80
 80020ae:	d105      	bne.n	80020bc <load_descriptor_values+0x264>
        {
            /* Fixed count array */
            iter->pSize = &iter->array_size;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f103 0214 	add.w	r2, r3, #20
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	621a      	str	r2, [r3, #32]
 80020ba:	e002      	b.n	80020c2 <load_descriptor_values+0x26a>
        }
        else
        {
            iter->pSize = NULL;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	621a      	str	r2, [r3, #32]
        }

        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	7d9b      	ldrb	r3, [r3, #22]
 80020c6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80020ca:	2b80      	cmp	r3, #128	@ 0x80
 80020cc:	d109      	bne.n	80020e2 <load_descriptor_values+0x28a>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d005      	beq.n	80020e2 <load_descriptor_values+0x28a>
        {
            iter->pData = *(void**)iter->pField;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	61da      	str	r2, [r3, #28]
 80020e0:	e003      	b.n	80020ea <load_descriptor_values+0x292>
        }
        else
        {
            iter->pData = iter->pField;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	699a      	ldr	r2, [r3, #24]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	61da      	str	r2, [r3, #28]
        }
    }

    if (PB_LTYPE_IS_SUBMSG(iter->type))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	7d9b      	ldrb	r3, [r3, #22]
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	2b08      	cmp	r3, #8
 80020f4:	d005      	beq.n	8002102 <load_descriptor_values+0x2aa>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	7d9b      	ldrb	r3, [r3, #22]
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	2b09      	cmp	r3, #9
 8002100:	d10a      	bne.n	8002118 <load_descriptor_values+0x2c0>
    {
        iter->submsg_desc = iter->descriptor->submsg_info[iter->submessage_index];
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	685a      	ldr	r2, [r3, #4]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	89db      	ldrh	r3, [r3, #14]
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	625a      	str	r2, [r3, #36]	@ 0x24
 8002116:	e002      	b.n	800211e <load_descriptor_values+0x2c6>
    }
    else
    {
        iter->submsg_desc = NULL;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    return true;
 800211e:	2301      	movs	r3, #1
}
 8002120:	4618      	mov	r0, r3
 8002122:	373c      	adds	r7, #60	@ 0x3c
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <advance_iterator>:

static void advance_iterator(pb_field_iter_t *iter)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
    iter->index++;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	891b      	ldrh	r3, [r3, #8]
 8002138:	3301      	adds	r3, #1
 800213a:	b29a      	uxth	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	811a      	strh	r2, [r3, #8]

    if (iter->index >= iter->descriptor->field_count)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	891a      	ldrh	r2, [r3, #8]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	8a1b      	ldrh	r3, [r3, #16]
 800214a:	429a      	cmp	r2, r3
 800214c:	d30c      	bcc.n	8002168 <advance_iterator+0x3c>
    {
        /* Restart */
        iter->index = 0;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	811a      	strh	r2, [r3, #8]
        iter->field_info_index = 0;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	815a      	strh	r2, [r3, #10]
        iter->submessage_index = 0;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	81da      	strh	r2, [r3, #14]
        iter->required_field_index = 0;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	819a      	strh	r2, [r3, #12]
         */
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
    }
}
 8002166:	e03b      	b.n	80021e0 <advance_iterator+0xb4>
        uint32_t prev_descriptor = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	895b      	ldrh	r3, [r3, #10]
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	60fb      	str	r3, [r7, #12]
        pb_type_t prev_type = (prev_descriptor >> 8) & 0xFF;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	0a1b      	lsrs	r3, r3, #8
 800217e:	72fb      	strb	r3, [r7, #11]
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f003 0303 	and.w	r3, r3, #3
 8002186:	2201      	movs	r2, #1
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	813b      	strh	r3, [r7, #8]
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	895a      	ldrh	r2, [r3, #10]
 8002192:	893b      	ldrh	r3, [r7, #8]
 8002194:	4413      	add	r3, r2
 8002196:	b29a      	uxth	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	815a      	strh	r2, [r3, #10]
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	899b      	ldrh	r3, [r3, #12]
 80021a0:	7afa      	ldrb	r2, [r7, #11]
 80021a2:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 80021a6:	2a00      	cmp	r2, #0
 80021a8:	bf0c      	ite	eq
 80021aa:	2201      	moveq	r2, #1
 80021ac:	2200      	movne	r2, #0
 80021ae:	b2d2      	uxtb	r2, r2
 80021b0:	4413      	add	r3, r2
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	819a      	strh	r2, [r3, #12]
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	89da      	ldrh	r2, [r3, #14]
 80021bc:	7afb      	ldrb	r3, [r7, #11]
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	2b08      	cmp	r3, #8
 80021c4:	d004      	beq.n	80021d0 <advance_iterator+0xa4>
 80021c6:	7afb      	ldrb	r3, [r7, #11]
 80021c8:	f003 030f 	and.w	r3, r3, #15
 80021cc:	2b09      	cmp	r3, #9
 80021ce:	d101      	bne.n	80021d4 <advance_iterator+0xa8>
 80021d0:	2301      	movs	r3, #1
 80021d2:	e000      	b.n	80021d6 <advance_iterator+0xaa>
 80021d4:	2300      	movs	r3, #0
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	4413      	add	r3, r2
 80021da:	b29a      	uxth	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	81da      	strh	r2, [r3, #14]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_msgdesc_t *desc, void *message)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	60f8      	str	r0, [r7, #12]
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
    memset(iter, 0, sizeof(*iter));
 80021f8:	2228      	movs	r2, #40	@ 0x28
 80021fa:	2100      	movs	r1, #0
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f007 fc89 	bl	8009b14 <memset>

    iter->descriptor = desc;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	68ba      	ldr	r2, [r7, #8]
 8002206:	601a      	str	r2, [r3, #0]
    iter->message = message;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	605a      	str	r2, [r3, #4]

    return load_descriptor_values(iter);
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f7ff fe22 	bl	8001e58 <load_descriptor_values>
 8002214:	4603      	mov	r3, r0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <pb_field_iter_begin_extension>:

bool pb_field_iter_begin_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b086      	sub	sp, #24
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
 8002226:	6039      	str	r1, [r7, #0]
    const pb_msgdesc_t *msg = (const pb_msgdesc_t*)extension->type->arg;
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	613b      	str	r3, [r7, #16]
    bool status;

    uint32_t word0 = PB_PROGMEM_READU32(msg->field_info[0]);
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	60fb      	str	r3, [r7, #12]
    if (PB_ATYPE(word0 >> 8) == PB_ATYPE_POINTER)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	0a1b      	lsrs	r3, r3, #8
 800223c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002240:	2b80      	cmp	r3, #128	@ 0x80
 8002242:	d109      	bne.n	8002258 <pb_field_iter_begin_extension+0x3a>
    {
        /* For pointer extensions, the pointer is stored directly
         * in the extension structure. This avoids having an extra
         * indirection. */
        status = pb_field_iter_begin(iter, msg, &extension->dest);
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	3304      	adds	r3, #4
 8002248:	461a      	mov	r2, r3
 800224a:	6939      	ldr	r1, [r7, #16]
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff ffcd 	bl	80021ec <pb_field_iter_begin>
 8002252:	4603      	mov	r3, r0
 8002254:	75fb      	strb	r3, [r7, #23]
 8002256:	e008      	b.n	800226a <pb_field_iter_begin_extension+0x4c>
    }
    else
    {
        status = pb_field_iter_begin(iter, msg, extension->dest);
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	461a      	mov	r2, r3
 800225e:	6939      	ldr	r1, [r7, #16]
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f7ff ffc3 	bl	80021ec <pb_field_iter_begin>
 8002266:	4603      	mov	r3, r0
 8002268:	75fb      	strb	r3, [r7, #23]
    }

    iter->pSize = &extension->found;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	f103 020c 	add.w	r2, r3, #12
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	621a      	str	r2, [r3, #32]
    return status;
 8002274:	7dfb      	ldrb	r3, [r7, #23]
}
 8002276:	4618      	mov	r0, r3
 8002278:	3718      	adds	r7, #24
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b082      	sub	sp, #8
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
    advance_iterator(iter);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7ff ff50 	bl	800212c <advance_iterator>
    (void)load_descriptor_values(iter);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff fde3 	bl	8001e58 <load_descriptor_values>
    return iter->index != 0;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	891b      	ldrh	r3, [r3, #8]
 8002296:	2b00      	cmp	r3, #0
 8002298:	bf14      	ite	ne
 800229a:	2301      	movne	r3, #1
 800229c:	2300      	moveq	r3, #0
 800229e:	b2db      	uxtb	r3, r3
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <pb_field_iter_find>:

bool pb_field_iter_find(pb_field_iter_t *iter, uint32_t tag)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
    if (iter->tag == tag)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	8a1b      	ldrh	r3, [r3, #16]
 80022b6:	461a      	mov	r2, r3
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d101      	bne.n	80022c2 <pb_field_iter_find+0x1a>
    {
        return true; /* Nothing to do, correct field already. */
 80022be:	2301      	movs	r3, #1
 80022c0:	e044      	b.n	800234c <pb_field_iter_find+0xa4>
    }
    else if (tag > iter->descriptor->largest_tag)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	8a9b      	ldrh	r3, [r3, #20]
 80022c8:	461a      	mov	r2, r3
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d901      	bls.n	80022d4 <pb_field_iter_find+0x2c>
    {
        return false;
 80022d0:	2300      	movs	r3, #0
 80022d2:	e03b      	b.n	800234c <pb_field_iter_find+0xa4>
    }
    else
    {
        pb_size_t start = iter->index;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	891b      	ldrh	r3, [r3, #8]
 80022d8:	81fb      	strh	r3, [r7, #14]
        uint32_t fieldinfo;

        if (tag < iter->tag)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	8a1b      	ldrh	r3, [r3, #16]
 80022de:	461a      	mov	r2, r3
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d204      	bcs.n	80022f0 <pb_field_iter_find+0x48>
        {
            /* Fields are in tag number order, so we know that tag is between
             * 0 and our start position. Setting index to end forces
             * advance_iterator() call below to restart from beginning. */
            iter->index = iter->descriptor->field_count;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	8a1a      	ldrh	r2, [r3, #16]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	811a      	strh	r2, [r3, #8]
        }

        do
        {
            /* Advance iterator but don't load values yet */
            advance_iterator(iter);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7ff ff1b 	bl	800212c <advance_iterator>

            /* Do fast check for tag number match */
            fieldinfo = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	895b      	ldrh	r3, [r3, #10]
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	60bb      	str	r3, [r7, #8]

            if (((fieldinfo >> 2) & 0x3F) == (tag & 0x3F))
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	089a      	lsrs	r2, r3, #2
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	4053      	eors	r3, r2
 8002310:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002314:	2b00      	cmp	r3, #0
 8002316:	d110      	bne.n	800233a <pb_field_iter_find+0x92>
            {
                /* Good candidate, check further */
                (void)load_descriptor_values(iter);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7ff fd9d 	bl	8001e58 <load_descriptor_values>

                if (iter->tag == tag &&
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	8a1b      	ldrh	r3, [r3, #16]
 8002322:	461a      	mov	r2, r3
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	4293      	cmp	r3, r2
 8002328:	d107      	bne.n	800233a <pb_field_iter_find+0x92>
                    PB_LTYPE(iter->type) != PB_LTYPE_EXTENSION)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	7d9b      	ldrb	r3, [r3, #22]
 800232e:	f003 030f 	and.w	r3, r3, #15
                if (iter->tag == tag &&
 8002332:	2b0a      	cmp	r3, #10
 8002334:	d001      	beq.n	800233a <pb_field_iter_find+0x92>
                {
                    /* Found it */
                    return true;
 8002336:	2301      	movs	r3, #1
 8002338:	e008      	b.n	800234c <pb_field_iter_find+0xa4>
                }
            }
        } while (iter->index != start);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	891b      	ldrh	r3, [r3, #8]
 800233e:	89fa      	ldrh	r2, [r7, #14]
 8002340:	429a      	cmp	r2, r3
 8002342:	d1d5      	bne.n	80022f0 <pb_field_iter_find+0x48>

        /* Searched all the way back to start, and found nothing. */
        (void)load_descriptor_values(iter);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff fd87 	bl	8001e58 <load_descriptor_values>
        return false;
 800234a:	2300      	movs	r3, #0
    }
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <pb_field_iter_find_extension>:

bool pb_field_iter_find_extension(pb_field_iter_t *iter)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
    if (PB_LTYPE(iter->type) == PB_LTYPE_EXTENSION)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	7d9b      	ldrb	r3, [r3, #22]
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	2b0a      	cmp	r3, #10
 8002366:	d101      	bne.n	800236c <pb_field_iter_find_extension+0x18>
    {
        return true;
 8002368:	2301      	movs	r3, #1
 800236a:	e022      	b.n	80023b2 <pb_field_iter_find_extension+0x5e>
    }
    else
    {
        pb_size_t start = iter->index;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	891b      	ldrh	r3, [r3, #8]
 8002370:	81fb      	strh	r3, [r7, #14]
        uint32_t fieldinfo;

        do
        {
            /* Advance iterator but don't load values yet */
            advance_iterator(iter);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7ff feda 	bl	800212c <advance_iterator>

            /* Do fast check for field type */
            fieldinfo = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	895b      	ldrh	r3, [r3, #10]
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4413      	add	r3, r2
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	60bb      	str	r3, [r7, #8]

            if (PB_LTYPE((fieldinfo >> 8) & 0xFF) == PB_LTYPE_EXTENSION)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	0a1b      	lsrs	r3, r3, #8
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	2b0a      	cmp	r3, #10
 8002394:	d104      	bne.n	80023a0 <pb_field_iter_find_extension+0x4c>
            {
                return load_descriptor_values(iter);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f7ff fd5e 	bl	8001e58 <load_descriptor_values>
 800239c:	4603      	mov	r3, r0
 800239e:	e008      	b.n	80023b2 <pb_field_iter_find_extension+0x5e>
            }
        } while (iter->index != start);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	891b      	ldrh	r3, [r3, #8]
 80023a4:	89fa      	ldrh	r2, [r7, #14]
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d1e3      	bne.n	8002372 <pb_field_iter_find_extension+0x1e>

        /* Searched all the way back to start, and found nothing. */
        (void)load_descriptor_values(iter);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7ff fd54 	bl	8001e58 <load_descriptor_values>
        return false;
 80023b0:	2300      	movs	r3, #0
    }
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <pb_const_cast>:

static void *pb_const_cast(const void *p)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b085      	sub	sp, #20
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
     * to avoid spurious compiler warnings. */
    union {
        void *p1;
        const void *p2;
    } t;
    t.p2 = p;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	60fb      	str	r3, [r7, #12]
    return t.p1;
 80023c6:	68fb      	ldr	r3, [r7, #12]
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <pb_field_iter_begin_const>:

bool pb_field_iter_begin_const(pb_field_iter_t *iter, const pb_msgdesc_t *desc, const void *message)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
    return pb_field_iter_begin(iter, desc, pb_const_cast(message));
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff ffea 	bl	80023ba <pb_const_cast>
 80023e6:	4603      	mov	r3, r0
 80023e8:	461a      	mov	r2, r3
 80023ea:	68b9      	ldr	r1, [r7, #8]
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f7ff fefd 	bl	80021ec <pb_field_iter_begin>
 80023f2:	4603      	mov	r3, r0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <pb_field_iter_begin_extension_const>:

bool pb_field_iter_begin_extension_const(pb_field_iter_t *iter, const pb_extension_t *extension)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
    return pb_field_iter_begin_extension(iter, (pb_extension_t*)pb_const_cast(extension));
 8002406:	6838      	ldr	r0, [r7, #0]
 8002408:	f7ff ffd7 	bl	80023ba <pb_const_cast>
 800240c:	4603      	mov	r3, r0
 800240e:	4619      	mov	r1, r3
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7ff ff04 	bl	800221e <pb_field_iter_begin_extension>
 8002416:	4603      	mov	r3, r0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <pb_default_field_callback>:

bool pb_default_field_callback(pb_istream_t *istream, pb_ostream_t *ostream, const pb_field_t *field)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
    if (field->data_size == sizeof(pb_callback_t))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	8a5b      	ldrh	r3, [r3, #18]
 8002430:	2b08      	cmp	r3, #8
 8002432:	d125      	bne.n	8002480 <pb_default_field_callback+0x60>
    {
        pb_callback_t *pCallback = (pb_callback_t*)field->pData;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	69db      	ldr	r3, [r3, #28]
 8002438:	617b      	str	r3, [r7, #20]

        if (pCallback != NULL)
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d01f      	beq.n	8002480 <pb_default_field_callback+0x60>
        {
            if (istream != NULL && pCallback->funcs.decode != NULL)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00c      	beq.n	8002460 <pb_default_field_callback+0x40>
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d008      	beq.n	8002460 <pb_default_field_callback+0x40>
            {
                return pCallback->funcs.decode(istream, field, &pCallback->arg);
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	3204      	adds	r2, #4
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	4798      	blx	r3
 800245c:	4603      	mov	r3, r0
 800245e:	e010      	b.n	8002482 <pb_default_field_callback+0x62>
            }

            if (ostream != NULL && pCallback->funcs.encode != NULL)
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00c      	beq.n	8002480 <pb_default_field_callback+0x60>
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d008      	beq.n	8002480 <pb_default_field_callback+0x60>
            {
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	697a      	ldr	r2, [r7, #20]
 8002474:	3204      	adds	r2, #4
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	68b8      	ldr	r0, [r7, #8]
 800247a:	4798      	blx	r3
 800247c:	4603      	mov	r3, r0
 800247e:	e000      	b.n	8002482 <pb_default_field_callback+0x62>
            }
        }
    }

    return true; /* Success, but didn't do anything */
 8002480:	2301      	movs	r3, #1

}
 8002482:	4618      	mov	r0, r3
 8002484:	3718      	adds	r7, #24
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <buf_read>:
/*******************************
 * pb_istream_t implementation *
 *******************************/

static bool checkreturn buf_read(pb_istream_t *stream, pb_byte_t *buf, size_t count)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b086      	sub	sp, #24
 800248e:	af00      	add	r7, sp, #0
 8002490:	60f8      	str	r0, [r7, #12]
 8002492:	60b9      	str	r1, [r7, #8]
 8002494:	607a      	str	r2, [r7, #4]
    const pb_byte_t *source = (const pb_byte_t*)stream->state;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	617b      	str	r3, [r7, #20]
    stream->state = (pb_byte_t*)stream->state + count;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	441a      	add	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	605a      	str	r2, [r3, #4]
    
    if (buf != NULL)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d004      	beq.n	80024b8 <buf_read+0x2e>
    {
        memcpy(buf, source, count * sizeof(pb_byte_t));
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	6979      	ldr	r1, [r7, #20]
 80024b2:	68b8      	ldr	r0, [r7, #8]
 80024b4:	f007 fb5a 	bl	8009b6c <memcpy>
    }
    
    return true;
 80024b8:	2301      	movs	r3, #1
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3718      	adds	r7, #24
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <pb_read>:

bool checkreturn pb_read(pb_istream_t *stream, pb_byte_t *buf, size_t count)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
    if (count == 0)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <pb_read+0x16>
        return true;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e05f      	b.n	800259a <pb_read+0xd6>

#ifndef PB_BUFFER_ONLY
	if (buf == NULL && stream->callback != buf_read)
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d123      	bne.n	8002528 <pb_read+0x64>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a2f      	ldr	r2, [pc, #188]	@ (80025a4 <pb_read+0xe0>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d01e      	beq.n	8002528 <pb_read+0x64>
	{
		/* Skip input bytes */
		pb_byte_t tmp[16];
		while (count > 16)
 80024ea:	e011      	b.n	8002510 <pb_read+0x4c>
		{
			if (!pb_read(stream, tmp, 16))
 80024ec:	f107 0310 	add.w	r3, r7, #16
 80024f0:	2210      	movs	r2, #16
 80024f2:	4619      	mov	r1, r3
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f7ff ffe5 	bl	80024c4 <pb_read>
 80024fa:	4603      	mov	r3, r0
 80024fc:	f083 0301 	eor.w	r3, r3, #1
 8002500:	b2db      	uxtb	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <pb_read+0x46>
				return false;
 8002506:	2300      	movs	r3, #0
 8002508:	e047      	b.n	800259a <pb_read+0xd6>
			
			count -= 16;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3b10      	subs	r3, #16
 800250e:	607b      	str	r3, [r7, #4]
		while (count > 16)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b10      	cmp	r3, #16
 8002514:	d8ea      	bhi.n	80024ec <pb_read+0x28>
		}
		
		return pb_read(stream, tmp, count);
 8002516:	f107 0310 	add.w	r3, r7, #16
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	4619      	mov	r1, r3
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f7ff ffd0 	bl	80024c4 <pb_read>
 8002524:	4603      	mov	r3, r0
 8002526:	e038      	b.n	800259a <pb_read+0xd6>
	}
#endif

    if (stream->bytes_left < count)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	429a      	cmp	r2, r3
 8002530:	d90b      	bls.n	800254a <pb_read+0x86>
        PB_RETURN_ERROR(stream, "end-of-stream");
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <pb_read+0x7c>
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	e000      	b.n	8002542 <pb_read+0x7e>
 8002540:	4b19      	ldr	r3, [pc, #100]	@ (80025a8 <pb_read+0xe4>)
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	60d3      	str	r3, [r2, #12]
 8002546:	2300      	movs	r3, #0
 8002548:	e027      	b.n	800259a <pb_read+0xd6>
    
#ifndef PB_BUFFER_ONLY
    if (!stream->callback(stream, buf, count))
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	68b9      	ldr	r1, [r7, #8]
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	4798      	blx	r3
 8002556:	4603      	mov	r3, r0
 8002558:	f083 0301 	eor.w	r3, r3, #1
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00b      	beq.n	800257a <pb_read+0xb6>
        PB_RETURN_ERROR(stream, "io error");
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d002      	beq.n	8002570 <pb_read+0xac>
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	e000      	b.n	8002572 <pb_read+0xae>
 8002570:	4b0e      	ldr	r3, [pc, #56]	@ (80025ac <pb_read+0xe8>)
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	60d3      	str	r3, [r2, #12]
 8002576:	2300      	movs	r3, #0
 8002578:	e00f      	b.n	800259a <pb_read+0xd6>
#else
    if (!buf_read(stream, buf, count))
        return false;
#endif
    
    if (stream->bytes_left < count)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	429a      	cmp	r2, r3
 8002582:	d903      	bls.n	800258c <pb_read+0xc8>
        stream->bytes_left = 0;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	609a      	str	r2, [r3, #8]
 800258a:	e005      	b.n	8002598 <pb_read+0xd4>
    else
        stream->bytes_left -= count;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	1ad2      	subs	r2, r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	609a      	str	r2, [r3, #8]

    return true;
 8002598:	2301      	movs	r3, #1
}
 800259a:	4618      	mov	r0, r3
 800259c:	3720      	adds	r7, #32
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	0800248b 	.word	0x0800248b
 80025a8:	08009c0c 	.word	0x08009c0c
 80025ac:	08009c1c 	.word	0x08009c1c

080025b0 <pb_readbyte>:

/* Read a single byte from input stream. buf may not be NULL.
 * This is an optimization for the varint decoding. */
static bool checkreturn pb_readbyte(pb_istream_t *stream, pb_byte_t *buf)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
    if (stream->bytes_left == 0)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d10b      	bne.n	80025da <pb_readbyte+0x2a>
        PB_RETURN_ERROR(stream, "end-of-stream");
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d002      	beq.n	80025d0 <pb_readbyte+0x20>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	e000      	b.n	80025d2 <pb_readbyte+0x22>
 80025d0:	4b13      	ldr	r3, [pc, #76]	@ (8002620 <pb_readbyte+0x70>)
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	60d3      	str	r3, [r2, #12]
 80025d6:	2300      	movs	r3, #0
 80025d8:	e01d      	b.n	8002616 <pb_readbyte+0x66>

#ifndef PB_BUFFER_ONLY
    if (!stream->callback(stream, buf, 1))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2201      	movs	r2, #1
 80025e0:	6839      	ldr	r1, [r7, #0]
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	4798      	blx	r3
 80025e6:	4603      	mov	r3, r0
 80025e8:	f083 0301 	eor.w	r3, r3, #1
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00b      	beq.n	800260a <pb_readbyte+0x5a>
        PB_RETURN_ERROR(stream, "io error");
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d002      	beq.n	8002600 <pb_readbyte+0x50>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	e000      	b.n	8002602 <pb_readbyte+0x52>
 8002600:	4b08      	ldr	r3, [pc, #32]	@ (8002624 <pb_readbyte+0x74>)
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	60d3      	str	r3, [r2, #12]
 8002606:	2300      	movs	r3, #0
 8002608:	e005      	b.n	8002616 <pb_readbyte+0x66>
#else
    *buf = *(const pb_byte_t*)stream->state;
    stream->state = (pb_byte_t*)stream->state + 1;
#endif

    stream->bytes_left--;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	1e5a      	subs	r2, r3, #1
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	609a      	str	r2, [r3, #8]
    
    return true;    
 8002614:	2301      	movs	r3, #1
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	08009c0c 	.word	0x08009c0c
 8002624:	08009c1c 	.word	0x08009c1c

08002628 <pb_istream_from_buffer>:

pb_istream_t pb_istream_from_buffer(const pb_byte_t *buf, size_t msglen)
{
 8002628:	b490      	push	{r4, r7}
 800262a:	b08a      	sub	sp, #40	@ 0x28
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
        const void *c_state;
    } state;
#ifdef PB_BUFFER_ONLY
    stream.callback = NULL;
#else
    stream.callback = &buf_read;
 8002634:	4b0a      	ldr	r3, [pc, #40]	@ (8002660 <pb_istream_from_buffer+0x38>)
 8002636:	61bb      	str	r3, [r7, #24]
#endif
    state.c_state = buf;
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	617b      	str	r3, [r7, #20]
    stream.state = state.state;
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	61fb      	str	r3, [r7, #28]
    stream.bytes_left = msglen;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    stream.errmsg = NULL;
 8002644:	2300      	movs	r3, #0
 8002646:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
    return stream;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	461c      	mov	r4, r3
 800264c:	f107 0318 	add.w	r3, r7, #24
 8002650:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002652:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	3728      	adds	r7, #40	@ 0x28
 800265a:	46bd      	mov	sp, r7
 800265c:	bc90      	pop	{r4, r7}
 800265e:	4770      	bx	lr
 8002660:	0800248b 	.word	0x0800248b

08002664 <pb_decode_varint32_eof>:
/********************
 * Helper functions *
 ********************/

static bool checkreturn pb_decode_varint32_eof(pb_istream_t *stream, uint32_t *dest, bool *eof)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b088      	sub	sp, #32
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
    pb_byte_t byte;
    uint32_t result;
    
    if (!pb_readbyte(stream, &byte))
 8002670:	f107 0315 	add.w	r3, r7, #21
 8002674:	4619      	mov	r1, r3
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f7ff ff9a 	bl	80025b0 <pb_readbyte>
 800267c:	4603      	mov	r3, r0
 800267e:	f083 0301 	eor.w	r3, r3, #1
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00b      	beq.n	80026a0 <pb_decode_varint32_eof+0x3c>
    {
        if (stream->bytes_left == 0)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d105      	bne.n	800269c <pb_decode_varint32_eof+0x38>
        {
            if (eof)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <pb_decode_varint32_eof+0x38>
            {
                *eof = true;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2201      	movs	r2, #1
 800269a:	701a      	strb	r2, [r3, #0]
            }
        }

        return false;
 800269c:	2300      	movs	r3, #0
 800269e:	e084      	b.n	80027aa <pb_decode_varint32_eof+0x146>
    }
    
    if ((byte & 0x80) == 0)
 80026a0:	7d7b      	ldrb	r3, [r7, #21]
 80026a2:	b25b      	sxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	db02      	blt.n	80026ae <pb_decode_varint32_eof+0x4a>
    {
        /* Quick case, 1 byte value */
        result = byte;
 80026a8:	7d7b      	ldrb	r3, [r7, #21]
 80026aa:	61fb      	str	r3, [r7, #28]
 80026ac:	e079      	b.n	80027a2 <pb_decode_varint32_eof+0x13e>
    }
    else
    {
        /* Multibyte case */
        uint_fast8_t bitpos = 7;
 80026ae:	2307      	movs	r3, #7
 80026b0:	61bb      	str	r3, [r7, #24]
        result = byte & 0x7F;
 80026b2:	7d7b      	ldrb	r3, [r7, #21]
 80026b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026b8:	61fb      	str	r3, [r7, #28]
        
        do
        {
            if (!pb_readbyte(stream, &byte))
 80026ba:	f107 0315 	add.w	r3, r7, #21
 80026be:	4619      	mov	r1, r3
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f7ff ff75 	bl	80025b0 <pb_readbyte>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f083 0301 	eor.w	r3, r3, #1
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <pb_decode_varint32_eof+0x72>
                return false;
 80026d2:	2300      	movs	r3, #0
 80026d4:	e069      	b.n	80027aa <pb_decode_varint32_eof+0x146>
            
            if (bitpos >= 32)
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	2b1f      	cmp	r3, #31
 80026da:	d92f      	bls.n	800273c <pb_decode_varint32_eof+0xd8>
            {
                /* Note: The varint could have trailing 0x80 bytes, or 0xFF for negative. */
                pb_byte_t sign_extension = (bitpos < 63) ? 0xFF : 0x01;
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	2b3e      	cmp	r3, #62	@ 0x3e
 80026e0:	d801      	bhi.n	80026e6 <pb_decode_varint32_eof+0x82>
 80026e2:	23ff      	movs	r3, #255	@ 0xff
 80026e4:	e000      	b.n	80026e8 <pb_decode_varint32_eof+0x84>
 80026e6:	2301      	movs	r3, #1
 80026e8:	75fb      	strb	r3, [r7, #23]
                bool valid_extension = ((byte & 0x7F) == 0x00 ||
 80026ea:	7d7b      	ldrb	r3, [r7, #21]
 80026ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d006      	beq.n	8002702 <pb_decode_varint32_eof+0x9e>
                         ((result >> 31) != 0 && byte == sign_extension));
 80026f4:	69fb      	ldr	r3, [r7, #28]
                bool valid_extension = ((byte & 0x7F) == 0x00 ||
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	da05      	bge.n	8002706 <pb_decode_varint32_eof+0xa2>
                         ((result >> 31) != 0 && byte == sign_extension));
 80026fa:	7d7b      	ldrb	r3, [r7, #21]
 80026fc:	7dfa      	ldrb	r2, [r7, #23]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d101      	bne.n	8002706 <pb_decode_varint32_eof+0xa2>
                bool valid_extension = ((byte & 0x7F) == 0x00 ||
 8002702:	2301      	movs	r3, #1
 8002704:	e000      	b.n	8002708 <pb_decode_varint32_eof+0xa4>
 8002706:	2300      	movs	r3, #0
 8002708:	75bb      	strb	r3, [r7, #22]
 800270a:	7dbb      	ldrb	r3, [r7, #22]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	75bb      	strb	r3, [r7, #22]

                if (bitpos >= 64 || !valid_extension)
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	2b3f      	cmp	r3, #63	@ 0x3f
 8002716:	d805      	bhi.n	8002724 <pb_decode_varint32_eof+0xc0>
 8002718:	7dbb      	ldrb	r3, [r7, #22]
 800271a:	f083 0301 	eor.w	r3, r3, #1
 800271e:	b2db      	uxtb	r3, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	d037      	beq.n	8002794 <pb_decode_varint32_eof+0x130>
                {
                    PB_RETURN_ERROR(stream, "varint overflow");
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d002      	beq.n	8002732 <pb_decode_varint32_eof+0xce>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	e000      	b.n	8002734 <pb_decode_varint32_eof+0xd0>
 8002732:	4b20      	ldr	r3, [pc, #128]	@ (80027b4 <pb_decode_varint32_eof+0x150>)
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	60d3      	str	r3, [r2, #12]
 8002738:	2300      	movs	r3, #0
 800273a:	e036      	b.n	80027aa <pb_decode_varint32_eof+0x146>
                }
            }
            else if (bitpos == 28)
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	2b1c      	cmp	r3, #28
 8002740:	d11f      	bne.n	8002782 <pb_decode_varint32_eof+0x11e>
            {
                if ((byte & 0x70) != 0 && (byte & 0x78) != 0x78)
 8002742:	7d7b      	ldrb	r3, [r7, #21]
 8002744:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002748:	2b00      	cmp	r3, #0
 800274a:	d010      	beq.n	800276e <pb_decode_varint32_eof+0x10a>
 800274c:	7d7b      	ldrb	r3, [r7, #21]
 800274e:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 8002752:	2b78      	cmp	r3, #120	@ 0x78
 8002754:	d00b      	beq.n	800276e <pb_decode_varint32_eof+0x10a>
                {
                    PB_RETURN_ERROR(stream, "varint overflow");
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d002      	beq.n	8002764 <pb_decode_varint32_eof+0x100>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	e000      	b.n	8002766 <pb_decode_varint32_eof+0x102>
 8002764:	4b13      	ldr	r3, [pc, #76]	@ (80027b4 <pb_decode_varint32_eof+0x150>)
 8002766:	68fa      	ldr	r2, [r7, #12]
 8002768:	60d3      	str	r3, [r2, #12]
 800276a:	2300      	movs	r3, #0
 800276c:	e01d      	b.n	80027aa <pb_decode_varint32_eof+0x146>
                }
                result |= (uint32_t)(byte & 0x0F) << bitpos;
 800276e:	7d7b      	ldrb	r3, [r7, #21]
 8002770:	f003 020f 	and.w	r2, r3, #15
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	69fa      	ldr	r2, [r7, #28]
 800277c:	4313      	orrs	r3, r2
 800277e:	61fb      	str	r3, [r7, #28]
 8002780:	e008      	b.n	8002794 <pb_decode_varint32_eof+0x130>
            }
            else
            {
                result |= (uint32_t)(byte & 0x7F) << bitpos;
 8002782:	7d7b      	ldrb	r3, [r7, #21]
 8002784:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	fa02 f303 	lsl.w	r3, r2, r3
 800278e:	69fa      	ldr	r2, [r7, #28]
 8002790:	4313      	orrs	r3, r2
 8002792:	61fb      	str	r3, [r7, #28]
            }
            bitpos = (uint_fast8_t)(bitpos + 7);
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	3307      	adds	r3, #7
 8002798:	61bb      	str	r3, [r7, #24]
        } while (byte & 0x80);
 800279a:	7d7b      	ldrb	r3, [r7, #21]
 800279c:	b25b      	sxtb	r3, r3
 800279e:	2b00      	cmp	r3, #0
 80027a0:	db8b      	blt.n	80026ba <pb_decode_varint32_eof+0x56>
   }
   
   *dest = result;
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	69fa      	ldr	r2, [r7, #28]
 80027a6:	601a      	str	r2, [r3, #0]
   return true;
 80027a8:	2301      	movs	r3, #1
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3720      	adds	r7, #32
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	08009c28 	.word	0x08009c28

080027b8 <pb_decode_varint32>:

bool checkreturn pb_decode_varint32(pb_istream_t *stream, uint32_t *dest)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
    return pb_decode_varint32_eof(stream, dest, NULL);
 80027c2:	2200      	movs	r2, #0
 80027c4:	6839      	ldr	r1, [r7, #0]
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7ff ff4c 	bl	8002664 <pb_decode_varint32_eof>
 80027cc:	4603      	mov	r3, r0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
	...

080027d8 <pb_decode_varint>:

#ifndef PB_WITHOUT_64BIT
bool checkreturn pb_decode_varint(pb_istream_t *stream, uint64_t *dest)
{
 80027d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027dc:	b08a      	sub	sp, #40	@ 0x28
 80027de:	af00      	add	r7, sp, #0
 80027e0:	60f8      	str	r0, [r7, #12]
 80027e2:	60b9      	str	r1, [r7, #8]
    pb_byte_t byte;
    uint_fast8_t bitpos = 0;
 80027e4:	2300      	movs	r3, #0
 80027e6:	627b      	str	r3, [r7, #36]	@ 0x24
    uint64_t result = 0;
 80027e8:	f04f 0200 	mov.w	r2, #0
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    
    do
    {
        if (!pb_readbyte(stream, &byte))
 80027f4:	f107 0317 	add.w	r3, r7, #23
 80027f8:	4619      	mov	r1, r3
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f7ff fed8 	bl	80025b0 <pb_readbyte>
 8002800:	4603      	mov	r3, r0
 8002802:	f083 0301 	eor.w	r3, r3, #1
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <pb_decode_varint+0x38>
            return false;
 800280c:	2300      	movs	r3, #0
 800280e:	e041      	b.n	8002894 <pb_decode_varint+0xbc>

        if (bitpos >= 63 && (byte & 0xFE) != 0)
 8002810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002812:	2b3e      	cmp	r3, #62	@ 0x3e
 8002814:	d910      	bls.n	8002838 <pb_decode_varint+0x60>
 8002816:	7dfb      	ldrb	r3, [r7, #23]
 8002818:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800281c:	2b00      	cmp	r3, #0
 800281e:	d00b      	beq.n	8002838 <pb_decode_varint+0x60>
            PB_RETURN_ERROR(stream, "varint overflow");
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d002      	beq.n	800282e <pb_decode_varint+0x56>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	e000      	b.n	8002830 <pb_decode_varint+0x58>
 800282e:	4b1c      	ldr	r3, [pc, #112]	@ (80028a0 <pb_decode_varint+0xc8>)
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	60d3      	str	r3, [r2, #12]
 8002834:	2300      	movs	r3, #0
 8002836:	e02d      	b.n	8002894 <pb_decode_varint+0xbc>

        result |= (uint64_t)(byte & 0x7F) << bitpos;
 8002838:	7dfb      	ldrb	r3, [r7, #23]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2200      	movs	r2, #0
 800283e:	603b      	str	r3, [r7, #0]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	f003 087f 	and.w	r8, r3, #127	@ 0x7f
 8002848:	f04f 0900 	mov.w	r9, #0
 800284c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284e:	f1a3 0120 	sub.w	r1, r3, #32
 8002852:	f1c3 0220 	rsb	r2, r3, #32
 8002856:	fa09 f503 	lsl.w	r5, r9, r3
 800285a:	fa08 f101 	lsl.w	r1, r8, r1
 800285e:	430d      	orrs	r5, r1
 8002860:	fa28 f202 	lsr.w	r2, r8, r2
 8002864:	4315      	orrs	r5, r2
 8002866:	fa08 f403 	lsl.w	r4, r8, r3
 800286a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800286e:	ea42 0a04 	orr.w	sl, r2, r4
 8002872:	ea43 0b05 	orr.w	fp, r3, r5
 8002876:	e9c7 ab06 	strd	sl, fp, [r7, #24]
        bitpos = (uint_fast8_t)(bitpos + 7);
 800287a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287c:	3307      	adds	r3, #7
 800287e:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (byte & 0x80);
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	b25b      	sxtb	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	dbb5      	blt.n	80027f4 <pb_decode_varint+0x1c>
    
    *dest = result;
 8002888:	68b9      	ldr	r1, [r7, #8]
 800288a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800288e:	e9c1 2300 	strd	r2, r3, [r1]
    return true;
 8002892:	2301      	movs	r3, #1
}
 8002894:	4618      	mov	r0, r3
 8002896:	3728      	adds	r7, #40	@ 0x28
 8002898:	46bd      	mov	sp, r7
 800289a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800289e:	bf00      	nop
 80028a0:	08009c28 	.word	0x08009c28

080028a4 <pb_skip_varint>:
#endif

bool checkreturn pb_skip_varint(pb_istream_t *stream)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
    pb_byte_t byte;
    do
    {
        if (!pb_read(stream, &byte, 1))
 80028ac:	f107 030f 	add.w	r3, r7, #15
 80028b0:	2201      	movs	r2, #1
 80028b2:	4619      	mov	r1, r3
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f7ff fe05 	bl	80024c4 <pb_read>
 80028ba:	4603      	mov	r3, r0
 80028bc:	f083 0301 	eor.w	r3, r3, #1
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <pb_skip_varint+0x26>
            return false;
 80028c6:	2300      	movs	r3, #0
 80028c8:	e004      	b.n	80028d4 <pb_skip_varint+0x30>
    } while (byte & 0x80);
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
 80028cc:	b25b      	sxtb	r3, r3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	dbec      	blt.n	80028ac <pb_skip_varint+0x8>
    return true;
 80028d2:	2301      	movs	r3, #1
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <pb_skip_string>:

bool checkreturn pb_skip_string(pb_istream_t *stream)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
    uint32_t length;
    if (!pb_decode_varint32(stream, &length))
 80028e4:	f107 030c 	add.w	r3, r7, #12
 80028e8:	4619      	mov	r1, r3
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f7ff ff64 	bl	80027b8 <pb_decode_varint32>
 80028f0:	4603      	mov	r3, r0
 80028f2:	f083 0301 	eor.w	r3, r3, #1
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <pb_skip_string+0x24>
        return false;
 80028fc:	2300      	movs	r3, #0
 80028fe:	e006      	b.n	800290e <pb_skip_string+0x32>
    if ((size_t)length != length)
    {
        PB_RETURN_ERROR(stream, "size too large");
    }

    return pb_read(stream, NULL, (size_t)length);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	461a      	mov	r2, r3
 8002904:	2100      	movs	r1, #0
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff fddc 	bl	80024c4 <pb_read>
 800290c:	4603      	mov	r3, r0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <pb_decode_tag>:

bool checkreturn pb_decode_tag(pb_istream_t *stream, pb_wire_type_t *wire_type, uint32_t *tag, bool *eof)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b086      	sub	sp, #24
 800291a:	af00      	add	r7, sp, #0
 800291c:	60f8      	str	r0, [r7, #12]
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	607a      	str	r2, [r7, #4]
 8002922:	603b      	str	r3, [r7, #0]
    uint32_t temp;
    *eof = false;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	2200      	movs	r2, #0
 8002928:	701a      	strb	r2, [r3, #0]
    *wire_type = (pb_wire_type_t) 0;
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	2200      	movs	r2, #0
 800292e:	701a      	strb	r2, [r3, #0]
    *tag = 0;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
    
    if (!pb_decode_varint32_eof(stream, &temp, eof))
 8002936:	f107 0314 	add.w	r3, r7, #20
 800293a:	683a      	ldr	r2, [r7, #0]
 800293c:	4619      	mov	r1, r3
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f7ff fe90 	bl	8002664 <pb_decode_varint32_eof>
 8002944:	4603      	mov	r3, r0
 8002946:	f083 0301 	eor.w	r3, r3, #1
 800294a:	b2db      	uxtb	r3, r3
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <pb_decode_tag+0x3e>
    {
        return false;
 8002950:	2300      	movs	r3, #0
 8002952:	e00b      	b.n	800296c <pb_decode_tag+0x56>
    }
    
    *tag = temp >> 3;
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	08da      	lsrs	r2, r3, #3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	601a      	str	r2, [r3, #0]
    *wire_type = (pb_wire_type_t)(temp & 7);
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	b2db      	uxtb	r3, r3
 8002960:	f003 0307 	and.w	r3, r3, #7
 8002964:	b2da      	uxtb	r2, r3
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	701a      	strb	r2, [r3, #0]
    return true;
 800296a:	2301      	movs	r3, #1
}
 800296c:	4618      	mov	r0, r3
 800296e:	3718      	adds	r7, #24
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <pb_skip_field>:

bool checkreturn pb_skip_field(pb_istream_t *stream, pb_wire_type_t wire_type)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	460b      	mov	r3, r1
 800297e:	70fb      	strb	r3, [r7, #3]
    switch (wire_type)
 8002980:	78fb      	ldrb	r3, [r7, #3]
 8002982:	2b05      	cmp	r3, #5
 8002984:	d826      	bhi.n	80029d4 <pb_skip_field+0x60>
 8002986:	a201      	add	r2, pc, #4	@ (adr r2, 800298c <pb_skip_field+0x18>)
 8002988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298c:	080029a5 	.word	0x080029a5
 8002990:	080029af 	.word	0x080029af
 8002994:	080029bd 	.word	0x080029bd
 8002998:	080029d5 	.word	0x080029d5
 800299c:	080029d5 	.word	0x080029d5
 80029a0:	080029c7 	.word	0x080029c7
    {
        case PB_WT_VARINT: return pb_skip_varint(stream);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ff7d 	bl	80028a4 <pb_skip_varint>
 80029aa:	4603      	mov	r3, r0
 80029ac:	e01d      	b.n	80029ea <pb_skip_field+0x76>
        case PB_WT_64BIT: return pb_read(stream, NULL, 8);
 80029ae:	2208      	movs	r2, #8
 80029b0:	2100      	movs	r1, #0
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f7ff fd86 	bl	80024c4 <pb_read>
 80029b8:	4603      	mov	r3, r0
 80029ba:	e016      	b.n	80029ea <pb_skip_field+0x76>
        case PB_WT_STRING: return pb_skip_string(stream);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7ff ff8d 	bl	80028dc <pb_skip_string>
 80029c2:	4603      	mov	r3, r0
 80029c4:	e011      	b.n	80029ea <pb_skip_field+0x76>
        case PB_WT_32BIT: return pb_read(stream, NULL, 4);
 80029c6:	2204      	movs	r2, #4
 80029c8:	2100      	movs	r1, #0
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7ff fd7a 	bl	80024c4 <pb_read>
 80029d0:	4603      	mov	r3, r0
 80029d2:	e00a      	b.n	80029ea <pb_skip_field+0x76>
        default: PB_RETURN_ERROR(stream, "invalid wire_type");
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d002      	beq.n	80029e2 <pb_skip_field+0x6e>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	e000      	b.n	80029e4 <pb_skip_field+0x70>
 80029e2:	4b04      	ldr	r3, [pc, #16]	@ (80029f4 <pb_skip_field+0x80>)
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	60d3      	str	r3, [r2, #12]
 80029e8:	2300      	movs	r3, #0
    }
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	08009c38 	.word	0x08009c38

080029f8 <read_raw_value>:

/* Read a raw value to buffer, for the purpose of passing it to callback as
 * a substream. Size is maximum size on call, and actual size on return.
 */
static bool checkreturn read_raw_value(pb_istream_t *stream, pb_wire_type_t wire_type, pb_byte_t *buf, size_t *size)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	607a      	str	r2, [r7, #4]
 8002a02:	603b      	str	r3, [r7, #0]
 8002a04:	460b      	mov	r3, r1
 8002a06:	72fb      	strb	r3, [r7, #11]
    size_t max_size = *size;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	617b      	str	r3, [r7, #20]
    switch (wire_type)
 8002a0e:	7afb      	ldrb	r3, [r7, #11]
 8002a10:	2b05      	cmp	r3, #5
 8002a12:	d03f      	beq.n	8002a94 <read_raw_value+0x9c>
 8002a14:	2b05      	cmp	r3, #5
 8002a16:	dc47      	bgt.n	8002aa8 <read_raw_value+0xb0>
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d002      	beq.n	8002a22 <read_raw_value+0x2a>
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d02f      	beq.n	8002a80 <read_raw_value+0x88>
 8002a20:	e042      	b.n	8002aa8 <read_raw_value+0xb0>
    {
        case PB_WT_VARINT:
            *size = 0;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
            do
            {
                (*size)++;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	1c5a      	adds	r2, r3, #1
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	601a      	str	r2, [r3, #0]
                if (*size > max_size)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d20b      	bcs.n	8002a54 <read_raw_value+0x5c>
                    PB_RETURN_ERROR(stream, "varint overflow");
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d002      	beq.n	8002a4a <read_raw_value+0x52>
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	e000      	b.n	8002a4c <read_raw_value+0x54>
 8002a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ac8 <read_raw_value+0xd0>)
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	60d3      	str	r3, [r2, #12]
 8002a50:	2300      	movs	r3, #0
 8002a52:	e034      	b.n	8002abe <read_raw_value+0xc6>

                if (!pb_read(stream, buf, 1))
 8002a54:	2201      	movs	r2, #1
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	68f8      	ldr	r0, [r7, #12]
 8002a5a:	f7ff fd33 	bl	80024c4 <pb_read>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	f083 0301 	eor.w	r3, r3, #1
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <read_raw_value+0x76>
                    return false;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	e027      	b.n	8002abe <read_raw_value+0xc6>
            } while (*buf++ & 0x80);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	1c5a      	adds	r2, r3, #1
 8002a72:	607a      	str	r2, [r7, #4]
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	b25b      	sxtb	r3, r3
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	dbd5      	blt.n	8002a28 <read_raw_value+0x30>
            return true;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e01e      	b.n	8002abe <read_raw_value+0xc6>
            
        case PB_WT_64BIT:
            *size = 8;
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	2208      	movs	r2, #8
 8002a84:	601a      	str	r2, [r3, #0]
            return pb_read(stream, buf, 8);
 8002a86:	2208      	movs	r2, #8
 8002a88:	6879      	ldr	r1, [r7, #4]
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f7ff fd1a 	bl	80024c4 <pb_read>
 8002a90:	4603      	mov	r3, r0
 8002a92:	e014      	b.n	8002abe <read_raw_value+0xc6>
        
        case PB_WT_32BIT:
            *size = 4;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	2204      	movs	r2, #4
 8002a98:	601a      	str	r2, [r3, #0]
            return pb_read(stream, buf, 4);
 8002a9a:	2204      	movs	r2, #4
 8002a9c:	6879      	ldr	r1, [r7, #4]
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f7ff fd10 	bl	80024c4 <pb_read>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	e00a      	b.n	8002abe <read_raw_value+0xc6>
            /* Calling read_raw_value with a PB_WT_STRING is an error.
             * Explicitly handle this case and fallthrough to default to avoid
             * compiler warnings.
             */

        default: PB_RETURN_ERROR(stream, "invalid wire_type");
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d002      	beq.n	8002ab6 <read_raw_value+0xbe>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	e000      	b.n	8002ab8 <read_raw_value+0xc0>
 8002ab6:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <read_raw_value+0xd4>)
 8002ab8:	68fa      	ldr	r2, [r7, #12]
 8002aba:	60d3      	str	r3, [r2, #12]
 8002abc:	2300      	movs	r3, #0
    }
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	08009c28 	.word	0x08009c28
 8002acc:	08009c38 	.word	0x08009c38

08002ad0 <pb_make_string_substream>:

/* Decode string length from stream and return a substream with limited length.
 * Remember to close the substream using pb_close_string_substream().
 */
bool checkreturn pb_make_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
 8002ad0:	b590      	push	{r4, r7, lr}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
    uint32_t size;
    if (!pb_decode_varint32(stream, &size))
 8002ada:	f107 030c 	add.w	r3, r7, #12
 8002ade:	4619      	mov	r1, r3
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff fe69 	bl	80027b8 <pb_decode_varint32>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	f083 0301 	eor.w	r3, r3, #1
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <pb_make_string_substream+0x26>
        return false;
 8002af2:	2300      	movs	r3, #0
 8002af4:	e020      	b.n	8002b38 <pb_make_string_substream+0x68>
    
    *substream = *stream;
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4614      	mov	r4, r2
 8002afc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002afe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (substream->bytes_left < size)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	689a      	ldr	r2, [r3, #8]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d20b      	bcs.n	8002b24 <pb_make_string_substream+0x54>
        PB_RETURN_ERROR(stream, "parent stream too short");
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d002      	beq.n	8002b1a <pb_make_string_substream+0x4a>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	e000      	b.n	8002b1c <pb_make_string_substream+0x4c>
 8002b1a:	4b09      	ldr	r3, [pc, #36]	@ (8002b40 <pb_make_string_substream+0x70>)
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	60d3      	str	r3, [r2, #12]
 8002b20:	2300      	movs	r3, #0
 8002b22:	e009      	b.n	8002b38 <pb_make_string_substream+0x68>
    
    substream->bytes_left = (size_t)size;
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	609a      	str	r2, [r3, #8]
    stream->bytes_left -= (size_t)size;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689a      	ldr	r2, [r3, #8]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	1ad2      	subs	r2, r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	609a      	str	r2, [r3, #8]
    return true;
 8002b36:	2301      	movs	r3, #1
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd90      	pop	{r4, r7, pc}
 8002b40:	08009c4c 	.word	0x08009c4c

08002b44 <pb_close_string_substream>:

bool checkreturn pb_close_string_substream(pb_istream_t *stream, pb_istream_t *substream)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
    if (substream->bytes_left) {
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00e      	beq.n	8002b74 <pb_close_string_substream+0x30>
        if (!pb_read(substream, NULL, substream->bytes_left))
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	6838      	ldr	r0, [r7, #0]
 8002b60:	f7ff fcb0 	bl	80024c4 <pb_read>
 8002b64:	4603      	mov	r3, r0
 8002b66:	f083 0301 	eor.w	r3, r3, #1
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <pb_close_string_substream+0x30>
            return false;
 8002b70:	2300      	movs	r3, #0
 8002b72:	e008      	b.n	8002b86 <pb_close_string_substream+0x42>
    }

    stream->state = substream->state;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	605a      	str	r2, [r3, #4]

#ifndef PB_NO_ERRMSG
    stream->errmsg = substream->errmsg;
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	68da      	ldr	r2, [r3, #12]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	60da      	str	r2, [r3, #12]
#endif
    return true;
 8002b84:	2301      	movs	r3, #1
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
	...

08002b90 <decode_basic_field>:
/*************************
 * Decode a single field *
 *************************/

static bool checkreturn decode_basic_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	607a      	str	r2, [r7, #4]
 8002b9c:	72fb      	strb	r3, [r7, #11]
    switch (PB_LTYPE(field->type))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	7d9b      	ldrb	r3, [r3, #22]
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	2b0b      	cmp	r3, #11
 8002ba8:	f200 80d4 	bhi.w	8002d54 <decode_basic_field+0x1c4>
 8002bac:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb4 <decode_basic_field+0x24>)
 8002bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb2:	bf00      	nop
 8002bb4:	08002be5 	.word	0x08002be5
 8002bb8:	08002c15 	.word	0x08002c15
 8002bbc:	08002c15 	.word	0x08002c15
 8002bc0:	08002c15 	.word	0x08002c15
 8002bc4:	08002c45 	.word	0x08002c45
 8002bc8:	08002c79 	.word	0x08002c79
 8002bcc:	08002cad 	.word	0x08002cad
 8002bd0:	08002cd7 	.word	0x08002cd7
 8002bd4:	08002d01 	.word	0x08002d01
 8002bd8:	08002d01 	.word	0x08002d01
 8002bdc:	08002d55 	.word	0x08002d55
 8002be0:	08002d2b 	.word	0x08002d2b
    {
        case PB_LTYPE_BOOL:
            if (wire_type != PB_WT_VARINT && wire_type != PB_WT_PACKED)
 8002be4:	7afb      	ldrb	r3, [r7, #11]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00e      	beq.n	8002c08 <decode_basic_field+0x78>
 8002bea:	7afb      	ldrb	r3, [r7, #11]
 8002bec:	2bff      	cmp	r3, #255	@ 0xff
 8002bee:	d00b      	beq.n	8002c08 <decode_basic_field+0x78>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d002      	beq.n	8002bfe <decode_basic_field+0x6e>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	68db      	ldr	r3, [r3, #12]
 8002bfc:	e000      	b.n	8002c00 <decode_basic_field+0x70>
 8002bfe:	4b5d      	ldr	r3, [pc, #372]	@ (8002d74 <decode_basic_field+0x1e4>)
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	60d3      	str	r3, [r2, #12]
 8002c04:	2300      	movs	r3, #0
 8002c06:	e0b0      	b.n	8002d6a <decode_basic_field+0x1da>

            return pb_dec_bool(stream, field);
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 fef6 	bl	80039fc <pb_dec_bool>
 8002c10:	4603      	mov	r3, r0
 8002c12:	e0aa      	b.n	8002d6a <decode_basic_field+0x1da>

        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            if (wire_type != PB_WT_VARINT && wire_type != PB_WT_PACKED)
 8002c14:	7afb      	ldrb	r3, [r7, #11]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d00e      	beq.n	8002c38 <decode_basic_field+0xa8>
 8002c1a:	7afb      	ldrb	r3, [r7, #11]
 8002c1c:	2bff      	cmp	r3, #255	@ 0xff
 8002c1e:	d00b      	beq.n	8002c38 <decode_basic_field+0xa8>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d002      	beq.n	8002c2e <decode_basic_field+0x9e>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	e000      	b.n	8002c30 <decode_basic_field+0xa0>
 8002c2e:	4b51      	ldr	r3, [pc, #324]	@ (8002d74 <decode_basic_field+0x1e4>)
 8002c30:	68fa      	ldr	r2, [r7, #12]
 8002c32:	60d3      	str	r3, [r2, #12]
 8002c34:	2300      	movs	r3, #0
 8002c36:	e098      	b.n	8002d6a <decode_basic_field+0x1da>

            return pb_dec_varint(stream, field);
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 feee 	bl	8003a1c <pb_dec_varint>
 8002c40:	4603      	mov	r3, r0
 8002c42:	e092      	b.n	8002d6a <decode_basic_field+0x1da>

        case PB_LTYPE_FIXED32:
            if (wire_type != PB_WT_32BIT && wire_type != PB_WT_PACKED)
 8002c44:	7afb      	ldrb	r3, [r7, #11]
 8002c46:	2b05      	cmp	r3, #5
 8002c48:	d00e      	beq.n	8002c68 <decode_basic_field+0xd8>
 8002c4a:	7afb      	ldrb	r3, [r7, #11]
 8002c4c:	2bff      	cmp	r3, #255	@ 0xff
 8002c4e:	d00b      	beq.n	8002c68 <decode_basic_field+0xd8>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d002      	beq.n	8002c5e <decode_basic_field+0xce>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	e000      	b.n	8002c60 <decode_basic_field+0xd0>
 8002c5e:	4b45      	ldr	r3, [pc, #276]	@ (8002d74 <decode_basic_field+0x1e4>)
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	60d3      	str	r3, [r2, #12]
 8002c64:	2300      	movs	r3, #0
 8002c66:	e080      	b.n	8002d6a <decode_basic_field+0x1da>

            return pb_decode_fixed32(stream, field->pData);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f000 fe8a 	bl	8003988 <pb_decode_fixed32>
 8002c74:	4603      	mov	r3, r0
 8002c76:	e078      	b.n	8002d6a <decode_basic_field+0x1da>

        case PB_LTYPE_FIXED64:
            if (wire_type != PB_WT_64BIT && wire_type != PB_WT_PACKED)
 8002c78:	7afb      	ldrb	r3, [r7, #11]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d00e      	beq.n	8002c9c <decode_basic_field+0x10c>
 8002c7e:	7afb      	ldrb	r3, [r7, #11]
 8002c80:	2bff      	cmp	r3, #255	@ 0xff
 8002c82:	d00b      	beq.n	8002c9c <decode_basic_field+0x10c>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d002      	beq.n	8002c92 <decode_basic_field+0x102>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	e000      	b.n	8002c94 <decode_basic_field+0x104>
 8002c92:	4b38      	ldr	r3, [pc, #224]	@ (8002d74 <decode_basic_field+0x1e4>)
 8002c94:	68fa      	ldr	r2, [r7, #12]
 8002c96:	60d3      	str	r3, [r2, #12]
 8002c98:	2300      	movs	r3, #0
 8002c9a:	e066      	b.n	8002d6a <decode_basic_field+0x1da>
#endif

#ifdef PB_WITHOUT_64BIT
            PB_RETURN_ERROR(stream, "invalid data_size");
#else
            return pb_decode_fixed64(stream, field->pData);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69db      	ldr	r3, [r3, #28]
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f000 fe8c 	bl	80039c0 <pb_decode_fixed64>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	e05e      	b.n	8002d6a <decode_basic_field+0x1da>
#endif

        case PB_LTYPE_BYTES:
            if (wire_type != PB_WT_STRING)
 8002cac:	7afb      	ldrb	r3, [r7, #11]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d00b      	beq.n	8002cca <decode_basic_field+0x13a>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d002      	beq.n	8002cc0 <decode_basic_field+0x130>
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	e000      	b.n	8002cc2 <decode_basic_field+0x132>
 8002cc0:	4b2c      	ldr	r3, [pc, #176]	@ (8002d74 <decode_basic_field+0x1e4>)
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	60d3      	str	r3, [r2, #12]
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	e04f      	b.n	8002d6a <decode_basic_field+0x1da>

            return pb_dec_bytes(stream, field);
 8002cca:	6879      	ldr	r1, [r7, #4]
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f000 ffd1 	bl	8003c74 <pb_dec_bytes>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	e049      	b.n	8002d6a <decode_basic_field+0x1da>

        case PB_LTYPE_STRING:
            if (wire_type != PB_WT_STRING)
 8002cd6:	7afb      	ldrb	r3, [r7, #11]
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d00b      	beq.n	8002cf4 <decode_basic_field+0x164>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d002      	beq.n	8002cea <decode_basic_field+0x15a>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	e000      	b.n	8002cec <decode_basic_field+0x15c>
 8002cea:	4b22      	ldr	r3, [pc, #136]	@ (8002d74 <decode_basic_field+0x1e4>)
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	60d3      	str	r3, [r2, #12]
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	e03a      	b.n	8002d6a <decode_basic_field+0x1da>

            return pb_dec_string(stream, field);
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f001 f830 	bl	8003d5c <pb_dec_string>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	e034      	b.n	8002d6a <decode_basic_field+0x1da>

        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
            if (wire_type != PB_WT_STRING)
 8002d00:	7afb      	ldrb	r3, [r7, #11]
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d00b      	beq.n	8002d1e <decode_basic_field+0x18e>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <decode_basic_field+0x184>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	e000      	b.n	8002d16 <decode_basic_field+0x186>
 8002d14:	4b17      	ldr	r3, [pc, #92]	@ (8002d74 <decode_basic_field+0x1e4>)
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	60d3      	str	r3, [r2, #12]
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	e025      	b.n	8002d6a <decode_basic_field+0x1da>

            return pb_dec_submessage(stream, field);
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f001 f897 	bl	8003e54 <pb_dec_submessage>
 8002d26:	4603      	mov	r3, r0
 8002d28:	e01f      	b.n	8002d6a <decode_basic_field+0x1da>

        case PB_LTYPE_FIXED_LENGTH_BYTES:
            if (wire_type != PB_WT_STRING)
 8002d2a:	7afb      	ldrb	r3, [r7, #11]
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d00b      	beq.n	8002d48 <decode_basic_field+0x1b8>
                PB_RETURN_ERROR(stream, "wrong wire type");
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d002      	beq.n	8002d3e <decode_basic_field+0x1ae>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	e000      	b.n	8002d40 <decode_basic_field+0x1b0>
 8002d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d74 <decode_basic_field+0x1e4>)
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	60d3      	str	r3, [r2, #12]
 8002d44:	2300      	movs	r3, #0
 8002d46:	e010      	b.n	8002d6a <decode_basic_field+0x1da>

            return pb_dec_fixed_length_bytes(stream, field);
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	f001 f90c 	bl	8003f68 <pb_dec_fixed_length_bytes>
 8002d50:	4603      	mov	r3, r0
 8002d52:	e00a      	b.n	8002d6a <decode_basic_field+0x1da>

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d002      	beq.n	8002d62 <decode_basic_field+0x1d2>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	e000      	b.n	8002d64 <decode_basic_field+0x1d4>
 8002d62:	4b05      	ldr	r3, [pc, #20]	@ (8002d78 <decode_basic_field+0x1e8>)
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	60d3      	str	r3, [r2, #12]
 8002d68:	2300      	movs	r3, #0
    }
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	08009c64 	.word	0x08009c64
 8002d78:	08009c74 	.word	0x08009c74

08002d7c <decode_static_field>:

static bool checkreturn decode_static_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b096      	sub	sp, #88	@ 0x58
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	460b      	mov	r3, r1
 8002d86:	607a      	str	r2, [r7, #4]
 8002d88:	72fb      	strb	r3, [r7, #11]
    switch (PB_HTYPE(field->type))
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	7d9b      	ldrb	r3, [r3, #22]
 8002d8e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002d92:	2b30      	cmp	r3, #48	@ 0x30
 8002d94:	f000 80c2 	beq.w	8002f1c <decode_static_field+0x1a0>
 8002d98:	2b30      	cmp	r3, #48	@ 0x30
 8002d9a:	f200 811a 	bhi.w	8002fd2 <decode_static_field+0x256>
 8002d9e:	2b20      	cmp	r3, #32
 8002da0:	d01f      	beq.n	8002de2 <decode_static_field+0x66>
 8002da2:	2b20      	cmp	r3, #32
 8002da4:	f200 8115 	bhi.w	8002fd2 <decode_static_field+0x256>
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d002      	beq.n	8002db2 <decode_static_field+0x36>
 8002dac:	2b10      	cmp	r3, #16
 8002dae:	d008      	beq.n	8002dc2 <decode_static_field+0x46>
 8002db0:	e10f      	b.n	8002fd2 <decode_static_field+0x256>
    {
        case PB_HTYPE_REQUIRED:
            return decode_basic_field(stream, wire_type, field);
 8002db2:	7afb      	ldrb	r3, [r7, #11]
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	4619      	mov	r1, r3
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f7ff fee9 	bl	8002b90 <decode_basic_field>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	e112      	b.n	8002fe8 <decode_static_field+0x26c>
            
        case PB_HTYPE_OPTIONAL:
            if (field->pSize != NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <decode_static_field+0x56>
                *(bool*)field->pSize = true;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a1b      	ldr	r3, [r3, #32]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	701a      	strb	r2, [r3, #0]
            return decode_basic_field(stream, wire_type, field);
 8002dd2:	7afb      	ldrb	r3, [r7, #11]
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	68f8      	ldr	r0, [r7, #12]
 8002dda:	f7ff fed9 	bl	8002b90 <decode_basic_field>
 8002dde:	4603      	mov	r3, r0
 8002de0:	e102      	b.n	8002fe8 <decode_static_field+0x26c>
    
        case PB_HTYPE_REPEATED:
            if (wire_type == PB_WT_STRING
 8002de2:	7afb      	ldrb	r3, [r7, #11]
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d16c      	bne.n	8002ec2 <decode_static_field+0x146>
                && PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	7d9b      	ldrb	r3, [r3, #22]
 8002dec:	f003 030f 	and.w	r3, r3, #15
 8002df0:	2b05      	cmp	r3, #5
 8002df2:	d866      	bhi.n	8002ec2 <decode_static_field+0x146>
            {
                /* Packed array */
                bool status = true;
 8002df4:	2301      	movs	r3, #1
 8002df6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                pb_istream_t substream;
                pb_size_t *size = (pb_size_t*)field->pSize;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	653b      	str	r3, [r7, #80]	@ 0x50
                field->pData = (char*)field->pField + field->data_size * (*size);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	8a52      	ldrh	r2, [r2, #18]
 8002e08:	4611      	mov	r1, r2
 8002e0a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002e0c:	8812      	ldrh	r2, [r2, #0]
 8002e0e:	fb01 f202 	mul.w	r2, r1, r2
 8002e12:	441a      	add	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	61da      	str	r2, [r3, #28]

                if (!pb_make_string_substream(stream, &substream))
 8002e18:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f7ff fe56 	bl	8002ad0 <pb_make_string_substream>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f083 0301 	eor.w	r3, r3, #1
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d01f      	beq.n	8002e70 <decode_static_field+0xf4>
                    return false;
 8002e30:	2300      	movs	r3, #0
 8002e32:	e0d9      	b.n	8002fe8 <decode_static_field+0x26c>

                while (substream.bytes_left > 0 && *size < field->array_size)
                {
                    if (!decode_basic_field(&substream, PB_WT_PACKED, field))
 8002e34:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	21ff      	movs	r1, #255	@ 0xff
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff fea7 	bl	8002b90 <decode_basic_field>
 8002e42:	4603      	mov	r3, r0
 8002e44:	f083 0301 	eor.w	r3, r3, #1
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d003      	beq.n	8002e56 <decode_static_field+0xda>
                    {
                        status = false;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                        break;
 8002e54:	e015      	b.n	8002e82 <decode_static_field+0x106>
                    }
                    (*size)++;
 8002e56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e58:	881b      	ldrh	r3, [r3, #0]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e60:	801a      	strh	r2, [r3, #0]
                    field->pData = (char*)field->pData + field->data_size;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	8a52      	ldrh	r2, [r2, #18]
 8002e6a:	441a      	add	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	61da      	str	r2, [r3, #28]
                while (substream.bytes_left > 0 && *size < field->array_size)
 8002e70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d005      	beq.n	8002e82 <decode_static_field+0x106>
 8002e76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e78:	881a      	ldrh	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	8a9b      	ldrh	r3, [r3, #20]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d3d8      	bcc.n	8002e34 <decode_static_field+0xb8>
                }

                if (substream.bytes_left != 0)
 8002e82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00b      	beq.n	8002ea0 <decode_static_field+0x124>
                    PB_RETURN_ERROR(stream, "array overflow");
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d002      	beq.n	8002e96 <decode_static_field+0x11a>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	e000      	b.n	8002e98 <decode_static_field+0x11c>
 8002e96:	4b56      	ldr	r3, [pc, #344]	@ (8002ff0 <decode_static_field+0x274>)
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	60d3      	str	r3, [r2, #12]
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	e0a3      	b.n	8002fe8 <decode_static_field+0x26c>
                if (!pb_close_string_substream(stream, &substream))
 8002ea0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f7ff fe4c 	bl	8002b44 <pb_close_string_substream>
 8002eac:	4603      	mov	r3, r0
 8002eae:	f083 0301 	eor.w	r3, r3, #1
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <decode_static_field+0x140>
                    return false;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	e095      	b.n	8002fe8 <decode_static_field+0x26c>

                return status;
 8002ebc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8002ec0:	e092      	b.n	8002fe8 <decode_static_field+0x26c>
            }
            else
            {
                /* Repeated field */
                pb_size_t *size = (pb_size_t*)field->pSize;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
                field->pData = (char*)field->pField + field->data_size * (*size);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	8a52      	ldrh	r2, [r2, #18]
 8002ed0:	4611      	mov	r1, r2
 8002ed2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ed4:	8812      	ldrh	r2, [r2, #0]
 8002ed6:	fb01 f202 	mul.w	r2, r1, r2
 8002eda:	441a      	add	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	61da      	str	r2, [r3, #28]

                if ((*size)++ >= field->array_size)
 8002ee0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ee2:	881b      	ldrh	r3, [r3, #0]
 8002ee4:	1c5a      	adds	r2, r3, #1
 8002ee6:	b291      	uxth	r1, r2
 8002ee8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002eea:	8011      	strh	r1, [r2, #0]
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	8a92      	ldrh	r2, [r2, #20]
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d30b      	bcc.n	8002f0c <decode_static_field+0x190>
                    PB_RETURN_ERROR(stream, "array overflow");
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d002      	beq.n	8002f02 <decode_static_field+0x186>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	e000      	b.n	8002f04 <decode_static_field+0x188>
 8002f02:	4b3b      	ldr	r3, [pc, #236]	@ (8002ff0 <decode_static_field+0x274>)
 8002f04:	68fa      	ldr	r2, [r7, #12]
 8002f06:	60d3      	str	r3, [r2, #12]
 8002f08:	2300      	movs	r3, #0
 8002f0a:	e06d      	b.n	8002fe8 <decode_static_field+0x26c>

                return decode_basic_field(stream, wire_type, field);
 8002f0c:	7afb      	ldrb	r3, [r7, #11]
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	4619      	mov	r1, r3
 8002f12:	68f8      	ldr	r0, [r7, #12]
 8002f14:	f7ff fe3c 	bl	8002b90 <decode_basic_field>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	e065      	b.n	8002fe8 <decode_static_field+0x26c>
            }

        case PB_HTYPE_ONEOF:
            if (PB_LTYPE_IS_SUBMSG(field->type) &&
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	7d9b      	ldrb	r3, [r3, #22]
 8002f20:	f003 030f 	and.w	r3, r3, #15
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d005      	beq.n	8002f34 <decode_static_field+0x1b8>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	7d9b      	ldrb	r3, [r3, #22]
 8002f2c:	f003 030f 	and.w	r3, r3, #15
 8002f30:	2b09      	cmp	r3, #9
 8002f32:	d141      	bne.n	8002fb8 <decode_static_field+0x23c>
                *(pb_size_t*)field->pSize != field->tag)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a1b      	ldr	r3, [r3, #32]
 8002f38:	881a      	ldrh	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	8a1b      	ldrh	r3, [r3, #16]
            if (PB_LTYPE_IS_SUBMSG(field->type) &&
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d03a      	beq.n	8002fb8 <decode_static_field+0x23c>
                 * from some other union field.
                 * If callbacks are needed inside oneof field, use .proto
                 * option submsg_callback to have a separate callback function
                 * that can set the fields before submessage is decoded.
                 * pb_dec_submessage() will set any default values. */
                memset(field->pData, 0, (size_t)field->data_size);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69d8      	ldr	r0, [r3, #28]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	8a5b      	ldrh	r3, [r3, #18]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	f006 fde1 	bl	8009b14 <memset>

                /* Set default values for the submessage fields. */
                if (field->submsg_desc->default_value != NULL ||
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10a      	bne.n	8002f72 <decode_static_field+0x1f6>
                    field->submsg_desc->field_callback != NULL ||
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f60:	68db      	ldr	r3, [r3, #12]
                if (field->submsg_desc->default_value != NULL ||
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d105      	bne.n	8002f72 <decode_static_field+0x1f6>
                    field->submsg_desc->submsg_info[0] != NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
                    field->submsg_desc->field_callback != NULL ||
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d022      	beq.n	8002fb8 <decode_static_field+0x23c>
                {
                    pb_field_iter_t submsg_iter;
                    if (pb_field_iter_begin(&submsg_iter, field->submsg_desc, field->pData))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	69da      	ldr	r2, [r3, #28]
 8002f7a:	f107 0314 	add.w	r3, r7, #20
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7ff f934 	bl	80021ec <pb_field_iter_begin>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d016      	beq.n	8002fb8 <decode_static_field+0x23c>
                    {
                        if (!pb_message_set_to_defaults(&submsg_iter))
 8002f8a:	f107 0314 	add.w	r3, r7, #20
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f000 fa4d 	bl	800342e <pb_message_set_to_defaults>
 8002f94:	4603      	mov	r3, r0
 8002f96:	f083 0301 	eor.w	r3, r3, #1
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00b      	beq.n	8002fb8 <decode_static_field+0x23c>
                            PB_RETURN_ERROR(stream, "failed to set defaults");
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d002      	beq.n	8002fae <decode_static_field+0x232>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	e000      	b.n	8002fb0 <decode_static_field+0x234>
 8002fae:	4b11      	ldr	r3, [pc, #68]	@ (8002ff4 <decode_static_field+0x278>)
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	60d3      	str	r3, [r2, #12]
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	e017      	b.n	8002fe8 <decode_static_field+0x26c>
                    }
                }
            }
            *(pb_size_t*)field->pSize = field->tag;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	8a12      	ldrh	r2, [r2, #16]
 8002fc0:	801a      	strh	r2, [r3, #0]

            return decode_basic_field(stream, wire_type, field);
 8002fc2:	7afb      	ldrb	r3, [r7, #11]
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	68f8      	ldr	r0, [r7, #12]
 8002fca:	f7ff fde1 	bl	8002b90 <decode_basic_field>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	e00a      	b.n	8002fe8 <decode_static_field+0x26c>

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d002      	beq.n	8002fe0 <decode_static_field+0x264>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	e000      	b.n	8002fe2 <decode_static_field+0x266>
 8002fe0:	4b05      	ldr	r3, [pc, #20]	@ (8002ff8 <decode_static_field+0x27c>)
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	60d3      	str	r3, [r2, #12]
 8002fe6:	2300      	movs	r3, #0
    }
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3758      	adds	r7, #88	@ 0x58
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	08009c88 	.word	0x08009c88
 8002ff4:	08009c98 	.word	0x08009c98
 8002ff8:	08009c74 	.word	0x08009c74

08002ffc <decode_pointer_field>:
    }
}
#endif

static bool checkreturn decode_pointer_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	460b      	mov	r3, r1
 8003006:	607a      	str	r2, [r7, #4]
 8003008:	72fb      	strb	r3, [r7, #11]
#ifndef PB_ENABLE_MALLOC
    PB_UNUSED(wire_type);
    PB_UNUSED(field);
    PB_RETURN_ERROR(stream, "no malloc support");
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d002      	beq.n	8003018 <decode_pointer_field+0x1c>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	e000      	b.n	800301a <decode_pointer_field+0x1e>
 8003018:	4b04      	ldr	r3, [pc, #16]	@ (800302c <decode_pointer_field+0x30>)
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	60d3      	str	r3, [r2, #12]
 800301e:	2300      	movs	r3, #0

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
    }
#endif
}
 8003020:	4618      	mov	r0, r3
 8003022:	3714      	adds	r7, #20
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	08009cb0 	.word	0x08009cb0

08003030 <decode_callback_field>:

static bool checkreturn decode_callback_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 8003030:	b590      	push	{r4, r7, lr}
 8003032:	b097      	sub	sp, #92	@ 0x5c
 8003034:	af00      	add	r7, sp, #0
 8003036:	61f8      	str	r0, [r7, #28]
 8003038:	460b      	mov	r3, r1
 800303a:	617a      	str	r2, [r7, #20]
 800303c:	76fb      	strb	r3, [r7, #27]
    if (!field->descriptor->field_callback)
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d106      	bne.n	8003056 <decode_callback_field+0x26>
        return pb_skip_field(stream, wire_type);
 8003048:	7efb      	ldrb	r3, [r7, #27]
 800304a:	4619      	mov	r1, r3
 800304c:	69f8      	ldr	r0, [r7, #28]
 800304e:	f7ff fc91 	bl	8002974 <pb_skip_field>
 8003052:	4603      	mov	r3, r0
 8003054:	e070      	b.n	8003138 <decode_callback_field+0x108>

    if (wire_type == PB_WT_STRING)
 8003056:	7efb      	ldrb	r3, [r7, #27]
 8003058:	2b02      	cmp	r3, #2
 800305a:	d145      	bne.n	80030e8 <decode_callback_field+0xb8>
    {
        pb_istream_t substream;
        size_t prev_bytes_left;
        
        if (!pb_make_string_substream(stream, &substream))
 800305c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003060:	4619      	mov	r1, r3
 8003062:	69f8      	ldr	r0, [r7, #28]
 8003064:	f7ff fd34 	bl	8002ad0 <pb_make_string_substream>
 8003068:	4603      	mov	r3, r0
 800306a:	f083 0301 	eor.w	r3, r3, #1
 800306e:	b2db      	uxtb	r3, r3
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <decode_callback_field+0x48>
            return false;
 8003074:	2300      	movs	r3, #0
 8003076:	e05f      	b.n	8003138 <decode_callback_field+0x108>
        
        do
        {
            prev_bytes_left = substream.bytes_left;
 8003078:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800307a:	657b      	str	r3, [r7, #84]	@ 0x54
            if (!field->descriptor->field_callback(&substream, NULL, field))
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8003086:	697a      	ldr	r2, [r7, #20]
 8003088:	2100      	movs	r1, #0
 800308a:	4798      	blx	r3
 800308c:	4603      	mov	r3, r0
 800308e:	f083 0301 	eor.w	r3, r3, #1
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b00      	cmp	r3, #0
 8003096:	d010      	beq.n	80030ba <decode_callback_field+0x8a>
            {
                PB_SET_ERROR(stream, substream.errmsg ? substream.errmsg : "callback failed");
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d002      	beq.n	80030a6 <decode_callback_field+0x76>
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	e005      	b.n	80030b2 <decode_callback_field+0x82>
 80030a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <decode_callback_field+0x80>
 80030ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030ae:	e000      	b.n	80030b2 <decode_callback_field+0x82>
 80030b0:	4b23      	ldr	r3, [pc, #140]	@ (8003140 <decode_callback_field+0x110>)
 80030b2:	69fa      	ldr	r2, [r7, #28]
 80030b4:	60d3      	str	r3, [r2, #12]
                return false;
 80030b6:	2300      	movs	r3, #0
 80030b8:	e03e      	b.n	8003138 <decode_callback_field+0x108>
            }
        } while (substream.bytes_left > 0 && substream.bytes_left < prev_bytes_left);
 80030ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d003      	beq.n	80030c8 <decode_callback_field+0x98>
 80030c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030c2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d8d7      	bhi.n	8003078 <decode_callback_field+0x48>
        
        if (!pb_close_string_substream(stream, &substream))
 80030c8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80030cc:	4619      	mov	r1, r3
 80030ce:	69f8      	ldr	r0, [r7, #28]
 80030d0:	f7ff fd38 	bl	8002b44 <pb_close_string_substream>
 80030d4:	4603      	mov	r3, r0
 80030d6:	f083 0301 	eor.w	r3, r3, #1
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <decode_callback_field+0xb4>
            return false;
 80030e0:	2300      	movs	r3, #0
 80030e2:	e029      	b.n	8003138 <decode_callback_field+0x108>

        return true;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e027      	b.n	8003138 <decode_callback_field+0x108>
         * This is required so that we can limit the stream length,
         * which in turn allows to use same callback for packed and
         * not-packed fields. */
        pb_istream_t substream;
        pb_byte_t buffer[10];
        size_t size = sizeof(buffer);
 80030e8:	230a      	movs	r3, #10
 80030ea:	627b      	str	r3, [r7, #36]	@ 0x24
        
        if (!read_raw_value(stream, wire_type, buffer, &size))
 80030ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030f0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80030f4:	7ef9      	ldrb	r1, [r7, #27]
 80030f6:	69f8      	ldr	r0, [r7, #28]
 80030f8:	f7ff fc7e 	bl	80029f8 <read_raw_value>
 80030fc:	4603      	mov	r3, r0
 80030fe:	f083 0301 	eor.w	r3, r3, #1
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <decode_callback_field+0xdc>
            return false;
 8003108:	2300      	movs	r3, #0
 800310a:	e015      	b.n	8003138 <decode_callback_field+0x108>
        substream = pb_istream_from_buffer(buffer, size);
 800310c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800310e:	463b      	mov	r3, r7
 8003110:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff fa87 	bl	8002628 <pb_istream_from_buffer>
 800311a:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 800311e:	463b      	mov	r3, r7
 8003120:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003122:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        
        return field->descriptor->field_callback(&substream, NULL, field);
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	2100      	movs	r1, #0
 8003134:	4798      	blx	r3
 8003136:	4603      	mov	r3, r0
    }
}
 8003138:	4618      	mov	r0, r3
 800313a:	375c      	adds	r7, #92	@ 0x5c
 800313c:	46bd      	mov	sp, r7
 800313e:	bd90      	pop	{r4, r7, pc}
 8003140:	08009cc4 	.word	0x08009cc4

08003144 <decode_field>:

static bool checkreturn decode_field(pb_istream_t *stream, pb_wire_type_t wire_type, pb_field_iter_t *field)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	460b      	mov	r3, r1
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	72fb      	strb	r3, [r7, #11]
        if (!pb_release_union_field(stream, field))
            return false;
    }
#endif

    switch (PB_ATYPE(field->type))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	7d9b      	ldrb	r3, [r3, #22]
 8003156:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800315a:	2b80      	cmp	r3, #128	@ 0x80
 800315c:	d00e      	beq.n	800317c <decode_field+0x38>
 800315e:	2b80      	cmp	r3, #128	@ 0x80
 8003160:	d81c      	bhi.n	800319c <decode_field+0x58>
 8003162:	2b00      	cmp	r3, #0
 8003164:	d002      	beq.n	800316c <decode_field+0x28>
 8003166:	2b40      	cmp	r3, #64	@ 0x40
 8003168:	d010      	beq.n	800318c <decode_field+0x48>
 800316a:	e017      	b.n	800319c <decode_field+0x58>
    {
        case PB_ATYPE_STATIC:
            return decode_static_field(stream, wire_type, field);
 800316c:	7afb      	ldrb	r3, [r7, #11]
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	4619      	mov	r1, r3
 8003172:	68f8      	ldr	r0, [r7, #12]
 8003174:	f7ff fe02 	bl	8002d7c <decode_static_field>
 8003178:	4603      	mov	r3, r0
 800317a:	e01a      	b.n	80031b2 <decode_field+0x6e>
        
        case PB_ATYPE_POINTER:
            return decode_pointer_field(stream, wire_type, field);
 800317c:	7afb      	ldrb	r3, [r7, #11]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	4619      	mov	r1, r3
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f7ff ff3a 	bl	8002ffc <decode_pointer_field>
 8003188:	4603      	mov	r3, r0
 800318a:	e012      	b.n	80031b2 <decode_field+0x6e>
        
        case PB_ATYPE_CALLBACK:
            return decode_callback_field(stream, wire_type, field);
 800318c:	7afb      	ldrb	r3, [r7, #11]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	4619      	mov	r1, r3
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f7ff ff4c 	bl	8003030 <decode_callback_field>
 8003198:	4603      	mov	r3, r0
 800319a:	e00a      	b.n	80031b2 <decode_field+0x6e>
        
        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <decode_field+0x66>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	e000      	b.n	80031ac <decode_field+0x68>
 80031aa:	4b04      	ldr	r3, [pc, #16]	@ (80031bc <decode_field+0x78>)
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	60d3      	str	r3, [r2, #12]
 80031b0:	2300      	movs	r3, #0
    }
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	08009c74 	.word	0x08009c74

080031c0 <default_extension_decoder>:
/* Default handler for extension fields. Expects to have a pb_msgdesc_t
 * pointer in the extension->type->arg field, pointing to a message with
 * only one field in it.  */
static bool checkreturn default_extension_decoder(pb_istream_t *stream,
    pb_extension_t *extension, uint32_t tag, pb_wire_type_t wire_type)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b08e      	sub	sp, #56	@ 0x38
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	60f8      	str	r0, [r7, #12]
 80031c8:	60b9      	str	r1, [r7, #8]
 80031ca:	607a      	str	r2, [r7, #4]
 80031cc:	70fb      	strb	r3, [r7, #3]
    pb_field_iter_t iter;

    if (!pb_field_iter_begin_extension(&iter, extension))
 80031ce:	f107 0310 	add.w	r3, r7, #16
 80031d2:	68b9      	ldr	r1, [r7, #8]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff f822 	bl	800221e <pb_field_iter_begin_extension>
 80031da:	4603      	mov	r3, r0
 80031dc:	f083 0301 	eor.w	r3, r3, #1
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00b      	beq.n	80031fe <default_extension_decoder+0x3e>
        PB_RETURN_ERROR(stream, "invalid extension");
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d002      	beq.n	80031f4 <default_extension_decoder+0x34>
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	e000      	b.n	80031f6 <default_extension_decoder+0x36>
 80031f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003230 <default_extension_decoder+0x70>)
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	60d3      	str	r3, [r2, #12]
 80031fa:	2300      	movs	r3, #0
 80031fc:	e014      	b.n	8003228 <default_extension_decoder+0x68>

    if (iter.tag != tag || !iter.message)
 80031fe:	8c3b      	ldrh	r3, [r7, #32]
 8003200:	461a      	mov	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4293      	cmp	r3, r2
 8003206:	d102      	bne.n	800320e <default_extension_decoder+0x4e>
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <default_extension_decoder+0x52>
        return true;
 800320e:	2301      	movs	r3, #1
 8003210:	e00a      	b.n	8003228 <default_extension_decoder+0x68>

    extension->found = true;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2201      	movs	r2, #1
 8003216:	731a      	strb	r2, [r3, #12]
    return decode_field(stream, wire_type, &iter);
 8003218:	f107 0210 	add.w	r2, r7, #16
 800321c:	78fb      	ldrb	r3, [r7, #3]
 800321e:	4619      	mov	r1, r3
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f7ff ff8f 	bl	8003144 <decode_field>
 8003226:	4603      	mov	r3, r0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3738      	adds	r7, #56	@ 0x38
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	08009cd4 	.word	0x08009cd4

08003234 <decode_extension>:

/* Try to decode an unknown field as an extension field. Tries each extension
 * decoder in turn, until one of them handles the field or loop ends. */
static bool checkreturn decode_extension(pb_istream_t *stream,
    uint32_t tag, pb_wire_type_t wire_type, pb_extension_t *extension)
{
 8003234:	b590      	push	{r4, r7, lr}
 8003236:	b087      	sub	sp, #28
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	603b      	str	r3, [r7, #0]
 8003240:	4613      	mov	r3, r2
 8003242:	71fb      	strb	r3, [r7, #7]
    size_t pos = stream->bytes_left;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	613b      	str	r3, [r7, #16]
    
    while (extension != NULL && pos == stream->bytes_left)
 800324a:	e022      	b.n	8003292 <decode_extension+0x5e>
    {
        bool status;
        if (extension->type->decode)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <decode_extension+0x38>
            status = extension->type->decode(stream, extension, tag, wire_type);
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681c      	ldr	r4, [r3, #0]
 800325c:	79fb      	ldrb	r3, [r7, #7]
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	6839      	ldr	r1, [r7, #0]
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	47a0      	blx	r4
 8003266:	4603      	mov	r3, r0
 8003268:	75fb      	strb	r3, [r7, #23]
 800326a:	e007      	b.n	800327c <decode_extension+0x48>
        else
            status = default_extension_decoder(stream, extension, tag, wire_type);
 800326c:	79fb      	ldrb	r3, [r7, #7]
 800326e:	68ba      	ldr	r2, [r7, #8]
 8003270:	6839      	ldr	r1, [r7, #0]
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f7ff ffa4 	bl	80031c0 <default_extension_decoder>
 8003278:	4603      	mov	r3, r0
 800327a:	75fb      	strb	r3, [r7, #23]

        if (!status)
 800327c:	7dfb      	ldrb	r3, [r7, #23]
 800327e:	f083 0301 	eor.w	r3, r3, #1
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <decode_extension+0x58>
            return false;
 8003288:	2300      	movs	r3, #0
 800328a:	e00b      	b.n	80032a4 <decode_extension+0x70>
        
        extension = extension->next;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	603b      	str	r3, [r7, #0]
    while (extension != NULL && pos == stream->bytes_left)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d004      	beq.n	80032a2 <decode_extension+0x6e>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	693a      	ldr	r2, [r7, #16]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d0d4      	beq.n	800324c <decode_extension+0x18>
    }
    
    return true;
 80032a2:	2301      	movs	r3, #1
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	371c      	adds	r7, #28
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd90      	pop	{r4, r7, pc}

080032ac <pb_field_set_to_default>:

/* Initialize message fields to default values, recursively */
static bool pb_field_set_to_default(pb_field_iter_t *field)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b08e      	sub	sp, #56	@ 0x38
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
    pb_type_t type;
    type = field->type;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	7d9b      	ldrb	r3, [r3, #22]
 80032b8:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

    if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 80032bc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80032c0:	f003 030f 	and.w	r3, r3, #15
 80032c4:	2b0a      	cmp	r3, #10
 80032c6:	d124      	bne.n	8003312 <pb_field_set_to_default+0x66>
    {
        pb_extension_t *ext = *(pb_extension_t* const *)field->pData;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	637b      	str	r3, [r7, #52]	@ 0x34
        while (ext != NULL)
 80032d0:	e01b      	b.n	800330a <pb_field_set_to_default+0x5e>
        {
            pb_field_iter_t ext_iter;
            if (pb_field_iter_begin_extension(&ext_iter, ext))
 80032d2:	f107 0308 	add.w	r3, r7, #8
 80032d6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80032d8:	4618      	mov	r0, r3
 80032da:	f7fe ffa0 	bl	800221e <pb_field_iter_begin_extension>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00f      	beq.n	8003304 <pb_field_set_to_default+0x58>
            {
                ext->found = false;
 80032e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032e6:	2200      	movs	r2, #0
 80032e8:	731a      	strb	r2, [r3, #12]
                if (!pb_message_set_to_defaults(&ext_iter))
 80032ea:	f107 0308 	add.w	r3, r7, #8
 80032ee:	4618      	mov	r0, r3
 80032f0:	f000 f89d 	bl	800342e <pb_message_set_to_defaults>
 80032f4:	4603      	mov	r3, r0
 80032f6:	f083 0301 	eor.w	r3, r3, #1
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <pb_field_set_to_default+0x58>
                    return false;
 8003300:	2300      	movs	r3, #0
 8003302:	e090      	b.n	8003426 <pb_field_set_to_default+0x17a>
            }
            ext = ext->next;
 8003304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	637b      	str	r3, [r7, #52]	@ 0x34
        while (ext != NULL)
 800330a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1e0      	bne.n	80032d2 <pb_field_set_to_default+0x26>
 8003310:	e088      	b.n	8003424 <pb_field_set_to_default+0x178>
        }
    }
    else if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 8003312:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8003316:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d166      	bne.n	80033ec <pb_field_set_to_default+0x140>
    {
        bool init_data = true;
 800331e:	2301      	movs	r3, #1
 8003320:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->pSize != NULL)
 8003324:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8003328:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800332c:	2b10      	cmp	r3, #16
 800332e:	d108      	bne.n	8003342 <pb_field_set_to_default+0x96>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a1b      	ldr	r3, [r3, #32]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d004      	beq.n	8003342 <pb_field_set_to_default+0x96>
        {
            /* Set has_field to false. Still initialize the optional field
             * itself also. */
            *(bool*)field->pSize = false;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a1b      	ldr	r3, [r3, #32]
 800333c:	2200      	movs	r2, #0
 800333e:	701a      	strb	r2, [r3, #0]
 8003340:	e012      	b.n	8003368 <pb_field_set_to_default+0xbc>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 8003342:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8003346:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800334a:	2b20      	cmp	r3, #32
 800334c:	d005      	beq.n	800335a <pb_field_set_to_default+0xae>
                 PB_HTYPE(type) == PB_HTYPE_ONEOF)
 800334e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8003352:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 8003356:	2b30      	cmp	r3, #48	@ 0x30
 8003358:	d106      	bne.n	8003368 <pb_field_set_to_default+0xbc>
        {
            /* REPEATED: Set array count to 0, no need to initialize contents.
               ONEOF: Set which_field to 0. */
            *(pb_size_t*)field->pSize = 0;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a1b      	ldr	r3, [r3, #32]
 800335e:	2200      	movs	r2, #0
 8003360:	801a      	strh	r2, [r3, #0]
            init_data = false;
 8003362:	2300      	movs	r3, #0
 8003364:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        }

        if (init_data)
 8003368:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800336c:	2b00      	cmp	r3, #0
 800336e:	d059      	beq.n	8003424 <pb_field_set_to_default+0x178>
        {
            if (PB_LTYPE_IS_SUBMSG(field->type) &&
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	7d9b      	ldrb	r3, [r3, #22]
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	2b08      	cmp	r3, #8
 800337a:	d005      	beq.n	8003388 <pb_field_set_to_default+0xdc>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	7d9b      	ldrb	r3, [r3, #22]
 8003380:	f003 030f 	and.w	r3, r3, #15
 8003384:	2b09      	cmp	r3, #9
 8003386:	d128      	bne.n	80033da <pb_field_set_to_default+0x12e>
                (field->submsg_desc->default_value != NULL ||
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338c:	689b      	ldr	r3, [r3, #8]
            if (PB_LTYPE_IS_SUBMSG(field->type) &&
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10a      	bne.n	80033a8 <pb_field_set_to_default+0xfc>
                 field->submsg_desc->field_callback != NULL ||
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003396:	68db      	ldr	r3, [r3, #12]
                (field->submsg_desc->default_value != NULL ||
 8003398:	2b00      	cmp	r3, #0
 800339a:	d105      	bne.n	80033a8 <pb_field_set_to_default+0xfc>
                 field->submsg_desc->submsg_info[0] != NULL))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
                 field->submsg_desc->field_callback != NULL ||
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d018      	beq.n	80033da <pb_field_set_to_default+0x12e>
            {
                /* Initialize submessage to defaults.
                 * Only needed if it has default values
                 * or callback/submessage fields. */
                pb_field_iter_t submsg_iter;
                if (pb_field_iter_begin(&submsg_iter, field->submsg_desc, field->pData))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69da      	ldr	r2, [r3, #28]
 80033b0:	f107 0308 	add.w	r3, r7, #8
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fe ff19 	bl	80021ec <pb_field_iter_begin>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d030      	beq.n	8003422 <pb_field_set_to_default+0x176>
                {
                    if (!pb_message_set_to_defaults(&submsg_iter))
 80033c0:	f107 0308 	add.w	r3, r7, #8
 80033c4:	4618      	mov	r0, r3
 80033c6:	f000 f832 	bl	800342e <pb_message_set_to_defaults>
 80033ca:	4603      	mov	r3, r0
 80033cc:	f083 0301 	eor.w	r3, r3, #1
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d025      	beq.n	8003422 <pb_field_set_to_default+0x176>
                        return false;
 80033d6:	2300      	movs	r3, #0
 80033d8:	e025      	b.n	8003426 <pb_field_set_to_default+0x17a>
                }
            }
            else
            {
                /* Initialize to zeros */
                memset(field->pData, 0, (size_t)field->data_size);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69d8      	ldr	r0, [r3, #28]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	8a5b      	ldrh	r3, [r3, #18]
 80033e2:	461a      	mov	r2, r3
 80033e4:	2100      	movs	r1, #0
 80033e6:	f006 fb95 	bl	8009b14 <memset>
 80033ea:	e01b      	b.n	8003424 <pb_field_set_to_default+0x178>
            }
        }
    }
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 80033ec:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80033f0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80033f4:	2b80      	cmp	r3, #128	@ 0x80
 80033f6:	d115      	bne.n	8003424 <pb_field_set_to_default+0x178>
    {
        /* Initialize the pointer to NULL. */
        *(void**)field->pField = NULL;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]

        /* Initialize array count to 0. */
        if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 8003400:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8003404:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003408:	2b20      	cmp	r3, #32
 800340a:	d005      	beq.n	8003418 <pb_field_set_to_default+0x16c>
            PB_HTYPE(type) == PB_HTYPE_ONEOF)
 800340c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8003410:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if (PB_HTYPE(type) == PB_HTYPE_REPEATED ||
 8003414:	2b30      	cmp	r3, #48	@ 0x30
 8003416:	d105      	bne.n	8003424 <pb_field_set_to_default+0x178>
        {
            *(pb_size_t*)field->pSize = 0;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a1b      	ldr	r3, [r3, #32]
 800341c:	2200      	movs	r2, #0
 800341e:	801a      	strh	r2, [r3, #0]
 8003420:	e000      	b.n	8003424 <pb_field_set_to_default+0x178>
            {
 8003422:	bf00      	nop
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    {
        /* Don't overwrite callback */
    }

    return true;
 8003424:	2301      	movs	r3, #1
}
 8003426:	4618      	mov	r0, r3
 8003428:	3738      	adds	r7, #56	@ 0x38
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <pb_message_set_to_defaults>:

static bool pb_message_set_to_defaults(pb_field_iter_t *iter)
{
 800342e:	b590      	push	{r4, r7, lr}
 8003430:	b08d      	sub	sp, #52	@ 0x34
 8003432:	af00      	add	r7, sp, #0
 8003434:	6178      	str	r0, [r7, #20]
    pb_istream_t defstream = PB_ISTREAM_EMPTY;
 8003436:	f107 0320 	add.w	r3, r7, #32
 800343a:	2200      	movs	r2, #0
 800343c:	601a      	str	r2, [r3, #0]
 800343e:	605a      	str	r2, [r3, #4]
 8003440:	609a      	str	r2, [r3, #8]
 8003442:	60da      	str	r2, [r3, #12]
    uint32_t tag = 0;
 8003444:	2300      	movs	r3, #0
 8003446:	61fb      	str	r3, [r7, #28]
    pb_wire_type_t wire_type = PB_WT_VARINT;
 8003448:	2300      	movs	r3, #0
 800344a:	76fb      	strb	r3, [r7, #27]
    bool eof;

    if (iter->descriptor->default_value)
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d020      	beq.n	8003498 <pb_message_set_to_defaults+0x6a>
    {
        defstream = pb_istream_from_buffer(iter->descriptor->default_value, (size_t)-1);
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6899      	ldr	r1, [r3, #8]
 800345c:	463b      	mov	r3, r7
 800345e:	f04f 32ff 	mov.w	r2, #4294967295
 8003462:	4618      	mov	r0, r3
 8003464:	f7ff f8e0 	bl	8002628 <pb_istream_from_buffer>
 8003468:	f107 0420 	add.w	r4, r7, #32
 800346c:	463b      	mov	r3, r7
 800346e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003470:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        if (!pb_decode_tag(&defstream, &wire_type, &tag, &eof))
 8003474:	f107 031a 	add.w	r3, r7, #26
 8003478:	f107 021c 	add.w	r2, r7, #28
 800347c:	f107 011b 	add.w	r1, r7, #27
 8003480:	f107 0020 	add.w	r0, r7, #32
 8003484:	f7ff fa47 	bl	8002916 <pb_decode_tag>
 8003488:	4603      	mov	r3, r0
 800348a:	f083 0301 	eor.w	r3, r3, #1
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <pb_message_set_to_defaults+0x6a>
            return false;
 8003494:	2300      	movs	r3, #0
 8003496:	e043      	b.n	8003520 <pb_message_set_to_defaults+0xf2>
    }

    do
    {
        if (!pb_field_set_to_default(iter))
 8003498:	6978      	ldr	r0, [r7, #20]
 800349a:	f7ff ff07 	bl	80032ac <pb_field_set_to_default>
 800349e:	4603      	mov	r3, r0
 80034a0:	f083 0301 	eor.w	r3, r3, #1
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <pb_message_set_to_defaults+0x80>
            return false;
 80034aa:	2300      	movs	r3, #0
 80034ac:	e038      	b.n	8003520 <pb_message_set_to_defaults+0xf2>

        if (tag != 0 && iter->tag == tag)
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d02e      	beq.n	8003512 <pb_message_set_to_defaults+0xe4>
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	8a1b      	ldrh	r3, [r3, #16]
 80034b8:	461a      	mov	r2, r3
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d128      	bne.n	8003512 <pb_message_set_to_defaults+0xe4>
        {
            /* We have a default value for this field in the defstream */
            if (!decode_field(&defstream, wire_type, iter))
 80034c0:	7ef9      	ldrb	r1, [r7, #27]
 80034c2:	f107 0320 	add.w	r3, r7, #32
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff fe3b 	bl	8003144 <decode_field>
 80034ce:	4603      	mov	r3, r0
 80034d0:	f083 0301 	eor.w	r3, r3, #1
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <pb_message_set_to_defaults+0xb0>
                return false;
 80034da:	2300      	movs	r3, #0
 80034dc:	e020      	b.n	8003520 <pb_message_set_to_defaults+0xf2>
            if (!pb_decode_tag(&defstream, &wire_type, &tag, &eof))
 80034de:	f107 031a 	add.w	r3, r7, #26
 80034e2:	f107 021c 	add.w	r2, r7, #28
 80034e6:	f107 011b 	add.w	r1, r7, #27
 80034ea:	f107 0020 	add.w	r0, r7, #32
 80034ee:	f7ff fa12 	bl	8002916 <pb_decode_tag>
 80034f2:	4603      	mov	r3, r0
 80034f4:	f083 0301 	eor.w	r3, r3, #1
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <pb_message_set_to_defaults+0xd4>
                return false;
 80034fe:	2300      	movs	r3, #0
 8003500:	e00e      	b.n	8003520 <pb_message_set_to_defaults+0xf2>

            if (iter->pSize)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <pb_message_set_to_defaults+0xe4>
                *(bool*)iter->pSize = false;
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	2200      	movs	r2, #0
 8003510:	701a      	strb	r2, [r3, #0]
        }
    } while (pb_field_iter_next(iter));
 8003512:	6978      	ldr	r0, [r7, #20]
 8003514:	f7fe feb3 	bl	800227e <pb_field_iter_next>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1bc      	bne.n	8003498 <pb_message_set_to_defaults+0x6a>

    return true;
 800351e:	2301      	movs	r3, #1
}
 8003520:	4618      	mov	r0, r3
 8003522:	3734      	adds	r7, #52	@ 0x34
 8003524:	46bd      	mov	sp, r7
 8003526:	bd90      	pop	{r4, r7, pc}

08003528 <pb_decode_inner>:
/*********************
 * Decode all fields *
 *********************/

static bool checkreturn pb_decode_inner(pb_istream_t *stream, const pb_msgdesc_t *fields, void *dest_struct, unsigned int flags)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b09a      	sub	sp, #104	@ 0x68
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
    uint32_t extension_range_start = 0;
 8003536:	2300      	movs	r3, #0
 8003538:	667b      	str	r3, [r7, #100]	@ 0x64
    pb_extension_t *extensions = NULL;
 800353a:	2300      	movs	r3, #0
 800353c:	663b      	str	r3, [r7, #96]	@ 0x60

    /* 'fixed_count_field' and 'fixed_count_size' track position of a repeated fixed
     * count field. This can only handle _one_ repeated fixed count field that
     * is unpacked and unordered among other (non repeated fixed count) fields.
     */
    pb_size_t fixed_count_field = PB_SIZE_MAX;
 800353e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003542:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
    pb_size_t fixed_count_size = 0;
 8003546:	2300      	movs	r3, #0
 8003548:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    pb_size_t fixed_count_total_size = 0;
 800354c:	2300      	movs	r3, #0
 800354e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

    pb_fields_seen_t fields_seen = {{0, 0}};
 8003552:	2300      	movs	r3, #0
 8003554:	643b      	str	r3, [r7, #64]	@ 0x40
 8003556:	2300      	movs	r3, #0
 8003558:	647b      	str	r3, [r7, #68]	@ 0x44
    const uint32_t allbits = ~(uint32_t)0;
 800355a:	f04f 33ff 	mov.w	r3, #4294967295
 800355e:	657b      	str	r3, [r7, #84]	@ 0x54
    pb_field_iter_t iter;

    if (pb_field_iter_begin(&iter, fields, dest_struct))
 8003560:	f107 0318 	add.w	r3, r7, #24
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	68b9      	ldr	r1, [r7, #8]
 8003568:	4618      	mov	r0, r3
 800356a:	f7fe fe3f 	bl	80021ec <pb_field_iter_begin>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	f000 8102 	beq.w	800377a <pb_decode_inner+0x252>
    {
        if ((flags & PB_DECODE_NOINIT) == 0)
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	f040 80fc 	bne.w	800377a <pb_decode_inner+0x252>
        {
            if (!pb_message_set_to_defaults(&iter))
 8003582:	f107 0318 	add.w	r3, r7, #24
 8003586:	4618      	mov	r0, r3
 8003588:	f7ff ff51 	bl	800342e <pb_message_set_to_defaults>
 800358c:	4603      	mov	r3, r0
 800358e:	f083 0301 	eor.w	r3, r3, #1
 8003592:	b2db      	uxtb	r3, r3
 8003594:	2b00      	cmp	r3, #0
 8003596:	f000 80f0 	beq.w	800377a <pb_decode_inner+0x252>
                PB_RETURN_ERROR(stream, "failed to set defaults");
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d002      	beq.n	80035a8 <pb_decode_inner+0x80>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	e000      	b.n	80035aa <pb_decode_inner+0x82>
 80035a8:	4b99      	ldr	r3, [pc, #612]	@ (8003810 <pb_decode_inner+0x2e8>)
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	60d3      	str	r3, [r2, #12]
 80035ae:	2300      	movs	r3, #0
 80035b0:	e16d      	b.n	800388e <pb_decode_inner+0x366>
    {
        uint32_t tag;
        pb_wire_type_t wire_type;
        bool eof;

        if (!pb_decode_tag(stream, &wire_type, &tag, &eof))
 80035b2:	f107 0312 	add.w	r3, r7, #18
 80035b6:	f107 0214 	add.w	r2, r7, #20
 80035ba:	f107 0113 	add.w	r1, r7, #19
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f7ff f9a9 	bl	8002916 <pb_decode_tag>
 80035c4:	4603      	mov	r3, r0
 80035c6:	f083 0301 	eor.w	r3, r3, #1
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d005      	beq.n	80035dc <pb_decode_inner+0xb4>
        {
            if (eof)
 80035d0:	7cbb      	ldrb	r3, [r7, #18]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f040 80d7 	bne.w	8003786 <pb_decode_inner+0x25e>
                break;
            else
                return false;
 80035d8:	2300      	movs	r3, #0
 80035da:	e158      	b.n	800388e <pb_decode_inner+0x366>
        }

        if (tag == 0)
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d111      	bne.n	8003606 <pb_decode_inner+0xde>
        {
          if (flags & PB_DECODE_NULLTERMINATED)
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f040 80ce 	bne.w	800378a <pb_decode_inner+0x262>
          {
            break;
          }
          else
          {
            PB_RETURN_ERROR(stream, "zero tag");
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d002      	beq.n	80035fc <pb_decode_inner+0xd4>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	e000      	b.n	80035fe <pb_decode_inner+0xd6>
 80035fc:	4b85      	ldr	r3, [pc, #532]	@ (8003814 <pb_decode_inner+0x2ec>)
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	60d3      	str	r3, [r2, #12]
 8003602:	2300      	movs	r3, #0
 8003604:	e143      	b.n	800388e <pb_decode_inner+0x366>
          }
        }

        if (!pb_field_iter_find(&iter, tag) || PB_LTYPE(iter.type) == PB_LTYPE_EXTENSION)
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	f107 0318 	add.w	r3, r7, #24
 800360c:	4611      	mov	r1, r2
 800360e:	4618      	mov	r0, r3
 8003610:	f7fe fe4a 	bl	80022a8 <pb_field_iter_find>
 8003614:	4603      	mov	r3, r0
 8003616:	f083 0301 	eor.w	r3, r3, #1
 800361a:	b2db      	uxtb	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	d105      	bne.n	800362c <pb_decode_inner+0x104>
 8003620:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003624:	f003 030f 	and.w	r3, r3, #15
 8003628:	2b0a      	cmp	r3, #10
 800362a:	d13c      	bne.n	80036a6 <pb_decode_inner+0x17e>
        {
            /* No match found, check if it matches an extension. */
            if (extension_range_start == 0)
 800362c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800362e:	2b00      	cmp	r3, #0
 8003630:	d112      	bne.n	8003658 <pb_decode_inner+0x130>
            {
                if (pb_field_iter_find_extension(&iter))
 8003632:	f107 0318 	add.w	r3, r7, #24
 8003636:	4618      	mov	r0, r3
 8003638:	f7fe fe8c 	bl	8002354 <pb_field_iter_find_extension>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d004      	beq.n	800364c <pb_decode_inner+0x124>
                {
                    extensions = *(pb_extension_t* const *)iter.pData;
 8003642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	663b      	str	r3, [r7, #96]	@ 0x60
                    extension_range_start = iter.tag;
 8003648:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800364a:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                if (!extensions)
 800364c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800364e:	2b00      	cmp	r3, #0
 8003650:	d102      	bne.n	8003658 <pb_decode_inner+0x130>
                {
                    extension_range_start = (uint32_t)-1;
 8003652:	f04f 33ff 	mov.w	r3, #4294967295
 8003656:	667b      	str	r3, [r7, #100]	@ 0x64
                }
            }

            if (tag >= extension_range_start)
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800365c:	429a      	cmp	r2, r3
 800365e:	d815      	bhi.n	800368c <pb_decode_inner+0x164>
            {
                size_t pos = stream->bytes_left;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	64fb      	str	r3, [r7, #76]	@ 0x4c

                if (!decode_extension(stream, tag, wire_type, extensions))
 8003666:	6979      	ldr	r1, [r7, #20]
 8003668:	7cfa      	ldrb	r2, [r7, #19]
 800366a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f7ff fde1 	bl	8003234 <decode_extension>
 8003672:	4603      	mov	r3, r0
 8003674:	f083 0301 	eor.w	r3, r3, #1
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <pb_decode_inner+0x15a>
                    return false;
 800367e:	2300      	movs	r3, #0
 8003680:	e105      	b.n	800388e <pb_decode_inner+0x366>

                if (pos != stream->bytes_left)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003688:	429a      	cmp	r2, r3
 800368a:	d173      	bne.n	8003774 <pb_decode_inner+0x24c>
                    continue;
                }
            }

            /* No match found, skip data */
            if (!pb_skip_field(stream, wire_type))
 800368c:	7cfb      	ldrb	r3, [r7, #19]
 800368e:	4619      	mov	r1, r3
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f7ff f96f 	bl	8002974 <pb_skip_field>
 8003696:	4603      	mov	r3, r0
 8003698:	f083 0301 	eor.w	r3, r3, #1
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d06a      	beq.n	8003778 <pb_decode_inner+0x250>
                return false;
 80036a2:	2300      	movs	r3, #0
 80036a4:	e0f3      	b.n	800388e <pb_decode_inner+0x366>
        }

        /* If a repeated fixed count field was found, get size from
         * 'fixed_count_field' as there is no counter contained in the struct.
         */
        if (PB_HTYPE(iter.type) == PB_HTYPE_REPEATED && iter.pSize == &iter.array_size)
 80036a6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80036aa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80036ae:	2b20      	cmp	r3, #32
 80036b0:	d12e      	bne.n	8003710 <pb_decode_inner+0x1e8>
 80036b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80036b4:	f107 0318 	add.w	r3, r7, #24
 80036b8:	3314      	adds	r3, #20
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d128      	bne.n	8003710 <pb_decode_inner+0x1e8>
        {
            if (fixed_count_field != iter.index) {
 80036be:	8c3b      	ldrh	r3, [r7, #32]
 80036c0:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d020      	beq.n	800370a <pb_decode_inner+0x1e2>
                /* If the new fixed count field does not match the previous one,
                 * check that the previous one is NULL or that it finished
                 * receiving all the expected data.
                 */
                if (fixed_count_field != PB_SIZE_MAX &&
 80036c8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80036cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d011      	beq.n	80036f8 <pb_decode_inner+0x1d0>
                    fixed_count_size != fixed_count_total_size)
 80036d4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
                if (fixed_count_field != PB_SIZE_MAX &&
 80036d8:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 80036dc:	429a      	cmp	r2, r3
 80036de:	d00b      	beq.n	80036f8 <pb_decode_inner+0x1d0>
                {
                    PB_RETURN_ERROR(stream, "wrong size for fixed count field");
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <pb_decode_inner+0x1c6>
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	e000      	b.n	80036f0 <pb_decode_inner+0x1c8>
 80036ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003818 <pb_decode_inner+0x2f0>)
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	60d3      	str	r3, [r2, #12]
 80036f4:	2300      	movs	r3, #0
 80036f6:	e0ca      	b.n	800388e <pb_decode_inner+0x366>
                }

                fixed_count_field = iter.index;
 80036f8:	8c3b      	ldrh	r3, [r7, #32]
 80036fa:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
                fixed_count_size = 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                fixed_count_total_size = iter.array_size;
 8003704:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003706:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
            }

            iter.pSize = &fixed_count_size;
 800370a:	f107 034a 	add.w	r3, r7, #74	@ 0x4a
 800370e:	63bb      	str	r3, [r7, #56]	@ 0x38
        }

        if (PB_HTYPE(iter.type) == PB_HTYPE_REQUIRED
 8003710:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003714:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003718:	2b00      	cmp	r3, #0
 800371a:	d11c      	bne.n	8003756 <pb_decode_inner+0x22e>
            && iter.required_field_index < PB_MAX_REQUIRED_FIELDS)
 800371c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800371e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003720:	d819      	bhi.n	8003756 <pb_decode_inner+0x22e>
        {
            uint32_t tmp = ((uint32_t)1 << (iter.required_field_index & 31));
 8003722:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003724:	f003 031f 	and.w	r3, r3, #31
 8003728:	2201      	movs	r2, #1
 800372a:	fa02 f303 	lsl.w	r3, r2, r3
 800372e:	653b      	str	r3, [r7, #80]	@ 0x50
            fields_seen.bitfield[iter.required_field_index >> 5] |= tmp;
 8003730:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003732:	095b      	lsrs	r3, r3, #5
 8003734:	b29b      	uxth	r3, r3
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	3368      	adds	r3, #104	@ 0x68
 800373a:	443b      	add	r3, r7
 800373c:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8003740:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003742:	095b      	lsrs	r3, r3, #5
 8003744:	b29b      	uxth	r3, r3
 8003746:	4619      	mov	r1, r3
 8003748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800374a:	431a      	orrs	r2, r3
 800374c:	008b      	lsls	r3, r1, #2
 800374e:	3368      	adds	r3, #104	@ 0x68
 8003750:	443b      	add	r3, r7
 8003752:	f843 2c28 	str.w	r2, [r3, #-40]
        }

        if (!decode_field(stream, wire_type, &iter))
 8003756:	7cfb      	ldrb	r3, [r7, #19]
 8003758:	f107 0218 	add.w	r2, r7, #24
 800375c:	4619      	mov	r1, r3
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f7ff fcf0 	bl	8003144 <decode_field>
 8003764:	4603      	mov	r3, r0
 8003766:	f083 0301 	eor.w	r3, r3, #1
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d004      	beq.n	800377a <pb_decode_inner+0x252>
            return false;
 8003770:	2300      	movs	r3, #0
 8003772:	e08c      	b.n	800388e <pb_decode_inner+0x366>
                    continue;
 8003774:	bf00      	nop
 8003776:	e000      	b.n	800377a <pb_decode_inner+0x252>
            continue;
 8003778:	bf00      	nop
    while (stream->bytes_left)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	f47f af17 	bne.w	80035b2 <pb_decode_inner+0x8a>
 8003784:	e002      	b.n	800378c <pb_decode_inner+0x264>
                break;
 8003786:	bf00      	nop
 8003788:	e000      	b.n	800378c <pb_decode_inner+0x264>
            break;
 800378a:	bf00      	nop
    }

    /* Check that all elements of the last decoded fixed count field were present. */
    if (fixed_count_field != PB_SIZE_MAX &&
 800378c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8003790:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003794:	4293      	cmp	r3, r2
 8003796:	d011      	beq.n	80037bc <pb_decode_inner+0x294>
        fixed_count_size != fixed_count_total_size)
 8003798:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
    if (fixed_count_field != PB_SIZE_MAX &&
 800379c:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d00b      	beq.n	80037bc <pb_decode_inner+0x294>
    {
        PB_RETURN_ERROR(stream, "wrong size for fixed count field");
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d002      	beq.n	80037b2 <pb_decode_inner+0x28a>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	e000      	b.n	80037b4 <pb_decode_inner+0x28c>
 80037b2:	4b19      	ldr	r3, [pc, #100]	@ (8003818 <pb_decode_inner+0x2f0>)
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	60d3      	str	r3, [r2, #12]
 80037b8:	2300      	movs	r3, #0
 80037ba:	e068      	b.n	800388e <pb_decode_inner+0x366>
    }

    /* Check that all required fields were present. */
    {
        pb_size_t req_field_count = iter.descriptor->required_field_count;
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	8a5b      	ldrh	r3, [r3, #18]
 80037c0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

        if (req_field_count > 0)
 80037c4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d05f      	beq.n	800388c <pb_decode_inner+0x364>
        {
            pb_size_t i;

            if (req_field_count > PB_MAX_REQUIRED_FIELDS)
 80037cc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80037d0:	2b40      	cmp	r3, #64	@ 0x40
 80037d2:	d902      	bls.n	80037da <pb_decode_inner+0x2b2>
                req_field_count = PB_MAX_REQUIRED_FIELDS;
 80037d4:	2340      	movs	r3, #64	@ 0x40
 80037d6:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

            /* Check the whole words */
            for (i = 0; i < (req_field_count >> 5); i++)
 80037da:	2300      	movs	r3, #0
 80037dc:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 80037e0:	e023      	b.n	800382a <pb_decode_inner+0x302>
            {
                if (fields_seen.bitfield[i] != allbits)
 80037e2:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	3368      	adds	r3, #104	@ 0x68
 80037ea:	443b      	add	r3, r7
 80037ec:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80037f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d014      	beq.n	8003820 <pb_decode_inner+0x2f8>
                    PB_RETURN_ERROR(stream, "missing required field");
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d002      	beq.n	8003804 <pb_decode_inner+0x2dc>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	e000      	b.n	8003806 <pb_decode_inner+0x2de>
 8003804:	4b05      	ldr	r3, [pc, #20]	@ (800381c <pb_decode_inner+0x2f4>)
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	60d3      	str	r3, [r2, #12]
 800380a:	2300      	movs	r3, #0
 800380c:	e03f      	b.n	800388e <pb_decode_inner+0x366>
 800380e:	bf00      	nop
 8003810:	08009c98 	.word	0x08009c98
 8003814:	08009ce8 	.word	0x08009ce8
 8003818:	08009cf4 	.word	0x08009cf4
 800381c:	08009d18 	.word	0x08009d18
            for (i = 0; i < (req_field_count >> 5); i++)
 8003820:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8003824:	3301      	adds	r3, #1
 8003826:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 800382a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800382e:	095b      	lsrs	r3, r3, #5
 8003830:	b29b      	uxth	r3, r3
 8003832:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8003836:	429a      	cmp	r2, r3
 8003838:	d3d3      	bcc.n	80037e2 <pb_decode_inner+0x2ba>
            }

            /* Check the remaining bits (if any) */
            if ((req_field_count & 31) != 0)
 800383a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800383e:	f003 031f 	and.w	r3, r3, #31
 8003842:	2b00      	cmp	r3, #0
 8003844:	d022      	beq.n	800388c <pb_decode_inner+0x364>
            {
                if (fields_seen.bitfield[req_field_count >> 5] !=
 8003846:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800384a:	095b      	lsrs	r3, r3, #5
 800384c:	b29b      	uxth	r3, r3
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	3368      	adds	r3, #104	@ 0x68
 8003852:	443b      	add	r3, r7
 8003854:	f853 2c28 	ldr.w	r2, [r3, #-40]
                    (allbits >> (uint_least8_t)(32 - (req_field_count & 31))))
 8003858:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800385c:	b2db      	uxtb	r3, r3
 800385e:	f003 031f 	and.w	r3, r3, #31
 8003862:	b2db      	uxtb	r3, r3
 8003864:	f1c3 0320 	rsb	r3, r3, #32
 8003868:	b2db      	uxtb	r3, r3
 800386a:	4619      	mov	r1, r3
 800386c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800386e:	40cb      	lsrs	r3, r1
                if (fields_seen.bitfield[req_field_count >> 5] !=
 8003870:	429a      	cmp	r2, r3
 8003872:	d00b      	beq.n	800388c <pb_decode_inner+0x364>
                {
                    PB_RETURN_ERROR(stream, "missing required field");
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d002      	beq.n	8003882 <pb_decode_inner+0x35a>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	e000      	b.n	8003884 <pb_decode_inner+0x35c>
 8003882:	4b05      	ldr	r3, [pc, #20]	@ (8003898 <pb_decode_inner+0x370>)
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	60d3      	str	r3, [r2, #12]
 8003888:	2300      	movs	r3, #0
 800388a:	e000      	b.n	800388e <pb_decode_inner+0x366>
                }
            }
        }
    }

    return true;
 800388c:	2301      	movs	r3, #1
}
 800388e:	4618      	mov	r0, r3
 8003890:	3768      	adds	r7, #104	@ 0x68
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	08009d18 	.word	0x08009d18

0800389c <pb_decode>:
    
    return status;
}

bool checkreturn pb_decode(pb_istream_t *stream, const pb_msgdesc_t *fields, void *dest_struct)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
    bool status;

    status = pb_decode_inner(stream, fields, dest_struct, 0);
 80038a8:	2300      	movs	r3, #0
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	68b9      	ldr	r1, [r7, #8]
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f7ff fe3a 	bl	8003528 <pb_decode_inner>
 80038b4:	4603      	mov	r3, r0
 80038b6:	75fb      	strb	r3, [r7, #23]
#ifdef PB_ENABLE_MALLOC
    if (!status)
        pb_release(fields, dest_struct);
#endif

    return status;
 80038b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <pb_decode_bool>:
#endif

/* Field decoders */

bool pb_decode_bool(pb_istream_t *stream, bool *dest)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b084      	sub	sp, #16
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
 80038ca:	6039      	str	r1, [r7, #0]
    uint32_t value;
    if (!pb_decode_varint32(stream, &value))
 80038cc:	f107 030c 	add.w	r3, r7, #12
 80038d0:	4619      	mov	r1, r3
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7fe ff70 	bl	80027b8 <pb_decode_varint32>
 80038d8:	4603      	mov	r3, r0
 80038da:	f083 0301 	eor.w	r3, r3, #1
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d001      	beq.n	80038e8 <pb_decode_bool+0x26>
        return false;
 80038e4:	2300      	movs	r3, #0
 80038e6:	e008      	b.n	80038fa <pb_decode_bool+0x38>

    *(bool*)dest = (value != 0);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	bf14      	ite	ne
 80038ee:	2301      	movne	r3, #1
 80038f0:	2300      	moveq	r3, #0
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	701a      	strb	r2, [r3, #0]
    return true;
 80038f8:	2301      	movs	r3, #1
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <pb_decode_svarint>:

bool pb_decode_svarint(pb_istream_t *stream, pb_int64_t *dest)
{
 8003902:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
    pb_uint64_t value;
    if (!pb_decode_varint(stream, &value))
 800390e:	f107 0308 	add.w	r3, r7, #8
 8003912:	4619      	mov	r1, r3
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7fe ff5f 	bl	80027d8 <pb_decode_varint>
 800391a:	4603      	mov	r3, r0
 800391c:	f083 0301 	eor.w	r3, r3, #1
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <pb_decode_svarint+0x28>
        return false;
 8003926:	2300      	movs	r3, #0
 8003928:	e029      	b.n	800397e <pb_decode_svarint+0x7c>
    
    if (value & 1)
 800392a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800392e:	f002 0401 	and.w	r4, r2, #1
 8003932:	2500      	movs	r5, #0
 8003934:	ea54 0305 	orrs.w	r3, r4, r5
 8003938:	d013      	beq.n	8003962 <pb_decode_svarint+0x60>
        *dest = (pb_int64_t)(~(value >> 1));
 800393a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800393e:	f04f 0200 	mov.w	r2, #0
 8003942:	f04f 0300 	mov.w	r3, #0
 8003946:	0842      	lsrs	r2, r0, #1
 8003948:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800394c:	084b      	lsrs	r3, r1, #1
 800394e:	ea6f 0802 	mvn.w	r8, r2
 8003952:	ea6f 0903 	mvn.w	r9, r3
 8003956:	4642      	mov	r2, r8
 8003958:	464b      	mov	r3, r9
 800395a:	6839      	ldr	r1, [r7, #0]
 800395c:	e9c1 2300 	strd	r2, r3, [r1]
 8003960:	e00c      	b.n	800397c <pb_decode_svarint+0x7a>
    else
        *dest = (pb_int64_t)(value >> 1);
 8003962:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003966:	f04f 0200 	mov.w	r2, #0
 800396a:	f04f 0300 	mov.w	r3, #0
 800396e:	0842      	lsrs	r2, r0, #1
 8003970:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8003974:	084b      	lsrs	r3, r1, #1
 8003976:	6839      	ldr	r1, [r7, #0]
 8003978:	e9c1 2300 	strd	r2, r3, [r1]
    
    return true;
 800397c:	2301      	movs	r3, #1
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08003988 <pb_decode_fixed32>:

bool pb_decode_fixed32(pb_istream_t *stream, void *dest)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
    union {
        uint32_t fixed32;
        pb_byte_t bytes[4];
    } u;

    if (!pb_read(stream, u.bytes, 4))
 8003992:	f107 030c 	add.w	r3, r7, #12
 8003996:	2204      	movs	r2, #4
 8003998:	4619      	mov	r1, r3
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f7fe fd92 	bl	80024c4 <pb_read>
 80039a0:	4603      	mov	r3, r0
 80039a2:	f083 0301 	eor.w	r3, r3, #1
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d001      	beq.n	80039b0 <pb_decode_fixed32+0x28>
        return false;
 80039ac:	2300      	movs	r3, #0
 80039ae:	e003      	b.n	80039b8 <pb_decode_fixed32+0x30>

#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* fast path - if we know that we're on little endian, assign directly */
    *(uint32_t*)dest = u.fixed32;
 80039b0:	68fa      	ldr	r2, [r7, #12]
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	601a      	str	r2, [r3, #0]
    *(uint32_t*)dest = ((uint32_t)u.bytes[0] << 0) |
                       ((uint32_t)u.bytes[1] << 8) |
                       ((uint32_t)u.bytes[2] << 16) |
                       ((uint32_t)u.bytes[3] << 24);
#endif
    return true;
 80039b6:	2301      	movs	r3, #1
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <pb_decode_fixed64>:

#ifndef PB_WITHOUT_64BIT
bool pb_decode_fixed64(pb_istream_t *stream, void *dest)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
    union {
        uint64_t fixed64;
        pb_byte_t bytes[8];
    } u;

    if (!pb_read(stream, u.bytes, 8))
 80039ca:	f107 0308 	add.w	r3, r7, #8
 80039ce:	2208      	movs	r2, #8
 80039d0:	4619      	mov	r1, r3
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f7fe fd76 	bl	80024c4 <pb_read>
 80039d8:	4603      	mov	r3, r0
 80039da:	f083 0301 	eor.w	r3, r3, #1
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <pb_decode_fixed64+0x28>
        return false;
 80039e4:	2300      	movs	r3, #0
 80039e6:	e005      	b.n	80039f4 <pb_decode_fixed64+0x34>

#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* fast path - if we know that we're on little endian, assign directly */
    *(uint64_t*)dest = u.fixed64;
 80039e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039ec:	6839      	ldr	r1, [r7, #0]
 80039ee:	e9c1 2300 	strd	r2, r3, [r1]
                       ((uint64_t)u.bytes[4] << 32) |
                       ((uint64_t)u.bytes[5] << 40) |
                       ((uint64_t)u.bytes[6] << 48) |
                       ((uint64_t)u.bytes[7] << 56);
#endif
    return true;
 80039f2:	2301      	movs	r3, #1
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3710      	adds	r7, #16
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <pb_dec_bool>:
#endif

static bool checkreturn pb_dec_bool(pb_istream_t *stream, const pb_field_iter_t *field)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
    return pb_decode_bool(stream, (bool*)field->pData);
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	69db      	ldr	r3, [r3, #28]
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7ff ff58 	bl	80038c2 <pb_decode_bool>
 8003a12:	4603      	mov	r3, r0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <pb_dec_varint>:

static bool checkreturn pb_dec_varint(pb_istream_t *stream, const pb_field_iter_t *field)
{
 8003a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a20:	b094      	sub	sp, #80	@ 0x50
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6278      	str	r0, [r7, #36]	@ 0x24
 8003a26:	6239      	str	r1, [r7, #32]
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
 8003a28:	6a3b      	ldr	r3, [r7, #32]
 8003a2a:	7d9b      	ldrb	r3, [r3, #22]
 8003a2c:	f003 030f 	and.w	r3, r3, #15
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d179      	bne.n	8003b28 <pb_dec_varint+0x10c>
    {
        pb_uint64_t value, clamped;
        if (!pb_decode_varint(stream, &value))
 8003a34:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003a38:	4619      	mov	r1, r3
 8003a3a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003a3c:	f7fe fecc 	bl	80027d8 <pb_decode_varint>
 8003a40:	4603      	mov	r3, r0
 8003a42:	f083 0301 	eor.w	r3, r3, #1
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d001      	beq.n	8003a50 <pb_dec_varint+0x34>
            return false;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	e107      	b.n	8003c60 <pb_dec_varint+0x244>

        /* Cast to the proper field size, while checking for overflows */
        if (field->data_size == sizeof(pb_uint64_t))
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	8a5b      	ldrh	r3, [r3, #18]
 8003a54:	2b08      	cmp	r3, #8
 8003a56:	d10a      	bne.n	8003a6e <pb_dec_varint+0x52>
            clamped = *(pb_uint64_t*)field->pData = value;
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	69d9      	ldr	r1, [r3, #28]
 8003a5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003a60:	e9c1 2300 	strd	r2, r3, [r1]
 8003a64:	e9d1 2300 	ldrd	r2, r3, [r1]
 8003a68:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8003a6c:	e046      	b.n	8003afc <pb_dec_varint+0xe0>
        else if (field->data_size == sizeof(uint32_t))
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	8a5b      	ldrh	r3, [r3, #18]
 8003a72:	2b04      	cmp	r3, #4
 8003a74:	d10e      	bne.n	8003a94 <pb_dec_varint+0x78>
            clamped = *(uint32_t*)field->pData = (uint32_t)value;
 8003a76:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003a7a:	6a3b      	ldr	r3, [r7, #32]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	4602      	mov	r2, r0
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2200      	movs	r2, #0
 8003a86:	613b      	str	r3, [r7, #16]
 8003a88:	617a      	str	r2, [r7, #20]
 8003a8a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003a8e:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
 8003a92:	e033      	b.n	8003afc <pb_dec_varint+0xe0>
        else if (field->data_size == sizeof(uint_least16_t))
 8003a94:	6a3b      	ldr	r3, [r7, #32]
 8003a96:	8a5b      	ldrh	r3, [r3, #18]
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d10f      	bne.n	8003abc <pb_dec_varint+0xa0>
            clamped = *(uint_least16_t*)field->pData = (uint_least16_t)value;
 8003a9c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003aa0:	6a3b      	ldr	r3, [r7, #32]
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	b282      	uxth	r2, r0
 8003aa6:	801a      	strh	r2, [r3, #0]
 8003aa8:	881b      	ldrh	r3, [r3, #0]
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2200      	movs	r2, #0
 8003aae:	60bb      	str	r3, [r7, #8]
 8003ab0:	60fa      	str	r2, [r7, #12]
 8003ab2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003ab6:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
 8003aba:	e01f      	b.n	8003afc <pb_dec_varint+0xe0>
        else if (field->data_size == sizeof(uint_least8_t))
 8003abc:	6a3b      	ldr	r3, [r7, #32]
 8003abe:	8a5b      	ldrh	r3, [r3, #18]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d10f      	bne.n	8003ae4 <pb_dec_varint+0xc8>
            clamped = *(uint_least8_t*)field->pData = (uint_least8_t)value;
 8003ac4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	b2c2      	uxtb	r2, r0
 8003ace:	701a      	strb	r2, [r3, #0]
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	603b      	str	r3, [r7, #0]
 8003ad8:	607a      	str	r2, [r7, #4]
 8003ada:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003ade:	e9c7 3412 	strd	r3, r4, [r7, #72]	@ 0x48
 8003ae2:	e00b      	b.n	8003afc <pb_dec_varint+0xe0>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d002      	beq.n	8003af2 <pb_dec_varint+0xd6>
 8003aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	e000      	b.n	8003af4 <pb_dec_varint+0xd8>
 8003af2:	4b5e      	ldr	r3, [pc, #376]	@ (8003c6c <pb_dec_varint+0x250>)
 8003af4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003af6:	60d3      	str	r3, [r2, #12]
 8003af8:	2300      	movs	r3, #0
 8003afa:	e0b1      	b.n	8003c60 <pb_dec_varint+0x244>

        if (clamped != value)
 8003afc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003b00:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8003b04:	4299      	cmp	r1, r3
 8003b06:	bf08      	it	eq
 8003b08:	4290      	cmpeq	r0, r2
 8003b0a:	d00b      	beq.n	8003b24 <pb_dec_varint+0x108>
            PB_RETURN_ERROR(stream, "integer too large");
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d002      	beq.n	8003b1a <pb_dec_varint+0xfe>
 8003b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	e000      	b.n	8003b1c <pb_dec_varint+0x100>
 8003b1a:	4b55      	ldr	r3, [pc, #340]	@ (8003c70 <pb_dec_varint+0x254>)
 8003b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b1e:	60d3      	str	r3, [r2, #12]
 8003b20:	2300      	movs	r3, #0
 8003b22:	e09d      	b.n	8003c60 <pb_dec_varint+0x244>

        return true;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e09b      	b.n	8003c60 <pb_dec_varint+0x244>
    {
        pb_uint64_t value;
        pb_int64_t svalue;
        pb_int64_t clamped;

        if (PB_LTYPE(field->type) == PB_LTYPE_SVARINT)
 8003b28:	6a3b      	ldr	r3, [r7, #32]
 8003b2a:	7d9b      	ldrb	r3, [r3, #22]
 8003b2c:	f003 030f 	and.w	r3, r3, #15
 8003b30:	2b03      	cmp	r3, #3
 8003b32:	d10d      	bne.n	8003b50 <pb_dec_varint+0x134>
        {
            if (!pb_decode_svarint(stream, &svalue))
 8003b34:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b38:	4619      	mov	r1, r3
 8003b3a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003b3c:	f7ff fee1 	bl	8003902 <pb_decode_svarint>
 8003b40:	4603      	mov	r3, r0
 8003b42:	f083 0301 	eor.w	r3, r3, #1
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d022      	beq.n	8003b92 <pb_dec_varint+0x176>
                return false;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	e087      	b.n	8003c60 <pb_dec_varint+0x244>
        }
        else
        {
            if (!pb_decode_varint(stream, &value))
 8003b50:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003b54:	4619      	mov	r1, r3
 8003b56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003b58:	f7fe fe3e 	bl	80027d8 <pb_decode_varint>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	f083 0301 	eor.w	r3, r3, #1
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <pb_dec_varint+0x150>
                return false;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	e079      	b.n	8003c60 <pb_dec_varint+0x244>
            * be cast as int32_t, instead of the int64_t that should be used when
            * encoding. Nanopb versions before 0.2.5 had a bug in encoding. In order to
            * not break decoding of such messages, we cast <=32 bit fields to
            * int32_t first to get the sign correct.
            */
            if (field->data_size == sizeof(pb_int64_t))
 8003b6c:	6a3b      	ldr	r3, [r7, #32]
 8003b6e:	8a5b      	ldrh	r3, [r3, #18]
 8003b70:	2b08      	cmp	r3, #8
 8003b72:	d104      	bne.n	8003b7e <pb_dec_varint+0x162>
                svalue = (pb_int64_t)value;
 8003b74:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003b78:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8003b7c:	e009      	b.n	8003b92 <pb_dec_varint+0x176>
            else
                svalue = (int32_t)value;
 8003b7e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003b82:	4613      	mov	r3, r2
 8003b84:	17da      	asrs	r2, r3, #31
 8003b86:	61bb      	str	r3, [r7, #24]
 8003b88:	61fa      	str	r2, [r7, #28]
 8003b8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b8e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        }

        /* Cast to the proper field size, while checking for overflows */
        if (field->data_size == sizeof(pb_int64_t))
 8003b92:	6a3b      	ldr	r3, [r7, #32]
 8003b94:	8a5b      	ldrh	r3, [r3, #18]
 8003b96:	2b08      	cmp	r3, #8
 8003b98:	d10a      	bne.n	8003bb0 <pb_dec_varint+0x194>
            clamped = *(pb_int64_t*)field->pData = svalue;
 8003b9a:	6a3b      	ldr	r3, [r7, #32]
 8003b9c:	69d9      	ldr	r1, [r3, #28]
 8003b9e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ba2:	e9c1 2300 	strd	r2, r3, [r1]
 8003ba6:	e9d1 2300 	ldrd	r2, r3, [r1]
 8003baa:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8003bae:	e042      	b.n	8003c36 <pb_dec_varint+0x21a>
        else if (field->data_size == sizeof(int32_t))
 8003bb0:	6a3b      	ldr	r3, [r7, #32]
 8003bb2:	8a5b      	ldrh	r3, [r3, #18]
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d10c      	bne.n	8003bd2 <pb_dec_varint+0x1b6>
            clamped = *(int32_t*)field->pData = (int32_t)svalue;
 8003bb8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	601a      	str	r2, [r3, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	17da      	asrs	r2, r3, #31
 8003bc8:	469a      	mov	sl, r3
 8003bca:	4693      	mov	fp, r2
 8003bcc:	e9c7 ab10 	strd	sl, fp, [r7, #64]	@ 0x40
 8003bd0:	e031      	b.n	8003c36 <pb_dec_varint+0x21a>
        else if (field->data_size == sizeof(int_least16_t))
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	8a5b      	ldrh	r3, [r3, #18]
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d10e      	bne.n	8003bf8 <pb_dec_varint+0x1dc>
            clamped = *(int_least16_t*)field->pData = (int_least16_t)svalue;
 8003bda:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	b202      	sxth	r2, r0
 8003be4:	801a      	strh	r2, [r3, #0]
 8003be6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bea:	b21b      	sxth	r3, r3
 8003bec:	17da      	asrs	r2, r3, #31
 8003bee:	4698      	mov	r8, r3
 8003bf0:	4691      	mov	r9, r2
 8003bf2:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40
 8003bf6:	e01e      	b.n	8003c36 <pb_dec_varint+0x21a>
        else if (field->data_size == sizeof(int_least8_t))
 8003bf8:	6a3b      	ldr	r3, [r7, #32]
 8003bfa:	8a5b      	ldrh	r3, [r3, #18]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d10e      	bne.n	8003c1e <pb_dec_varint+0x202>
            clamped = *(int_least8_t*)field->pData = (int_least8_t)svalue;
 8003c00:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	b242      	sxtb	r2, r0
 8003c0a:	701a      	strb	r2, [r3, #0]
 8003c0c:	f993 3000 	ldrsb.w	r3, [r3]
 8003c10:	b25b      	sxtb	r3, r3
 8003c12:	17da      	asrs	r2, r3, #31
 8003c14:	461c      	mov	r4, r3
 8003c16:	4615      	mov	r5, r2
 8003c18:	e9c7 4510 	strd	r4, r5, [r7, #64]	@ 0x40
 8003c1c:	e00b      	b.n	8003c36 <pb_dec_varint+0x21a>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d002      	beq.n	8003c2c <pb_dec_varint+0x210>
 8003c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	e000      	b.n	8003c2e <pb_dec_varint+0x212>
 8003c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003c6c <pb_dec_varint+0x250>)
 8003c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c30:	60d3      	str	r3, [r2, #12]
 8003c32:	2300      	movs	r3, #0
 8003c34:	e014      	b.n	8003c60 <pb_dec_varint+0x244>

        if (clamped != svalue)
 8003c36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c3a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8003c3e:	4299      	cmp	r1, r3
 8003c40:	bf08      	it	eq
 8003c42:	4290      	cmpeq	r0, r2
 8003c44:	d00b      	beq.n	8003c5e <pb_dec_varint+0x242>
            PB_RETURN_ERROR(stream, "integer too large");
 8003c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d002      	beq.n	8003c54 <pb_dec_varint+0x238>
 8003c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	e000      	b.n	8003c56 <pb_dec_varint+0x23a>
 8003c54:	4b06      	ldr	r3, [pc, #24]	@ (8003c70 <pb_dec_varint+0x254>)
 8003c56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c58:	60d3      	str	r3, [r2, #12]
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	e000      	b.n	8003c60 <pb_dec_varint+0x244>

        return true;
 8003c5e:	2301      	movs	r3, #1
    }
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3750      	adds	r7, #80	@ 0x50
 8003c64:	46bd      	mov	sp, r7
 8003c66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c6a:	bf00      	nop
 8003c6c:	08009d30 	.word	0x08009d30
 8003c70:	08009d44 	.word	0x08009d44

08003c74 <pb_dec_bytes>:

static bool checkreturn pb_dec_bytes(pb_istream_t *stream, const pb_field_iter_t *field)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
    uint32_t size;
    size_t alloc_size;
    pb_bytes_array_t *dest;
    
    if (!pb_decode_varint32(stream, &size))
 8003c7e:	f107 030c 	add.w	r3, r7, #12
 8003c82:	4619      	mov	r1, r3
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f7fe fd97 	bl	80027b8 <pb_decode_varint32>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	f083 0301 	eor.w	r3, r3, #1
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <pb_dec_bytes+0x26>
        return false;
 8003c96:	2300      	movs	r3, #0
 8003c98:	e055      	b.n	8003d46 <pb_dec_bytes+0xd2>
    
    if (size > PB_SIZE_MAX)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ca0:	d30b      	bcc.n	8003cba <pb_dec_bytes+0x46>
        PB_RETURN_ERROR(stream, "bytes overflow");
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d002      	beq.n	8003cb0 <pb_dec_bytes+0x3c>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	e000      	b.n	8003cb2 <pb_dec_bytes+0x3e>
 8003cb0:	4b27      	ldr	r3, [pc, #156]	@ (8003d50 <pb_dec_bytes+0xdc>)
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	60d3      	str	r3, [r2, #12]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	e045      	b.n	8003d46 <pb_dec_bytes+0xd2>
    
    alloc_size = PB_BYTES_ARRAY_T_ALLOCSIZE(size);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	3302      	adds	r3, #2
 8003cbe:	617b      	str	r3, [r7, #20]
    if (size > alloc_size)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d20b      	bcs.n	8003ce0 <pb_dec_bytes+0x6c>
        PB_RETURN_ERROR(stream, "size too large");
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <pb_dec_bytes+0x62>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	e000      	b.n	8003cd8 <pb_dec_bytes+0x64>
 8003cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8003d54 <pb_dec_bytes+0xe0>)
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	60d3      	str	r3, [r2, #12]
 8003cdc:	2300      	movs	r3, #0
 8003cde:	e032      	b.n	8003d46 <pb_dec_bytes+0xd2>
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	7d9b      	ldrb	r3, [r3, #22]
 8003ce4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003ce8:	2b80      	cmp	r3, #128	@ 0x80
 8003cea:	d10b      	bne.n	8003d04 <pb_dec_bytes+0x90>
    {
#ifndef PB_ENABLE_MALLOC
        PB_RETURN_ERROR(stream, "no malloc support");
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <pb_dec_bytes+0x86>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	e000      	b.n	8003cfc <pb_dec_bytes+0x88>
 8003cfa:	4b17      	ldr	r3, [pc, #92]	@ (8003d58 <pb_dec_bytes+0xe4>)
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	60d3      	str	r3, [r2, #12]
 8003d00:	2300      	movs	r3, #0
 8003d02:	e020      	b.n	8003d46 <pb_dec_bytes+0xd2>
        dest = *(pb_bytes_array_t**)field->pData;
#endif
    }
    else
    {
        if (alloc_size > field->data_size)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	8a5b      	ldrh	r3, [r3, #18]
 8003d08:	461a      	mov	r2, r3
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d90b      	bls.n	8003d28 <pb_dec_bytes+0xb4>
            PB_RETURN_ERROR(stream, "bytes overflow");
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d002      	beq.n	8003d1e <pb_dec_bytes+0xaa>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	e000      	b.n	8003d20 <pb_dec_bytes+0xac>
 8003d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003d50 <pb_dec_bytes+0xdc>)
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	60d3      	str	r3, [r2, #12]
 8003d24:	2300      	movs	r3, #0
 8003d26:	e00e      	b.n	8003d46 <pb_dec_bytes+0xd2>
        dest = (pb_bytes_array_t*)field->pData;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	69db      	ldr	r3, [r3, #28]
 8003d2c:	613b      	str	r3, [r7, #16]
    }

    dest->size = (pb_size_t)size;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	801a      	strh	r2, [r3, #0]
    return pb_read(stream, dest->bytes, (size_t)size);
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	3302      	adds	r3, #2
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7fe fbc0 	bl	80024c4 <pb_read>
 8003d44:	4603      	mov	r3, r0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3718      	adds	r7, #24
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	08009d58 	.word	0x08009d58
 8003d54:	08009d68 	.word	0x08009d68
 8003d58:	08009cb0 	.word	0x08009cb0

08003d5c <pb_dec_string>:

static bool checkreturn pb_dec_string(pb_istream_t *stream, const pb_field_iter_t *field)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
    uint32_t size;
    size_t alloc_size;
    pb_byte_t *dest = (pb_byte_t*)field->pData;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	69db      	ldr	r3, [r3, #28]
 8003d6a:	617b      	str	r3, [r7, #20]

    if (!pb_decode_varint32(stream, &size))
 8003d6c:	f107 030c 	add.w	r3, r7, #12
 8003d70:	4619      	mov	r1, r3
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f7fe fd20 	bl	80027b8 <pb_decode_varint32>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	f083 0301 	eor.w	r3, r3, #1
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <pb_dec_string+0x2c>
        return false;
 8003d84:	2300      	movs	r3, #0
 8003d86:	e05a      	b.n	8003e3e <pb_dec_string+0xe2>

    if (size == (uint32_t)-1)
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d8e:	d10b      	bne.n	8003da8 <pb_dec_string+0x4c>
        PB_RETURN_ERROR(stream, "size too large");
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d002      	beq.n	8003d9e <pb_dec_string+0x42>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	e000      	b.n	8003da0 <pb_dec_string+0x44>
 8003d9e:	4b2a      	ldr	r3, [pc, #168]	@ (8003e48 <pb_dec_string+0xec>)
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	60d3      	str	r3, [r2, #12]
 8003da4:	2300      	movs	r3, #0
 8003da6:	e04a      	b.n	8003e3e <pb_dec_string+0xe2>

    /* Space for null terminator */
    alloc_size = (size_t)(size + 1);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	3301      	adds	r3, #1
 8003dac:	613b      	str	r3, [r7, #16]

    if (alloc_size < size)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d20b      	bcs.n	8003dce <pb_dec_string+0x72>
        PB_RETURN_ERROR(stream, "size too large");
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <pb_dec_string+0x68>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	e000      	b.n	8003dc6 <pb_dec_string+0x6a>
 8003dc4:	4b20      	ldr	r3, [pc, #128]	@ (8003e48 <pb_dec_string+0xec>)
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	60d3      	str	r3, [r2, #12]
 8003dca:	2300      	movs	r3, #0
 8003dcc:	e037      	b.n	8003e3e <pb_dec_string+0xe2>

    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	7d9b      	ldrb	r3, [r3, #22]
 8003dd2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003dd6:	2b80      	cmp	r3, #128	@ 0x80
 8003dd8:	d10b      	bne.n	8003df2 <pb_dec_string+0x96>
    {
#ifndef PB_ENABLE_MALLOC
        PB_RETURN_ERROR(stream, "no malloc support");
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d002      	beq.n	8003de8 <pb_dec_string+0x8c>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	e000      	b.n	8003dea <pb_dec_string+0x8e>
 8003de8:	4b18      	ldr	r3, [pc, #96]	@ (8003e4c <pb_dec_string+0xf0>)
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	60d3      	str	r3, [r2, #12]
 8003dee:	2300      	movs	r3, #0
 8003df0:	e025      	b.n	8003e3e <pb_dec_string+0xe2>
        dest = *(pb_byte_t**)field->pData;
#endif
    }
    else
    {
        if (alloc_size > field->data_size)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	8a5b      	ldrh	r3, [r3, #18]
 8003df6:	461a      	mov	r2, r3
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d90b      	bls.n	8003e16 <pb_dec_string+0xba>
            PB_RETURN_ERROR(stream, "string overflow");
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d002      	beq.n	8003e0c <pb_dec_string+0xb0>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	e000      	b.n	8003e0e <pb_dec_string+0xb2>
 8003e0c:	4b10      	ldr	r3, [pc, #64]	@ (8003e50 <pb_dec_string+0xf4>)
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	60d3      	str	r3, [r2, #12]
 8003e12:	2300      	movs	r3, #0
 8003e14:	e013      	b.n	8003e3e <pb_dec_string+0xe2>
    }
    
    dest[size] = 0;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	701a      	strb	r2, [r3, #0]

    if (!pb_read(stream, dest, (size_t)size))
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	461a      	mov	r2, r3
 8003e24:	6979      	ldr	r1, [r7, #20]
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7fe fb4c 	bl	80024c4 <pb_read>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	f083 0301 	eor.w	r3, r3, #1
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d001      	beq.n	8003e3c <pb_dec_string+0xe0>
        return false;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	e000      	b.n	8003e3e <pb_dec_string+0xe2>
#ifdef PB_VALIDATE_UTF8
    if (!pb_validate_utf8((const char*)dest))
        PB_RETURN_ERROR(stream, "invalid utf8");
#endif

    return true;
 8003e3c:	2301      	movs	r3, #1
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	08009d68 	.word	0x08009d68
 8003e4c:	08009cb0 	.word	0x08009cb0
 8003e50:	08009d78 	.word	0x08009d78

08003e54 <pb_dec_submessage>:

static bool checkreturn pb_dec_submessage(pb_istream_t *stream, const pb_field_iter_t *field)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b08a      	sub	sp, #40	@ 0x28
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
    bool status = true;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    bool submsg_consumed = false;
 8003e64:	2300      	movs	r3, #0
 8003e66:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    pb_istream_t substream;

    if (!pb_make_string_substream(stream, &substream))
 8003e6a:	f107 030c 	add.w	r3, r7, #12
 8003e6e:	4619      	mov	r1, r3
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f7fe fe2d 	bl	8002ad0 <pb_make_string_substream>
 8003e76:	4603      	mov	r3, r0
 8003e78:	f083 0301 	eor.w	r3, r3, #1
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <pb_dec_submessage+0x32>
        return false;
 8003e82:	2300      	movs	r3, #0
 8003e84:	e069      	b.n	8003f5a <pb_dec_submessage+0x106>
    
    if (field->submsg_desc == NULL)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10b      	bne.n	8003ea6 <pb_dec_submessage+0x52>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d002      	beq.n	8003e9c <pb_dec_submessage+0x48>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	e000      	b.n	8003e9e <pb_dec_submessage+0x4a>
 8003e9c:	4b31      	ldr	r3, [pc, #196]	@ (8003f64 <pb_dec_submessage+0x110>)
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	60d3      	str	r3, [r2, #12]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	e059      	b.n	8003f5a <pb_dec_submessage+0x106>
    
    /* Submessages can have a separate message-level callback that is called
     * before decoding the message. Typically it is used to set callback fields
     * inside oneofs. */
    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	7d9b      	ldrb	r3, [r3, #22]
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	2b09      	cmp	r3, #9
 8003eb0:	d11c      	bne.n	8003eec <pb_dec_submessage+0x98>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d018      	beq.n	8003eec <pb_dec_submessage+0x98>
    {
        /* Message callback is stored right before pSize. */
        pb_callback_t *callback = (pb_callback_t*)field->pSize - 1;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	3b08      	subs	r3, #8
 8003ec0:	61fb      	str	r3, [r7, #28]
        if (callback->funcs.decode)
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d010      	beq.n	8003eec <pb_dec_submessage+0x98>
        {
            status = callback->funcs.decode(&substream, field, &callback->arg);
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69fa      	ldr	r2, [r7, #28]
 8003ed0:	3204      	adds	r2, #4
 8003ed2:	f107 000c 	add.w	r0, r7, #12
 8003ed6:	6839      	ldr	r1, [r7, #0]
 8003ed8:	4798      	blx	r3
 8003eda:	4603      	mov	r3, r0
 8003edc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (substream.bytes_left == 0)
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d102      	bne.n	8003eec <pb_dec_submessage+0x98>
            {
                submsg_consumed = true;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            }
        }
    }

    /* Now decode the submessage contents */
    if (status && !submsg_consumed)
 8003eec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d022      	beq.n	8003f3a <pb_dec_submessage+0xe6>
 8003ef4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003ef8:	f083 0301 	eor.w	r3, r3, #1
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d01b      	beq.n	8003f3a <pb_dec_submessage+0xe6>
    {
        unsigned int flags = 0;
 8003f02:	2300      	movs	r3, #0
 8003f04:	623b      	str	r3, [r7, #32]

        /* Static required/optional fields are already initialized by top-level
         * pb_decode(), no need to initialize them again. */
        if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	7d9b      	ldrb	r3, [r3, #22]
 8003f0a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d107      	bne.n	8003f22 <pb_dec_submessage+0xce>
            PB_HTYPE(field->type) != PB_HTYPE_REPEATED)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	7d9b      	ldrb	r3, [r3, #22]
 8003f16:	f003 0330 	and.w	r3, r3, #48	@ 0x30
        if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 8003f1a:	2b20      	cmp	r3, #32
 8003f1c:	d001      	beq.n	8003f22 <pb_dec_submessage+0xce>
        {
            flags = PB_DECODE_NOINIT;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	623b      	str	r3, [r7, #32]
        }

        status = pb_decode_inner(&substream, field->submsg_desc, field->pData, flags);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	69da      	ldr	r2, [r3, #28]
 8003f2a:	f107 000c 	add.w	r0, r7, #12
 8003f2e:	6a3b      	ldr	r3, [r7, #32]
 8003f30:	f7ff fafa 	bl	8003528 <pb_decode_inner>
 8003f34:	4603      	mov	r3, r0
 8003f36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
    
    if (!pb_close_string_substream(stream, &substream))
 8003f3a:	f107 030c 	add.w	r3, r7, #12
 8003f3e:	4619      	mov	r1, r3
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f7fe fdff 	bl	8002b44 <pb_close_string_substream>
 8003f46:	4603      	mov	r3, r0
 8003f48:	f083 0301 	eor.w	r3, r3, #1
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <pb_dec_submessage+0x102>
        return false;
 8003f52:	2300      	movs	r3, #0
 8003f54:	e001      	b.n	8003f5a <pb_dec_submessage+0x106>

    return status;
 8003f56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3728      	adds	r7, #40	@ 0x28
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	08009d88 	.word	0x08009d88

08003f68 <pb_dec_fixed_length_bytes>:

static bool checkreturn pb_dec_fixed_length_bytes(pb_istream_t *stream, const pb_field_iter_t *field)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
    uint32_t size;

    if (!pb_decode_varint32(stream, &size))
 8003f72:	f107 030c 	add.w	r3, r7, #12
 8003f76:	4619      	mov	r1, r3
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f7fe fc1d 	bl	80027b8 <pb_decode_varint32>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	f083 0301 	eor.w	r3, r3, #1
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d001      	beq.n	8003f8e <pb_dec_fixed_length_bytes+0x26>
        return false;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	e037      	b.n	8003ffe <pb_dec_fixed_length_bytes+0x96>

    if (size > PB_SIZE_MAX)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f94:	d30b      	bcc.n	8003fae <pb_dec_fixed_length_bytes+0x46>
        PB_RETURN_ERROR(stream, "bytes overflow");
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d002      	beq.n	8003fa4 <pb_dec_fixed_length_bytes+0x3c>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	e000      	b.n	8003fa6 <pb_dec_fixed_length_bytes+0x3e>
 8003fa4:	4b18      	ldr	r3, [pc, #96]	@ (8004008 <pb_dec_fixed_length_bytes+0xa0>)
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	60d3      	str	r3, [r2, #12]
 8003faa:	2300      	movs	r3, #0
 8003fac:	e027      	b.n	8003ffe <pb_dec_fixed_length_bytes+0x96>

    if (size == 0)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d109      	bne.n	8003fc8 <pb_dec_fixed_length_bytes+0x60>
    {
        /* As a special case, treat empty bytes string as all zeros for fixed_length_bytes. */
        memset(field->pData, 0, (size_t)field->data_size);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	69d8      	ldr	r0, [r3, #28]
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	8a5b      	ldrh	r3, [r3, #18]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	2100      	movs	r1, #0
 8003fc0:	f005 fda8 	bl	8009b14 <memset>
        return true;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e01a      	b.n	8003ffe <pb_dec_fixed_length_bytes+0x96>
    }

    if (size != field->data_size)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	8a5b      	ldrh	r3, [r3, #18]
 8003fcc:	461a      	mov	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d00b      	beq.n	8003fec <pb_dec_fixed_length_bytes+0x84>
        PB_RETURN_ERROR(stream, "incorrect fixed length bytes size");
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <pb_dec_fixed_length_bytes+0x7a>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	e000      	b.n	8003fe4 <pb_dec_fixed_length_bytes+0x7c>
 8003fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800400c <pb_dec_fixed_length_bytes+0xa4>)
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	60d3      	str	r3, [r2, #12]
 8003fe8:	2300      	movs	r3, #0
 8003fea:	e008      	b.n	8003ffe <pb_dec_fixed_length_bytes+0x96>

    return pb_read(stream, (pb_byte_t*)field->pData, (size_t)field->data_size);
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	69d9      	ldr	r1, [r3, #28]
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	8a5b      	ldrh	r3, [r3, #18]
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7fe fa64 	bl	80024c4 <pb_read>
 8003ffc:	4603      	mov	r3, r0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	08009d58 	.word	0x08009d58
 800400c:	08009da4 	.word	0x08009da4

08004010 <buf_write>:
/*******************************
 * pb_ostream_t implementation *
 *******************************/

static bool checkreturn buf_write(pb_ostream_t *stream, const pb_byte_t *buf, size_t count)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
    pb_byte_t *dest = (pb_byte_t*)stream->state;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	617b      	str	r3, [r7, #20]
    stream->state = dest + count;
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	441a      	add	r2, r3
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	605a      	str	r2, [r3, #4]
    
    memcpy(dest, buf, count * sizeof(pb_byte_t));
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	68b9      	ldr	r1, [r7, #8]
 8004030:	6978      	ldr	r0, [r7, #20]
 8004032:	f005 fd9b 	bl	8009b6c <memcpy>
    
    return true;
 8004036:	2301      	movs	r3, #1
}
 8004038:	4618      	mov	r0, r3
 800403a:	3718      	adds	r7, #24
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <pb_ostream_from_buffer>:

pb_ostream_t pb_ostream_from_buffer(pb_byte_t *buf, size_t bufsize)
{
 8004040:	b4b0      	push	{r4, r5, r7}
 8004042:	b08b      	sub	sp, #44	@ 0x2c
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	607a      	str	r2, [r7, #4]
     * NULL pointer marks a sizing field, so put a non-NULL value to mark a buffer stream.
     */
    static const int marker = 0;
    stream.callback = &marker;
#else
    stream.callback = &buf_write;
 800404c:	4b0b      	ldr	r3, [pc, #44]	@ (800407c <pb_ostream_from_buffer+0x3c>)
 800404e:	617b      	str	r3, [r7, #20]
#endif
    stream.state = buf;
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	61bb      	str	r3, [r7, #24]
    stream.max_size = bufsize;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	61fb      	str	r3, [r7, #28]
    stream.bytes_written = 0;
 8004058:	2300      	movs	r3, #0
 800405a:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    stream.errmsg = NULL;
 800405c:	2300      	movs	r3, #0
 800405e:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
    return stream;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	461d      	mov	r5, r3
 8004064:	f107 0414 	add.w	r4, r7, #20
 8004068:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800406a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800406c:	6823      	ldr	r3, [r4, #0]
 800406e:	602b      	str	r3, [r5, #0]
}
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	372c      	adds	r7, #44	@ 0x2c
 8004074:	46bd      	mov	sp, r7
 8004076:	bcb0      	pop	{r4, r5, r7}
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	08004011 	.word	0x08004011

08004080 <pb_write>:

bool checkreturn pb_write(pb_ostream_t *stream, const pb_byte_t *buf, size_t count)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
    if (count > 0 && stream->callback != NULL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d037      	beq.n	8004102 <pb_write+0x82>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d033      	beq.n	8004102 <pb_write+0x82>
    {
        if (stream->bytes_written + count < stream->bytes_written ||
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	68da      	ldr	r2, [r3, #12]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	441a      	add	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d307      	bcc.n	80040ba <pb_write+0x3a>
            stream->bytes_written + count > stream->max_size)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	68da      	ldr	r2, [r3, #12]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	441a      	add	r2, r3
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	689b      	ldr	r3, [r3, #8]
        if (stream->bytes_written + count < stream->bytes_written ||
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d90b      	bls.n	80040d2 <pb_write+0x52>
        {
            PB_RETURN_ERROR(stream, "stream full");
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d002      	beq.n	80040c8 <pb_write+0x48>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	e000      	b.n	80040ca <pb_write+0x4a>
 80040c8:	4b13      	ldr	r3, [pc, #76]	@ (8004118 <pb_write+0x98>)
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	6113      	str	r3, [r2, #16]
 80040ce:	2300      	movs	r3, #0
 80040d0:	e01e      	b.n	8004110 <pb_write+0x90>

#ifdef PB_BUFFER_ONLY
        if (!buf_write(stream, buf, count))
            PB_RETURN_ERROR(stream, "io error");
#else        
        if (!stream->callback(stream, buf, count))
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	68b9      	ldr	r1, [r7, #8]
 80040da:	68f8      	ldr	r0, [r7, #12]
 80040dc:	4798      	blx	r3
 80040de:	4603      	mov	r3, r0
 80040e0:	f083 0301 	eor.w	r3, r3, #1
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00b      	beq.n	8004102 <pb_write+0x82>
            PB_RETURN_ERROR(stream, "io error");
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d002      	beq.n	80040f8 <pb_write+0x78>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	e000      	b.n	80040fa <pb_write+0x7a>
 80040f8:	4b08      	ldr	r3, [pc, #32]	@ (800411c <pb_write+0x9c>)
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	6113      	str	r3, [r2, #16]
 80040fe:	2300      	movs	r3, #0
 8004100:	e006      	b.n	8004110 <pb_write+0x90>
#endif
    }
    
    stream->bytes_written += count;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	68da      	ldr	r2, [r3, #12]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	441a      	add	r2, r3
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	60da      	str	r2, [r3, #12]
    return true;
 800410e:	2301      	movs	r3, #1
}
 8004110:	4618      	mov	r0, r3
 8004112:	3710      	adds	r7, #16
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	08009dc8 	.word	0x08009dc8
 800411c:	08009dd4 	.word	0x08009dd4

08004120 <safe_read_bool>:
/* Read a bool value without causing undefined behavior even if the value
 * is invalid. See issue #434 and
 * https://stackoverflow.com/questions/27661768/weird-results-for-conditional
 */
static bool safe_read_bool(const void *pSize)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
    const char *p = (const char *)pSize;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	60bb      	str	r3, [r7, #8]
    size_t i;
    for (i = 0; i < sizeof(bool); i++)
 800412c:	2300      	movs	r3, #0
 800412e:	60fb      	str	r3, [r7, #12]
 8004130:	e00a      	b.n	8004148 <safe_read_bool+0x28>
    {
        if (p[i] != 0)
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	4413      	add	r3, r2
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d001      	beq.n	8004142 <safe_read_bool+0x22>
            return true;
 800413e:	2301      	movs	r3, #1
 8004140:	e006      	b.n	8004150 <safe_read_bool+0x30>
    for (i = 0; i < sizeof(bool); i++)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	3301      	adds	r3, #1
 8004146:	60fb      	str	r3, [r7, #12]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d0f1      	beq.n	8004132 <safe_read_bool+0x12>
    }
    return false;
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	3714      	adds	r7, #20
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <encode_array>:

/* Encode a static array. Handles the size calculations and possible packing. */
static bool checkreturn encode_array(pb_ostream_t *stream, pb_field_iter_t *field)
{
 800415c:	b5b0      	push	{r4, r5, r7, lr}
 800415e:	b08c      	sub	sp, #48	@ 0x30
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
    pb_size_t count;
#ifndef PB_ENCODE_ARRAYS_UNPACKED
    size_t size;
#endif

    count = *(pb_size_t*)field->pSize;
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	6a1b      	ldr	r3, [r3, #32]
 800416a:	881b      	ldrh	r3, [r3, #0]
 800416c:	84bb      	strh	r3, [r7, #36]	@ 0x24

    if (count == 0)
 800416e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <encode_array+0x1c>
        return true;
 8004174:	2301      	movs	r3, #1
 8004176:	e13d      	b.n	80043f4 <encode_array+0x298>

    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	7d9b      	ldrb	r3, [r3, #22]
 800417c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004180:	2b80      	cmp	r3, #128	@ 0x80
 8004182:	d010      	beq.n	80041a6 <encode_array+0x4a>
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	8a9b      	ldrh	r3, [r3, #20]
 8004188:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800418a:	429a      	cmp	r2, r3
 800418c:	d90b      	bls.n	80041a6 <encode_array+0x4a>
        PB_RETURN_ERROR(stream, "array max size exceeded");
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d002      	beq.n	800419c <encode_array+0x40>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	e000      	b.n	800419e <encode_array+0x42>
 800419c:	4b97      	ldr	r3, [pc, #604]	@ (80043fc <encode_array+0x2a0>)
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	6113      	str	r3, [r2, #16]
 80041a2:	2300      	movs	r3, #0
 80041a4:	e126      	b.n	80043f4 <encode_array+0x298>
    
#ifndef PB_ENCODE_ARRAYS_UNPACKED
    /* We always pack arrays if the datatype allows it. */
    if (PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	7d9b      	ldrb	r3, [r3, #22]
 80041aa:	f003 030f 	and.w	r3, r3, #15
 80041ae:	2b05      	cmp	r3, #5
 80041b0:	f200 80b3 	bhi.w	800431a <encode_array+0x1be>
    {
        if (!pb_encode_tag(stream, PB_WT_STRING, field->tag))
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	8a1b      	ldrh	r3, [r3, #16]
 80041b8:	461a      	mov	r2, r3
 80041ba:	2102      	movs	r1, #2
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 fcdd 	bl	8004b7c <pb_encode_tag>
 80041c2:	4603      	mov	r3, r0
 80041c4:	f083 0301 	eor.w	r3, r3, #1
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <encode_array+0x76>
            return false;
 80041ce:	2300      	movs	r3, #0
 80041d0:	e110      	b.n	80043f4 <encode_array+0x298>
        
        /* Determine the total size of packed array. */
        if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	7d9b      	ldrb	r3, [r3, #22]
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d103      	bne.n	80041e6 <encode_array+0x8a>
        {
            size = 4 * (size_t)count;
 80041de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041e4:	e047      	b.n	8004276 <encode_array+0x11a>
        }
        else if (PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	7d9b      	ldrb	r3, [r3, #22]
 80041ea:	f003 030f 	and.w	r3, r3, #15
 80041ee:	2b05      	cmp	r3, #5
 80041f0:	d103      	bne.n	80041fa <encode_array+0x9e>
        {
            size = 8 * (size_t)count;
 80041f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80041f4:	00db      	lsls	r3, r3, #3
 80041f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041f8:	e03d      	b.n	8004276 <encode_array+0x11a>
        }
        else
        { 
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
 80041fa:	f107 0308 	add.w	r3, r7, #8
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	605a      	str	r2, [r3, #4]
 8004204:	609a      	str	r2, [r3, #8]
 8004206:	60da      	str	r2, [r3, #12]
 8004208:	611a      	str	r2, [r3, #16]
            void *pData_orig = field->pData;
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	69db      	ldr	r3, [r3, #28]
 800420e:	61fb      	str	r3, [r7, #28]
            for (i = 0; i < count; i++)
 8004210:	2300      	movs	r3, #0
 8004212:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004214:	e026      	b.n	8004264 <encode_array+0x108>
            {
                if (!pb_enc_varint(&sizestream, field))
 8004216:	f107 0308 	add.w	r3, r7, #8
 800421a:	6839      	ldr	r1, [r7, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f000 fdef 	bl	8004e00 <pb_enc_varint>
 8004222:	4603      	mov	r3, r0
 8004224:	f083 0301 	eor.w	r3, r3, #1
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d010      	beq.n	8004250 <encode_array+0xf4>
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d002      	beq.n	800423c <encode_array+0xe0>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	e005      	b.n	8004248 <encode_array+0xec>
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <encode_array+0xea>
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	e000      	b.n	8004248 <encode_array+0xec>
 8004246:	4b6e      	ldr	r3, [pc, #440]	@ (8004400 <encode_array+0x2a4>)
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6113      	str	r3, [r2, #16]
 800424c:	2300      	movs	r3, #0
 800424e:	e0d1      	b.n	80043f4 <encode_array+0x298>
                field->pData = (char*)field->pData + field->data_size;
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	69db      	ldr	r3, [r3, #28]
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	8a52      	ldrh	r2, [r2, #18]
 8004258:	441a      	add	r2, r3
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	61da      	str	r2, [r3, #28]
            for (i = 0; i < count; i++)
 800425e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004260:	3301      	adds	r3, #1
 8004262:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004264:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8004266:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004268:	429a      	cmp	r2, r3
 800426a:	d3d4      	bcc.n	8004216 <encode_array+0xba>
            }
            field->pData = pData_orig;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	69fa      	ldr	r2, [r7, #28]
 8004270:	61da      	str	r2, [r3, #28]
            size = sizestream.bytes_written;
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
        
        if (!pb_encode_varint(stream, (pb_uint64_t)size))
 8004276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004278:	2200      	movs	r2, #0
 800427a:	461c      	mov	r4, r3
 800427c:	4615      	mov	r5, r2
 800427e:	4622      	mov	r2, r4
 8004280:	462b      	mov	r3, r5
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 fbf7 	bl	8004a76 <pb_encode_varint>
 8004288:	4603      	mov	r3, r0
 800428a:	f083 0301 	eor.w	r3, r3, #1
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b00      	cmp	r3, #0
 8004292:	d001      	beq.n	8004298 <encode_array+0x13c>
            return false;
 8004294:	2300      	movs	r3, #0
 8004296:	e0ad      	b.n	80043f4 <encode_array+0x298>
        
        if (stream->callback == NULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d106      	bne.n	80042ae <encode_array+0x152>
            return pb_write(stream, NULL, size); /* Just sizing.. */
 80042a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042a2:	2100      	movs	r1, #0
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7ff feeb 	bl	8004080 <pb_write>
 80042aa:	4603      	mov	r3, r0
 80042ac:	e0a2      	b.n	80043f4 <encode_array+0x298>
        
        /* Write the data */
        for (i = 0; i < count; i++)
 80042ae:	2300      	movs	r3, #0
 80042b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80042b2:	e02d      	b.n	8004310 <encode_array+0x1b4>
        {
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	7d9b      	ldrb	r3, [r3, #22]
 80042b8:	f003 030f 	and.w	r3, r3, #15
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d005      	beq.n	80042cc <encode_array+0x170>
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	7d9b      	ldrb	r3, [r3, #22]
 80042c4:	f003 030f 	and.w	r3, r3, #15
 80042c8:	2b05      	cmp	r3, #5
 80042ca:	d10b      	bne.n	80042e4 <encode_array+0x188>
            {
                if (!pb_enc_fixed(stream, field))
 80042cc:	6839      	ldr	r1, [r7, #0]
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 fe58 	bl	8004f84 <pb_enc_fixed>
 80042d4:	4603      	mov	r3, r0
 80042d6:	f083 0301 	eor.w	r3, r3, #1
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00d      	beq.n	80042fc <encode_array+0x1a0>
                    return false;
 80042e0:	2300      	movs	r3, #0
 80042e2:	e087      	b.n	80043f4 <encode_array+0x298>
            }
            else
            {
                if (!pb_enc_varint(stream, field))
 80042e4:	6839      	ldr	r1, [r7, #0]
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 fd8a 	bl	8004e00 <pb_enc_varint>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f083 0301 	eor.w	r3, r3, #1
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d001      	beq.n	80042fc <encode_array+0x1a0>
                    return false;
 80042f8:	2300      	movs	r3, #0
 80042fa:	e07b      	b.n	80043f4 <encode_array+0x298>
            }

            field->pData = (char*)field->pData + field->data_size;
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	8a52      	ldrh	r2, [r2, #18]
 8004304:	441a      	add	r2, r3
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	61da      	str	r2, [r3, #28]
        for (i = 0; i < count; i++)
 800430a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800430c:	3301      	adds	r3, #1
 800430e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8004310:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8004312:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004314:	429a      	cmp	r2, r3
 8004316:	d3cd      	bcc.n	80042b4 <encode_array+0x158>
 8004318:	e06b      	b.n	80043f2 <encode_array+0x296>
        }
    }
    else /* Unpacked fields */
#endif
    {
        for (i = 0; i < count; i++)
 800431a:	2300      	movs	r3, #0
 800431c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800431e:	e064      	b.n	80043ea <encode_array+0x28e>
        {
            /* Normally the data is stored directly in the array entries, but
             * for pointer-type string and bytes fields, the array entries are
             * actually pointers themselves also. So we have to dereference once
             * more to get to the actual data. */
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	7d9b      	ldrb	r3, [r3, #22]
 8004324:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004328:	2b80      	cmp	r3, #128	@ 0x80
 800432a:	d147      	bne.n	80043bc <encode_array+0x260>
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	7d9b      	ldrb	r3, [r3, #22]
 8004330:	f003 030f 	and.w	r3, r3, #15
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
 8004334:	2b07      	cmp	r3, #7
 8004336:	d005      	beq.n	8004344 <encode_array+0x1e8>
                 PB_LTYPE(field->type) == PB_LTYPE_BYTES))
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	7d9b      	ldrb	r3, [r3, #22]
 800433c:	f003 030f 	and.w	r3, r3, #15
                (PB_LTYPE(field->type) == PB_LTYPE_STRING ||
 8004340:	2b06      	cmp	r3, #6
 8004342:	d13b      	bne.n	80043bc <encode_array+0x260>
            {
                bool status;
                void *pData_orig = field->pData;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	69db      	ldr	r3, [r3, #28]
 8004348:	623b      	str	r3, [r7, #32]
                field->pData = *(void* const*)field->pData;
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	69db      	ldr	r3, [r3, #28]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	61da      	str	r2, [r3, #28]

                if (!field->pData)
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d11c      	bne.n	8004396 <encode_array+0x23a>
                {
                    /* Null pointer in array is treated as empty string / bytes */
                    status = pb_encode_tag_for_field(stream, field) &&
 800435c:	6839      	ldr	r1, [r7, #0]
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 fc36 	bl	8004bd0 <pb_encode_tag_for_field>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00b      	beq.n	8004382 <encode_array+0x226>
                             pb_encode_varint(stream, 0);
 800436a:	f04f 0200 	mov.w	r2, #0
 800436e:	f04f 0300 	mov.w	r3, #0
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 fb7f 	bl	8004a76 <pb_encode_varint>
 8004378:	4603      	mov	r3, r0
                    status = pb_encode_tag_for_field(stream, field) &&
 800437a:	2b00      	cmp	r3, #0
 800437c:	d001      	beq.n	8004382 <encode_array+0x226>
 800437e:	2301      	movs	r3, #1
 8004380:	e000      	b.n	8004384 <encode_array+0x228>
 8004382:	2300      	movs	r3, #0
 8004384:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004394:	e006      	b.n	80043a4 <encode_array+0x248>
                }
                else
                {
                    status = encode_basic_field(stream, field);
 8004396:	6839      	ldr	r1, [r7, #0]
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f951 	bl	8004640 <encode_basic_field>
 800439e:	4603      	mov	r3, r0
 80043a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }

                field->pData = pData_orig;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	6a3a      	ldr	r2, [r7, #32]
 80043a8:	61da      	str	r2, [r3, #28]

                if (!status)
 80043aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043ae:	f083 0301 	eor.w	r3, r3, #1
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00d      	beq.n	80043d4 <encode_array+0x278>
                    return false;
 80043b8:	2300      	movs	r3, #0
 80043ba:	e01b      	b.n	80043f4 <encode_array+0x298>
            }
            else
            {
                if (!encode_basic_field(stream, field))
 80043bc:	6839      	ldr	r1, [r7, #0]
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f93e 	bl	8004640 <encode_basic_field>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f083 0301 	eor.w	r3, r3, #1
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d002      	beq.n	80043d6 <encode_array+0x27a>
                    return false;
 80043d0:	2300      	movs	r3, #0
 80043d2:	e00f      	b.n	80043f4 <encode_array+0x298>
            {
 80043d4:	bf00      	nop
            }
            field->pData = (char*)field->pData + field->data_size;
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	8a52      	ldrh	r2, [r2, #18]
 80043de:	441a      	add	r2, r3
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	61da      	str	r2, [r3, #28]
        for (i = 0; i < count; i++)
 80043e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80043e6:	3301      	adds	r3, #1
 80043e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80043ea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80043ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d396      	bcc.n	8004320 <encode_array+0x1c4>
        }
    }
    
    return true;
 80043f2:	2301      	movs	r3, #1
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3730      	adds	r7, #48	@ 0x30
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bdb0      	pop	{r4, r5, r7, pc}
 80043fc:	08009de0 	.word	0x08009de0
 8004400:	08009df8 	.word	0x08009df8

08004404 <pb_check_proto3_default_value>:

/* In proto3, all fields are optional and are only encoded if their value is "non-zero".
 * This function implements the check for the zero value. */
static bool checkreturn pb_check_proto3_default_value(const pb_field_iter_t *field)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b092      	sub	sp, #72	@ 0x48
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
    pb_type_t type = field->type;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	7d9b      	ldrb	r3, [r3, #22]
 8004410:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
 8004414:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004418:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800441c:	2b00      	cmp	r3, #0
 800441e:	f040 80c9 	bne.w	80045b4 <pb_check_proto3_default_value+0x1b0>
    {
        if (PB_HTYPE(type) == PB_HTYPE_REQUIRED)
 8004422:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004426:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800442a:	2b00      	cmp	r3, #0
 800442c:	d101      	bne.n	8004432 <pb_check_proto3_default_value+0x2e>
        {
            /* Required proto2 fields inside proto3 submessage, pretty rare case */
            return false;
 800442e:	2300      	movs	r3, #0
 8004430:	e100      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED)
 8004432:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004436:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800443a:	2b20      	cmp	r3, #32
 800443c:	d108      	bne.n	8004450 <pb_check_proto3_default_value+0x4c>
        {
            /* Repeated fields inside proto3 submessage: present if count != 0 */
            return *(const pb_size_t*)field->pSize == 0;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	881b      	ldrh	r3, [r3, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	bf0c      	ite	eq
 8004448:	2301      	moveq	r3, #1
 800444a:	2300      	movne	r3, #0
 800444c:	b2db      	uxtb	r3, r3
 800444e:	e0f1      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
 8004450:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004454:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004458:	2b30      	cmp	r3, #48	@ 0x30
 800445a:	d108      	bne.n	800446e <pb_check_proto3_default_value+0x6a>
        {
            /* Oneof fields */
            return *(const pb_size_t*)field->pSize == 0;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a1b      	ldr	r3, [r3, #32]
 8004460:	881b      	ldrh	r3, [r3, #0]
 8004462:	2b00      	cmp	r3, #0
 8004464:	bf0c      	ite	eq
 8004466:	2301      	moveq	r3, #1
 8004468:	2300      	movne	r3, #0
 800446a:	b2db      	uxtb	r3, r3
 800446c:	e0e2      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->pSize != NULL)
 800446e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004472:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004476:	2b10      	cmp	r3, #16
 8004478:	d115      	bne.n	80044a6 <pb_check_proto3_default_value+0xa2>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d011      	beq.n	80044a6 <pb_check_proto3_default_value+0xa2>
        {
            /* Proto2 optional fields inside proto3 message, or proto3
             * submessage fields. */
            return safe_read_bool(field->pSize) == false;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	4618      	mov	r0, r3
 8004488:	f7ff fe4a 	bl	8004120 <safe_read_bool>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	bf14      	ite	ne
 8004492:	2301      	movne	r3, #1
 8004494:	2300      	moveq	r3, #0
 8004496:	b2db      	uxtb	r3, r3
 8004498:	f083 0301 	eor.w	r3, r3, #1
 800449c:	b2db      	uxtb	r3, r3
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	e0c6      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else if (field->descriptor->default_value)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d001      	beq.n	80044b4 <pb_check_proto3_default_value+0xb0>
            /* Proto3 messages do not have default values, but proto2 messages
             * can contain optional fields without has_fields (generator option 'proto3').
             * In this case they must always be encoded, to make sure that the
             * non-zero default value is overwritten.
             */
            return false;
 80044b0:	2300      	movs	r3, #0
 80044b2:	e0bf      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }

        /* Rest is proto3 singular fields */
        if (PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
 80044b4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80044b8:	f003 030f 	and.w	r3, r3, #15
 80044bc:	2b05      	cmp	r3, #5
 80044be:	d81c      	bhi.n	80044fa <pb_check_proto3_default_value+0xf6>
        {
            /* Simple integer / float fields */
            pb_size_t i;
            const char *p = (const char*)field->pData;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69db      	ldr	r3, [r3, #28]
 80044c4:	637b      	str	r3, [r7, #52]	@ 0x34
            for (i = 0; i < field->data_size; i++)
 80044c6:	2300      	movs	r3, #0
 80044c8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80044cc:	e00d      	b.n	80044ea <pb_check_proto3_default_value+0xe6>
            {
                if (p[i] != 0)
 80044ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80044d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80044d4:	4413      	add	r3, r2
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d001      	beq.n	80044e0 <pb_check_proto3_default_value+0xdc>
                {
                    return false;
 80044dc:	2300      	movs	r3, #0
 80044de:	e0a9      	b.n	8004634 <pb_check_proto3_default_value+0x230>
            for (i = 0; i < field->data_size; i++)
 80044e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80044e4:	3301      	adds	r3, #1
 80044e6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	8a5b      	ldrh	r3, [r3, #18]
 80044ee:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d3eb      	bcc.n	80044ce <pb_check_proto3_default_value+0xca>
                }
            }

            return true;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e09c      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
 80044fa:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80044fe:	f003 030f 	and.w	r3, r3, #15
 8004502:	2b06      	cmp	r3, #6
 8004504:	d10a      	bne.n	800451c <pb_check_proto3_default_value+0x118>
        {
            const pb_bytes_array_t *bytes = (const pb_bytes_array_t*)field->pData;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	63bb      	str	r3, [r7, #56]	@ 0x38
            return bytes->size == 0;
 800450c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800450e:	881b      	ldrh	r3, [r3, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	bf0c      	ite	eq
 8004514:	2301      	moveq	r3, #1
 8004516:	2300      	movne	r3, #0
 8004518:	b2db      	uxtb	r3, r3
 800451a:	e08b      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_STRING)
 800451c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004520:	f003 030f 	and.w	r3, r3, #15
 8004524:	2b07      	cmp	r3, #7
 8004526:	d108      	bne.n	800453a <pb_check_proto3_default_value+0x136>
        {
            return *(const char*)field->pData == '\0';
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	69db      	ldr	r3, [r3, #28]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	bf0c      	ite	eq
 8004532:	2301      	moveq	r3, #1
 8004534:	2300      	movne	r3, #0
 8004536:	b2db      	uxtb	r3, r3
 8004538:	e07c      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE(type) == PB_LTYPE_FIXED_LENGTH_BYTES)
 800453a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	2b0b      	cmp	r3, #11
 8004544:	d107      	bne.n	8004556 <pb_check_proto3_default_value+0x152>
        {
            /* Fixed length bytes is only empty if its length is fixed
             * as 0. Which would be pretty strange, but we can check
             * it anyway. */
            return field->data_size == 0;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	8a5b      	ldrh	r3, [r3, #18]
 800454a:	2b00      	cmp	r3, #0
 800454c:	bf0c      	ite	eq
 800454e:	2301      	moveq	r3, #1
 8004550:	2300      	movne	r3, #0
 8004552:	b2db      	uxtb	r3, r3
 8004554:	e06e      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else if (PB_LTYPE_IS_SUBMSG(type))
 8004556:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800455a:	f003 030f 	and.w	r3, r3, #15
 800455e:	2b08      	cmp	r3, #8
 8004560:	d005      	beq.n	800456e <pb_check_proto3_default_value+0x16a>
 8004562:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004566:	f003 030f 	and.w	r3, r3, #15
 800456a:	2b09      	cmp	r3, #9
 800456c:	d161      	bne.n	8004632 <pb_check_proto3_default_value+0x22e>
             * because the C struct may contain padding bytes that must
             * be skipped. Note that usually proto3 submessages have
             * a separate has_field that is checked earlier in this if.
             */
            pb_field_iter_t iter;
            if (pb_field_iter_begin(&iter, field->submsg_desc, field->pData))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69da      	ldr	r2, [r3, #28]
 8004576:	f107 030c 	add.w	r3, r7, #12
 800457a:	4618      	mov	r0, r3
 800457c:	f7fd fe36 	bl	80021ec <pb_field_iter_begin>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d014      	beq.n	80045b0 <pb_check_proto3_default_value+0x1ac>
            {
                do
                {
                    if (!pb_check_proto3_default_value(&iter))
 8004586:	f107 030c 	add.w	r3, r7, #12
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff ff3a 	bl	8004404 <pb_check_proto3_default_value>
 8004590:	4603      	mov	r3, r0
 8004592:	f083 0301 	eor.w	r3, r3, #1
 8004596:	b2db      	uxtb	r3, r3
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <pb_check_proto3_default_value+0x19c>
                    {
                        return false;
 800459c:	2300      	movs	r3, #0
 800459e:	e049      	b.n	8004634 <pb_check_proto3_default_value+0x230>
                    }
                } while (pb_field_iter_next(&iter));
 80045a0:	f107 030c 	add.w	r3, r7, #12
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7fd fe6a 	bl	800227e <pb_field_iter_next>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1ea      	bne.n	8004586 <pb_check_proto3_default_value+0x182>
            }
            return true;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e03f      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
    }
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
 80045b4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80045b8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80045bc:	2b80      	cmp	r3, #128	@ 0x80
 80045be:	d107      	bne.n	80045d0 <pb_check_proto3_default_value+0x1cc>
    {
        return field->pData == NULL;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	69db      	ldr	r3, [r3, #28]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	bf0c      	ite	eq
 80045c8:	2301      	moveq	r3, #1
 80045ca:	2300      	movne	r3, #0
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	e031      	b.n	8004634 <pb_check_proto3_default_value+0x230>
    }
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
 80045d0:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80045d4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80045d8:	2b40      	cmp	r3, #64	@ 0x40
 80045da:	d12a      	bne.n	8004632 <pb_check_proto3_default_value+0x22e>
    {
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
 80045dc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80045e0:	f003 030f 	and.w	r3, r3, #15
 80045e4:	2b0a      	cmp	r3, #10
 80045e6:	d10a      	bne.n	80045fe <pb_check_proto3_default_value+0x1fa>
        {
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	69db      	ldr	r3, [r3, #28]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
            return extension == NULL;
 80045f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	bf0c      	ite	eq
 80045f6:	2301      	moveq	r3, #1
 80045f8:	2300      	movne	r3, #0
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	e01a      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else if (field->descriptor->field_callback == pb_default_field_callback)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	4a0d      	ldr	r2, [pc, #52]	@ (800463c <pb_check_proto3_default_value+0x238>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d10a      	bne.n	8004620 <pb_check_proto3_default_value+0x21c>
        {
            pb_callback_t *pCallback = (pb_callback_t*)field->pData;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	69db      	ldr	r3, [r3, #28]
 800460e:	643b      	str	r3, [r7, #64]	@ 0x40
            return pCallback->funcs.encode == NULL;
 8004610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2b00      	cmp	r3, #0
 8004616:	bf0c      	ite	eq
 8004618:	2301      	moveq	r3, #1
 800461a:	2300      	movne	r3, #0
 800461c:	b2db      	uxtb	r3, r3
 800461e:	e009      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
        else
        {
            return field->descriptor->field_callback == NULL;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	2b00      	cmp	r3, #0
 8004628:	bf0c      	ite	eq
 800462a:	2301      	moveq	r3, #1
 800462c:	2300      	movne	r3, #0
 800462e:	b2db      	uxtb	r3, r3
 8004630:	e000      	b.n	8004634 <pb_check_proto3_default_value+0x230>
        }
    }

    return false; /* Not typically reached, safe default for weird special cases. */
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3748      	adds	r7, #72	@ 0x48
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	08002421 	.word	0x08002421

08004640 <encode_basic_field>:

/* Encode a field with static or pointer allocation, i.e. one whose data
 * is available to the encoder directly. */
static bool checkreturn encode_basic_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
    if (!field->pData)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <encode_basic_field+0x16>
    {
        /* Missing pointer field */
        return true;
 8004652:	2301      	movs	r3, #1
 8004654:	e061      	b.n	800471a <encode_basic_field+0xda>
    }

    if (!pb_encode_tag_for_field(stream, field))
 8004656:	6839      	ldr	r1, [r7, #0]
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 fab9 	bl	8004bd0 <pb_encode_tag_for_field>
 800465e:	4603      	mov	r3, r0
 8004660:	f083 0301 	eor.w	r3, r3, #1
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <encode_basic_field+0x2e>
        return false;
 800466a:	2300      	movs	r3, #0
 800466c:	e055      	b.n	800471a <encode_basic_field+0xda>

    switch (PB_LTYPE(field->type))
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	7d9b      	ldrb	r3, [r3, #22]
 8004672:	f003 030f 	and.w	r3, r3, #15
 8004676:	2b0b      	cmp	r3, #11
 8004678:	d844      	bhi.n	8004704 <encode_basic_field+0xc4>
 800467a:	a201      	add	r2, pc, #4	@ (adr r2, 8004680 <encode_basic_field+0x40>)
 800467c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004680:	080046b1 	.word	0x080046b1
 8004684:	080046bd 	.word	0x080046bd
 8004688:	080046bd 	.word	0x080046bd
 800468c:	080046bd 	.word	0x080046bd
 8004690:	080046c9 	.word	0x080046c9
 8004694:	080046c9 	.word	0x080046c9
 8004698:	080046d5 	.word	0x080046d5
 800469c:	080046e1 	.word	0x080046e1
 80046a0:	080046ed 	.word	0x080046ed
 80046a4:	080046ed 	.word	0x080046ed
 80046a8:	08004705 	.word	0x08004705
 80046ac:	080046f9 	.word	0x080046f9
    {
        case PB_LTYPE_BOOL:
            return pb_enc_bool(stream, field);
 80046b0:	6839      	ldr	r1, [r7, #0]
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 fb8a 	bl	8004dcc <pb_enc_bool>
 80046b8:	4603      	mov	r3, r0
 80046ba:	e02e      	b.n	800471a <encode_basic_field+0xda>

        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            return pb_enc_varint(stream, field);
 80046bc:	6839      	ldr	r1, [r7, #0]
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 fb9e 	bl	8004e00 <pb_enc_varint>
 80046c4:	4603      	mov	r3, r0
 80046c6:	e028      	b.n	800471a <encode_basic_field+0xda>

        case PB_LTYPE_FIXED32:
        case PB_LTYPE_FIXED64:
            return pb_enc_fixed(stream, field);
 80046c8:	6839      	ldr	r1, [r7, #0]
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 fc5a 	bl	8004f84 <pb_enc_fixed>
 80046d0:	4603      	mov	r3, r0
 80046d2:	e022      	b.n	800471a <encode_basic_field+0xda>

        case PB_LTYPE_BYTES:
            return pb_enc_bytes(stream, field);
 80046d4:	6839      	ldr	r1, [r7, #0]
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 fc82 	bl	8004fe0 <pb_enc_bytes>
 80046dc:	4603      	mov	r3, r0
 80046de:	e01c      	b.n	800471a <encode_basic_field+0xda>

        case PB_LTYPE_STRING:
            return pb_enc_string(stream, field);
 80046e0:	6839      	ldr	r1, [r7, #0]
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 fcba 	bl	800505c <pb_enc_string>
 80046e8:	4603      	mov	r3, r0
 80046ea:	e016      	b.n	800471a <encode_basic_field+0xda>

        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
            return pb_enc_submessage(stream, field);
 80046ec:	6839      	ldr	r1, [r7, #0]
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 fd12 	bl	8005118 <pb_enc_submessage>
 80046f4:	4603      	mov	r3, r0
 80046f6:	e010      	b.n	800471a <encode_basic_field+0xda>

        case PB_LTYPE_FIXED_LENGTH_BYTES:
            return pb_enc_fixed_length_bytes(stream, field);
 80046f8:	6839      	ldr	r1, [r7, #0]
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f000 fd52 	bl	80051a4 <pb_enc_fixed_length_bytes>
 8004700:	4603      	mov	r3, r0
 8004702:	e00a      	b.n	800471a <encode_basic_field+0xda>

        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d002      	beq.n	8004712 <encode_basic_field+0xd2>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	e000      	b.n	8004714 <encode_basic_field+0xd4>
 8004712:	4b04      	ldr	r3, [pc, #16]	@ (8004724 <encode_basic_field+0xe4>)
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	6113      	str	r3, [r2, #16]
 8004718:	2300      	movs	r3, #0
    }
}
 800471a:	4618      	mov	r0, r3
 800471c:	3708      	adds	r7, #8
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	08009e00 	.word	0x08009e00

08004728 <encode_callback_field>:

/* Encode a field with callback semantics. This means that a user function is
 * called to provide and encode the actual data. */
static bool checkreturn encode_callback_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
    if (field->descriptor->field_callback != NULL)
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d018      	beq.n	800476e <encode_callback_field+0x46>
    {
        if (!field->descriptor->field_callback(NULL, stream, field))
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	6879      	ldr	r1, [r7, #4]
 8004746:	2000      	movs	r0, #0
 8004748:	4798      	blx	r3
 800474a:	4603      	mov	r3, r0
 800474c:	f083 0301 	eor.w	r3, r3, #1
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00b      	beq.n	800476e <encode_callback_field+0x46>
            PB_RETURN_ERROR(stream, "callback error");
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d002      	beq.n	8004764 <encode_callback_field+0x3c>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	e000      	b.n	8004766 <encode_callback_field+0x3e>
 8004764:	4b04      	ldr	r3, [pc, #16]	@ (8004778 <encode_callback_field+0x50>)
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	6113      	str	r3, [r2, #16]
 800476a:	2300      	movs	r3, #0
 800476c:	e000      	b.n	8004770 <encode_callback_field+0x48>
    }
    return true;
 800476e:	2301      	movs	r3, #1
}
 8004770:	4618      	mov	r0, r3
 8004772:	3708      	adds	r7, #8
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	08009e14 	.word	0x08009e14

0800477c <encode_field>:

/* Encode a single field of any callback, pointer or static type. */
static bool checkreturn encode_field(pb_ostream_t *stream, pb_field_iter_t *field)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b082      	sub	sp, #8
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	6039      	str	r1, [r7, #0]
    /* Check field presence */
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	7d9b      	ldrb	r3, [r3, #22]
 800478a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800478e:	2b30      	cmp	r3, #48	@ 0x30
 8004790:	d108      	bne.n	80047a4 <encode_field+0x28>
    {
        if (*(const pb_size_t*)field->pSize != field->tag)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	6a1b      	ldr	r3, [r3, #32]
 8004796:	881a      	ldrh	r2, [r3, #0]
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	8a1b      	ldrh	r3, [r3, #16]
 800479c:	429a      	cmp	r2, r3
 800479e:	d026      	beq.n	80047ee <encode_field+0x72>
        {
            /* Different type oneof field */
            return true;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e059      	b.n	8004858 <encode_field+0xdc>
        }
    }
    else if (PB_HTYPE(field->type) == PB_HTYPE_OPTIONAL)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	7d9b      	ldrb	r3, [r3, #22]
 80047a8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80047ac:	2b10      	cmp	r3, #16
 80047ae:	d11e      	bne.n	80047ee <encode_field+0x72>
    {
        if (field->pSize)
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	6a1b      	ldr	r3, [r3, #32]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00c      	beq.n	80047d2 <encode_field+0x56>
        {
            if (safe_read_bool(field->pSize) == false)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	4618      	mov	r0, r3
 80047be:	f7ff fcaf 	bl	8004120 <safe_read_bool>
 80047c2:	4603      	mov	r3, r0
 80047c4:	f083 0301 	eor.w	r3, r3, #1
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00f      	beq.n	80047ee <encode_field+0x72>
            {
                /* Missing optional field */
                return true;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e042      	b.n	8004858 <encode_field+0xdc>
            }
        }
        else if (PB_ATYPE(field->type) == PB_ATYPE_STATIC)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	7d9b      	ldrb	r3, [r3, #22]
 80047d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d107      	bne.n	80047ee <encode_field+0x72>
        {
            /* Proto3 singular field */
            if (pb_check_proto3_default_value(field))
 80047de:	6838      	ldr	r0, [r7, #0]
 80047e0:	f7ff fe10 	bl	8004404 <pb_check_proto3_default_value>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <encode_field+0x72>
                return true;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e034      	b.n	8004858 <encode_field+0xdc>
        }
    }

    if (!field->pData)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	69db      	ldr	r3, [r3, #28]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d113      	bne.n	800481e <encode_field+0xa2>
    {
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	7d9b      	ldrb	r3, [r3, #22]
 80047fa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10b      	bne.n	800481a <encode_field+0x9e>
            PB_RETURN_ERROR(stream, "missing required field");
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d002      	beq.n	8004810 <encode_field+0x94>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	691b      	ldr	r3, [r3, #16]
 800480e:	e000      	b.n	8004812 <encode_field+0x96>
 8004810:	4b13      	ldr	r3, [pc, #76]	@ (8004860 <encode_field+0xe4>)
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	6113      	str	r3, [r2, #16]
 8004816:	2300      	movs	r3, #0
 8004818:	e01e      	b.n	8004858 <encode_field+0xdc>

        /* Pointer field set to NULL */
        return true;
 800481a:	2301      	movs	r3, #1
 800481c:	e01c      	b.n	8004858 <encode_field+0xdc>
    }

    /* Then encode field contents */
    if (PB_ATYPE(field->type) == PB_ATYPE_CALLBACK)
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	7d9b      	ldrb	r3, [r3, #22]
 8004822:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004826:	2b40      	cmp	r3, #64	@ 0x40
 8004828:	d105      	bne.n	8004836 <encode_field+0xba>
    {
        return encode_callback_field(stream, field);
 800482a:	6839      	ldr	r1, [r7, #0]
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f7ff ff7b 	bl	8004728 <encode_callback_field>
 8004832:	4603      	mov	r3, r0
 8004834:	e010      	b.n	8004858 <encode_field+0xdc>
    }
    else if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	7d9b      	ldrb	r3, [r3, #22]
 800483a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800483e:	2b20      	cmp	r3, #32
 8004840:	d105      	bne.n	800484e <encode_field+0xd2>
    {
        return encode_array(stream, field);
 8004842:	6839      	ldr	r1, [r7, #0]
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7ff fc89 	bl	800415c <encode_array>
 800484a:	4603      	mov	r3, r0
 800484c:	e004      	b.n	8004858 <encode_field+0xdc>
    }
    else
    {
        return encode_basic_field(stream, field);
 800484e:	6839      	ldr	r1, [r7, #0]
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f7ff fef5 	bl	8004640 <encode_basic_field>
 8004856:	4603      	mov	r3, r0
    }
}
 8004858:	4618      	mov	r0, r3
 800485a:	3708      	adds	r7, #8
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	08009e24 	.word	0x08009e24

08004864 <default_extension_encoder>:

/* Default handler for extension fields. Expects to have a pb_msgdesc_t
 * pointer in the extension->type->arg field, pointing to a message with
 * only one field in it.  */
static bool checkreturn default_extension_encoder(pb_ostream_t *stream, const pb_extension_t *extension)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b08c      	sub	sp, #48	@ 0x30
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
    pb_field_iter_t iter;

    if (!pb_field_iter_begin_extension_const(&iter, extension))
 800486e:	f107 0308 	add.w	r3, r7, #8
 8004872:	6839      	ldr	r1, [r7, #0]
 8004874:	4618      	mov	r0, r3
 8004876:	f7fd fdc1 	bl	80023fc <pb_field_iter_begin_extension_const>
 800487a:	4603      	mov	r3, r0
 800487c:	f083 0301 	eor.w	r3, r3, #1
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00b      	beq.n	800489e <default_extension_encoder+0x3a>
        PB_RETURN_ERROR(stream, "invalid extension");
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d002      	beq.n	8004894 <default_extension_encoder+0x30>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	e000      	b.n	8004896 <default_extension_encoder+0x32>
 8004894:	4b07      	ldr	r3, [pc, #28]	@ (80048b4 <default_extension_encoder+0x50>)
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6113      	str	r3, [r2, #16]
 800489a:	2300      	movs	r3, #0
 800489c:	e006      	b.n	80048ac <default_extension_encoder+0x48>

    return encode_field(stream, &iter);
 800489e:	f107 0308 	add.w	r3, r7, #8
 80048a2:	4619      	mov	r1, r3
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f7ff ff69 	bl	800477c <encode_field>
 80048aa:	4603      	mov	r3, r0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3730      	adds	r7, #48	@ 0x30
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	08009e3c 	.word	0x08009e3c

080048b8 <encode_extension_field>:


/* Walk through all the registered extensions and give them a chance
 * to encode themselves. */
static bool checkreturn encode_extension_field(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
    const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	60fb      	str	r3, [r7, #12]

    while (extension)
 80048ca:	e01e      	b.n	800490a <encode_extension_field+0x52>
    {
        bool status;
        if (extension->type->encode)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d008      	beq.n	80048e8 <encode_extension_field+0x30>
            status = extension->type->encode(stream, extension);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	68f9      	ldr	r1, [r7, #12]
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	4798      	blx	r3
 80048e2:	4603      	mov	r3, r0
 80048e4:	72fb      	strb	r3, [r7, #11]
 80048e6:	e005      	b.n	80048f4 <encode_extension_field+0x3c>
        else
            status = default_extension_encoder(stream, extension);
 80048e8:	68f9      	ldr	r1, [r7, #12]
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f7ff ffba 	bl	8004864 <default_extension_encoder>
 80048f0:	4603      	mov	r3, r0
 80048f2:	72fb      	strb	r3, [r7, #11]

        if (!status)
 80048f4:	7afb      	ldrb	r3, [r7, #11]
 80048f6:	f083 0301 	eor.w	r3, r3, #1
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <encode_extension_field+0x4c>
            return false;
 8004900:	2300      	movs	r3, #0
 8004902:	e006      	b.n	8004912 <encode_extension_field+0x5a>
        
        extension = extension->next;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	60fb      	str	r3, [r7, #12]
    while (extension)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1dd      	bne.n	80048cc <encode_extension_field+0x14>
    }
    
    return true;
 8004910:	2301      	movs	r3, #1
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <pb_encode>:
/*********************
 * Encode all fields *
 *********************/

bool checkreturn pb_encode(pb_ostream_t *stream, const pb_msgdesc_t *fields, const void *src_struct)
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b08e      	sub	sp, #56	@ 0x38
 800491e:	af00      	add	r7, sp, #0
 8004920:	60f8      	str	r0, [r7, #12]
 8004922:	60b9      	str	r1, [r7, #8]
 8004924:	607a      	str	r2, [r7, #4]
    pb_field_iter_t iter;
    if (!pb_field_iter_begin_const(&iter, fields, src_struct))
 8004926:	f107 0310 	add.w	r3, r7, #16
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	68b9      	ldr	r1, [r7, #8]
 800492e:	4618      	mov	r0, r3
 8004930:	f7fd fd50 	bl	80023d4 <pb_field_iter_begin_const>
 8004934:	4603      	mov	r3, r0
 8004936:	f083 0301 	eor.w	r3, r3, #1
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <pb_encode+0x2a>
        return true; /* Empty message type */
 8004940:	2301      	movs	r3, #1
 8004942:	e02a      	b.n	800499a <pb_encode+0x80>
    
    do {
        if (PB_LTYPE(iter.type) == PB_LTYPE_EXTENSION)
 8004944:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004948:	f003 030f 	and.w	r3, r3, #15
 800494c:	2b0a      	cmp	r3, #10
 800494e:	d10d      	bne.n	800496c <pb_encode+0x52>
        {
            /* Special case for the extension field placeholder */
            if (!encode_extension_field(stream, &iter))
 8004950:	f107 0310 	add.w	r3, r7, #16
 8004954:	4619      	mov	r1, r3
 8004956:	68f8      	ldr	r0, [r7, #12]
 8004958:	f7ff ffae 	bl	80048b8 <encode_extension_field>
 800495c:	4603      	mov	r3, r0
 800495e:	f083 0301 	eor.w	r3, r3, #1
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00f      	beq.n	8004988 <pb_encode+0x6e>
                return false;
 8004968:	2300      	movs	r3, #0
 800496a:	e016      	b.n	800499a <pb_encode+0x80>
        }
        else
        {
            /* Regular field */
            if (!encode_field(stream, &iter))
 800496c:	f107 0310 	add.w	r3, r7, #16
 8004970:	4619      	mov	r1, r3
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f7ff ff02 	bl	800477c <encode_field>
 8004978:	4603      	mov	r3, r0
 800497a:	f083 0301 	eor.w	r3, r3, #1
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <pb_encode+0x6e>
                return false;
 8004984:	2300      	movs	r3, #0
 8004986:	e008      	b.n	800499a <pb_encode+0x80>
        }
    } while (pb_field_iter_next(&iter));
 8004988:	f107 0310 	add.w	r3, r7, #16
 800498c:	4618      	mov	r0, r3
 800498e:	f7fd fc76 	bl	800227e <pb_field_iter_next>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d1d5      	bne.n	8004944 <pb_encode+0x2a>
    
    return true;
 8004998:	2301      	movs	r3, #1
}
 800499a:	4618      	mov	r0, r3
 800499c:	3738      	adds	r7, #56	@ 0x38
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <pb_encode_varint_32>:
 * Helper functions *
 ********************/

/* This function avoids 64-bit shifts as they are quite slow on many platforms. */
static bool checkreturn pb_encode_varint_32(pb_ostream_t *stream, uint32_t low, uint32_t high)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b088      	sub	sp, #32
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	60f8      	str	r0, [r7, #12]
 80049aa:	60b9      	str	r1, [r7, #8]
 80049ac:	607a      	str	r2, [r7, #4]
    size_t i = 0;
 80049ae:	2300      	movs	r3, #0
 80049b0:	61fb      	str	r3, [r7, #28]
    pb_byte_t buffer[10];
    pb_byte_t byte = (pb_byte_t)(low & 0x7F);
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049ba:	76fb      	strb	r3, [r7, #27]
    low >>= 7;
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	09db      	lsrs	r3, r3, #7
 80049c0:	60bb      	str	r3, [r7, #8]

    while (i < 4 && (low != 0 || high != 0))
 80049c2:	e013      	b.n	80049ec <pb_encode_varint_32+0x4a>
    {
        byte |= 0x80;
 80049c4:	7efb      	ldrb	r3, [r7, #27]
 80049c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80049ca:	76fb      	strb	r3, [r7, #27]
        buffer[i++] = byte;
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	1c5a      	adds	r2, r3, #1
 80049d0:	61fa      	str	r2, [r7, #28]
 80049d2:	3320      	adds	r3, #32
 80049d4:	443b      	add	r3, r7
 80049d6:	7efa      	ldrb	r2, [r7, #27]
 80049d8:	f803 2c10 	strb.w	r2, [r3, #-16]
        byte = (pb_byte_t)(low & 0x7F);
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049e4:	76fb      	strb	r3, [r7, #27]
        low >>= 7;
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	09db      	lsrs	r3, r3, #7
 80049ea:	60bb      	str	r3, [r7, #8]
    while (i < 4 && (low != 0 || high != 0))
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	2b03      	cmp	r3, #3
 80049f0:	d805      	bhi.n	80049fe <pb_encode_varint_32+0x5c>
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1e5      	bne.n	80049c4 <pb_encode_varint_32+0x22>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1e2      	bne.n	80049c4 <pb_encode_varint_32+0x22>
    }

    if (high)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d024      	beq.n	8004a4e <pb_encode_varint_32+0xac>
    {
        byte = (pb_byte_t)(byte | ((high & 0x07) << 4));
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	011b      	lsls	r3, r3, #4
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	7efb      	ldrb	r3, [r7, #27]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	76fb      	strb	r3, [r7, #27]
        high >>= 3;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	08db      	lsrs	r3, r3, #3
 8004a1c:	607b      	str	r3, [r7, #4]

        while (high)
 8004a1e:	e013      	b.n	8004a48 <pb_encode_varint_32+0xa6>
        {
            byte |= 0x80;
 8004a20:	7efb      	ldrb	r3, [r7, #27]
 8004a22:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004a26:	76fb      	strb	r3, [r7, #27]
            buffer[i++] = byte;
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	1c5a      	adds	r2, r3, #1
 8004a2c:	61fa      	str	r2, [r7, #28]
 8004a2e:	3320      	adds	r3, #32
 8004a30:	443b      	add	r3, r7
 8004a32:	7efa      	ldrb	r2, [r7, #27]
 8004a34:	f803 2c10 	strb.w	r2, [r3, #-16]
            byte = (pb_byte_t)(high & 0x7F);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a40:	76fb      	strb	r3, [r7, #27]
            high >>= 7;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	09db      	lsrs	r3, r3, #7
 8004a46:	607b      	str	r3, [r7, #4]
        while (high)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1e8      	bne.n	8004a20 <pb_encode_varint_32+0x7e>
        }
    }

    buffer[i++] = byte;
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	61fa      	str	r2, [r7, #28]
 8004a54:	3320      	adds	r3, #32
 8004a56:	443b      	add	r3, r7
 8004a58:	7efa      	ldrb	r2, [r7, #27]
 8004a5a:	f803 2c10 	strb.w	r2, [r3, #-16]

    return pb_write(stream, buffer, i);
 8004a5e:	f107 0310 	add.w	r3, r7, #16
 8004a62:	69fa      	ldr	r2, [r7, #28]
 8004a64:	4619      	mov	r1, r3
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f7ff fb0a 	bl	8004080 <pb_write>
 8004a6c:	4603      	mov	r3, r0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3720      	adds	r7, #32
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <pb_encode_varint>:

bool checkreturn pb_encode_varint(pb_ostream_t *stream, pb_uint64_t value)
{
 8004a76:	b590      	push	{r4, r7, lr}
 8004a78:	b087      	sub	sp, #28
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	e9c7 2300 	strd	r2, r3, [r7]
    if (value <= 0x7F)
 8004a82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a86:	2a80      	cmp	r2, #128	@ 0x80
 8004a88:	f173 0300 	sbcs.w	r3, r3, #0
 8004a8c:	d20a      	bcs.n	8004aa4 <pb_encode_varint+0x2e>
    {
        /* Fast path: single byte */
        pb_byte_t byte = (pb_byte_t)value;
 8004a8e:	783b      	ldrb	r3, [r7, #0]
 8004a90:	75fb      	strb	r3, [r7, #23]
        return pb_write(stream, &byte, 1);
 8004a92:	f107 0317 	add.w	r3, r7, #23
 8004a96:	2201      	movs	r2, #1
 8004a98:	4619      	mov	r1, r3
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f7ff faf0 	bl	8004080 <pb_write>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	e00f      	b.n	8004ac4 <pb_encode_varint+0x4e>
    else
    {
#ifdef PB_WITHOUT_64BIT
        return pb_encode_varint_32(stream, value, 0);
#else
        return pb_encode_varint_32(stream, (uint32_t)value, (uint32_t)(value >> 32));
 8004aa4:	683c      	ldr	r4, [r7, #0]
 8004aa6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004aaa:	f04f 0200 	mov.w	r2, #0
 8004aae:	f04f 0300 	mov.w	r3, #0
 8004ab2:	000a      	movs	r2, r1
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	461a      	mov	r2, r3
 8004aba:	4621      	mov	r1, r4
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f7ff ff70 	bl	80049a2 <pb_encode_varint_32>
 8004ac2:	4603      	mov	r3, r0
#endif
    }
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	371c      	adds	r7, #28
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd90      	pop	{r4, r7, pc}

08004acc <pb_encode_svarint>:

bool checkreturn pb_encode_svarint(pb_ostream_t *stream, pb_int64_t value)
{
 8004acc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ad0:	b08a      	sub	sp, #40	@ 0x28
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6178      	str	r0, [r7, #20]
 8004ad6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    pb_uint64_t zigzagged;
    pb_uint64_t mask = ((pb_uint64_t)-1) >> 1; /* Satisfy clang -fsanitize=integer */
 8004ada:	f04f 32ff 	mov.w	r2, #4294967295
 8004ade:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8004ae2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (value < 0)
 8004ae6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	da15      	bge.n	8004b1a <pb_encode_svarint+0x4e>
        zigzagged = ~(((pb_uint64_t)value & mask) << 1);
 8004aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004af2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004af6:	ea00 0402 	and.w	r4, r0, r2
 8004afa:	ea01 0503 	and.w	r5, r1, r3
 8004afe:	1923      	adds	r3, r4, r4
 8004b00:	603b      	str	r3, [r7, #0]
 8004b02:	eb45 0305 	adc.w	r3, r5, r5
 8004b06:	607b      	str	r3, [r7, #4]
 8004b08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b0c:	ea6f 0a02 	mvn.w	sl, r2
 8004b10:	ea6f 0b03 	mvn.w	fp, r3
 8004b14:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8004b18:	e007      	b.n	8004b2a <pb_encode_svarint+0x5e>
    else
        zigzagged = (pb_uint64_t)value << 1;
 8004b1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b1e:	eb12 0802 	adds.w	r8, r2, r2
 8004b22:	eb43 0903 	adc.w	r9, r3, r3
 8004b26:	e9c7 8908 	strd	r8, r9, [r7, #32]
    
    return pb_encode_varint(stream, zigzagged);
 8004b2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b2e:	6978      	ldr	r0, [r7, #20]
 8004b30:	f7ff ffa1 	bl	8004a76 <pb_encode_varint>
 8004b34:	4603      	mov	r3, r0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3728      	adds	r7, #40	@ 0x28
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004b40 <pb_encode_fixed32>:

bool checkreturn pb_encode_fixed32(pb_ostream_t *stream, const void *value)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* Fast path if we know that we're on little endian */
    return pb_write(stream, (const pb_byte_t*)value, 4);
 8004b4a:	2204      	movs	r2, #4
 8004b4c:	6839      	ldr	r1, [r7, #0]
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f7ff fa96 	bl	8004080 <pb_write>
 8004b54:	4603      	mov	r3, r0
    bytes[1] = (pb_byte_t)((val >> 8) & 0xFF);
    bytes[2] = (pb_byte_t)((val >> 16) & 0xFF);
    bytes[3] = (pb_byte_t)((val >> 24) & 0xFF);
    return pb_write(stream, bytes, 4);
#endif
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3708      	adds	r7, #8
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <pb_encode_fixed64>:

#ifndef PB_WITHOUT_64BIT
bool checkreturn pb_encode_fixed64(pb_ostream_t *stream, const void *value)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b082      	sub	sp, #8
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
 8004b66:	6039      	str	r1, [r7, #0]
#if defined(PB_LITTLE_ENDIAN_8BIT) && PB_LITTLE_ENDIAN_8BIT == 1
    /* Fast path if we know that we're on little endian */
    return pb_write(stream, (const pb_byte_t*)value, 8);
 8004b68:	2208      	movs	r2, #8
 8004b6a:	6839      	ldr	r1, [r7, #0]
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f7ff fa87 	bl	8004080 <pb_write>
 8004b72:	4603      	mov	r3, r0
    bytes[5] = (pb_byte_t)((val >> 40) & 0xFF);
    bytes[6] = (pb_byte_t)((val >> 48) & 0xFF);
    bytes[7] = (pb_byte_t)((val >> 56) & 0xFF);
    return pb_write(stream, bytes, 8);
#endif
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3708      	adds	r7, #8
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}

08004b7c <pb_encode_tag>:
#endif

bool checkreturn pb_encode_tag(pb_ostream_t *stream, pb_wire_type_t wiretype, uint32_t field_number)
{
 8004b7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b80:	b088      	sub	sp, #32
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6178      	str	r0, [r7, #20]
 8004b86:	460b      	mov	r3, r1
 8004b88:	60fa      	str	r2, [r7, #12]
 8004b8a:	74fb      	strb	r3, [r7, #19]
    pb_uint64_t tag = ((pb_uint64_t)field_number << 3) | wiretype;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	469a      	mov	sl, r3
 8004b92:	4693      	mov	fp, r2
 8004b94:	ea4f 755a 	mov.w	r5, sl, lsr #29
 8004b98:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 8004b9c:	7cfb      	ldrb	r3, [r7, #19]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	4698      	mov	r8, r3
 8004ba2:	4691      	mov	r9, r2
 8004ba4:	ea44 0308 	orr.w	r3, r4, r8
 8004ba8:	603b      	str	r3, [r7, #0]
 8004baa:	ea45 0309 	orr.w	r3, r5, r9
 8004bae:	607b      	str	r3, [r7, #4]
 8004bb0:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004bb4:	e9c7 3406 	strd	r3, r4, [r7, #24]
    return pb_encode_varint(stream, tag);
 8004bb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bbc:	6978      	ldr	r0, [r7, #20]
 8004bbe:	f7ff ff5a 	bl	8004a76 <pb_encode_varint>
 8004bc2:	4603      	mov	r3, r0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3720      	adds	r7, #32
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004bd0 <pb_encode_tag_for_field>:

bool pb_encode_tag_for_field ( pb_ostream_t* stream, const pb_field_iter_t* field )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
    pb_wire_type_t wiretype;
    switch (PB_LTYPE(field->type))
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	7d9b      	ldrb	r3, [r3, #22]
 8004bde:	f003 030f 	and.w	r3, r3, #15
 8004be2:	2b0b      	cmp	r3, #11
 8004be4:	d826      	bhi.n	8004c34 <pb_encode_tag_for_field+0x64>
 8004be6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bec <pb_encode_tag_for_field+0x1c>)
 8004be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bec:	08004c1d 	.word	0x08004c1d
 8004bf0:	08004c1d 	.word	0x08004c1d
 8004bf4:	08004c1d 	.word	0x08004c1d
 8004bf8:	08004c1d 	.word	0x08004c1d
 8004bfc:	08004c23 	.word	0x08004c23
 8004c00:	08004c29 	.word	0x08004c29
 8004c04:	08004c2f 	.word	0x08004c2f
 8004c08:	08004c2f 	.word	0x08004c2f
 8004c0c:	08004c2f 	.word	0x08004c2f
 8004c10:	08004c2f 	.word	0x08004c2f
 8004c14:	08004c35 	.word	0x08004c35
 8004c18:	08004c2f 	.word	0x08004c2f
    {
        case PB_LTYPE_BOOL:
        case PB_LTYPE_VARINT:
        case PB_LTYPE_UVARINT:
        case PB_LTYPE_SVARINT:
            wiretype = PB_WT_VARINT;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	73fb      	strb	r3, [r7, #15]
            break;
 8004c20:	e014      	b.n	8004c4c <pb_encode_tag_for_field+0x7c>
        
        case PB_LTYPE_FIXED32:
            wiretype = PB_WT_32BIT;
 8004c22:	2305      	movs	r3, #5
 8004c24:	73fb      	strb	r3, [r7, #15]
            break;
 8004c26:	e011      	b.n	8004c4c <pb_encode_tag_for_field+0x7c>
        
        case PB_LTYPE_FIXED64:
            wiretype = PB_WT_64BIT;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	73fb      	strb	r3, [r7, #15]
            break;
 8004c2c:	e00e      	b.n	8004c4c <pb_encode_tag_for_field+0x7c>
        case PB_LTYPE_BYTES:
        case PB_LTYPE_STRING:
        case PB_LTYPE_SUBMESSAGE:
        case PB_LTYPE_SUBMSG_W_CB:
        case PB_LTYPE_FIXED_LENGTH_BYTES:
            wiretype = PB_WT_STRING;
 8004c2e:	2302      	movs	r3, #2
 8004c30:	73fb      	strb	r3, [r7, #15]
            break;
 8004c32:	e00b      	b.n	8004c4c <pb_encode_tag_for_field+0x7c>
        
        default:
            PB_RETURN_ERROR(stream, "invalid field type");
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d002      	beq.n	8004c42 <pb_encode_tag_for_field+0x72>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	e000      	b.n	8004c44 <pb_encode_tag_for_field+0x74>
 8004c42:	4b09      	ldr	r3, [pc, #36]	@ (8004c68 <pb_encode_tag_for_field+0x98>)
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	6113      	str	r3, [r2, #16]
 8004c48:	2300      	movs	r3, #0
 8004c4a:	e008      	b.n	8004c5e <pb_encode_tag_for_field+0x8e>
    }
    
    return pb_encode_tag(stream, wiretype, field->tag);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	8a1b      	ldrh	r3, [r3, #16]
 8004c50:	461a      	mov	r2, r3
 8004c52:	7bfb      	ldrb	r3, [r7, #15]
 8004c54:	4619      	mov	r1, r3
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7ff ff90 	bl	8004b7c <pb_encode_tag>
 8004c5c:	4603      	mov	r3, r0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	08009e00 	.word	0x08009e00

08004c6c <pb_encode_string>:

bool checkreturn pb_encode_string(pb_ostream_t *stream, const pb_byte_t *buffer, size_t size)
{
 8004c6c:	b5b0      	push	{r4, r5, r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	461c      	mov	r4, r3
 8004c7e:	4615      	mov	r5, r2
 8004c80:	4622      	mov	r2, r4
 8004c82:	462b      	mov	r3, r5
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f7ff fef6 	bl	8004a76 <pb_encode_varint>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	f083 0301 	eor.w	r3, r3, #1
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <pb_encode_string+0x2e>
        return false;
 8004c96:	2300      	movs	r3, #0
 8004c98:	e005      	b.n	8004ca6 <pb_encode_string+0x3a>
    
    return pb_write(stream, buffer, size);
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	68b9      	ldr	r1, [r7, #8]
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f7ff f9ee 	bl	8004080 <pb_write>
 8004ca4:	4603      	mov	r3, r0
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004cb0 <pb_encode_submessage>:

bool checkreturn pb_encode_submessage(pb_ostream_t *stream, const pb_msgdesc_t *fields, const void *src_struct)
{
 8004cb0:	b5b0      	push	{r4, r5, r7, lr}
 8004cb2:	b08c      	sub	sp, #48	@ 0x30
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
    /* First calculate the message size using a non-writing substream. */
    pb_ostream_t substream = PB_OSTREAM_SIZING;
 8004cbc:	f107 0314 	add.w	r3, r7, #20
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	605a      	str	r2, [r3, #4]
 8004cc6:	609a      	str	r2, [r3, #8]
 8004cc8:	60da      	str	r2, [r3, #12]
 8004cca:	611a      	str	r2, [r3, #16]
    size_t size;
    bool status;
    
    if (!pb_encode(&substream, fields, src_struct))
 8004ccc:	f107 0314 	add.w	r3, r7, #20
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	68b9      	ldr	r1, [r7, #8]
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7ff fe20 	bl	800491a <pb_encode>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f083 0301 	eor.w	r3, r3, #1
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d004      	beq.n	8004cf0 <pb_encode_submessage+0x40>
    {
#ifndef PB_NO_ERRMSG
        stream->errmsg = substream.errmsg;
 8004ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	611a      	str	r2, [r3, #16]
#endif
        return false;
 8004cec:	2300      	movs	r3, #0
 8004cee:	e065      	b.n	8004dbc <pb_encode_submessage+0x10c>
    }
    
    size = substream.bytes_written;
 8004cf0:	6a3b      	ldr	r3, [r7, #32]
 8004cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
 8004cf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	461c      	mov	r4, r3
 8004cfa:	4615      	mov	r5, r2
 8004cfc:	4622      	mov	r2, r4
 8004cfe:	462b      	mov	r3, r5
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f7ff feb8 	bl	8004a76 <pb_encode_varint>
 8004d06:	4603      	mov	r3, r0
 8004d08:	f083 0301 	eor.w	r3, r3, #1
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <pb_encode_submessage+0x66>
        return false;
 8004d12:	2300      	movs	r3, #0
 8004d14:	e052      	b.n	8004dbc <pb_encode_submessage+0x10c>
    
    if (stream->callback == NULL)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d106      	bne.n	8004d2c <pb_encode_submessage+0x7c>
        return pb_write(stream, NULL, size); /* Just sizing */
 8004d1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d20:	2100      	movs	r1, #0
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f7ff f9ac 	bl	8004080 <pb_write>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	e047      	b.n	8004dbc <pb_encode_submessage+0x10c>
    
    if (stream->bytes_written + size > stream->max_size)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	68da      	ldr	r2, [r3, #12]
 8004d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d32:	441a      	add	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d90b      	bls.n	8004d54 <pb_encode_submessage+0xa4>
        PB_RETURN_ERROR(stream, "stream full");
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d002      	beq.n	8004d4a <pb_encode_submessage+0x9a>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	e000      	b.n	8004d4c <pb_encode_submessage+0x9c>
 8004d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004dc4 <pb_encode_submessage+0x114>)
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	6113      	str	r3, [r2, #16]
 8004d50:	2300      	movs	r3, #0
 8004d52:	e033      	b.n	8004dbc <pb_encode_submessage+0x10c>
        
    /* Use a substream to verify that a callback doesn't write more than
     * what it did the first time. */
    substream.callback = stream->callback;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	617b      	str	r3, [r7, #20]
    substream.state = stream->state;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	61bb      	str	r3, [r7, #24]
    substream.max_size = size;
 8004d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d62:	61fb      	str	r3, [r7, #28]
    substream.bytes_written = 0;
 8004d64:	2300      	movs	r3, #0
 8004d66:	623b      	str	r3, [r7, #32]
#ifndef PB_NO_ERRMSG
    substream.errmsg = NULL;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	627b      	str	r3, [r7, #36]	@ 0x24
#endif
    
    status = pb_encode(&substream, fields, src_struct);
 8004d6c:	f107 0314 	add.w	r3, r7, #20
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	68b9      	ldr	r1, [r7, #8]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7ff fdd0 	bl	800491a <pb_encode>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    
    stream->bytes_written += substream.bytes_written;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	68da      	ldr	r2, [r3, #12]
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	441a      	add	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	60da      	str	r2, [r3, #12]
    stream->state = substream.state;
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	605a      	str	r2, [r3, #4]
#ifndef PB_NO_ERRMSG
    stream->errmsg = substream.errmsg;
 8004d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	611a      	str	r2, [r3, #16]
#endif
    
    if (substream.bytes_written != size)
 8004d98:	6a3b      	ldr	r3, [r7, #32]
 8004d9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d00b      	beq.n	8004db8 <pb_encode_submessage+0x108>
        PB_RETURN_ERROR(stream, "submsg size changed");
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d002      	beq.n	8004dae <pb_encode_submessage+0xfe>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	e000      	b.n	8004db0 <pb_encode_submessage+0x100>
 8004dae:	4b06      	ldr	r3, [pc, #24]	@ (8004dc8 <pb_encode_submessage+0x118>)
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	6113      	str	r3, [r2, #16]
 8004db4:	2300      	movs	r3, #0
 8004db6:	e001      	b.n	8004dbc <pb_encode_submessage+0x10c>
    
    return status;
 8004db8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3730      	adds	r7, #48	@ 0x30
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bdb0      	pop	{r4, r5, r7, pc}
 8004dc4:	08009dc8 	.word	0x08009dc8
 8004dc8:	08009e50 	.word	0x08009e50

08004dcc <pb_enc_bool>:

/* Field encoders */

static bool checkreturn pb_enc_bool(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8004dcc:	b5b0      	push	{r4, r5, r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
    uint32_t value = safe_read_bool(field->pData) ? 1 : 0;
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	69db      	ldr	r3, [r3, #28]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7ff f9a0 	bl	8004120 <safe_read_bool>
 8004de0:	4603      	mov	r3, r0
 8004de2:	60fb      	str	r3, [r7, #12]
    PB_UNUSED(field);
    return pb_encode_varint(stream, value);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	461c      	mov	r4, r3
 8004dea:	4615      	mov	r5, r2
 8004dec:	4622      	mov	r2, r4
 8004dee:	462b      	mov	r3, r5
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7ff fe40 	bl	8004a76 <pb_encode_varint>
 8004df6:	4603      	mov	r3, r0
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bdb0      	pop	{r4, r5, r7, pc}

08004e00 <pb_enc_varint>:

static bool checkreturn pb_enc_varint(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8004e00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e04:	b08c      	sub	sp, #48	@ 0x30
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	61f8      	str	r0, [r7, #28]
 8004e0a:	61b9      	str	r1, [r7, #24]
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	7d9b      	ldrb	r3, [r3, #22]
 8004e10:	f003 030f 	and.w	r3, r3, #15
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d152      	bne.n	8004ebe <pb_enc_varint+0xbe>
    {
        /* Perform unsigned integer extension */
        pb_uint64_t value = 0;
 8004e18:	f04f 0200 	mov.w	r2, #0
 8004e1c:	f04f 0300 	mov.w	r3, #0
 8004e20:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

        if (field->data_size == sizeof(uint_least8_t))
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	8a5b      	ldrh	r3, [r3, #18]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d10b      	bne.n	8004e44 <pb_enc_varint+0x44>
            value = *(const uint_least8_t*)field->pData;
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	69db      	ldr	r3, [r3, #28]
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2200      	movs	r2, #0
 8004e36:	613b      	str	r3, [r7, #16]
 8004e38:	617a      	str	r2, [r7, #20]
 8004e3a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004e3e:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 8004e42:	e035      	b.n	8004eb0 <pb_enc_varint+0xb0>
        else if (field->data_size == sizeof(uint_least16_t))
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	8a5b      	ldrh	r3, [r3, #18]
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d10b      	bne.n	8004e64 <pb_enc_varint+0x64>
            value = *(const uint_least16_t*)field->pData;
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	69db      	ldr	r3, [r3, #28]
 8004e50:	881b      	ldrh	r3, [r3, #0]
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	2200      	movs	r2, #0
 8004e56:	60bb      	str	r3, [r7, #8]
 8004e58:	60fa      	str	r2, [r7, #12]
 8004e5a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004e5e:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 8004e62:	e025      	b.n	8004eb0 <pb_enc_varint+0xb0>
        else if (field->data_size == sizeof(uint32_t))
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	8a5b      	ldrh	r3, [r3, #18]
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d10a      	bne.n	8004e82 <pb_enc_varint+0x82>
            value = *(const uint32_t*)field->pData;
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	69db      	ldr	r3, [r3, #28]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2200      	movs	r2, #0
 8004e74:	603b      	str	r3, [r7, #0]
 8004e76:	607a      	str	r2, [r7, #4]
 8004e78:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004e7c:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28
 8004e80:	e016      	b.n	8004eb0 <pb_enc_varint+0xb0>
        else if (field->data_size == sizeof(pb_uint64_t))
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	8a5b      	ldrh	r3, [r3, #18]
 8004e86:	2b08      	cmp	r3, #8
 8004e88:	d106      	bne.n	8004e98 <pb_enc_varint+0x98>
            value = *(const pb_uint64_t*)field->pData;
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	69db      	ldr	r3, [r3, #28]
 8004e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e92:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8004e96:	e00b      	b.n	8004eb0 <pb_enc_varint+0xb0>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d002      	beq.n	8004ea6 <pb_enc_varint+0xa6>
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	e000      	b.n	8004ea8 <pb_enc_varint+0xa8>
 8004ea6:	4b36      	ldr	r3, [pc, #216]	@ (8004f80 <pb_enc_varint+0x180>)
 8004ea8:	69fa      	ldr	r2, [r7, #28]
 8004eaa:	6113      	str	r3, [r2, #16]
 8004eac:	2300      	movs	r3, #0
 8004eae:	e061      	b.n	8004f74 <pb_enc_varint+0x174>

        return pb_encode_varint(stream, value);
 8004eb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004eb4:	69f8      	ldr	r0, [r7, #28]
 8004eb6:	f7ff fdde 	bl	8004a76 <pb_encode_varint>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	e05a      	b.n	8004f74 <pb_enc_varint+0x174>
    }
    else
    {
        /* Perform signed integer extension */
        pb_int64_t value = 0;
 8004ebe:	f04f 0200 	mov.w	r2, #0
 8004ec2:	f04f 0300 	mov.w	r3, #0
 8004ec6:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (field->data_size == sizeof(int_least8_t))
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	8a5b      	ldrh	r3, [r3, #18]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d10a      	bne.n	8004ee8 <pb_enc_varint+0xe8>
            value = *(const int_least8_t*)field->pData;
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	f993 3000 	ldrsb.w	r3, [r3]
 8004eda:	b25b      	sxtb	r3, r3
 8004edc:	17da      	asrs	r2, r3, #31
 8004ede:	469a      	mov	sl, r3
 8004ee0:	4693      	mov	fp, r2
 8004ee2:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8004ee6:	e032      	b.n	8004f4e <pb_enc_varint+0x14e>
        else if (field->data_size == sizeof(int_least16_t))
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	8a5b      	ldrh	r3, [r3, #18]
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d10a      	bne.n	8004f06 <pb_enc_varint+0x106>
            value = *(const int_least16_t*)field->pData;
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	69db      	ldr	r3, [r3, #28]
 8004ef4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ef8:	b21b      	sxth	r3, r3
 8004efa:	17da      	asrs	r2, r3, #31
 8004efc:	4698      	mov	r8, r3
 8004efe:	4691      	mov	r9, r2
 8004f00:	e9c7 8908 	strd	r8, r9, [r7, #32]
 8004f04:	e023      	b.n	8004f4e <pb_enc_varint+0x14e>
        else if (field->data_size == sizeof(int32_t))
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	8a5b      	ldrh	r3, [r3, #18]
 8004f0a:	2b04      	cmp	r3, #4
 8004f0c:	d108      	bne.n	8004f20 <pb_enc_varint+0x120>
            value = *(const int32_t*)field->pData;
 8004f0e:	69bb      	ldr	r3, [r7, #24]
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	17da      	asrs	r2, r3, #31
 8004f16:	461c      	mov	r4, r3
 8004f18:	4615      	mov	r5, r2
 8004f1a:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8004f1e:	e016      	b.n	8004f4e <pb_enc_varint+0x14e>
        else if (field->data_size == sizeof(pb_int64_t))
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	8a5b      	ldrh	r3, [r3, #18]
 8004f24:	2b08      	cmp	r3, #8
 8004f26:	d106      	bne.n	8004f36 <pb_enc_varint+0x136>
            value = *(const pb_int64_t*)field->pData;
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	69db      	ldr	r3, [r3, #28]
 8004f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f30:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8004f34:	e00b      	b.n	8004f4e <pb_enc_varint+0x14e>
        else
            PB_RETURN_ERROR(stream, "invalid data_size");
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d002      	beq.n	8004f44 <pb_enc_varint+0x144>
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	e000      	b.n	8004f46 <pb_enc_varint+0x146>
 8004f44:	4b0e      	ldr	r3, [pc, #56]	@ (8004f80 <pb_enc_varint+0x180>)
 8004f46:	69fa      	ldr	r2, [r7, #28]
 8004f48:	6113      	str	r3, [r2, #16]
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	e012      	b.n	8004f74 <pb_enc_varint+0x174>

        if (PB_LTYPE(field->type) == PB_LTYPE_SVARINT)
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	7d9b      	ldrb	r3, [r3, #22]
 8004f52:	f003 030f 	and.w	r3, r3, #15
 8004f56:	2b03      	cmp	r3, #3
 8004f58:	d106      	bne.n	8004f68 <pb_enc_varint+0x168>
            return pb_encode_svarint(stream, value);
 8004f5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f5e:	69f8      	ldr	r0, [r7, #28]
 8004f60:	f7ff fdb4 	bl	8004acc <pb_encode_svarint>
 8004f64:	4603      	mov	r3, r0
 8004f66:	e005      	b.n	8004f74 <pb_enc_varint+0x174>
#ifdef PB_WITHOUT_64BIT
        else if (value < 0)
            return pb_encode_varint_32(stream, (uint32_t)value, (uint32_t)-1);
#endif
        else
            return pb_encode_varint(stream, (pb_uint64_t)value);
 8004f68:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f6c:	69f8      	ldr	r0, [r7, #28]
 8004f6e:	f7ff fd82 	bl	8004a76 <pb_encode_varint>
 8004f72:	4603      	mov	r3, r0

    }
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3730      	adds	r7, #48	@ 0x30
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f7e:	bf00      	nop
 8004f80:	08009e64 	.word	0x08009e64

08004f84 <pb_enc_fixed>:

static bool checkreturn pb_enc_fixed(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
    {
        return pb_encode_float_as_double(stream, *(float*)field->pData);
    }
#endif

    if (field->data_size == sizeof(uint32_t))
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	8a5b      	ldrh	r3, [r3, #18]
 8004f92:	2b04      	cmp	r3, #4
 8004f94:	d107      	bne.n	8004fa6 <pb_enc_fixed+0x22>
    {
        return pb_encode_fixed32(stream, field->pData);
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	69db      	ldr	r3, [r3, #28]
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7ff fdcf 	bl	8004b40 <pb_encode_fixed32>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	e016      	b.n	8004fd4 <pb_enc_fixed+0x50>
    }
#ifndef PB_WITHOUT_64BIT
    else if (field->data_size == sizeof(uint64_t))
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	8a5b      	ldrh	r3, [r3, #18]
 8004faa:	2b08      	cmp	r3, #8
 8004fac:	d107      	bne.n	8004fbe <pb_enc_fixed+0x3a>
    {
        return pb_encode_fixed64(stream, field->pData);
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	69db      	ldr	r3, [r3, #28]
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f7ff fdd2 	bl	8004b5e <pb_encode_fixed64>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	e00a      	b.n	8004fd4 <pb_enc_fixed+0x50>
    }
#endif
    else
    {
        PB_RETURN_ERROR(stream, "invalid data_size");
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d002      	beq.n	8004fcc <pb_enc_fixed+0x48>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	e000      	b.n	8004fce <pb_enc_fixed+0x4a>
 8004fcc:	4b03      	ldr	r3, [pc, #12]	@ (8004fdc <pb_enc_fixed+0x58>)
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	6113      	str	r3, [r2, #16]
 8004fd2:	2300      	movs	r3, #0
    }
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3708      	adds	r7, #8
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	08009e64 	.word	0x08009e64

08004fe0 <pb_enc_bytes>:

static bool checkreturn pb_enc_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
    const pb_bytes_array_t *bytes = NULL;
 8004fea:	2300      	movs	r3, #0
 8004fec:	60fb      	str	r3, [r7, #12]

    bytes = (const pb_bytes_array_t*)field->pData;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	69db      	ldr	r3, [r3, #28]
 8004ff2:	60fb      	str	r3, [r7, #12]
    
    if (bytes == NULL)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d106      	bne.n	8005008 <pb_enc_bytes+0x28>
    {
        /* Treat null pointer as an empty bytes field */
        return pb_encode_string(stream, NULL, 0);
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7ff fe34 	bl	8004c6c <pb_encode_string>
 8005004:	4603      	mov	r3, r0
 8005006:	e022      	b.n	800504e <pb_enc_bytes+0x6e>
    }
    
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	7d9b      	ldrb	r3, [r3, #22]
 800500c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d113      	bne.n	800503c <pb_enc_bytes+0x5c>
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	881b      	ldrh	r3, [r3, #0]
 8005018:	461a      	mov	r2, r3
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	8a5b      	ldrh	r3, [r3, #18]
 800501e:	3b02      	subs	r3, #2
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
 8005020:	429a      	cmp	r2, r3
 8005022:	d90b      	bls.n	800503c <pb_enc_bytes+0x5c>
    {
        PB_RETURN_ERROR(stream, "bytes size exceeded");
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d002      	beq.n	8005032 <pb_enc_bytes+0x52>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	691b      	ldr	r3, [r3, #16]
 8005030:	e000      	b.n	8005034 <pb_enc_bytes+0x54>
 8005032:	4b09      	ldr	r3, [pc, #36]	@ (8005058 <pb_enc_bytes+0x78>)
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	6113      	str	r3, [r2, #16]
 8005038:	2300      	movs	r3, #0
 800503a:	e008      	b.n	800504e <pb_enc_bytes+0x6e>
    }
    
    return pb_encode_string(stream, bytes->bytes, (size_t)bytes->size);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	1c99      	adds	r1, r3, #2
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	881b      	ldrh	r3, [r3, #0]
 8005044:	461a      	mov	r2, r3
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f7ff fe10 	bl	8004c6c <pb_encode_string>
 800504c:	4603      	mov	r3, r0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	08009e78 	.word	0x08009e78

0800505c <pb_enc_string>:

static bool checkreturn pb_enc_string(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b086      	sub	sp, #24
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
    size_t size = 0;
 8005066:	2300      	movs	r3, #0
 8005068:	617b      	str	r3, [r7, #20]
    size_t max_size = (size_t)field->data_size;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	8a5b      	ldrh	r3, [r3, #18]
 800506e:	613b      	str	r3, [r7, #16]
    const char *str = (const char*)field->pData;
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	60bb      	str	r3, [r7, #8]
    
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	7d9b      	ldrb	r3, [r3, #22]
 800507a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800507e:	2b80      	cmp	r3, #128	@ 0x80
 8005080:	d103      	bne.n	800508a <pb_enc_string+0x2e>
    {
        max_size = (size_t)-1;
 8005082:	f04f 33ff 	mov.w	r3, #4294967295
 8005086:	613b      	str	r3, [r7, #16]
 8005088:	e011      	b.n	80050ae <pb_enc_string+0x52>
        /* pb_dec_string() assumes string fields end with a null
         * terminator when the type isn't PB_ATYPE_POINTER, so we
         * shouldn't allow more than max-1 bytes to be written to
         * allow space for the null terminator.
         */
        if (max_size == 0)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10b      	bne.n	80050a8 <pb_enc_string+0x4c>
            PB_RETURN_ERROR(stream, "zero-length string");
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <pb_enc_string+0x42>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	e000      	b.n	80050a0 <pb_enc_string+0x44>
 800509e:	4b1c      	ldr	r3, [pc, #112]	@ (8005110 <pb_enc_string+0xb4>)
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	6113      	str	r3, [r2, #16]
 80050a4:	2300      	movs	r3, #0
 80050a6:	e02f      	b.n	8005108 <pb_enc_string+0xac>

        max_size -= 1;
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	613b      	str	r3, [r7, #16]
    }


    if (str == NULL)
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d102      	bne.n	80050ba <pb_enc_string+0x5e>
    {
        size = 0; /* Treat null pointer as an empty string */
 80050b4:	2300      	movs	r3, #0
 80050b6:	617b      	str	r3, [r7, #20]
 80050b8:	e020      	b.n	80050fc <pb_enc_string+0xa0>
    }
    else
    {
        const char *p = str;
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	60fb      	str	r3, [r7, #12]

        /* strnlen() is not always available, so just use a loop */
        while (size < max_size && *p != '\0')
 80050be:	e005      	b.n	80050cc <pb_enc_string+0x70>
        {
            size++;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	3301      	adds	r3, #1
 80050c4:	617b      	str	r3, [r7, #20]
            p++;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	3301      	adds	r3, #1
 80050ca:	60fb      	str	r3, [r7, #12]
        while (size < max_size && *p != '\0')
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d203      	bcs.n	80050dc <pb_enc_string+0x80>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1f1      	bne.n	80050c0 <pb_enc_string+0x64>
        }

        if (*p != '\0')
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00b      	beq.n	80050fc <pb_enc_string+0xa0>
        {
            PB_RETURN_ERROR(stream, "unterminated string");
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d002      	beq.n	80050f2 <pb_enc_string+0x96>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	e000      	b.n	80050f4 <pb_enc_string+0x98>
 80050f2:	4b08      	ldr	r3, [pc, #32]	@ (8005114 <pb_enc_string+0xb8>)
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	6113      	str	r3, [r2, #16]
 80050f8:	2300      	movs	r3, #0
 80050fa:	e005      	b.n	8005108 <pb_enc_string+0xac>
#ifdef PB_VALIDATE_UTF8
    if (!pb_validate_utf8(str))
        PB_RETURN_ERROR(stream, "invalid utf8");
#endif

    return pb_encode_string(stream, (const pb_byte_t*)str, size);
 80050fc:	697a      	ldr	r2, [r7, #20]
 80050fe:	68b9      	ldr	r1, [r7, #8]
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f7ff fdb3 	bl	8004c6c <pb_encode_string>
 8005106:	4603      	mov	r3, r0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3718      	adds	r7, #24
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	08009e8c 	.word	0x08009e8c
 8005114:	08009ea0 	.word	0x08009ea0

08005118 <pb_enc_submessage>:

static bool checkreturn pb_enc_submessage(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b084      	sub	sp, #16
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
    if (field->submsg_desc == NULL)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10b      	bne.n	8005142 <pb_enc_submessage+0x2a>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <pb_enc_submessage+0x20>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	e000      	b.n	800513a <pb_enc_submessage+0x22>
 8005138:	4b19      	ldr	r3, [pc, #100]	@ (80051a0 <pb_enc_submessage+0x88>)
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	6113      	str	r3, [r2, #16]
 800513e:	2300      	movs	r3, #0
 8005140:	e029      	b.n	8005196 <pb_enc_submessage+0x7e>

    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	7d9b      	ldrb	r3, [r3, #22]
 8005146:	f003 030f 	and.w	r3, r3, #15
 800514a:	2b09      	cmp	r3, #9
 800514c:	d11a      	bne.n	8005184 <pb_enc_submessage+0x6c>
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d016      	beq.n	8005184 <pb_enc_submessage+0x6c>
    {
        /* Message callback is stored right before pSize. */
        pb_callback_t *callback = (pb_callback_t*)field->pSize - 1;
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	3b08      	subs	r3, #8
 800515c:	60fb      	str	r3, [r7, #12]
        if (callback->funcs.encode)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00e      	beq.n	8005184 <pb_enc_submessage+0x6c>
        {
            if (!callback->funcs.encode(stream, field, &callback->arg))
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	3204      	adds	r2, #4
 800516e:	6839      	ldr	r1, [r7, #0]
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	4798      	blx	r3
 8005174:	4603      	mov	r3, r0
 8005176:	f083 0301 	eor.w	r3, r3, #1
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <pb_enc_submessage+0x6c>
                return false;
 8005180:	2300      	movs	r3, #0
 8005182:	e008      	b.n	8005196 <pb_enc_submessage+0x7e>
        }
    }
    
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	69db      	ldr	r3, [r3, #28]
 800518c:	461a      	mov	r2, r3
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7ff fd8e 	bl	8004cb0 <pb_encode_submessage>
 8005194:	4603      	mov	r3, r0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	08009eb4 	.word	0x08009eb4

080051a4 <pb_enc_fixed_length_bytes>:

static bool checkreturn pb_enc_fixed_length_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	69d9      	ldr	r1, [r3, #28]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	8a5b      	ldrh	r3, [r3, #18]
 80051b6:	461a      	mov	r2, r3
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f7ff fd57 	bl	8004c6c <pb_encode_string>
 80051be:	4603      	mov	r3, r0
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3708      	adds	r7, #8
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <timer_init>:

uint16_t timer_counter[MAX_TIMER];
uint8_t  timer_flag[MAX_TIMER];


void timer_init(void) {
 80051c8:	b580      	push	{r7, lr}
 80051ca:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 80051cc:	4802      	ldr	r0, [pc, #8]	@ (80051d8 <timer_init+0x10>)
 80051ce:	f002 ff45 	bl	800805c <HAL_TIM_Base_Start_IT>
}
 80051d2:	bf00      	nop
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	2000063c 	.word	0x2000063c

080051dc <timer_set>:

void timer_set(uint8_t index, uint16_t duration) {
 80051dc:	b480      	push	{r7}
 80051de:	b083      	sub	sp, #12
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	4603      	mov	r3, r0
 80051e4:	460a      	mov	r2, r1
 80051e6:	71fb      	strb	r3, [r7, #7]
 80051e8:	4613      	mov	r3, r2
 80051ea:	80bb      	strh	r3, [r7, #4]
	timer_counter[index] = duration;
 80051ec:	79fb      	ldrb	r3, [r7, #7]
 80051ee:	4907      	ldr	r1, [pc, #28]	@ (800520c <timer_set+0x30>)
 80051f0:	88ba      	ldrh	r2, [r7, #4]
 80051f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	timer_flag[index] = 0;
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	4a05      	ldr	r2, [pc, #20]	@ (8005210 <timer_set+0x34>)
 80051fa:	2100      	movs	r1, #0
 80051fc:	54d1      	strb	r1, [r2, r3]
}
 80051fe:	bf00      	nop
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	200005d0 	.word	0x200005d0
 8005210:	200005dc 	.word	0x200005dc

08005214 <timer_isExpired>:

uint8_t timer_isExpired(uint8_t index) {
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	4603      	mov	r3, r0
 800521c:	71fb      	strb	r3, [r7, #7]
	if (timer_flag[index] == 1) {
 800521e:	79fb      	ldrb	r3, [r7, #7]
 8005220:	4a06      	ldr	r2, [pc, #24]	@ (800523c <timer_isExpired+0x28>)
 8005222:	5cd3      	ldrb	r3, [r2, r3]
 8005224:	2b01      	cmp	r3, #1
 8005226:	d101      	bne.n	800522c <timer_isExpired+0x18>
		return 1;
 8005228:	2301      	movs	r3, #1
 800522a:	e000      	b.n	800522e <timer_isExpired+0x1a>
	}
	return 0;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	370c      	adds	r7, #12
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	200005dc 	.word	0x200005dc

08005240 <timer_run>:

void timer_run(void) {
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 8005246:	2300      	movs	r3, #0
 8005248:	71fb      	strb	r3, [r7, #7]
 800524a:	e01b      	b.n	8005284 <timer_run+0x44>
		if (timer_counter[i] > 0) {
 800524c:	79fb      	ldrb	r3, [r7, #7]
 800524e:	4a12      	ldr	r2, [pc, #72]	@ (8005298 <timer_run+0x58>)
 8005250:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d012      	beq.n	800527e <timer_run+0x3e>
			timer_counter[i]--;
 8005258:	79fb      	ldrb	r3, [r7, #7]
 800525a:	4a0f      	ldr	r2, [pc, #60]	@ (8005298 <timer_run+0x58>)
 800525c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005260:	3a01      	subs	r2, #1
 8005262:	b291      	uxth	r1, r2
 8005264:	4a0c      	ldr	r2, [pc, #48]	@ (8005298 <timer_run+0x58>)
 8005266:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if (timer_counter[i] <= 0) {
 800526a:	79fb      	ldrb	r3, [r7, #7]
 800526c:	4a0a      	ldr	r2, [pc, #40]	@ (8005298 <timer_run+0x58>)
 800526e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d103      	bne.n	800527e <timer_run+0x3e>
				timer_flag[i] = 1;
 8005276:	79fb      	ldrb	r3, [r7, #7]
 8005278:	4a08      	ldr	r2, [pc, #32]	@ (800529c <timer_run+0x5c>)
 800527a:	2101      	movs	r1, #1
 800527c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 800527e:	79fb      	ldrb	r3, [r7, #7]
 8005280:	3301      	adds	r3, #1
 8005282:	71fb      	strb	r3, [r7, #7]
 8005284:	79fb      	ldrb	r3, [r7, #7]
 8005286:	2b04      	cmp	r3, #4
 8005288:	d9e0      	bls.n	800524c <timer_run+0xc>
			}
		}
	}
}
 800528a:	bf00      	nop
 800528c:	bf00      	nop
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr
 8005298:	200005d0 	.word	0x200005d0
 800529c:	200005dc 	.word	0x200005dc

080052a0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80052a4:	4b17      	ldr	r3, [pc, #92]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052a6:	4a18      	ldr	r2, [pc, #96]	@ (8005308 <MX_SPI1_Init+0x68>)
 80052a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80052aa:	4b16      	ldr	r3, [pc, #88]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80052b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80052b2:	4b14      	ldr	r3, [pc, #80]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80052b8:	4b12      	ldr	r3, [pc, #72]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80052be:	4b11      	ldr	r3, [pc, #68]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052c0:	2200      	movs	r2, #0
 80052c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80052c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80052ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052d2:	4b0c      	ldr	r3, [pc, #48]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80052d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052da:	2200      	movs	r2, #0
 80052dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80052de:	4b09      	ldr	r3, [pc, #36]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052e4:	4b07      	ldr	r3, [pc, #28]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80052ea:	4b06      	ldr	r3, [pc, #24]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052ec:	220a      	movs	r2, #10
 80052ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80052f0:	4804      	ldr	r0, [pc, #16]	@ (8005304 <MX_SPI1_Init+0x64>)
 80052f2:	f002 f98d 	bl	8007610 <HAL_SPI_Init>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80052fc:	f7fc fb21 	bl	8001942 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005300:	bf00      	nop
 8005302:	bd80      	pop	{r7, pc}
 8005304:	200005e4 	.word	0x200005e4
 8005308:	40013000 	.word	0x40013000

0800530c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b08a      	sub	sp, #40	@ 0x28
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005314:	f107 0314 	add.w	r3, r7, #20
 8005318:	2200      	movs	r2, #0
 800531a:	601a      	str	r2, [r3, #0]
 800531c:	605a      	str	r2, [r3, #4]
 800531e:	609a      	str	r2, [r3, #8]
 8005320:	60da      	str	r2, [r3, #12]
 8005322:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a19      	ldr	r2, [pc, #100]	@ (8005390 <HAL_SPI_MspInit+0x84>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d12b      	bne.n	8005386 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800532e:	2300      	movs	r3, #0
 8005330:	613b      	str	r3, [r7, #16]
 8005332:	4b18      	ldr	r3, [pc, #96]	@ (8005394 <HAL_SPI_MspInit+0x88>)
 8005334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005336:	4a17      	ldr	r2, [pc, #92]	@ (8005394 <HAL_SPI_MspInit+0x88>)
 8005338:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800533c:	6453      	str	r3, [r2, #68]	@ 0x44
 800533e:	4b15      	ldr	r3, [pc, #84]	@ (8005394 <HAL_SPI_MspInit+0x88>)
 8005340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005342:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005346:	613b      	str	r3, [r7, #16]
 8005348:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800534a:	2300      	movs	r3, #0
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	4b11      	ldr	r3, [pc, #68]	@ (8005394 <HAL_SPI_MspInit+0x88>)
 8005350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005352:	4a10      	ldr	r2, [pc, #64]	@ (8005394 <HAL_SPI_MspInit+0x88>)
 8005354:	f043 0302 	orr.w	r3, r3, #2
 8005358:	6313      	str	r3, [r2, #48]	@ 0x30
 800535a:	4b0e      	ldr	r3, [pc, #56]	@ (8005394 <HAL_SPI_MspInit+0x88>)
 800535c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800535e:	f003 0302 	and.w	r3, r3, #2
 8005362:	60fb      	str	r3, [r7, #12]
 8005364:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005366:	2338      	movs	r3, #56	@ 0x38
 8005368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800536a:	2302      	movs	r3, #2
 800536c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800536e:	2300      	movs	r3, #0
 8005370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005372:	2303      	movs	r3, #3
 8005374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005376:	2305      	movs	r3, #5
 8005378:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800537a:	f107 0314 	add.w	r3, r7, #20
 800537e:	4619      	mov	r1, r3
 8005380:	4805      	ldr	r0, [pc, #20]	@ (8005398 <HAL_SPI_MspInit+0x8c>)
 8005382:	f001 f9f3 	bl	800676c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005386:	bf00      	nop
 8005388:	3728      	adds	r7, #40	@ 0x28
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop
 8005390:	40013000 	.word	0x40013000
 8005394:	40023800 	.word	0x40023800
 8005398:	40020400 	.word	0x40020400

0800539c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053a2:	2300      	movs	r3, #0
 80053a4:	607b      	str	r3, [r7, #4]
 80053a6:	4b10      	ldr	r3, [pc, #64]	@ (80053e8 <HAL_MspInit+0x4c>)
 80053a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053aa:	4a0f      	ldr	r2, [pc, #60]	@ (80053e8 <HAL_MspInit+0x4c>)
 80053ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80053b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80053b2:	4b0d      	ldr	r3, [pc, #52]	@ (80053e8 <HAL_MspInit+0x4c>)
 80053b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053ba:	607b      	str	r3, [r7, #4]
 80053bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80053be:	2300      	movs	r3, #0
 80053c0:	603b      	str	r3, [r7, #0]
 80053c2:	4b09      	ldr	r3, [pc, #36]	@ (80053e8 <HAL_MspInit+0x4c>)
 80053c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c6:	4a08      	ldr	r2, [pc, #32]	@ (80053e8 <HAL_MspInit+0x4c>)
 80053c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80053ce:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <HAL_MspInit+0x4c>)
 80053d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053d6:	603b      	str	r3, [r7, #0]
 80053d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80053da:	bf00      	nop
 80053dc:	370c      	adds	r7, #12
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	40023800 	.word	0x40023800

080053ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80053ec:	b480      	push	{r7}
 80053ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80053f0:	bf00      	nop
 80053f2:	e7fd      	b.n	80053f0 <NMI_Handler+0x4>

080053f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80053f8:	bf00      	nop
 80053fa:	e7fd      	b.n	80053f8 <HardFault_Handler+0x4>

080053fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80053fc:	b480      	push	{r7}
 80053fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005400:	bf00      	nop
 8005402:	e7fd      	b.n	8005400 <MemManage_Handler+0x4>

08005404 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005404:	b480      	push	{r7}
 8005406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005408:	bf00      	nop
 800540a:	e7fd      	b.n	8005408 <BusFault_Handler+0x4>

0800540c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005410:	bf00      	nop
 8005412:	e7fd      	b.n	8005410 <UsageFault_Handler+0x4>

08005414 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005414:	b480      	push	{r7}
 8005416:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005418:	bf00      	nop
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr

08005422 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005422:	b480      	push	{r7}
 8005424:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005426:	bf00      	nop
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005430:	b480      	push	{r7}
 8005432:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005434:	bf00      	nop
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr

0800543e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005442:	f000 fa5f 	bl	8005904 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005446:	bf00      	nop
 8005448:	bd80      	pop	{r7, pc}
	...

0800544c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005450:	4802      	ldr	r0, [pc, #8]	@ (800545c <TIM3_IRQHandler+0x10>)
 8005452:	f002 fe73 	bl	800813c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005456:	bf00      	nop
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	2000063c 	.word	0x2000063c

08005460 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005464:	4802      	ldr	r0, [pc, #8]	@ (8005470 <USART3_IRQHandler+0x10>)
 8005466:	f003 fb19 	bl	8008a9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800546a:	bf00      	nop
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	20000714 	.word	0x20000714

08005474 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005478:	4802      	ldr	r0, [pc, #8]	@ (8005484 <DMA2_Stream0_IRQHandler+0x10>)
 800547a:	f000 ff3b 	bl	80062f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800547e:	bf00      	nop
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	2000027c 	.word	0x2000027c

08005488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005488:	b480      	push	{r7}
 800548a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800548c:	4b06      	ldr	r3, [pc, #24]	@ (80054a8 <SystemInit+0x20>)
 800548e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005492:	4a05      	ldr	r2, [pc, #20]	@ (80054a8 <SystemInit+0x20>)
 8005494:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005498:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800549c:	bf00      	nop
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	e000ed00 	.word	0xe000ed00

080054ac <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80054b2:	f107 0308 	add.w	r3, r7, #8
 80054b6:	2200      	movs	r2, #0
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	605a      	str	r2, [r3, #4]
 80054bc:	609a      	str	r2, [r3, #8]
 80054be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054c0:	463b      	mov	r3, r7
 80054c2:	2200      	movs	r2, #0
 80054c4:	601a      	str	r2, [r3, #0]
 80054c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80054c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005540 <MX_TIM3_Init+0x94>)
 80054ca:	4a1e      	ldr	r2, [pc, #120]	@ (8005544 <MX_TIM3_Init+0x98>)
 80054cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80054ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005540 <MX_TIM3_Init+0x94>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054d4:	4b1a      	ldr	r3, [pc, #104]	@ (8005540 <MX_TIM3_Init+0x94>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80054da:	4b19      	ldr	r3, [pc, #100]	@ (8005540 <MX_TIM3_Init+0x94>)
 80054dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80054e0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80054e2:	4b17      	ldr	r3, [pc, #92]	@ (8005540 <MX_TIM3_Init+0x94>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80054e8:	4b15      	ldr	r3, [pc, #84]	@ (8005540 <MX_TIM3_Init+0x94>)
 80054ea:	2200      	movs	r2, #0
 80054ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80054ee:	4814      	ldr	r0, [pc, #80]	@ (8005540 <MX_TIM3_Init+0x94>)
 80054f0:	f002 fd64 	bl	8007fbc <HAL_TIM_Base_Init>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80054fa:	f7fc fa22 	bl	8001942 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80054fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005502:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005504:	f107 0308 	add.w	r3, r7, #8
 8005508:	4619      	mov	r1, r3
 800550a:	480d      	ldr	r0, [pc, #52]	@ (8005540 <MX_TIM3_Init+0x94>)
 800550c:	f002 ff06 	bl	800831c <HAL_TIM_ConfigClockSource>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8005516:	f7fc fa14 	bl	8001942 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800551a:	2300      	movs	r3, #0
 800551c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800551e:	2300      	movs	r3, #0
 8005520:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005522:	463b      	mov	r3, r7
 8005524:	4619      	mov	r1, r3
 8005526:	4806      	ldr	r0, [pc, #24]	@ (8005540 <MX_TIM3_Init+0x94>)
 8005528:	f003 f928 	bl	800877c <HAL_TIMEx_MasterConfigSynchronization>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8005532:	f7fc fa06 	bl	8001942 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005536:	bf00      	nop
 8005538:	3718      	adds	r7, #24
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	2000063c 	.word	0x2000063c
 8005544:	40000400 	.word	0x40000400

08005548 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a0e      	ldr	r2, [pc, #56]	@ (8005590 <HAL_TIM_Base_MspInit+0x48>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d115      	bne.n	8005586 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800555a:	2300      	movs	r3, #0
 800555c:	60fb      	str	r3, [r7, #12]
 800555e:	4b0d      	ldr	r3, [pc, #52]	@ (8005594 <HAL_TIM_Base_MspInit+0x4c>)
 8005560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005562:	4a0c      	ldr	r2, [pc, #48]	@ (8005594 <HAL_TIM_Base_MspInit+0x4c>)
 8005564:	f043 0302 	orr.w	r3, r3, #2
 8005568:	6413      	str	r3, [r2, #64]	@ 0x40
 800556a:	4b0a      	ldr	r3, [pc, #40]	@ (8005594 <HAL_TIM_Base_MspInit+0x4c>)
 800556c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	60fb      	str	r3, [r7, #12]
 8005574:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005576:	2200      	movs	r2, #0
 8005578:	2100      	movs	r1, #0
 800557a:	201d      	movs	r0, #29
 800557c:	f000 fd43 	bl	8006006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005580:	201d      	movs	r0, #29
 8005582:	f000 fd5c 	bl	800603e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8005586:	bf00      	nop
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40000400 	.word	0x40000400
 8005594:	40023800 	.word	0x40023800

08005598 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800559c:	4b11      	ldr	r3, [pc, #68]	@ (80055e4 <MX_USART1_UART_Init+0x4c>)
 800559e:	4a12      	ldr	r2, [pc, #72]	@ (80055e8 <MX_USART1_UART_Init+0x50>)
 80055a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80055a2:	4b10      	ldr	r3, [pc, #64]	@ (80055e4 <MX_USART1_UART_Init+0x4c>)
 80055a4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80055a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80055aa:	4b0e      	ldr	r3, [pc, #56]	@ (80055e4 <MX_USART1_UART_Init+0x4c>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80055b0:	4b0c      	ldr	r3, [pc, #48]	@ (80055e4 <MX_USART1_UART_Init+0x4c>)
 80055b2:	2200      	movs	r2, #0
 80055b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80055b6:	4b0b      	ldr	r3, [pc, #44]	@ (80055e4 <MX_USART1_UART_Init+0x4c>)
 80055b8:	2200      	movs	r2, #0
 80055ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80055bc:	4b09      	ldr	r3, [pc, #36]	@ (80055e4 <MX_USART1_UART_Init+0x4c>)
 80055be:	220c      	movs	r2, #12
 80055c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80055c2:	4b08      	ldr	r3, [pc, #32]	@ (80055e4 <MX_USART1_UART_Init+0x4c>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80055c8:	4b06      	ldr	r3, [pc, #24]	@ (80055e4 <MX_USART1_UART_Init+0x4c>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80055ce:	4805      	ldr	r0, [pc, #20]	@ (80055e4 <MX_USART1_UART_Init+0x4c>)
 80055d0:	f003 f964 	bl	800889c <HAL_UART_Init>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d001      	beq.n	80055de <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80055da:	f7fc f9b2 	bl	8001942 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80055de:	bf00      	nop
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	20000684 	.word	0x20000684
 80055e8:	40011000 	.word	0x40011000

080055ec <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80055f0:	4b11      	ldr	r3, [pc, #68]	@ (8005638 <MX_USART2_UART_Init+0x4c>)
 80055f2:	4a12      	ldr	r2, [pc, #72]	@ (800563c <MX_USART2_UART_Init+0x50>)
 80055f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80055f6:	4b10      	ldr	r3, [pc, #64]	@ (8005638 <MX_USART2_UART_Init+0x4c>)
 80055f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80055fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80055fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005638 <MX_USART2_UART_Init+0x4c>)
 8005600:	2200      	movs	r2, #0
 8005602:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005604:	4b0c      	ldr	r3, [pc, #48]	@ (8005638 <MX_USART2_UART_Init+0x4c>)
 8005606:	2200      	movs	r2, #0
 8005608:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800560a:	4b0b      	ldr	r3, [pc, #44]	@ (8005638 <MX_USART2_UART_Init+0x4c>)
 800560c:	2200      	movs	r2, #0
 800560e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005610:	4b09      	ldr	r3, [pc, #36]	@ (8005638 <MX_USART2_UART_Init+0x4c>)
 8005612:	220c      	movs	r2, #12
 8005614:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005616:	4b08      	ldr	r3, [pc, #32]	@ (8005638 <MX_USART2_UART_Init+0x4c>)
 8005618:	2200      	movs	r2, #0
 800561a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800561c:	4b06      	ldr	r3, [pc, #24]	@ (8005638 <MX_USART2_UART_Init+0x4c>)
 800561e:	2200      	movs	r2, #0
 8005620:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005622:	4805      	ldr	r0, [pc, #20]	@ (8005638 <MX_USART2_UART_Init+0x4c>)
 8005624:	f003 f93a 	bl	800889c <HAL_UART_Init>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800562e:	f7fc f988 	bl	8001942 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005632:	bf00      	nop
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	200006cc 	.word	0x200006cc
 800563c:	40004400 	.word	0x40004400

08005640 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005644:	4b11      	ldr	r3, [pc, #68]	@ (800568c <MX_USART3_UART_Init+0x4c>)
 8005646:	4a12      	ldr	r2, [pc, #72]	@ (8005690 <MX_USART3_UART_Init+0x50>)
 8005648:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800564a:	4b10      	ldr	r3, [pc, #64]	@ (800568c <MX_USART3_UART_Init+0x4c>)
 800564c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005650:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005652:	4b0e      	ldr	r3, [pc, #56]	@ (800568c <MX_USART3_UART_Init+0x4c>)
 8005654:	2200      	movs	r2, #0
 8005656:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005658:	4b0c      	ldr	r3, [pc, #48]	@ (800568c <MX_USART3_UART_Init+0x4c>)
 800565a:	2200      	movs	r2, #0
 800565c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800565e:	4b0b      	ldr	r3, [pc, #44]	@ (800568c <MX_USART3_UART_Init+0x4c>)
 8005660:	2200      	movs	r2, #0
 8005662:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005664:	4b09      	ldr	r3, [pc, #36]	@ (800568c <MX_USART3_UART_Init+0x4c>)
 8005666:	220c      	movs	r2, #12
 8005668:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800566a:	4b08      	ldr	r3, [pc, #32]	@ (800568c <MX_USART3_UART_Init+0x4c>)
 800566c:	2200      	movs	r2, #0
 800566e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005670:	4b06      	ldr	r3, [pc, #24]	@ (800568c <MX_USART3_UART_Init+0x4c>)
 8005672:	2200      	movs	r2, #0
 8005674:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005676:	4805      	ldr	r0, [pc, #20]	@ (800568c <MX_USART3_UART_Init+0x4c>)
 8005678:	f003 f910 	bl	800889c <HAL_UART_Init>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8005682:	f7fc f95e 	bl	8001942 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005686:	bf00      	nop
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	20000714 	.word	0x20000714
 8005690:	40004800 	.word	0x40004800

08005694 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b08e      	sub	sp, #56	@ 0x38
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800569c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	605a      	str	r2, [r3, #4]
 80056a6:	609a      	str	r2, [r3, #8]
 80056a8:	60da      	str	r2, [r3, #12]
 80056aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a50      	ldr	r2, [pc, #320]	@ (80057f4 <HAL_UART_MspInit+0x160>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d12d      	bne.n	8005712 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80056b6:	2300      	movs	r3, #0
 80056b8:	623b      	str	r3, [r7, #32]
 80056ba:	4b4f      	ldr	r3, [pc, #316]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 80056bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056be:	4a4e      	ldr	r2, [pc, #312]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 80056c0:	f043 0310 	orr.w	r3, r3, #16
 80056c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80056c6:	4b4c      	ldr	r3, [pc, #304]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 80056c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ca:	f003 0310 	and.w	r3, r3, #16
 80056ce:	623b      	str	r3, [r7, #32]
 80056d0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056d2:	2300      	movs	r3, #0
 80056d4:	61fb      	str	r3, [r7, #28]
 80056d6:	4b48      	ldr	r3, [pc, #288]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 80056d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056da:	4a47      	ldr	r2, [pc, #284]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 80056dc:	f043 0301 	orr.w	r3, r3, #1
 80056e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80056e2:	4b45      	ldr	r3, [pc, #276]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 80056e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e6:	f003 0301 	and.w	r3, r3, #1
 80056ea:	61fb      	str	r3, [r7, #28]
 80056ec:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80056ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80056f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056f4:	2302      	movs	r3, #2
 80056f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056f8:	2300      	movs	r3, #0
 80056fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056fc:	2303      	movs	r3, #3
 80056fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005700:	2307      	movs	r3, #7
 8005702:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005704:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005708:	4619      	mov	r1, r3
 800570a:	483c      	ldr	r0, [pc, #240]	@ (80057fc <HAL_UART_MspInit+0x168>)
 800570c:	f001 f82e 	bl	800676c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005710:	e06b      	b.n	80057ea <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART2)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a3a      	ldr	r2, [pc, #232]	@ (8005800 <HAL_UART_MspInit+0x16c>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d12c      	bne.n	8005776 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 800571c:	2300      	movs	r3, #0
 800571e:	61bb      	str	r3, [r7, #24]
 8005720:	4b35      	ldr	r3, [pc, #212]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 8005722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005724:	4a34      	ldr	r2, [pc, #208]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 8005726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800572a:	6413      	str	r3, [r2, #64]	@ 0x40
 800572c:	4b32      	ldr	r3, [pc, #200]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 800572e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005734:	61bb      	str	r3, [r7, #24]
 8005736:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005738:	2300      	movs	r3, #0
 800573a:	617b      	str	r3, [r7, #20]
 800573c:	4b2e      	ldr	r3, [pc, #184]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 800573e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005740:	4a2d      	ldr	r2, [pc, #180]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 8005742:	f043 0301 	orr.w	r3, r3, #1
 8005746:	6313      	str	r3, [r2, #48]	@ 0x30
 8005748:	4b2b      	ldr	r3, [pc, #172]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 800574a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800574c:	f003 0301 	and.w	r3, r3, #1
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005754:	230c      	movs	r3, #12
 8005756:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005758:	2302      	movs	r3, #2
 800575a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800575c:	2300      	movs	r3, #0
 800575e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005760:	2303      	movs	r3, #3
 8005762:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005764:	2307      	movs	r3, #7
 8005766:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800576c:	4619      	mov	r1, r3
 800576e:	4823      	ldr	r0, [pc, #140]	@ (80057fc <HAL_UART_MspInit+0x168>)
 8005770:	f000 fffc 	bl	800676c <HAL_GPIO_Init>
}
 8005774:	e039      	b.n	80057ea <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART3)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a22      	ldr	r2, [pc, #136]	@ (8005804 <HAL_UART_MspInit+0x170>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d134      	bne.n	80057ea <HAL_UART_MspInit+0x156>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005780:	2300      	movs	r3, #0
 8005782:	613b      	str	r3, [r7, #16]
 8005784:	4b1c      	ldr	r3, [pc, #112]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 8005786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005788:	4a1b      	ldr	r2, [pc, #108]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 800578a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800578e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005790:	4b19      	ldr	r3, [pc, #100]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 8005792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005794:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005798:	613b      	str	r3, [r7, #16]
 800579a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800579c:	2300      	movs	r3, #0
 800579e:	60fb      	str	r3, [r7, #12]
 80057a0:	4b15      	ldr	r3, [pc, #84]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 80057a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a4:	4a14      	ldr	r2, [pc, #80]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 80057a6:	f043 0304 	orr.w	r3, r3, #4
 80057aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80057ac:	4b12      	ldr	r3, [pc, #72]	@ (80057f8 <HAL_UART_MspInit+0x164>)
 80057ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b0:	f003 0304 	and.w	r3, r3, #4
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80057b8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80057bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057be:	2302      	movs	r3, #2
 80057c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057c2:	2300      	movs	r3, #0
 80057c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057c6:	2303      	movs	r3, #3
 80057c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80057ca:	2307      	movs	r3, #7
 80057cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80057d2:	4619      	mov	r1, r3
 80057d4:	480c      	ldr	r0, [pc, #48]	@ (8005808 <HAL_UART_MspInit+0x174>)
 80057d6:	f000 ffc9 	bl	800676c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80057da:	2200      	movs	r2, #0
 80057dc:	2100      	movs	r1, #0
 80057de:	2027      	movs	r0, #39	@ 0x27
 80057e0:	f000 fc11 	bl	8006006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80057e4:	2027      	movs	r0, #39	@ 0x27
 80057e6:	f000 fc2a 	bl	800603e <HAL_NVIC_EnableIRQ>
}
 80057ea:	bf00      	nop
 80057ec:	3738      	adds	r7, #56	@ 0x38
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	40011000 	.word	0x40011000
 80057f8:	40023800 	.word	0x40023800
 80057fc:	40020000 	.word	0x40020000
 8005800:	40004400 	.word	0x40004400
 8005804:	40004800 	.word	0x40004800
 8005808:	40020800 	.word	0x40020800

0800580c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800580c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005844 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005810:	f7ff fe3a 	bl	8005488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005814:	480c      	ldr	r0, [pc, #48]	@ (8005848 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005816:	490d      	ldr	r1, [pc, #52]	@ (800584c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005818:	4a0d      	ldr	r2, [pc, #52]	@ (8005850 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800581a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800581c:	e002      	b.n	8005824 <LoopCopyDataInit>

0800581e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800581e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005820:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005822:	3304      	adds	r3, #4

08005824 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005824:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005826:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005828:	d3f9      	bcc.n	800581e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800582a:	4a0a      	ldr	r2, [pc, #40]	@ (8005854 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800582c:	4c0a      	ldr	r4, [pc, #40]	@ (8005858 <LoopFillZerobss+0x22>)
  movs r3, #0
 800582e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005830:	e001      	b.n	8005836 <LoopFillZerobss>

08005832 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005832:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005834:	3204      	adds	r2, #4

08005836 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005836:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005838:	d3fb      	bcc.n	8005832 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800583a:	f004 f973 	bl	8009b24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800583e:	f7fb ff6f 	bl	8001720 <main>
  bx  lr    
 8005842:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005844:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800584c:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 8005850:	0800ceb4 	.word	0x0800ceb4
  ldr r2, =_sbss
 8005854:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8005858:	20000760 	.word	0x20000760

0800585c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800585c:	e7fe      	b.n	800585c <ADC_IRQHandler>
	...

08005860 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005864:	4b0e      	ldr	r3, [pc, #56]	@ (80058a0 <HAL_Init+0x40>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a0d      	ldr	r2, [pc, #52]	@ (80058a0 <HAL_Init+0x40>)
 800586a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800586e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005870:	4b0b      	ldr	r3, [pc, #44]	@ (80058a0 <HAL_Init+0x40>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a0a      	ldr	r2, [pc, #40]	@ (80058a0 <HAL_Init+0x40>)
 8005876:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800587a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800587c:	4b08      	ldr	r3, [pc, #32]	@ (80058a0 <HAL_Init+0x40>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a07      	ldr	r2, [pc, #28]	@ (80058a0 <HAL_Init+0x40>)
 8005882:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005886:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005888:	2003      	movs	r0, #3
 800588a:	f000 fbb1 	bl	8005ff0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800588e:	200f      	movs	r0, #15
 8005890:	f000 f808 	bl	80058a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005894:	f7ff fd82 	bl	800539c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	40023c00 	.word	0x40023c00

080058a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80058ac:	4b12      	ldr	r3, [pc, #72]	@ (80058f8 <HAL_InitTick+0x54>)
 80058ae:	681a      	ldr	r2, [r3, #0]
 80058b0:	4b12      	ldr	r3, [pc, #72]	@ (80058fc <HAL_InitTick+0x58>)
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	4619      	mov	r1, r3
 80058b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80058ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80058be:	fbb2 f3f3 	udiv	r3, r2, r3
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 fbc9 	bl	800605a <HAL_SYSTICK_Config>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d001      	beq.n	80058d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e00e      	b.n	80058f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b0f      	cmp	r3, #15
 80058d6:	d80a      	bhi.n	80058ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80058d8:	2200      	movs	r2, #0
 80058da:	6879      	ldr	r1, [r7, #4]
 80058dc:	f04f 30ff 	mov.w	r0, #4294967295
 80058e0:	f000 fb91 	bl	8006006 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80058e4:	4a06      	ldr	r2, [pc, #24]	@ (8005900 <HAL_InitTick+0x5c>)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
 80058ec:	e000      	b.n	80058f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}
 80058f8:	2000020c 	.word	0x2000020c
 80058fc:	20000214 	.word	0x20000214
 8005900:	20000210 	.word	0x20000210

08005904 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005904:	b480      	push	{r7}
 8005906:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005908:	4b06      	ldr	r3, [pc, #24]	@ (8005924 <HAL_IncTick+0x20>)
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	461a      	mov	r2, r3
 800590e:	4b06      	ldr	r3, [pc, #24]	@ (8005928 <HAL_IncTick+0x24>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4413      	add	r3, r2
 8005914:	4a04      	ldr	r2, [pc, #16]	@ (8005928 <HAL_IncTick+0x24>)
 8005916:	6013      	str	r3, [r2, #0]
}
 8005918:	bf00      	nop
 800591a:	46bd      	mov	sp, r7
 800591c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	20000214 	.word	0x20000214
 8005928:	2000075c 	.word	0x2000075c

0800592c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800592c:	b480      	push	{r7}
 800592e:	af00      	add	r7, sp, #0
  return uwTick;
 8005930:	4b03      	ldr	r3, [pc, #12]	@ (8005940 <HAL_GetTick+0x14>)
 8005932:	681b      	ldr	r3, [r3, #0]
}
 8005934:	4618      	mov	r0, r3
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	2000075c 	.word	0x2000075c

08005944 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800594c:	f7ff ffee 	bl	800592c <HAL_GetTick>
 8005950:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800595c:	d005      	beq.n	800596a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800595e:	4b0a      	ldr	r3, [pc, #40]	@ (8005988 <HAL_Delay+0x44>)
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	461a      	mov	r2, r3
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	4413      	add	r3, r2
 8005968:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800596a:	bf00      	nop
 800596c:	f7ff ffde 	bl	800592c <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	429a      	cmp	r2, r3
 800597a:	d8f7      	bhi.n	800596c <HAL_Delay+0x28>
  {
  }
}
 800597c:	bf00      	nop
 800597e:	bf00      	nop
 8005980:	3710      	adds	r7, #16
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	20000214 	.word	0x20000214

0800598c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005994:	2300      	movs	r3, #0
 8005996:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d101      	bne.n	80059a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e033      	b.n	8005a0a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d109      	bne.n	80059be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7fa fe24 	bl	80005f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c2:	f003 0310 	and.w	r3, r3, #16
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d118      	bne.n	80059fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80059d2:	f023 0302 	bic.w	r3, r3, #2
 80059d6:	f043 0202 	orr.w	r2, r3, #2
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f93a 	bl	8005c58 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ee:	f023 0303 	bic.w	r3, r3, #3
 80059f2:	f043 0201 	orr.w	r2, r3, #1
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80059fa:	e001      	b.n	8005a00 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3710      	adds	r7, #16
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
	...

08005a14 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b085      	sub	sp, #20
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <HAL_ADC_ConfigChannel+0x1c>
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	e105      	b.n	8005c3c <HAL_ADC_ConfigChannel+0x228>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b09      	cmp	r3, #9
 8005a3e:	d925      	bls.n	8005a8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68d9      	ldr	r1, [r3, #12]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	4613      	mov	r3, r2
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	4413      	add	r3, r2
 8005a54:	3b1e      	subs	r3, #30
 8005a56:	2207      	movs	r2, #7
 8005a58:	fa02 f303 	lsl.w	r3, r2, r3
 8005a5c:	43da      	mvns	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	400a      	ands	r2, r1
 8005a64:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68d9      	ldr	r1, [r3, #12]
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	4618      	mov	r0, r3
 8005a78:	4603      	mov	r3, r0
 8005a7a:	005b      	lsls	r3, r3, #1
 8005a7c:	4403      	add	r3, r0
 8005a7e:	3b1e      	subs	r3, #30
 8005a80:	409a      	lsls	r2, r3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	430a      	orrs	r2, r1
 8005a88:	60da      	str	r2, [r3, #12]
 8005a8a:	e022      	b.n	8005ad2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	6919      	ldr	r1, [r3, #16]
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	461a      	mov	r2, r3
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	4413      	add	r3, r2
 8005aa0:	2207      	movs	r2, #7
 8005aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa6:	43da      	mvns	r2, r3
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	400a      	ands	r2, r1
 8005aae:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6919      	ldr	r1, [r3, #16]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	689a      	ldr	r2, [r3, #8]
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	005b      	lsls	r3, r3, #1
 8005ac6:	4403      	add	r3, r0
 8005ac8:	409a      	lsls	r2, r3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2b06      	cmp	r3, #6
 8005ad8:	d824      	bhi.n	8005b24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	009b      	lsls	r3, r3, #2
 8005ae8:	4413      	add	r3, r2
 8005aea:	3b05      	subs	r3, #5
 8005aec:	221f      	movs	r2, #31
 8005aee:	fa02 f303 	lsl.w	r3, r2, r3
 8005af2:	43da      	mvns	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	400a      	ands	r2, r1
 8005afa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	4618      	mov	r0, r3
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	4413      	add	r3, r2
 8005b14:	3b05      	subs	r3, #5
 8005b16:	fa00 f203 	lsl.w	r2, r0, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	635a      	str	r2, [r3, #52]	@ 0x34
 8005b22:	e04c      	b.n	8005bbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	2b0c      	cmp	r3, #12
 8005b2a:	d824      	bhi.n	8005b76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	4613      	mov	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	4413      	add	r3, r2
 8005b3c:	3b23      	subs	r3, #35	@ 0x23
 8005b3e:	221f      	movs	r2, #31
 8005b40:	fa02 f303 	lsl.w	r3, r2, r3
 8005b44:	43da      	mvns	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	400a      	ands	r2, r1
 8005b4c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	4613      	mov	r3, r2
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	4413      	add	r3, r2
 8005b66:	3b23      	subs	r3, #35	@ 0x23
 8005b68:	fa00 f203 	lsl.w	r2, r0, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	430a      	orrs	r2, r1
 8005b72:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b74:	e023      	b.n	8005bbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685a      	ldr	r2, [r3, #4]
 8005b80:	4613      	mov	r3, r2
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	4413      	add	r3, r2
 8005b86:	3b41      	subs	r3, #65	@ 0x41
 8005b88:	221f      	movs	r2, #31
 8005b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8e:	43da      	mvns	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	400a      	ands	r2, r1
 8005b96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	685a      	ldr	r2, [r3, #4]
 8005baa:	4613      	mov	r3, r2
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	4413      	add	r3, r2
 8005bb0:	3b41      	subs	r3, #65	@ 0x41
 8005bb2:	fa00 f203 	lsl.w	r2, r0, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005bbe:	4b22      	ldr	r3, [pc, #136]	@ (8005c48 <HAL_ADC_ConfigChannel+0x234>)
 8005bc0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a21      	ldr	r2, [pc, #132]	@ (8005c4c <HAL_ADC_ConfigChannel+0x238>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d109      	bne.n	8005be0 <HAL_ADC_ConfigChannel+0x1cc>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b12      	cmp	r3, #18
 8005bd2:	d105      	bne.n	8005be0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a19      	ldr	r2, [pc, #100]	@ (8005c4c <HAL_ADC_ConfigChannel+0x238>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d123      	bne.n	8005c32 <HAL_ADC_ConfigChannel+0x21e>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2b10      	cmp	r3, #16
 8005bf0:	d003      	beq.n	8005bfa <HAL_ADC_ConfigChannel+0x1e6>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2b11      	cmp	r3, #17
 8005bf8:	d11b      	bne.n	8005c32 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2b10      	cmp	r3, #16
 8005c0c:	d111      	bne.n	8005c32 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005c0e:	4b10      	ldr	r3, [pc, #64]	@ (8005c50 <HAL_ADC_ConfigChannel+0x23c>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a10      	ldr	r2, [pc, #64]	@ (8005c54 <HAL_ADC_ConfigChannel+0x240>)
 8005c14:	fba2 2303 	umull	r2, r3, r2, r3
 8005c18:	0c9a      	lsrs	r2, r3, #18
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	4413      	add	r3, r2
 8005c20:	005b      	lsls	r3, r3, #1
 8005c22:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005c24:	e002      	b.n	8005c2c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1f9      	bne.n	8005c26 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005c3a:	2300      	movs	r3, #0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3714      	adds	r7, #20
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	40012300 	.word	0x40012300
 8005c4c:	40012000 	.word	0x40012000
 8005c50:	2000020c 	.word	0x2000020c
 8005c54:	431bde83 	.word	0x431bde83

08005c58 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b085      	sub	sp, #20
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005c60:	4b79      	ldr	r3, [pc, #484]	@ (8005e48 <ADC_Init+0x1f0>)
 8005c62:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	685a      	ldr	r2, [r3, #4]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	431a      	orrs	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6859      	ldr	r1, [r3, #4]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	021a      	lsls	r2, r3, #8
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	430a      	orrs	r2, r1
 8005ca0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005cb0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	6859      	ldr	r1, [r3, #4]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689a      	ldr	r2, [r3, #8]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	430a      	orrs	r2, r1
 8005cc2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005cd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	6899      	ldr	r1, [r3, #8]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	68da      	ldr	r2, [r3, #12]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cea:	4a58      	ldr	r2, [pc, #352]	@ (8005e4c <ADC_Init+0x1f4>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d022      	beq.n	8005d36 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689a      	ldr	r2, [r3, #8]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005cfe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	6899      	ldr	r1, [r3, #8]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	430a      	orrs	r2, r1
 8005d10:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005d20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	6899      	ldr	r1, [r3, #8]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	430a      	orrs	r2, r1
 8005d32:	609a      	str	r2, [r3, #8]
 8005d34:	e00f      	b.n	8005d56 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689a      	ldr	r2, [r3, #8]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005d44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	689a      	ldr	r2, [r3, #8]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005d54:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	689a      	ldr	r2, [r3, #8]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f022 0202 	bic.w	r2, r2, #2
 8005d64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6899      	ldr	r1, [r3, #8]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	7e1b      	ldrb	r3, [r3, #24]
 8005d70:	005a      	lsls	r2, r3, #1
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	430a      	orrs	r2, r1
 8005d78:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d01b      	beq.n	8005dbc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d92:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005da2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6859      	ldr	r1, [r3, #4]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dae:	3b01      	subs	r3, #1
 8005db0:	035a      	lsls	r2, r3, #13
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	430a      	orrs	r2, r1
 8005db8:	605a      	str	r2, [r3, #4]
 8005dba:	e007      	b.n	8005dcc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	685a      	ldr	r2, [r3, #4]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005dca:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005dda:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	3b01      	subs	r3, #1
 8005de8:	051a      	lsls	r2, r3, #20
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	430a      	orrs	r2, r1
 8005df0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	689a      	ldr	r2, [r3, #8]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005e00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	6899      	ldr	r1, [r3, #8]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005e0e:	025a      	lsls	r2, r3, #9
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	6899      	ldr	r1, [r3, #8]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	029a      	lsls	r2, r3, #10
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	609a      	str	r2, [r3, #8]
}
 8005e3c:	bf00      	nop
 8005e3e:	3714      	adds	r7, #20
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr
 8005e48:	40012300 	.word	0x40012300
 8005e4c:	0f000001 	.word	0x0f000001

08005e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b085      	sub	sp, #20
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f003 0307 	and.w	r3, r3, #7
 8005e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e60:	4b0c      	ldr	r3, [pc, #48]	@ (8005e94 <__NVIC_SetPriorityGrouping+0x44>)
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005e7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e82:	4a04      	ldr	r2, [pc, #16]	@ (8005e94 <__NVIC_SetPriorityGrouping+0x44>)
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	60d3      	str	r3, [r2, #12]
}
 8005e88:	bf00      	nop
 8005e8a:	3714      	adds	r7, #20
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr
 8005e94:	e000ed00 	.word	0xe000ed00

08005e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e9c:	4b04      	ldr	r3, [pc, #16]	@ (8005eb0 <__NVIC_GetPriorityGrouping+0x18>)
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	0a1b      	lsrs	r3, r3, #8
 8005ea2:	f003 0307 	and.w	r3, r3, #7
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr
 8005eb0:	e000ed00 	.word	0xe000ed00

08005eb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	4603      	mov	r3, r0
 8005ebc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	db0b      	blt.n	8005ede <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ec6:	79fb      	ldrb	r3, [r7, #7]
 8005ec8:	f003 021f 	and.w	r2, r3, #31
 8005ecc:	4907      	ldr	r1, [pc, #28]	@ (8005eec <__NVIC_EnableIRQ+0x38>)
 8005ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ed2:	095b      	lsrs	r3, r3, #5
 8005ed4:	2001      	movs	r0, #1
 8005ed6:	fa00 f202 	lsl.w	r2, r0, r2
 8005eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005ede:	bf00      	nop
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	e000e100 	.word	0xe000e100

08005ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	6039      	str	r1, [r7, #0]
 8005efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	db0a      	blt.n	8005f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	b2da      	uxtb	r2, r3
 8005f08:	490c      	ldr	r1, [pc, #48]	@ (8005f3c <__NVIC_SetPriority+0x4c>)
 8005f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f0e:	0112      	lsls	r2, r2, #4
 8005f10:	b2d2      	uxtb	r2, r2
 8005f12:	440b      	add	r3, r1
 8005f14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f18:	e00a      	b.n	8005f30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	4908      	ldr	r1, [pc, #32]	@ (8005f40 <__NVIC_SetPriority+0x50>)
 8005f20:	79fb      	ldrb	r3, [r7, #7]
 8005f22:	f003 030f 	and.w	r3, r3, #15
 8005f26:	3b04      	subs	r3, #4
 8005f28:	0112      	lsls	r2, r2, #4
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	440b      	add	r3, r1
 8005f2e:	761a      	strb	r2, [r3, #24]
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	e000e100 	.word	0xe000e100
 8005f40:	e000ed00 	.word	0xe000ed00

08005f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b089      	sub	sp, #36	@ 0x24
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f003 0307 	and.w	r3, r3, #7
 8005f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	f1c3 0307 	rsb	r3, r3, #7
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	bf28      	it	cs
 8005f62:	2304      	movcs	r3, #4
 8005f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	3304      	adds	r3, #4
 8005f6a:	2b06      	cmp	r3, #6
 8005f6c:	d902      	bls.n	8005f74 <NVIC_EncodePriority+0x30>
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	3b03      	subs	r3, #3
 8005f72:	e000      	b.n	8005f76 <NVIC_EncodePriority+0x32>
 8005f74:	2300      	movs	r3, #0
 8005f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f78:	f04f 32ff 	mov.w	r2, #4294967295
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f82:	43da      	mvns	r2, r3
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	401a      	ands	r2, r3
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	fa01 f303 	lsl.w	r3, r1, r3
 8005f96:	43d9      	mvns	r1, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f9c:	4313      	orrs	r3, r2
         );
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3724      	adds	r7, #36	@ 0x24
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
	...

08005fac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	3b01      	subs	r3, #1
 8005fb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005fbc:	d301      	bcc.n	8005fc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e00f      	b.n	8005fe2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8005fec <SysTick_Config+0x40>)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005fca:	210f      	movs	r1, #15
 8005fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd0:	f7ff ff8e 	bl	8005ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005fd4:	4b05      	ldr	r3, [pc, #20]	@ (8005fec <SysTick_Config+0x40>)
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005fda:	4b04      	ldr	r3, [pc, #16]	@ (8005fec <SysTick_Config+0x40>)
 8005fdc:	2207      	movs	r2, #7
 8005fde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	e000e010 	.word	0xe000e010

08005ff0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f7ff ff29 	bl	8005e50 <__NVIC_SetPriorityGrouping>
}
 8005ffe:	bf00      	nop
 8006000:	3708      	adds	r7, #8
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}

08006006 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006006:	b580      	push	{r7, lr}
 8006008:	b086      	sub	sp, #24
 800600a:	af00      	add	r7, sp, #0
 800600c:	4603      	mov	r3, r0
 800600e:	60b9      	str	r1, [r7, #8]
 8006010:	607a      	str	r2, [r7, #4]
 8006012:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006014:	2300      	movs	r3, #0
 8006016:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006018:	f7ff ff3e 	bl	8005e98 <__NVIC_GetPriorityGrouping>
 800601c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	68b9      	ldr	r1, [r7, #8]
 8006022:	6978      	ldr	r0, [r7, #20]
 8006024:	f7ff ff8e 	bl	8005f44 <NVIC_EncodePriority>
 8006028:	4602      	mov	r2, r0
 800602a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800602e:	4611      	mov	r1, r2
 8006030:	4618      	mov	r0, r3
 8006032:	f7ff ff5d 	bl	8005ef0 <__NVIC_SetPriority>
}
 8006036:	bf00      	nop
 8006038:	3718      	adds	r7, #24
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}

0800603e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800603e:	b580      	push	{r7, lr}
 8006040:	b082      	sub	sp, #8
 8006042:	af00      	add	r7, sp, #0
 8006044:	4603      	mov	r3, r0
 8006046:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800604c:	4618      	mov	r0, r3
 800604e:	f7ff ff31 	bl	8005eb4 <__NVIC_EnableIRQ>
}
 8006052:	bf00      	nop
 8006054:	3708      	adds	r7, #8
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b082      	sub	sp, #8
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f7ff ffa2 	bl	8005fac <SysTick_Config>
 8006068:	4603      	mov	r3, r0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
	...

08006074 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b086      	sub	sp, #24
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800607c:	2300      	movs	r3, #0
 800607e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006080:	f7ff fc54 	bl	800592c <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d101      	bne.n	8006090 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e099      	b.n	80061c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2202      	movs	r2, #2
 8006094:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f022 0201 	bic.w	r2, r2, #1
 80060ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060b0:	e00f      	b.n	80060d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80060b2:	f7ff fc3b 	bl	800592c <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b05      	cmp	r3, #5
 80060be:	d908      	bls.n	80060d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2220      	movs	r2, #32
 80060c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2203      	movs	r2, #3
 80060ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e078      	b.n	80061c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1e8      	bne.n	80060b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	4b38      	ldr	r3, [pc, #224]	@ (80061cc <HAL_DMA_Init+0x158>)
 80060ec:	4013      	ands	r3, r2
 80060ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685a      	ldr	r2, [r3, #4]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800610a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006116:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6a1b      	ldr	r3, [r3, #32]
 800611c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	4313      	orrs	r3, r2
 8006122:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006128:	2b04      	cmp	r3, #4
 800612a:	d107      	bne.n	800613c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006134:	4313      	orrs	r3, r2
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	4313      	orrs	r3, r2
 800613a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f023 0307 	bic.w	r3, r3, #7
 8006152:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006162:	2b04      	cmp	r3, #4
 8006164:	d117      	bne.n	8006196 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616a:	697a      	ldr	r2, [r7, #20]
 800616c:	4313      	orrs	r3, r2
 800616e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00e      	beq.n	8006196 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 fa7b 	bl	8006674 <DMA_CheckFifoParam>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d008      	beq.n	8006196 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2240      	movs	r2, #64	@ 0x40
 8006188:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006192:	2301      	movs	r3, #1
 8006194:	e016      	b.n	80061c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 fa32 	bl	8006608 <DMA_CalcBaseAndBitshift>
 80061a4:	4603      	mov	r3, r0
 80061a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061ac:	223f      	movs	r2, #63	@ 0x3f
 80061ae:	409a      	lsls	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3718      	adds	r7, #24
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	f010803f 	.word	0xf010803f

080061d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80061de:	f7ff fba5 	bl	800592c <HAL_GetTick>
 80061e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b02      	cmp	r3, #2
 80061ee:	d008      	beq.n	8006202 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2280      	movs	r2, #128	@ 0x80
 80061f4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e052      	b.n	80062a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f022 0216 	bic.w	r2, r2, #22
 8006210:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	695a      	ldr	r2, [r3, #20]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006220:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006226:	2b00      	cmp	r3, #0
 8006228:	d103      	bne.n	8006232 <HAL_DMA_Abort+0x62>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800622e:	2b00      	cmp	r3, #0
 8006230:	d007      	beq.n	8006242 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f022 0208 	bic.w	r2, r2, #8
 8006240:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f022 0201 	bic.w	r2, r2, #1
 8006250:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006252:	e013      	b.n	800627c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006254:	f7ff fb6a 	bl	800592c <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b05      	cmp	r3, #5
 8006260:	d90c      	bls.n	800627c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2220      	movs	r2, #32
 8006266:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2203      	movs	r2, #3
 800626c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	e015      	b.n	80062a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1e4      	bne.n	8006254 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800628e:	223f      	movs	r2, #63	@ 0x3f
 8006290:	409a      	lsls	r2, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3710      	adds	r7, #16
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d004      	beq.n	80062ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2280      	movs	r2, #128	@ 0x80
 80062c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e00c      	b.n	80062e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2205      	movs	r2, #5
 80062d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f022 0201 	bic.w	r2, r2, #1
 80062e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b086      	sub	sp, #24
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80062fc:	2300      	movs	r3, #0
 80062fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006300:	4b8e      	ldr	r3, [pc, #568]	@ (800653c <HAL_DMA_IRQHandler+0x248>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a8e      	ldr	r2, [pc, #568]	@ (8006540 <HAL_DMA_IRQHandler+0x24c>)
 8006306:	fba2 2303 	umull	r2, r3, r2, r3
 800630a:	0a9b      	lsrs	r3, r3, #10
 800630c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006312:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800631e:	2208      	movs	r2, #8
 8006320:	409a      	lsls	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	4013      	ands	r3, r2
 8006326:	2b00      	cmp	r3, #0
 8006328:	d01a      	beq.n	8006360 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0304 	and.w	r3, r3, #4
 8006334:	2b00      	cmp	r3, #0
 8006336:	d013      	beq.n	8006360 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f022 0204 	bic.w	r2, r2, #4
 8006346:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800634c:	2208      	movs	r2, #8
 800634e:	409a      	lsls	r2, r3
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006358:	f043 0201 	orr.w	r2, r3, #1
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006364:	2201      	movs	r2, #1
 8006366:	409a      	lsls	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	4013      	ands	r3, r2
 800636c:	2b00      	cmp	r3, #0
 800636e:	d012      	beq.n	8006396 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800637a:	2b00      	cmp	r3, #0
 800637c:	d00b      	beq.n	8006396 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006382:	2201      	movs	r2, #1
 8006384:	409a      	lsls	r2, r3
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800638e:	f043 0202 	orr.w	r2, r3, #2
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800639a:	2204      	movs	r2, #4
 800639c:	409a      	lsls	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4013      	ands	r3, r2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d012      	beq.n	80063cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0302 	and.w	r3, r3, #2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d00b      	beq.n	80063cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063b8:	2204      	movs	r2, #4
 80063ba:	409a      	lsls	r2, r3
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063c4:	f043 0204 	orr.w	r2, r3, #4
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063d0:	2210      	movs	r2, #16
 80063d2:	409a      	lsls	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	4013      	ands	r3, r2
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d043      	beq.n	8006464 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 0308 	and.w	r3, r3, #8
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d03c      	beq.n	8006464 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ee:	2210      	movs	r2, #16
 80063f0:	409a      	lsls	r2, r3
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006400:	2b00      	cmp	r3, #0
 8006402:	d018      	beq.n	8006436 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d108      	bne.n	8006424 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006416:	2b00      	cmp	r3, #0
 8006418:	d024      	beq.n	8006464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	4798      	blx	r3
 8006422:	e01f      	b.n	8006464 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006428:	2b00      	cmp	r3, #0
 800642a:	d01b      	beq.n	8006464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	4798      	blx	r3
 8006434:	e016      	b.n	8006464 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006440:	2b00      	cmp	r3, #0
 8006442:	d107      	bne.n	8006454 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f022 0208 	bic.w	r2, r2, #8
 8006452:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006458:	2b00      	cmp	r3, #0
 800645a:	d003      	beq.n	8006464 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006468:	2220      	movs	r2, #32
 800646a:	409a      	lsls	r2, r3
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	4013      	ands	r3, r2
 8006470:	2b00      	cmp	r3, #0
 8006472:	f000 808f 	beq.w	8006594 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 0310 	and.w	r3, r3, #16
 8006480:	2b00      	cmp	r3, #0
 8006482:	f000 8087 	beq.w	8006594 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800648a:	2220      	movs	r2, #32
 800648c:	409a      	lsls	r2, r3
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b05      	cmp	r3, #5
 800649c:	d136      	bne.n	800650c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f022 0216 	bic.w	r2, r2, #22
 80064ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	695a      	ldr	r2, [r3, #20]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80064bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d103      	bne.n	80064ce <HAL_DMA_IRQHandler+0x1da>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d007      	beq.n	80064de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f022 0208 	bic.w	r2, r2, #8
 80064dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064e2:	223f      	movs	r2, #63	@ 0x3f
 80064e4:	409a      	lsls	r2, r3
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d07e      	beq.n	8006600 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	4798      	blx	r3
        }
        return;
 800650a:	e079      	b.n	8006600 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006516:	2b00      	cmp	r3, #0
 8006518:	d01d      	beq.n	8006556 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d10d      	bne.n	8006544 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800652c:	2b00      	cmp	r3, #0
 800652e:	d031      	beq.n	8006594 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	4798      	blx	r3
 8006538:	e02c      	b.n	8006594 <HAL_DMA_IRQHandler+0x2a0>
 800653a:	bf00      	nop
 800653c:	2000020c 	.word	0x2000020c
 8006540:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006548:	2b00      	cmp	r3, #0
 800654a:	d023      	beq.n	8006594 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	4798      	blx	r3
 8006554:	e01e      	b.n	8006594 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10f      	bne.n	8006584 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f022 0210 	bic.w	r2, r2, #16
 8006572:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006588:	2b00      	cmp	r3, #0
 800658a:	d003      	beq.n	8006594 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006598:	2b00      	cmp	r3, #0
 800659a:	d032      	beq.n	8006602 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065a0:	f003 0301 	and.w	r3, r3, #1
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d022      	beq.n	80065ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2205      	movs	r2, #5
 80065ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f022 0201 	bic.w	r2, r2, #1
 80065be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	3301      	adds	r3, #1
 80065c4:	60bb      	str	r3, [r7, #8]
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d307      	bcc.n	80065dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d1f2      	bne.n	80065c0 <HAL_DMA_IRQHandler+0x2cc>
 80065da:	e000      	b.n	80065de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80065dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d005      	beq.n	8006602 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	4798      	blx	r3
 80065fe:	e000      	b.n	8006602 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006600:	bf00      	nop
    }
  }
}
 8006602:	3718      	adds	r7, #24
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	b2db      	uxtb	r3, r3
 8006616:	3b10      	subs	r3, #16
 8006618:	4a14      	ldr	r2, [pc, #80]	@ (800666c <DMA_CalcBaseAndBitshift+0x64>)
 800661a:	fba2 2303 	umull	r2, r3, r2, r3
 800661e:	091b      	lsrs	r3, r3, #4
 8006620:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006622:	4a13      	ldr	r2, [pc, #76]	@ (8006670 <DMA_CalcBaseAndBitshift+0x68>)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	4413      	add	r3, r2
 8006628:	781b      	ldrb	r3, [r3, #0]
 800662a:	461a      	mov	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2b03      	cmp	r3, #3
 8006634:	d909      	bls.n	800664a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800663e:	f023 0303 	bic.w	r3, r3, #3
 8006642:	1d1a      	adds	r2, r3, #4
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	659a      	str	r2, [r3, #88]	@ 0x58
 8006648:	e007      	b.n	800665a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006652:	f023 0303 	bic.w	r3, r3, #3
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800665e:	4618      	mov	r0, r3
 8006660:	3714      	adds	r7, #20
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	aaaaaaab 	.word	0xaaaaaaab
 8006670:	0800ce9c 	.word	0x0800ce9c

08006674 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006674:	b480      	push	{r7}
 8006676:	b085      	sub	sp, #20
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800667c:	2300      	movs	r3, #0
 800667e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006684:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d11f      	bne.n	80066ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	2b03      	cmp	r3, #3
 8006692:	d856      	bhi.n	8006742 <DMA_CheckFifoParam+0xce>
 8006694:	a201      	add	r2, pc, #4	@ (adr r2, 800669c <DMA_CheckFifoParam+0x28>)
 8006696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800669a:	bf00      	nop
 800669c:	080066ad 	.word	0x080066ad
 80066a0:	080066bf 	.word	0x080066bf
 80066a4:	080066ad 	.word	0x080066ad
 80066a8:	08006743 	.word	0x08006743
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d046      	beq.n	8006746 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066bc:	e043      	b.n	8006746 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80066c6:	d140      	bne.n	800674a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066cc:	e03d      	b.n	800674a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066d6:	d121      	bne.n	800671c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b03      	cmp	r3, #3
 80066dc:	d837      	bhi.n	800674e <DMA_CheckFifoParam+0xda>
 80066de:	a201      	add	r2, pc, #4	@ (adr r2, 80066e4 <DMA_CheckFifoParam+0x70>)
 80066e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e4:	080066f5 	.word	0x080066f5
 80066e8:	080066fb 	.word	0x080066fb
 80066ec:	080066f5 	.word	0x080066f5
 80066f0:	0800670d 	.word	0x0800670d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	73fb      	strb	r3, [r7, #15]
      break;
 80066f8:	e030      	b.n	800675c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006702:	2b00      	cmp	r3, #0
 8006704:	d025      	beq.n	8006752 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800670a:	e022      	b.n	8006752 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006710:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006714:	d11f      	bne.n	8006756 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800671a:	e01c      	b.n	8006756 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	2b02      	cmp	r3, #2
 8006720:	d903      	bls.n	800672a <DMA_CheckFifoParam+0xb6>
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	2b03      	cmp	r3, #3
 8006726:	d003      	beq.n	8006730 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006728:	e018      	b.n	800675c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	73fb      	strb	r3, [r7, #15]
      break;
 800672e:	e015      	b.n	800675c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006734:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00e      	beq.n	800675a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	73fb      	strb	r3, [r7, #15]
      break;
 8006740:	e00b      	b.n	800675a <DMA_CheckFifoParam+0xe6>
      break;
 8006742:	bf00      	nop
 8006744:	e00a      	b.n	800675c <DMA_CheckFifoParam+0xe8>
      break;
 8006746:	bf00      	nop
 8006748:	e008      	b.n	800675c <DMA_CheckFifoParam+0xe8>
      break;
 800674a:	bf00      	nop
 800674c:	e006      	b.n	800675c <DMA_CheckFifoParam+0xe8>
      break;
 800674e:	bf00      	nop
 8006750:	e004      	b.n	800675c <DMA_CheckFifoParam+0xe8>
      break;
 8006752:	bf00      	nop
 8006754:	e002      	b.n	800675c <DMA_CheckFifoParam+0xe8>
      break;   
 8006756:	bf00      	nop
 8006758:	e000      	b.n	800675c <DMA_CheckFifoParam+0xe8>
      break;
 800675a:	bf00      	nop
    }
  } 
  
  return status; 
 800675c:	7bfb      	ldrb	r3, [r7, #15]
}
 800675e:	4618      	mov	r0, r3
 8006760:	3714      	adds	r7, #20
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop

0800676c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800676c:	b480      	push	{r7}
 800676e:	b089      	sub	sp, #36	@ 0x24
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006776:	2300      	movs	r3, #0
 8006778:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800677a:	2300      	movs	r3, #0
 800677c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800677e:	2300      	movs	r3, #0
 8006780:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006782:	2300      	movs	r3, #0
 8006784:	61fb      	str	r3, [r7, #28]
 8006786:	e16b      	b.n	8006a60 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006788:	2201      	movs	r2, #1
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	fa02 f303 	lsl.w	r3, r2, r3
 8006790:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	697a      	ldr	r2, [r7, #20]
 8006798:	4013      	ands	r3, r2
 800679a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800679c:	693a      	ldr	r2, [r7, #16]
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	f040 815a 	bne.w	8006a5a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f003 0303 	and.w	r3, r3, #3
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d005      	beq.n	80067be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80067ba:	2b02      	cmp	r3, #2
 80067bc:	d130      	bne.n	8006820 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	005b      	lsls	r3, r3, #1
 80067c8:	2203      	movs	r2, #3
 80067ca:	fa02 f303 	lsl.w	r3, r2, r3
 80067ce:	43db      	mvns	r3, r3
 80067d0:	69ba      	ldr	r2, [r7, #24]
 80067d2:	4013      	ands	r3, r2
 80067d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	68da      	ldr	r2, [r3, #12]
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	005b      	lsls	r3, r3, #1
 80067de:	fa02 f303 	lsl.w	r3, r2, r3
 80067e2:	69ba      	ldr	r2, [r7, #24]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	69ba      	ldr	r2, [r7, #24]
 80067ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80067f4:	2201      	movs	r2, #1
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	fa02 f303 	lsl.w	r3, r2, r3
 80067fc:	43db      	mvns	r3, r3
 80067fe:	69ba      	ldr	r2, [r7, #24]
 8006800:	4013      	ands	r3, r2
 8006802:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	091b      	lsrs	r3, r3, #4
 800680a:	f003 0201 	and.w	r2, r3, #1
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	fa02 f303 	lsl.w	r3, r2, r3
 8006814:	69ba      	ldr	r2, [r7, #24]
 8006816:	4313      	orrs	r3, r2
 8006818:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	69ba      	ldr	r2, [r7, #24]
 800681e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	f003 0303 	and.w	r3, r3, #3
 8006828:	2b03      	cmp	r3, #3
 800682a:	d017      	beq.n	800685c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	005b      	lsls	r3, r3, #1
 8006836:	2203      	movs	r2, #3
 8006838:	fa02 f303 	lsl.w	r3, r2, r3
 800683c:	43db      	mvns	r3, r3
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	4013      	ands	r3, r2
 8006842:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	689a      	ldr	r2, [r3, #8]
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	005b      	lsls	r3, r3, #1
 800684c:	fa02 f303 	lsl.w	r3, r2, r3
 8006850:	69ba      	ldr	r2, [r7, #24]
 8006852:	4313      	orrs	r3, r2
 8006854:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	69ba      	ldr	r2, [r7, #24]
 800685a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f003 0303 	and.w	r3, r3, #3
 8006864:	2b02      	cmp	r3, #2
 8006866:	d123      	bne.n	80068b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	08da      	lsrs	r2, r3, #3
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	3208      	adds	r2, #8
 8006870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006874:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006876:	69fb      	ldr	r3, [r7, #28]
 8006878:	f003 0307 	and.w	r3, r3, #7
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	220f      	movs	r2, #15
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	43db      	mvns	r3, r3
 8006886:	69ba      	ldr	r2, [r7, #24]
 8006888:	4013      	ands	r3, r2
 800688a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	691a      	ldr	r2, [r3, #16]
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	f003 0307 	and.w	r3, r3, #7
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	fa02 f303 	lsl.w	r3, r2, r3
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	4313      	orrs	r3, r2
 80068a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	08da      	lsrs	r2, r3, #3
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	3208      	adds	r2, #8
 80068aa:	69b9      	ldr	r1, [r7, #24]
 80068ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80068b6:	69fb      	ldr	r3, [r7, #28]
 80068b8:	005b      	lsls	r3, r3, #1
 80068ba:	2203      	movs	r2, #3
 80068bc:	fa02 f303 	lsl.w	r3, r2, r3
 80068c0:	43db      	mvns	r3, r3
 80068c2:	69ba      	ldr	r2, [r7, #24]
 80068c4:	4013      	ands	r3, r2
 80068c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	f003 0203 	and.w	r2, r3, #3
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	005b      	lsls	r3, r3, #1
 80068d4:	fa02 f303 	lsl.w	r3, r2, r3
 80068d8:	69ba      	ldr	r2, [r7, #24]
 80068da:	4313      	orrs	r3, r2
 80068dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	69ba      	ldr	r2, [r7, #24]
 80068e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f000 80b4 	beq.w	8006a5a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068f2:	2300      	movs	r3, #0
 80068f4:	60fb      	str	r3, [r7, #12]
 80068f6:	4b60      	ldr	r3, [pc, #384]	@ (8006a78 <HAL_GPIO_Init+0x30c>)
 80068f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068fa:	4a5f      	ldr	r2, [pc, #380]	@ (8006a78 <HAL_GPIO_Init+0x30c>)
 80068fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006900:	6453      	str	r3, [r2, #68]	@ 0x44
 8006902:	4b5d      	ldr	r3, [pc, #372]	@ (8006a78 <HAL_GPIO_Init+0x30c>)
 8006904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006906:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800690a:	60fb      	str	r3, [r7, #12]
 800690c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800690e:	4a5b      	ldr	r2, [pc, #364]	@ (8006a7c <HAL_GPIO_Init+0x310>)
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	089b      	lsrs	r3, r3, #2
 8006914:	3302      	adds	r3, #2
 8006916:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800691a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800691c:	69fb      	ldr	r3, [r7, #28]
 800691e:	f003 0303 	and.w	r3, r3, #3
 8006922:	009b      	lsls	r3, r3, #2
 8006924:	220f      	movs	r2, #15
 8006926:	fa02 f303 	lsl.w	r3, r2, r3
 800692a:	43db      	mvns	r3, r3
 800692c:	69ba      	ldr	r2, [r7, #24]
 800692e:	4013      	ands	r3, r2
 8006930:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a52      	ldr	r2, [pc, #328]	@ (8006a80 <HAL_GPIO_Init+0x314>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d02b      	beq.n	8006992 <HAL_GPIO_Init+0x226>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a51      	ldr	r2, [pc, #324]	@ (8006a84 <HAL_GPIO_Init+0x318>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d025      	beq.n	800698e <HAL_GPIO_Init+0x222>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a50      	ldr	r2, [pc, #320]	@ (8006a88 <HAL_GPIO_Init+0x31c>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d01f      	beq.n	800698a <HAL_GPIO_Init+0x21e>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a4f      	ldr	r2, [pc, #316]	@ (8006a8c <HAL_GPIO_Init+0x320>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d019      	beq.n	8006986 <HAL_GPIO_Init+0x21a>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a4e      	ldr	r2, [pc, #312]	@ (8006a90 <HAL_GPIO_Init+0x324>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d013      	beq.n	8006982 <HAL_GPIO_Init+0x216>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a4d      	ldr	r2, [pc, #308]	@ (8006a94 <HAL_GPIO_Init+0x328>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d00d      	beq.n	800697e <HAL_GPIO_Init+0x212>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a4c      	ldr	r2, [pc, #304]	@ (8006a98 <HAL_GPIO_Init+0x32c>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d007      	beq.n	800697a <HAL_GPIO_Init+0x20e>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a4b      	ldr	r2, [pc, #300]	@ (8006a9c <HAL_GPIO_Init+0x330>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d101      	bne.n	8006976 <HAL_GPIO_Init+0x20a>
 8006972:	2307      	movs	r3, #7
 8006974:	e00e      	b.n	8006994 <HAL_GPIO_Init+0x228>
 8006976:	2308      	movs	r3, #8
 8006978:	e00c      	b.n	8006994 <HAL_GPIO_Init+0x228>
 800697a:	2306      	movs	r3, #6
 800697c:	e00a      	b.n	8006994 <HAL_GPIO_Init+0x228>
 800697e:	2305      	movs	r3, #5
 8006980:	e008      	b.n	8006994 <HAL_GPIO_Init+0x228>
 8006982:	2304      	movs	r3, #4
 8006984:	e006      	b.n	8006994 <HAL_GPIO_Init+0x228>
 8006986:	2303      	movs	r3, #3
 8006988:	e004      	b.n	8006994 <HAL_GPIO_Init+0x228>
 800698a:	2302      	movs	r3, #2
 800698c:	e002      	b.n	8006994 <HAL_GPIO_Init+0x228>
 800698e:	2301      	movs	r3, #1
 8006990:	e000      	b.n	8006994 <HAL_GPIO_Init+0x228>
 8006992:	2300      	movs	r3, #0
 8006994:	69fa      	ldr	r2, [r7, #28]
 8006996:	f002 0203 	and.w	r2, r2, #3
 800699a:	0092      	lsls	r2, r2, #2
 800699c:	4093      	lsls	r3, r2
 800699e:	69ba      	ldr	r2, [r7, #24]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80069a4:	4935      	ldr	r1, [pc, #212]	@ (8006a7c <HAL_GPIO_Init+0x310>)
 80069a6:	69fb      	ldr	r3, [r7, #28]
 80069a8:	089b      	lsrs	r3, r3, #2
 80069aa:	3302      	adds	r3, #2
 80069ac:	69ba      	ldr	r2, [r7, #24]
 80069ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80069b2:	4b3b      	ldr	r3, [pc, #236]	@ (8006aa0 <HAL_GPIO_Init+0x334>)
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	43db      	mvns	r3, r3
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	4013      	ands	r3, r2
 80069c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d003      	beq.n	80069d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80069ce:	69ba      	ldr	r2, [r7, #24]
 80069d0:	693b      	ldr	r3, [r7, #16]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80069d6:	4a32      	ldr	r2, [pc, #200]	@ (8006aa0 <HAL_GPIO_Init+0x334>)
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80069dc:	4b30      	ldr	r3, [pc, #192]	@ (8006aa0 <HAL_GPIO_Init+0x334>)
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	43db      	mvns	r3, r3
 80069e6:	69ba      	ldr	r2, [r7, #24]
 80069e8:	4013      	ands	r3, r2
 80069ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d003      	beq.n	8006a00 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80069f8:	69ba      	ldr	r2, [r7, #24]
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006a00:	4a27      	ldr	r2, [pc, #156]	@ (8006aa0 <HAL_GPIO_Init+0x334>)
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006a06:	4b26      	ldr	r3, [pc, #152]	@ (8006aa0 <HAL_GPIO_Init+0x334>)
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	43db      	mvns	r3, r3
 8006a10:	69ba      	ldr	r2, [r7, #24]
 8006a12:	4013      	ands	r3, r2
 8006a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d003      	beq.n	8006a2a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006a22:	69ba      	ldr	r2, [r7, #24]
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006a2a:	4a1d      	ldr	r2, [pc, #116]	@ (8006aa0 <HAL_GPIO_Init+0x334>)
 8006a2c:	69bb      	ldr	r3, [r7, #24]
 8006a2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006a30:	4b1b      	ldr	r3, [pc, #108]	@ (8006aa0 <HAL_GPIO_Init+0x334>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	43db      	mvns	r3, r3
 8006a3a:	69ba      	ldr	r2, [r7, #24]
 8006a3c:	4013      	ands	r3, r2
 8006a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d003      	beq.n	8006a54 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006a4c:	69ba      	ldr	r2, [r7, #24]
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006a54:	4a12      	ldr	r2, [pc, #72]	@ (8006aa0 <HAL_GPIO_Init+0x334>)
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	61fb      	str	r3, [r7, #28]
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	2b0f      	cmp	r3, #15
 8006a64:	f67f ae90 	bls.w	8006788 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006a68:	bf00      	nop
 8006a6a:	bf00      	nop
 8006a6c:	3724      	adds	r7, #36	@ 0x24
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	40023800 	.word	0x40023800
 8006a7c:	40013800 	.word	0x40013800
 8006a80:	40020000 	.word	0x40020000
 8006a84:	40020400 	.word	0x40020400
 8006a88:	40020800 	.word	0x40020800
 8006a8c:	40020c00 	.word	0x40020c00
 8006a90:	40021000 	.word	0x40021000
 8006a94:	40021400 	.word	0x40021400
 8006a98:	40021800 	.word	0x40021800
 8006a9c:	40021c00 	.word	0x40021c00
 8006aa0:	40013c00 	.word	0x40013c00

08006aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	460b      	mov	r3, r1
 8006aae:	807b      	strh	r3, [r7, #2]
 8006ab0:	4613      	mov	r3, r2
 8006ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006ab4:	787b      	ldrb	r3, [r7, #1]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d003      	beq.n	8006ac2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006aba:	887a      	ldrh	r2, [r7, #2]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006ac0:	e003      	b.n	8006aca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006ac2:	887b      	ldrh	r3, [r7, #2]
 8006ac4:	041a      	lsls	r2, r3, #16
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	619a      	str	r2, [r3, #24]
}
 8006aca:	bf00      	nop
 8006acc:	370c      	adds	r7, #12
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
	...

08006ad8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d101      	bne.n	8006aea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e12b      	b.n	8006d42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d106      	bne.n	8006b04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f7fa f926 	bl	8000d50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2224      	movs	r2, #36	@ 0x24
 8006b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f022 0201 	bic.w	r2, r2, #1
 8006b1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006b3c:	f000 fd40 	bl	80075c0 <HAL_RCC_GetPCLK1Freq>
 8006b40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	4a81      	ldr	r2, [pc, #516]	@ (8006d4c <HAL_I2C_Init+0x274>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d807      	bhi.n	8006b5c <HAL_I2C_Init+0x84>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	4a80      	ldr	r2, [pc, #512]	@ (8006d50 <HAL_I2C_Init+0x278>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	bf94      	ite	ls
 8006b54:	2301      	movls	r3, #1
 8006b56:	2300      	movhi	r3, #0
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	e006      	b.n	8006b6a <HAL_I2C_Init+0x92>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	4a7d      	ldr	r2, [pc, #500]	@ (8006d54 <HAL_I2C_Init+0x27c>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	bf94      	ite	ls
 8006b64:	2301      	movls	r3, #1
 8006b66:	2300      	movhi	r3, #0
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d001      	beq.n	8006b72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e0e7      	b.n	8006d42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	4a78      	ldr	r2, [pc, #480]	@ (8006d58 <HAL_I2C_Init+0x280>)
 8006b76:	fba2 2303 	umull	r2, r3, r2, r3
 8006b7a:	0c9b      	lsrs	r3, r3, #18
 8006b7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68ba      	ldr	r2, [r7, #8]
 8006b8e:	430a      	orrs	r2, r1
 8006b90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	6a1b      	ldr	r3, [r3, #32]
 8006b98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	4a6a      	ldr	r2, [pc, #424]	@ (8006d4c <HAL_I2C_Init+0x274>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d802      	bhi.n	8006bac <HAL_I2C_Init+0xd4>
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	e009      	b.n	8006bc0 <HAL_I2C_Init+0xe8>
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006bb2:	fb02 f303 	mul.w	r3, r2, r3
 8006bb6:	4a69      	ldr	r2, [pc, #420]	@ (8006d5c <HAL_I2C_Init+0x284>)
 8006bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bbc:	099b      	lsrs	r3, r3, #6
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	6812      	ldr	r2, [r2, #0]
 8006bc4:	430b      	orrs	r3, r1
 8006bc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	69db      	ldr	r3, [r3, #28]
 8006bce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006bd2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	495c      	ldr	r1, [pc, #368]	@ (8006d4c <HAL_I2C_Init+0x274>)
 8006bdc:	428b      	cmp	r3, r1
 8006bde:	d819      	bhi.n	8006c14 <HAL_I2C_Init+0x13c>
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	1e59      	subs	r1, r3, #1
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	005b      	lsls	r3, r3, #1
 8006bea:	fbb1 f3f3 	udiv	r3, r1, r3
 8006bee:	1c59      	adds	r1, r3, #1
 8006bf0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006bf4:	400b      	ands	r3, r1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00a      	beq.n	8006c10 <HAL_I2C_Init+0x138>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	1e59      	subs	r1, r3, #1
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	005b      	lsls	r3, r3, #1
 8006c04:	fbb1 f3f3 	udiv	r3, r1, r3
 8006c08:	3301      	adds	r3, #1
 8006c0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c0e:	e051      	b.n	8006cb4 <HAL_I2C_Init+0x1dc>
 8006c10:	2304      	movs	r3, #4
 8006c12:	e04f      	b.n	8006cb4 <HAL_I2C_Init+0x1dc>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d111      	bne.n	8006c40 <HAL_I2C_Init+0x168>
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	1e58      	subs	r0, r3, #1
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6859      	ldr	r1, [r3, #4]
 8006c24:	460b      	mov	r3, r1
 8006c26:	005b      	lsls	r3, r3, #1
 8006c28:	440b      	add	r3, r1
 8006c2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c2e:	3301      	adds	r3, #1
 8006c30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	bf0c      	ite	eq
 8006c38:	2301      	moveq	r3, #1
 8006c3a:	2300      	movne	r3, #0
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	e012      	b.n	8006c66 <HAL_I2C_Init+0x18e>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	1e58      	subs	r0, r3, #1
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6859      	ldr	r1, [r3, #4]
 8006c48:	460b      	mov	r3, r1
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	440b      	add	r3, r1
 8006c4e:	0099      	lsls	r1, r3, #2
 8006c50:	440b      	add	r3, r1
 8006c52:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c56:	3301      	adds	r3, #1
 8006c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	bf0c      	ite	eq
 8006c60:	2301      	moveq	r3, #1
 8006c62:	2300      	movne	r3, #0
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d001      	beq.n	8006c6e <HAL_I2C_Init+0x196>
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e022      	b.n	8006cb4 <HAL_I2C_Init+0x1dc>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d10e      	bne.n	8006c94 <HAL_I2C_Init+0x1bc>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	1e58      	subs	r0, r3, #1
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6859      	ldr	r1, [r3, #4]
 8006c7e:	460b      	mov	r3, r1
 8006c80:	005b      	lsls	r3, r3, #1
 8006c82:	440b      	add	r3, r1
 8006c84:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c88:	3301      	adds	r3, #1
 8006c8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c92:	e00f      	b.n	8006cb4 <HAL_I2C_Init+0x1dc>
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	1e58      	subs	r0, r3, #1
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6859      	ldr	r1, [r3, #4]
 8006c9c:	460b      	mov	r3, r1
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	440b      	add	r3, r1
 8006ca2:	0099      	lsls	r1, r3, #2
 8006ca4:	440b      	add	r3, r1
 8006ca6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006caa:	3301      	adds	r3, #1
 8006cac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006cb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006cb4:	6879      	ldr	r1, [r7, #4]
 8006cb6:	6809      	ldr	r1, [r1, #0]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	69da      	ldr	r2, [r3, #28]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
 8006cce:	431a      	orrs	r2, r3
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	430a      	orrs	r2, r1
 8006cd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006ce2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	6911      	ldr	r1, [r2, #16]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	68d2      	ldr	r2, [r2, #12]
 8006cee:	4311      	orrs	r1, r2
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	6812      	ldr	r2, [r2, #0]
 8006cf4:	430b      	orrs	r3, r1
 8006cf6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	695a      	ldr	r2, [r3, #20]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	699b      	ldr	r3, [r3, #24]
 8006d0a:	431a      	orrs	r2, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	430a      	orrs	r2, r1
 8006d12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f042 0201 	orr.w	r2, r2, #1
 8006d22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006d40:	2300      	movs	r3, #0
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3710      	adds	r7, #16
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	000186a0 	.word	0x000186a0
 8006d50:	001e847f 	.word	0x001e847f
 8006d54:	003d08ff 	.word	0x003d08ff
 8006d58:	431bde83 	.word	0x431bde83
 8006d5c:	10624dd3 	.word	0x10624dd3

08006d60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b086      	sub	sp, #24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d101      	bne.n	8006d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e267      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d075      	beq.n	8006e6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006d7e:	4b88      	ldr	r3, [pc, #544]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f003 030c 	and.w	r3, r3, #12
 8006d86:	2b04      	cmp	r3, #4
 8006d88:	d00c      	beq.n	8006da4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d8a:	4b85      	ldr	r3, [pc, #532]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006d92:	2b08      	cmp	r3, #8
 8006d94:	d112      	bne.n	8006dbc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d96:	4b82      	ldr	r3, [pc, #520]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006da2:	d10b      	bne.n	8006dbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006da4:	4b7e      	ldr	r3, [pc, #504]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d05b      	beq.n	8006e68 <HAL_RCC_OscConfig+0x108>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d157      	bne.n	8006e68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e242      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dc4:	d106      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x74>
 8006dc6:	4b76      	ldr	r3, [pc, #472]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a75      	ldr	r2, [pc, #468]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006dd0:	6013      	str	r3, [r2, #0]
 8006dd2:	e01d      	b.n	8006e10 <HAL_RCC_OscConfig+0xb0>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ddc:	d10c      	bne.n	8006df8 <HAL_RCC_OscConfig+0x98>
 8006dde:	4b70      	ldr	r3, [pc, #448]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a6f      	ldr	r2, [pc, #444]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006de4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006de8:	6013      	str	r3, [r2, #0]
 8006dea:	4b6d      	ldr	r3, [pc, #436]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a6c      	ldr	r2, [pc, #432]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006df4:	6013      	str	r3, [r2, #0]
 8006df6:	e00b      	b.n	8006e10 <HAL_RCC_OscConfig+0xb0>
 8006df8:	4b69      	ldr	r3, [pc, #420]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a68      	ldr	r2, [pc, #416]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e02:	6013      	str	r3, [r2, #0]
 8006e04:	4b66      	ldr	r3, [pc, #408]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a65      	ldr	r2, [pc, #404]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006e0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d013      	beq.n	8006e40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e18:	f7fe fd88 	bl	800592c <HAL_GetTick>
 8006e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e1e:	e008      	b.n	8006e32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e20:	f7fe fd84 	bl	800592c <HAL_GetTick>
 8006e24:	4602      	mov	r2, r0
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	2b64      	cmp	r3, #100	@ 0x64
 8006e2c:	d901      	bls.n	8006e32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	e207      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e32:	4b5b      	ldr	r3, [pc, #364]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d0f0      	beq.n	8006e20 <HAL_RCC_OscConfig+0xc0>
 8006e3e:	e014      	b.n	8006e6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e40:	f7fe fd74 	bl	800592c <HAL_GetTick>
 8006e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e46:	e008      	b.n	8006e5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e48:	f7fe fd70 	bl	800592c <HAL_GetTick>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	2b64      	cmp	r3, #100	@ 0x64
 8006e54:	d901      	bls.n	8006e5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e1f3      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e5a:	4b51      	ldr	r3, [pc, #324]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1f0      	bne.n	8006e48 <HAL_RCC_OscConfig+0xe8>
 8006e66:	e000      	b.n	8006e6a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0302 	and.w	r3, r3, #2
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d063      	beq.n	8006f3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006e76:	4b4a      	ldr	r3, [pc, #296]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	f003 030c 	and.w	r3, r3, #12
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00b      	beq.n	8006e9a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e82:	4b47      	ldr	r3, [pc, #284]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006e8a:	2b08      	cmp	r3, #8
 8006e8c:	d11c      	bne.n	8006ec8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e8e:	4b44      	ldr	r3, [pc, #272]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d116      	bne.n	8006ec8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e9a:	4b41      	ldr	r3, [pc, #260]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d005      	beq.n	8006eb2 <HAL_RCC_OscConfig+0x152>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d001      	beq.n	8006eb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e1c7      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eb2:	4b3b      	ldr	r3, [pc, #236]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	00db      	lsls	r3, r3, #3
 8006ec0:	4937      	ldr	r1, [pc, #220]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ec6:	e03a      	b.n	8006f3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d020      	beq.n	8006f12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006ed0:	4b34      	ldr	r3, [pc, #208]	@ (8006fa4 <HAL_RCC_OscConfig+0x244>)
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed6:	f7fe fd29 	bl	800592c <HAL_GetTick>
 8006eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006edc:	e008      	b.n	8006ef0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ede:	f7fe fd25 	bl	800592c <HAL_GetTick>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	1ad3      	subs	r3, r2, r3
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d901      	bls.n	8006ef0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e1a8      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ef0:	4b2b      	ldr	r3, [pc, #172]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0302 	and.w	r3, r3, #2
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d0f0      	beq.n	8006ede <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006efc:	4b28      	ldr	r3, [pc, #160]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	691b      	ldr	r3, [r3, #16]
 8006f08:	00db      	lsls	r3, r3, #3
 8006f0a:	4925      	ldr	r1, [pc, #148]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	600b      	str	r3, [r1, #0]
 8006f10:	e015      	b.n	8006f3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f12:	4b24      	ldr	r3, [pc, #144]	@ (8006fa4 <HAL_RCC_OscConfig+0x244>)
 8006f14:	2200      	movs	r2, #0
 8006f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f18:	f7fe fd08 	bl	800592c <HAL_GetTick>
 8006f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f1e:	e008      	b.n	8006f32 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f20:	f7fe fd04 	bl	800592c <HAL_GetTick>
 8006f24:	4602      	mov	r2, r0
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d901      	bls.n	8006f32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e187      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f32:	4b1b      	ldr	r3, [pc, #108]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 0302 	and.w	r3, r3, #2
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1f0      	bne.n	8006f20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 0308 	and.w	r3, r3, #8
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d036      	beq.n	8006fb8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d016      	beq.n	8006f80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f52:	4b15      	ldr	r3, [pc, #84]	@ (8006fa8 <HAL_RCC_OscConfig+0x248>)
 8006f54:	2201      	movs	r2, #1
 8006f56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f58:	f7fe fce8 	bl	800592c <HAL_GetTick>
 8006f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f5e:	e008      	b.n	8006f72 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f60:	f7fe fce4 	bl	800592c <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	d901      	bls.n	8006f72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e167      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f72:	4b0b      	ldr	r3, [pc, #44]	@ (8006fa0 <HAL_RCC_OscConfig+0x240>)
 8006f74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f76:	f003 0302 	and.w	r3, r3, #2
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d0f0      	beq.n	8006f60 <HAL_RCC_OscConfig+0x200>
 8006f7e:	e01b      	b.n	8006fb8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f80:	4b09      	ldr	r3, [pc, #36]	@ (8006fa8 <HAL_RCC_OscConfig+0x248>)
 8006f82:	2200      	movs	r2, #0
 8006f84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f86:	f7fe fcd1 	bl	800592c <HAL_GetTick>
 8006f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f8c:	e00e      	b.n	8006fac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f8e:	f7fe fccd 	bl	800592c <HAL_GetTick>
 8006f92:	4602      	mov	r2, r0
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	1ad3      	subs	r3, r2, r3
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	d907      	bls.n	8006fac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	e150      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
 8006fa0:	40023800 	.word	0x40023800
 8006fa4:	42470000 	.word	0x42470000
 8006fa8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006fac:	4b88      	ldr	r3, [pc, #544]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8006fae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fb0:	f003 0302 	and.w	r3, r3, #2
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d1ea      	bne.n	8006f8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0304 	and.w	r3, r3, #4
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f000 8097 	beq.w	80070f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fca:	4b81      	ldr	r3, [pc, #516]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8006fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d10f      	bne.n	8006ff6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	60bb      	str	r3, [r7, #8]
 8006fda:	4b7d      	ldr	r3, [pc, #500]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8006fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fde:	4a7c      	ldr	r2, [pc, #496]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8006fe0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fe4:	6413      	str	r3, [r2, #64]	@ 0x40
 8006fe6:	4b7a      	ldr	r3, [pc, #488]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8006fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fee:	60bb      	str	r3, [r7, #8]
 8006ff0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ff6:	4b77      	ldr	r3, [pc, #476]	@ (80071d4 <HAL_RCC_OscConfig+0x474>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d118      	bne.n	8007034 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007002:	4b74      	ldr	r3, [pc, #464]	@ (80071d4 <HAL_RCC_OscConfig+0x474>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a73      	ldr	r2, [pc, #460]	@ (80071d4 <HAL_RCC_OscConfig+0x474>)
 8007008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800700c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800700e:	f7fe fc8d 	bl	800592c <HAL_GetTick>
 8007012:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007014:	e008      	b.n	8007028 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007016:	f7fe fc89 	bl	800592c <HAL_GetTick>
 800701a:	4602      	mov	r2, r0
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	2b02      	cmp	r3, #2
 8007022:	d901      	bls.n	8007028 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007024:	2303      	movs	r3, #3
 8007026:	e10c      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007028:	4b6a      	ldr	r3, [pc, #424]	@ (80071d4 <HAL_RCC_OscConfig+0x474>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007030:	2b00      	cmp	r3, #0
 8007032:	d0f0      	beq.n	8007016 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d106      	bne.n	800704a <HAL_RCC_OscConfig+0x2ea>
 800703c:	4b64      	ldr	r3, [pc, #400]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 800703e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007040:	4a63      	ldr	r2, [pc, #396]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8007042:	f043 0301 	orr.w	r3, r3, #1
 8007046:	6713      	str	r3, [r2, #112]	@ 0x70
 8007048:	e01c      	b.n	8007084 <HAL_RCC_OscConfig+0x324>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	2b05      	cmp	r3, #5
 8007050:	d10c      	bne.n	800706c <HAL_RCC_OscConfig+0x30c>
 8007052:	4b5f      	ldr	r3, [pc, #380]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8007054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007056:	4a5e      	ldr	r2, [pc, #376]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8007058:	f043 0304 	orr.w	r3, r3, #4
 800705c:	6713      	str	r3, [r2, #112]	@ 0x70
 800705e:	4b5c      	ldr	r3, [pc, #368]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8007060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007062:	4a5b      	ldr	r2, [pc, #364]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8007064:	f043 0301 	orr.w	r3, r3, #1
 8007068:	6713      	str	r3, [r2, #112]	@ 0x70
 800706a:	e00b      	b.n	8007084 <HAL_RCC_OscConfig+0x324>
 800706c:	4b58      	ldr	r3, [pc, #352]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 800706e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007070:	4a57      	ldr	r2, [pc, #348]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8007072:	f023 0301 	bic.w	r3, r3, #1
 8007076:	6713      	str	r3, [r2, #112]	@ 0x70
 8007078:	4b55      	ldr	r3, [pc, #340]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 800707a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800707c:	4a54      	ldr	r2, [pc, #336]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 800707e:	f023 0304 	bic.w	r3, r3, #4
 8007082:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d015      	beq.n	80070b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800708c:	f7fe fc4e 	bl	800592c <HAL_GetTick>
 8007090:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007092:	e00a      	b.n	80070aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007094:	f7fe fc4a 	bl	800592c <HAL_GetTick>
 8007098:	4602      	mov	r2, r0
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d901      	bls.n	80070aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e0cb      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070aa:	4b49      	ldr	r3, [pc, #292]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 80070ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070ae:	f003 0302 	and.w	r3, r3, #2
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d0ee      	beq.n	8007094 <HAL_RCC_OscConfig+0x334>
 80070b6:	e014      	b.n	80070e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070b8:	f7fe fc38 	bl	800592c <HAL_GetTick>
 80070bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070be:	e00a      	b.n	80070d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070c0:	f7fe fc34 	bl	800592c <HAL_GetTick>
 80070c4:	4602      	mov	r2, r0
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	1ad3      	subs	r3, r2, r3
 80070ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d901      	bls.n	80070d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80070d2:	2303      	movs	r3, #3
 80070d4:	e0b5      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80070d6:	4b3e      	ldr	r3, [pc, #248]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 80070d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070da:	f003 0302 	and.w	r3, r3, #2
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1ee      	bne.n	80070c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80070e2:	7dfb      	ldrb	r3, [r7, #23]
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d105      	bne.n	80070f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070e8:	4b39      	ldr	r3, [pc, #228]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 80070ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ec:	4a38      	ldr	r2, [pc, #224]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 80070ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	699b      	ldr	r3, [r3, #24]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f000 80a1 	beq.w	8007240 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80070fe:	4b34      	ldr	r3, [pc, #208]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f003 030c 	and.w	r3, r3, #12
 8007106:	2b08      	cmp	r3, #8
 8007108:	d05c      	beq.n	80071c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	699b      	ldr	r3, [r3, #24]
 800710e:	2b02      	cmp	r3, #2
 8007110:	d141      	bne.n	8007196 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007112:	4b31      	ldr	r3, [pc, #196]	@ (80071d8 <HAL_RCC_OscConfig+0x478>)
 8007114:	2200      	movs	r2, #0
 8007116:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007118:	f7fe fc08 	bl	800592c <HAL_GetTick>
 800711c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800711e:	e008      	b.n	8007132 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007120:	f7fe fc04 	bl	800592c <HAL_GetTick>
 8007124:	4602      	mov	r2, r0
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	1ad3      	subs	r3, r2, r3
 800712a:	2b02      	cmp	r3, #2
 800712c:	d901      	bls.n	8007132 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800712e:	2303      	movs	r3, #3
 8007130:	e087      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007132:	4b27      	ldr	r3, [pc, #156]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800713a:	2b00      	cmp	r3, #0
 800713c:	d1f0      	bne.n	8007120 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	69da      	ldr	r2, [r3, #28]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6a1b      	ldr	r3, [r3, #32]
 8007146:	431a      	orrs	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714c:	019b      	lsls	r3, r3, #6
 800714e:	431a      	orrs	r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007154:	085b      	lsrs	r3, r3, #1
 8007156:	3b01      	subs	r3, #1
 8007158:	041b      	lsls	r3, r3, #16
 800715a:	431a      	orrs	r2, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007160:	061b      	lsls	r3, r3, #24
 8007162:	491b      	ldr	r1, [pc, #108]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 8007164:	4313      	orrs	r3, r2
 8007166:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007168:	4b1b      	ldr	r3, [pc, #108]	@ (80071d8 <HAL_RCC_OscConfig+0x478>)
 800716a:	2201      	movs	r2, #1
 800716c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800716e:	f7fe fbdd 	bl	800592c <HAL_GetTick>
 8007172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007174:	e008      	b.n	8007188 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007176:	f7fe fbd9 	bl	800592c <HAL_GetTick>
 800717a:	4602      	mov	r2, r0
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	1ad3      	subs	r3, r2, r3
 8007180:	2b02      	cmp	r3, #2
 8007182:	d901      	bls.n	8007188 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	e05c      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007188:	4b11      	ldr	r3, [pc, #68]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007190:	2b00      	cmp	r3, #0
 8007192:	d0f0      	beq.n	8007176 <HAL_RCC_OscConfig+0x416>
 8007194:	e054      	b.n	8007240 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007196:	4b10      	ldr	r3, [pc, #64]	@ (80071d8 <HAL_RCC_OscConfig+0x478>)
 8007198:	2200      	movs	r2, #0
 800719a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800719c:	f7fe fbc6 	bl	800592c <HAL_GetTick>
 80071a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071a2:	e008      	b.n	80071b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071a4:	f7fe fbc2 	bl	800592c <HAL_GetTick>
 80071a8:	4602      	mov	r2, r0
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d901      	bls.n	80071b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80071b2:	2303      	movs	r3, #3
 80071b4:	e045      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071b6:	4b06      	ldr	r3, [pc, #24]	@ (80071d0 <HAL_RCC_OscConfig+0x470>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1f0      	bne.n	80071a4 <HAL_RCC_OscConfig+0x444>
 80071c2:	e03d      	b.n	8007240 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	699b      	ldr	r3, [r3, #24]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d107      	bne.n	80071dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e038      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
 80071d0:	40023800 	.word	0x40023800
 80071d4:	40007000 	.word	0x40007000
 80071d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80071dc:	4b1b      	ldr	r3, [pc, #108]	@ (800724c <HAL_RCC_OscConfig+0x4ec>)
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	699b      	ldr	r3, [r3, #24]
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d028      	beq.n	800723c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d121      	bne.n	800723c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007202:	429a      	cmp	r2, r3
 8007204:	d11a      	bne.n	800723c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007206:	68fa      	ldr	r2, [r7, #12]
 8007208:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800720c:	4013      	ands	r3, r2
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007212:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007214:	4293      	cmp	r3, r2
 8007216:	d111      	bne.n	800723c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007222:	085b      	lsrs	r3, r3, #1
 8007224:	3b01      	subs	r3, #1
 8007226:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007228:	429a      	cmp	r2, r3
 800722a:	d107      	bne.n	800723c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007236:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007238:	429a      	cmp	r2, r3
 800723a:	d001      	beq.n	8007240 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	e000      	b.n	8007242 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007240:	2300      	movs	r3, #0
}
 8007242:	4618      	mov	r0, r3
 8007244:	3718      	adds	r7, #24
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
 800724a:	bf00      	nop
 800724c:	40023800 	.word	0x40023800

08007250 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d101      	bne.n	8007264 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e0cc      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007264:	4b68      	ldr	r3, [pc, #416]	@ (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f003 0307 	and.w	r3, r3, #7
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	429a      	cmp	r2, r3
 8007270:	d90c      	bls.n	800728c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007272:	4b65      	ldr	r3, [pc, #404]	@ (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007274:	683a      	ldr	r2, [r7, #0]
 8007276:	b2d2      	uxtb	r2, r2
 8007278:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800727a:	4b63      	ldr	r3, [pc, #396]	@ (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0307 	and.w	r3, r3, #7
 8007282:	683a      	ldr	r2, [r7, #0]
 8007284:	429a      	cmp	r2, r3
 8007286:	d001      	beq.n	800728c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e0b8      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 0302 	and.w	r3, r3, #2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d020      	beq.n	80072da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 0304 	and.w	r3, r3, #4
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d005      	beq.n	80072b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072a4:	4b59      	ldr	r3, [pc, #356]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	4a58      	ldr	r2, [pc, #352]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80072ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 0308 	and.w	r3, r3, #8
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d005      	beq.n	80072c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80072bc:	4b53      	ldr	r3, [pc, #332]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	4a52      	ldr	r2, [pc, #328]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80072c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072c8:	4b50      	ldr	r3, [pc, #320]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	494d      	ldr	r1, [pc, #308]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072d6:	4313      	orrs	r3, r2
 80072d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d044      	beq.n	8007370 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d107      	bne.n	80072fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072ee:	4b47      	ldr	r3, [pc, #284]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d119      	bne.n	800732e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e07f      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	2b02      	cmp	r3, #2
 8007304:	d003      	beq.n	800730e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800730a:	2b03      	cmp	r3, #3
 800730c:	d107      	bne.n	800731e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800730e:	4b3f      	ldr	r3, [pc, #252]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d109      	bne.n	800732e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e06f      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800731e:	4b3b      	ldr	r3, [pc, #236]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e067      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800732e:	4b37      	ldr	r3, [pc, #220]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f023 0203 	bic.w	r2, r3, #3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	4934      	ldr	r1, [pc, #208]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 800733c:	4313      	orrs	r3, r2
 800733e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007340:	f7fe faf4 	bl	800592c <HAL_GetTick>
 8007344:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007346:	e00a      	b.n	800735e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007348:	f7fe faf0 	bl	800592c <HAL_GetTick>
 800734c:	4602      	mov	r2, r0
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007356:	4293      	cmp	r3, r2
 8007358:	d901      	bls.n	800735e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e04f      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800735e:	4b2b      	ldr	r3, [pc, #172]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f003 020c 	and.w	r2, r3, #12
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	429a      	cmp	r2, r3
 800736e:	d1eb      	bne.n	8007348 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007370:	4b25      	ldr	r3, [pc, #148]	@ (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 0307 	and.w	r3, r3, #7
 8007378:	683a      	ldr	r2, [r7, #0]
 800737a:	429a      	cmp	r2, r3
 800737c:	d20c      	bcs.n	8007398 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800737e:	4b22      	ldr	r3, [pc, #136]	@ (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007380:	683a      	ldr	r2, [r7, #0]
 8007382:	b2d2      	uxtb	r2, r2
 8007384:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007386:	4b20      	ldr	r3, [pc, #128]	@ (8007408 <HAL_RCC_ClockConfig+0x1b8>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f003 0307 	and.w	r3, r3, #7
 800738e:	683a      	ldr	r2, [r7, #0]
 8007390:	429a      	cmp	r2, r3
 8007392:	d001      	beq.n	8007398 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007394:	2301      	movs	r3, #1
 8007396:	e032      	b.n	80073fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f003 0304 	and.w	r3, r3, #4
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d008      	beq.n	80073b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073a4:	4b19      	ldr	r3, [pc, #100]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	4916      	ldr	r1, [pc, #88]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073b2:	4313      	orrs	r3, r2
 80073b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0308 	and.w	r3, r3, #8
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d009      	beq.n	80073d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073c2:	4b12      	ldr	r3, [pc, #72]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	00db      	lsls	r3, r3, #3
 80073d0:	490e      	ldr	r1, [pc, #56]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073d2:	4313      	orrs	r3, r2
 80073d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80073d6:	f000 f821 	bl	800741c <HAL_RCC_GetSysClockFreq>
 80073da:	4602      	mov	r2, r0
 80073dc:	4b0b      	ldr	r3, [pc, #44]	@ (800740c <HAL_RCC_ClockConfig+0x1bc>)
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	091b      	lsrs	r3, r3, #4
 80073e2:	f003 030f 	and.w	r3, r3, #15
 80073e6:	490a      	ldr	r1, [pc, #40]	@ (8007410 <HAL_RCC_ClockConfig+0x1c0>)
 80073e8:	5ccb      	ldrb	r3, [r1, r3]
 80073ea:	fa22 f303 	lsr.w	r3, r2, r3
 80073ee:	4a09      	ldr	r2, [pc, #36]	@ (8007414 <HAL_RCC_ClockConfig+0x1c4>)
 80073f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80073f2:	4b09      	ldr	r3, [pc, #36]	@ (8007418 <HAL_RCC_ClockConfig+0x1c8>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7fe fa54 	bl	80058a4 <HAL_InitTick>

  return HAL_OK;
 80073fc:	2300      	movs	r3, #0
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3710      	adds	r7, #16
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
 8007406:	bf00      	nop
 8007408:	40023c00 	.word	0x40023c00
 800740c:	40023800 	.word	0x40023800
 8007410:	0800ce84 	.word	0x0800ce84
 8007414:	2000020c 	.word	0x2000020c
 8007418:	20000210 	.word	0x20000210

0800741c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800741c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007420:	b090      	sub	sp, #64	@ 0x40
 8007422:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007424:	2300      	movs	r3, #0
 8007426:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007428:	2300      	movs	r3, #0
 800742a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800742c:	2300      	movs	r3, #0
 800742e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007430:	2300      	movs	r3, #0
 8007432:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007434:	4b59      	ldr	r3, [pc, #356]	@ (800759c <HAL_RCC_GetSysClockFreq+0x180>)
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f003 030c 	and.w	r3, r3, #12
 800743c:	2b08      	cmp	r3, #8
 800743e:	d00d      	beq.n	800745c <HAL_RCC_GetSysClockFreq+0x40>
 8007440:	2b08      	cmp	r3, #8
 8007442:	f200 80a1 	bhi.w	8007588 <HAL_RCC_GetSysClockFreq+0x16c>
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <HAL_RCC_GetSysClockFreq+0x34>
 800744a:	2b04      	cmp	r3, #4
 800744c:	d003      	beq.n	8007456 <HAL_RCC_GetSysClockFreq+0x3a>
 800744e:	e09b      	b.n	8007588 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007450:	4b53      	ldr	r3, [pc, #332]	@ (80075a0 <HAL_RCC_GetSysClockFreq+0x184>)
 8007452:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007454:	e09b      	b.n	800758e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007456:	4b53      	ldr	r3, [pc, #332]	@ (80075a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007458:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800745a:	e098      	b.n	800758e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800745c:	4b4f      	ldr	r3, [pc, #316]	@ (800759c <HAL_RCC_GetSysClockFreq+0x180>)
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007464:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007466:	4b4d      	ldr	r3, [pc, #308]	@ (800759c <HAL_RCC_GetSysClockFreq+0x180>)
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800746e:	2b00      	cmp	r3, #0
 8007470:	d028      	beq.n	80074c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007472:	4b4a      	ldr	r3, [pc, #296]	@ (800759c <HAL_RCC_GetSysClockFreq+0x180>)
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	099b      	lsrs	r3, r3, #6
 8007478:	2200      	movs	r2, #0
 800747a:	623b      	str	r3, [r7, #32]
 800747c:	627a      	str	r2, [r7, #36]	@ 0x24
 800747e:	6a3b      	ldr	r3, [r7, #32]
 8007480:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007484:	2100      	movs	r1, #0
 8007486:	4b47      	ldr	r3, [pc, #284]	@ (80075a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007488:	fb03 f201 	mul.w	r2, r3, r1
 800748c:	2300      	movs	r3, #0
 800748e:	fb00 f303 	mul.w	r3, r0, r3
 8007492:	4413      	add	r3, r2
 8007494:	4a43      	ldr	r2, [pc, #268]	@ (80075a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8007496:	fba0 1202 	umull	r1, r2, r0, r2
 800749a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800749c:	460a      	mov	r2, r1
 800749e:	62ba      	str	r2, [r7, #40]	@ 0x28
 80074a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074a2:	4413      	add	r3, r2
 80074a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074a8:	2200      	movs	r2, #0
 80074aa:	61bb      	str	r3, [r7, #24]
 80074ac:	61fa      	str	r2, [r7, #28]
 80074ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80074b6:	f7f8 fe87 	bl	80001c8 <__aeabi_uldivmod>
 80074ba:	4602      	mov	r2, r0
 80074bc:	460b      	mov	r3, r1
 80074be:	4613      	mov	r3, r2
 80074c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80074c2:	e053      	b.n	800756c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074c4:	4b35      	ldr	r3, [pc, #212]	@ (800759c <HAL_RCC_GetSysClockFreq+0x180>)
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	099b      	lsrs	r3, r3, #6
 80074ca:	2200      	movs	r2, #0
 80074cc:	613b      	str	r3, [r7, #16]
 80074ce:	617a      	str	r2, [r7, #20]
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80074d6:	f04f 0b00 	mov.w	fp, #0
 80074da:	4652      	mov	r2, sl
 80074dc:	465b      	mov	r3, fp
 80074de:	f04f 0000 	mov.w	r0, #0
 80074e2:	f04f 0100 	mov.w	r1, #0
 80074e6:	0159      	lsls	r1, r3, #5
 80074e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074ec:	0150      	lsls	r0, r2, #5
 80074ee:	4602      	mov	r2, r0
 80074f0:	460b      	mov	r3, r1
 80074f2:	ebb2 080a 	subs.w	r8, r2, sl
 80074f6:	eb63 090b 	sbc.w	r9, r3, fp
 80074fa:	f04f 0200 	mov.w	r2, #0
 80074fe:	f04f 0300 	mov.w	r3, #0
 8007502:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007506:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800750a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800750e:	ebb2 0408 	subs.w	r4, r2, r8
 8007512:	eb63 0509 	sbc.w	r5, r3, r9
 8007516:	f04f 0200 	mov.w	r2, #0
 800751a:	f04f 0300 	mov.w	r3, #0
 800751e:	00eb      	lsls	r3, r5, #3
 8007520:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007524:	00e2      	lsls	r2, r4, #3
 8007526:	4614      	mov	r4, r2
 8007528:	461d      	mov	r5, r3
 800752a:	eb14 030a 	adds.w	r3, r4, sl
 800752e:	603b      	str	r3, [r7, #0]
 8007530:	eb45 030b 	adc.w	r3, r5, fp
 8007534:	607b      	str	r3, [r7, #4]
 8007536:	f04f 0200 	mov.w	r2, #0
 800753a:	f04f 0300 	mov.w	r3, #0
 800753e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007542:	4629      	mov	r1, r5
 8007544:	028b      	lsls	r3, r1, #10
 8007546:	4621      	mov	r1, r4
 8007548:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800754c:	4621      	mov	r1, r4
 800754e:	028a      	lsls	r2, r1, #10
 8007550:	4610      	mov	r0, r2
 8007552:	4619      	mov	r1, r3
 8007554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007556:	2200      	movs	r2, #0
 8007558:	60bb      	str	r3, [r7, #8]
 800755a:	60fa      	str	r2, [r7, #12]
 800755c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007560:	f7f8 fe32 	bl	80001c8 <__aeabi_uldivmod>
 8007564:	4602      	mov	r2, r0
 8007566:	460b      	mov	r3, r1
 8007568:	4613      	mov	r3, r2
 800756a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800756c:	4b0b      	ldr	r3, [pc, #44]	@ (800759c <HAL_RCC_GetSysClockFreq+0x180>)
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	0c1b      	lsrs	r3, r3, #16
 8007572:	f003 0303 	and.w	r3, r3, #3
 8007576:	3301      	adds	r3, #1
 8007578:	005b      	lsls	r3, r3, #1
 800757a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800757c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800757e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007580:	fbb2 f3f3 	udiv	r3, r2, r3
 8007584:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007586:	e002      	b.n	800758e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007588:	4b05      	ldr	r3, [pc, #20]	@ (80075a0 <HAL_RCC_GetSysClockFreq+0x184>)
 800758a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800758c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800758e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007590:	4618      	mov	r0, r3
 8007592:	3740      	adds	r7, #64	@ 0x40
 8007594:	46bd      	mov	sp, r7
 8007596:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800759a:	bf00      	nop
 800759c:	40023800 	.word	0x40023800
 80075a0:	00f42400 	.word	0x00f42400
 80075a4:	017d7840 	.word	0x017d7840

080075a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075a8:	b480      	push	{r7}
 80075aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80075ac:	4b03      	ldr	r3, [pc, #12]	@ (80075bc <HAL_RCC_GetHCLKFreq+0x14>)
 80075ae:	681b      	ldr	r3, [r3, #0]
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr
 80075ba:	bf00      	nop
 80075bc:	2000020c 	.word	0x2000020c

080075c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80075c4:	f7ff fff0 	bl	80075a8 <HAL_RCC_GetHCLKFreq>
 80075c8:	4602      	mov	r2, r0
 80075ca:	4b05      	ldr	r3, [pc, #20]	@ (80075e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	0a9b      	lsrs	r3, r3, #10
 80075d0:	f003 0307 	and.w	r3, r3, #7
 80075d4:	4903      	ldr	r1, [pc, #12]	@ (80075e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80075d6:	5ccb      	ldrb	r3, [r1, r3]
 80075d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075dc:	4618      	mov	r0, r3
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	40023800 	.word	0x40023800
 80075e4:	0800ce94 	.word	0x0800ce94

080075e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80075ec:	f7ff ffdc 	bl	80075a8 <HAL_RCC_GetHCLKFreq>
 80075f0:	4602      	mov	r2, r0
 80075f2:	4b05      	ldr	r3, [pc, #20]	@ (8007608 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	0b5b      	lsrs	r3, r3, #13
 80075f8:	f003 0307 	and.w	r3, r3, #7
 80075fc:	4903      	ldr	r1, [pc, #12]	@ (800760c <HAL_RCC_GetPCLK2Freq+0x24>)
 80075fe:	5ccb      	ldrb	r3, [r1, r3]
 8007600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007604:	4618      	mov	r0, r3
 8007606:	bd80      	pop	{r7, pc}
 8007608:	40023800 	.word	0x40023800
 800760c:	0800ce94 	.word	0x0800ce94

08007610 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b082      	sub	sp, #8
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d101      	bne.n	8007622 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e07b      	b.n	800771a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007626:	2b00      	cmp	r3, #0
 8007628:	d108      	bne.n	800763c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007632:	d009      	beq.n	8007648 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	61da      	str	r2, [r3, #28]
 800763a:	e005      	b.n	8007648 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007654:	b2db      	uxtb	r3, r3
 8007656:	2b00      	cmp	r3, #0
 8007658:	d106      	bne.n	8007668 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f7fd fe52 	bl	800530c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2202      	movs	r2, #2
 800766c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800767e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007690:	431a      	orrs	r2, r3
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800769a:	431a      	orrs	r2, r3
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	f003 0302 	and.w	r3, r3, #2
 80076a4:	431a      	orrs	r2, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	695b      	ldr	r3, [r3, #20]
 80076aa:	f003 0301 	and.w	r3, r3, #1
 80076ae:	431a      	orrs	r2, r3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	699b      	ldr	r3, [r3, #24]
 80076b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076b8:	431a      	orrs	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	69db      	ldr	r3, [r3, #28]
 80076be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80076c2:	431a      	orrs	r2, r3
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6a1b      	ldr	r3, [r3, #32]
 80076c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076cc:	ea42 0103 	orr.w	r1, r2, r3
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	430a      	orrs	r2, r1
 80076de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	699b      	ldr	r3, [r3, #24]
 80076e4:	0c1b      	lsrs	r3, r3, #16
 80076e6:	f003 0104 	and.w	r1, r3, #4
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ee:	f003 0210 	and.w	r2, r3, #16
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	430a      	orrs	r2, r1
 80076f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	69da      	ldr	r2, [r3, #28]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007708:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2200      	movs	r2, #0
 800770e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3708      	adds	r7, #8
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}

08007722 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007722:	b580      	push	{r7, lr}
 8007724:	b088      	sub	sp, #32
 8007726:	af02      	add	r7, sp, #8
 8007728:	60f8      	str	r0, [r7, #12]
 800772a:	60b9      	str	r1, [r7, #8]
 800772c:	603b      	str	r3, [r7, #0]
 800772e:	4613      	mov	r3, r2
 8007730:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007738:	b2db      	uxtb	r3, r3
 800773a:	2b01      	cmp	r3, #1
 800773c:	d001      	beq.n	8007742 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800773e:	2302      	movs	r3, #2
 8007740:	e104      	b.n	800794c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d002      	beq.n	800774e <HAL_SPI_Receive+0x2c>
 8007748:	88fb      	ldrh	r3, [r7, #6]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e0fc      	b.n	800794c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800775a:	d112      	bne.n	8007782 <HAL_SPI_Receive+0x60>
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d10e      	bne.n	8007782 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2204      	movs	r2, #4
 8007768:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800776c:	88fa      	ldrh	r2, [r7, #6]
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	9300      	str	r3, [sp, #0]
 8007772:	4613      	mov	r3, r2
 8007774:	68ba      	ldr	r2, [r7, #8]
 8007776:	68b9      	ldr	r1, [r7, #8]
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f000 f8eb 	bl	8007954 <HAL_SPI_TransmitReceive>
 800777e:	4603      	mov	r3, r0
 8007780:	e0e4      	b.n	800794c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007782:	f7fe f8d3 	bl	800592c <HAL_GetTick>
 8007786:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800778e:	2b01      	cmp	r3, #1
 8007790:	d101      	bne.n	8007796 <HAL_SPI_Receive+0x74>
 8007792:	2302      	movs	r3, #2
 8007794:	e0da      	b.n	800794c <HAL_SPI_Receive+0x22a>
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2201      	movs	r2, #1
 800779a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2204      	movs	r2, #4
 80077a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	88fa      	ldrh	r2, [r7, #6]
 80077b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	88fa      	ldrh	r2, [r7, #6]
 80077bc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2200      	movs	r2, #0
 80077c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077e4:	d10f      	bne.n	8007806 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007804:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007810:	2b40      	cmp	r3, #64	@ 0x40
 8007812:	d007      	beq.n	8007824 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007822:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d170      	bne.n	800790e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800782c:	e035      	b.n	800789a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	f003 0301 	and.w	r3, r3, #1
 8007838:	2b01      	cmp	r3, #1
 800783a:	d115      	bne.n	8007868 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f103 020c 	add.w	r2, r3, #12
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007848:	7812      	ldrb	r2, [r2, #0]
 800784a:	b2d2      	uxtb	r2, r2
 800784c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007852:	1c5a      	adds	r2, r3, #1
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800785c:	b29b      	uxth	r3, r3
 800785e:	3b01      	subs	r3, #1
 8007860:	b29a      	uxth	r2, r3
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007866:	e018      	b.n	800789a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007868:	f7fe f860 	bl	800592c <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	1ad3      	subs	r3, r2, r3
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	429a      	cmp	r2, r3
 8007876:	d803      	bhi.n	8007880 <HAL_SPI_Receive+0x15e>
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800787e:	d102      	bne.n	8007886 <HAL_SPI_Receive+0x164>
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d109      	bne.n	800789a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2201      	movs	r2, #1
 800788a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2200      	movs	r2, #0
 8007892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007896:	2303      	movs	r3, #3
 8007898:	e058      	b.n	800794c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800789e:	b29b      	uxth	r3, r3
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d1c4      	bne.n	800782e <HAL_SPI_Receive+0x10c>
 80078a4:	e038      	b.n	8007918 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	f003 0301 	and.w	r3, r3, #1
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d113      	bne.n	80078dc <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68da      	ldr	r2, [r3, #12]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078be:	b292      	uxth	r2, r2
 80078c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078c6:	1c9a      	adds	r2, r3, #2
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	3b01      	subs	r3, #1
 80078d4:	b29a      	uxth	r2, r3
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80078da:	e018      	b.n	800790e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078dc:	f7fe f826 	bl	800592c <HAL_GetTick>
 80078e0:	4602      	mov	r2, r0
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d803      	bhi.n	80078f4 <HAL_SPI_Receive+0x1d2>
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f2:	d102      	bne.n	80078fa <HAL_SPI_Receive+0x1d8>
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d109      	bne.n	800790e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2201      	movs	r2, #1
 80078fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800790a:	2303      	movs	r3, #3
 800790c:	e01e      	b.n	800794c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007912:	b29b      	uxth	r3, r3
 8007914:	2b00      	cmp	r3, #0
 8007916:	d1c6      	bne.n	80078a6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007918:	697a      	ldr	r2, [r7, #20]
 800791a:	6839      	ldr	r1, [r7, #0]
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f000 fa4b 	bl	8007db8 <SPI_EndRxTransaction>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d002      	beq.n	800792e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2220      	movs	r2, #32
 800792c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007942:	2b00      	cmp	r3, #0
 8007944:	d001      	beq.n	800794a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	e000      	b.n	800794c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800794a:	2300      	movs	r3, #0
  }
}
 800794c:	4618      	mov	r0, r3
 800794e:	3718      	adds	r7, #24
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b08a      	sub	sp, #40	@ 0x28
 8007958:	af00      	add	r7, sp, #0
 800795a:	60f8      	str	r0, [r7, #12]
 800795c:	60b9      	str	r1, [r7, #8]
 800795e:	607a      	str	r2, [r7, #4]
 8007960:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007962:	2301      	movs	r3, #1
 8007964:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007966:	f7fd ffe1 	bl	800592c <HAL_GetTick>
 800796a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007972:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800797a:	887b      	ldrh	r3, [r7, #2]
 800797c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800797e:	7ffb      	ldrb	r3, [r7, #31]
 8007980:	2b01      	cmp	r3, #1
 8007982:	d00c      	beq.n	800799e <HAL_SPI_TransmitReceive+0x4a>
 8007984:	69bb      	ldr	r3, [r7, #24]
 8007986:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800798a:	d106      	bne.n	800799a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d102      	bne.n	800799a <HAL_SPI_TransmitReceive+0x46>
 8007994:	7ffb      	ldrb	r3, [r7, #31]
 8007996:	2b04      	cmp	r3, #4
 8007998:	d001      	beq.n	800799e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800799a:	2302      	movs	r3, #2
 800799c:	e17f      	b.n	8007c9e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d005      	beq.n	80079b0 <HAL_SPI_TransmitReceive+0x5c>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d002      	beq.n	80079b0 <HAL_SPI_TransmitReceive+0x5c>
 80079aa:	887b      	ldrh	r3, [r7, #2]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80079b0:	2301      	movs	r3, #1
 80079b2:	e174      	b.n	8007c9e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d101      	bne.n	80079c2 <HAL_SPI_TransmitReceive+0x6e>
 80079be:	2302      	movs	r3, #2
 80079c0:	e16d      	b.n	8007c9e <HAL_SPI_TransmitReceive+0x34a>
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2201      	movs	r2, #1
 80079c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	2b04      	cmp	r3, #4
 80079d4:	d003      	beq.n	80079de <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2205      	movs	r2, #5
 80079da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2200      	movs	r2, #0
 80079e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	887a      	ldrh	r2, [r7, #2]
 80079ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	887a      	ldrh	r2, [r7, #2]
 80079f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	68ba      	ldr	r2, [r7, #8]
 80079fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	887a      	ldrh	r2, [r7, #2]
 8007a00:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	887a      	ldrh	r2, [r7, #2]
 8007a06:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2200      	movs	r2, #0
 8007a12:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a1e:	2b40      	cmp	r3, #64	@ 0x40
 8007a20:	d007      	beq.n	8007a32 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	68db      	ldr	r3, [r3, #12]
 8007a36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a3a:	d17e      	bne.n	8007b3a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d002      	beq.n	8007a4a <HAL_SPI_TransmitReceive+0xf6>
 8007a44:	8afb      	ldrh	r3, [r7, #22]
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d16c      	bne.n	8007b24 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a4e:	881a      	ldrh	r2, [r3, #0]
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a5a:	1c9a      	adds	r2, r3, #2
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	3b01      	subs	r3, #1
 8007a68:	b29a      	uxth	r2, r3
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a6e:	e059      	b.n	8007b24 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	f003 0302 	and.w	r3, r3, #2
 8007a7a:	2b02      	cmp	r3, #2
 8007a7c:	d11b      	bne.n	8007ab6 <HAL_SPI_TransmitReceive+0x162>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d016      	beq.n	8007ab6 <HAL_SPI_TransmitReceive+0x162>
 8007a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d113      	bne.n	8007ab6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a92:	881a      	ldrh	r2, [r3, #0]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a9e:	1c9a      	adds	r2, r3, #2
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	b29a      	uxth	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	f003 0301 	and.w	r3, r3, #1
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d119      	bne.n	8007af8 <HAL_SPI_TransmitReceive+0x1a4>
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d014      	beq.n	8007af8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68da      	ldr	r2, [r3, #12]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ad8:	b292      	uxth	r2, r2
 8007ada:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ae0:	1c9a      	adds	r2, r3, #2
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	3b01      	subs	r3, #1
 8007aee:	b29a      	uxth	r2, r3
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007af4:	2301      	movs	r3, #1
 8007af6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007af8:	f7fd ff18 	bl	800592c <HAL_GetTick>
 8007afc:	4602      	mov	r2, r0
 8007afe:	6a3b      	ldr	r3, [r7, #32]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d80d      	bhi.n	8007b24 <HAL_SPI_TransmitReceive+0x1d0>
 8007b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b0e:	d009      	beq.n	8007b24 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007b20:	2303      	movs	r3, #3
 8007b22:	e0bc      	b.n	8007c9e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d1a0      	bne.n	8007a70 <HAL_SPI_TransmitReceive+0x11c>
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b32:	b29b      	uxth	r3, r3
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d19b      	bne.n	8007a70 <HAL_SPI_TransmitReceive+0x11c>
 8007b38:	e082      	b.n	8007c40 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d002      	beq.n	8007b48 <HAL_SPI_TransmitReceive+0x1f4>
 8007b42:	8afb      	ldrh	r3, [r7, #22]
 8007b44:	2b01      	cmp	r3, #1
 8007b46:	d171      	bne.n	8007c2c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	330c      	adds	r3, #12
 8007b52:	7812      	ldrb	r2, [r2, #0]
 8007b54:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b5a:	1c5a      	adds	r2, r3, #1
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	3b01      	subs	r3, #1
 8007b68:	b29a      	uxth	r2, r3
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b6e:	e05d      	b.n	8007c2c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	f003 0302 	and.w	r3, r3, #2
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	d11c      	bne.n	8007bb8 <HAL_SPI_TransmitReceive+0x264>
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d017      	beq.n	8007bb8 <HAL_SPI_TransmitReceive+0x264>
 8007b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d114      	bne.n	8007bb8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	330c      	adds	r3, #12
 8007b98:	7812      	ldrb	r2, [r2, #0]
 8007b9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ba0:	1c5a      	adds	r2, r3, #1
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	3b01      	subs	r3, #1
 8007bae:	b29a      	uxth	r2, r3
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	f003 0301 	and.w	r3, r3, #1
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d119      	bne.n	8007bfa <HAL_SPI_TransmitReceive+0x2a6>
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d014      	beq.n	8007bfa <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68da      	ldr	r2, [r3, #12]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bda:	b2d2      	uxtb	r2, r2
 8007bdc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007be2:	1c5a      	adds	r2, r3, #1
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007bfa:	f7fd fe97 	bl	800592c <HAL_GetTick>
 8007bfe:	4602      	mov	r2, r0
 8007c00:	6a3b      	ldr	r3, [r7, #32]
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d803      	bhi.n	8007c12 <HAL_SPI_TransmitReceive+0x2be>
 8007c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c10:	d102      	bne.n	8007c18 <HAL_SPI_TransmitReceive+0x2c4>
 8007c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d109      	bne.n	8007c2c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2200      	movs	r2, #0
 8007c24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007c28:	2303      	movs	r3, #3
 8007c2a:	e038      	b.n	8007c9e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c30:	b29b      	uxth	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d19c      	bne.n	8007b70 <HAL_SPI_TransmitReceive+0x21c>
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c3a:	b29b      	uxth	r3, r3
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d197      	bne.n	8007b70 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c40:	6a3a      	ldr	r2, [r7, #32]
 8007c42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 f91d 	bl	8007e84 <SPI_EndRxTxTransaction>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d008      	beq.n	8007c62 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2220      	movs	r2, #32
 8007c54:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e01d      	b.n	8007c9e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d10a      	bne.n	8007c80 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	613b      	str	r3, [r7, #16]
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	613b      	str	r3, [r7, #16]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	613b      	str	r3, [r7, #16]
 8007c7e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d001      	beq.n	8007c9c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	e000      	b.n	8007c9e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007c9c:	2300      	movs	r3, #0
  }
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3728      	adds	r7, #40	@ 0x28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
	...

08007ca8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b088      	sub	sp, #32
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	603b      	str	r3, [r7, #0]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007cb8:	f7fd fe38 	bl	800592c <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cc0:	1a9b      	subs	r3, r3, r2
 8007cc2:	683a      	ldr	r2, [r7, #0]
 8007cc4:	4413      	add	r3, r2
 8007cc6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007cc8:	f7fd fe30 	bl	800592c <HAL_GetTick>
 8007ccc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007cce:	4b39      	ldr	r3, [pc, #228]	@ (8007db4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	015b      	lsls	r3, r3, #5
 8007cd4:	0d1b      	lsrs	r3, r3, #20
 8007cd6:	69fa      	ldr	r2, [r7, #28]
 8007cd8:	fb02 f303 	mul.w	r3, r2, r3
 8007cdc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007cde:	e055      	b.n	8007d8c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ce6:	d051      	beq.n	8007d8c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ce8:	f7fd fe20 	bl	800592c <HAL_GetTick>
 8007cec:	4602      	mov	r2, r0
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	1ad3      	subs	r3, r2, r3
 8007cf2:	69fa      	ldr	r2, [r7, #28]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d902      	bls.n	8007cfe <SPI_WaitFlagStateUntilTimeout+0x56>
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d13d      	bne.n	8007d7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007d0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	685b      	ldr	r3, [r3, #4]
 8007d12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d16:	d111      	bne.n	8007d3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d20:	d004      	beq.n	8007d2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	689b      	ldr	r3, [r3, #8]
 8007d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d2a:	d107      	bne.n	8007d3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d44:	d10f      	bne.n	8007d66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d54:	601a      	str	r2, [r3, #0]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2201      	movs	r2, #1
 8007d6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007d76:	2303      	movs	r3, #3
 8007d78:	e018      	b.n	8007dac <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d102      	bne.n	8007d86 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007d80:	2300      	movs	r3, #0
 8007d82:	61fb      	str	r3, [r7, #28]
 8007d84:	e002      	b.n	8007d8c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	689a      	ldr	r2, [r3, #8]
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	4013      	ands	r3, r2
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	bf0c      	ite	eq
 8007d9c:	2301      	moveq	r3, #1
 8007d9e:	2300      	movne	r3, #0
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	461a      	mov	r2, r3
 8007da4:	79fb      	ldrb	r3, [r7, #7]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d19a      	bne.n	8007ce0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3720      	adds	r7, #32
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	2000020c 	.word	0x2000020c

08007db8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af02      	add	r7, sp, #8
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dcc:	d111      	bne.n	8007df2 <SPI_EndRxTransaction+0x3a>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dd6:	d004      	beq.n	8007de2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007de0:	d107      	bne.n	8007df2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007df0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dfa:	d12a      	bne.n	8007e52 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e04:	d012      	beq.n	8007e2c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	9300      	str	r3, [sp, #0]
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	2180      	movs	r1, #128	@ 0x80
 8007e10:	68f8      	ldr	r0, [r7, #12]
 8007e12:	f7ff ff49 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007e16:	4603      	mov	r3, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d02d      	beq.n	8007e78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e20:	f043 0220 	orr.w	r2, r3, #32
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e026      	b.n	8007e7a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	9300      	str	r3, [sp, #0]
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	2200      	movs	r2, #0
 8007e34:	2101      	movs	r1, #1
 8007e36:	68f8      	ldr	r0, [r7, #12]
 8007e38:	f7ff ff36 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d01a      	beq.n	8007e78 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e46:	f043 0220 	orr.w	r2, r3, #32
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007e4e:	2303      	movs	r3, #3
 8007e50:	e013      	b.n	8007e7a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	9300      	str	r3, [sp, #0]
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	2101      	movs	r1, #1
 8007e5c:	68f8      	ldr	r0, [r7, #12]
 8007e5e:	f7ff ff23 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007e62:	4603      	mov	r3, r0
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d007      	beq.n	8007e78 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e6c:	f043 0220 	orr.w	r2, r3, #32
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007e74:	2303      	movs	r3, #3
 8007e76:	e000      	b.n	8007e7a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
	...

08007e84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b088      	sub	sp, #32
 8007e88:	af02      	add	r7, sp, #8
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	9300      	str	r3, [sp, #0]
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	2201      	movs	r2, #1
 8007e98:	2102      	movs	r1, #2
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	f7ff ff04 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d007      	beq.n	8007eb6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eaa:	f043 0220 	orr.w	r2, r3, #32
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007eb2:	2303      	movs	r3, #3
 8007eb4:	e032      	b.n	8007f1c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8007f24 <SPI_EndRxTxTransaction+0xa0>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a1b      	ldr	r2, [pc, #108]	@ (8007f28 <SPI_EndRxTxTransaction+0xa4>)
 8007ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ec0:	0d5b      	lsrs	r3, r3, #21
 8007ec2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007ec6:	fb02 f303 	mul.w	r3, r2, r3
 8007eca:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ed4:	d112      	bne.n	8007efc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	2200      	movs	r2, #0
 8007ede:	2180      	movs	r1, #128	@ 0x80
 8007ee0:	68f8      	ldr	r0, [r7, #12]
 8007ee2:	f7ff fee1 	bl	8007ca8 <SPI_WaitFlagStateUntilTimeout>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d016      	beq.n	8007f1a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ef0:	f043 0220 	orr.w	r2, r3, #32
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007ef8:	2303      	movs	r3, #3
 8007efa:	e00f      	b.n	8007f1c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d00a      	beq.n	8007f18 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f12:	2b80      	cmp	r3, #128	@ 0x80
 8007f14:	d0f2      	beq.n	8007efc <SPI_EndRxTxTransaction+0x78>
 8007f16:	e000      	b.n	8007f1a <SPI_EndRxTxTransaction+0x96>
        break;
 8007f18:	bf00      	nop
  }

  return HAL_OK;
 8007f1a:	2300      	movs	r3, #0
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3718      	adds	r7, #24
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	2000020c 	.word	0x2000020c
 8007f28:	165e9f81 	.word	0x165e9f81

08007f2c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	60b9      	str	r1, [r7, #8]
 8007f36:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d101      	bne.n	8007f42 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	e038      	b.n	8007fb4 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d106      	bne.n	8007f5c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	f7f8 fd68 	bl	8000a2c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	3308      	adds	r3, #8
 8007f64:	4619      	mov	r1, r3
 8007f66:	4610      	mov	r0, r2
 8007f68:	f001 fd04 	bl	8009974 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6818      	ldr	r0, [r3, #0]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	461a      	mov	r2, r3
 8007f76:	68b9      	ldr	r1, [r7, #8]
 8007f78:	f001 fd66 	bl	8009a48 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6858      	ldr	r0, [r3, #4]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	689a      	ldr	r2, [r3, #8]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f88:	6879      	ldr	r1, [r7, #4]
 8007f8a:	f001 fd8b 	bl	8009aa4 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68fa      	ldr	r2, [r7, #12]
 8007f94:	6892      	ldr	r2, [r2, #8]
 8007f96:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	68fa      	ldr	r2, [r7, #12]
 8007fa0:	6892      	ldr	r2, [r2, #8]
 8007fa2:	f041 0101 	orr.w	r1, r1, #1
 8007fa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2201      	movs	r2, #1
 8007fae:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d101      	bne.n	8007fce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e041      	b.n	8008052 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d106      	bne.n	8007fe8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f7fd fab0 	bl	8005548 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	3304      	adds	r3, #4
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	4610      	mov	r0, r2
 8007ffc:	f000 fa7e 	bl	80084fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008050:	2300      	movs	r3, #0
}
 8008052:	4618      	mov	r0, r3
 8008054:	3708      	adds	r7, #8
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}
	...

0800805c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800806a:	b2db      	uxtb	r3, r3
 800806c:	2b01      	cmp	r3, #1
 800806e:	d001      	beq.n	8008074 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e04e      	b.n	8008112 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2202      	movs	r2, #2
 8008078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	68da      	ldr	r2, [r3, #12]
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f042 0201 	orr.w	r2, r2, #1
 800808a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a23      	ldr	r2, [pc, #140]	@ (8008120 <HAL_TIM_Base_Start_IT+0xc4>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d022      	beq.n	80080dc <HAL_TIM_Base_Start_IT+0x80>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800809e:	d01d      	beq.n	80080dc <HAL_TIM_Base_Start_IT+0x80>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a1f      	ldr	r2, [pc, #124]	@ (8008124 <HAL_TIM_Base_Start_IT+0xc8>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d018      	beq.n	80080dc <HAL_TIM_Base_Start_IT+0x80>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a1e      	ldr	r2, [pc, #120]	@ (8008128 <HAL_TIM_Base_Start_IT+0xcc>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d013      	beq.n	80080dc <HAL_TIM_Base_Start_IT+0x80>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a1c      	ldr	r2, [pc, #112]	@ (800812c <HAL_TIM_Base_Start_IT+0xd0>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d00e      	beq.n	80080dc <HAL_TIM_Base_Start_IT+0x80>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a1b      	ldr	r2, [pc, #108]	@ (8008130 <HAL_TIM_Base_Start_IT+0xd4>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d009      	beq.n	80080dc <HAL_TIM_Base_Start_IT+0x80>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a19      	ldr	r2, [pc, #100]	@ (8008134 <HAL_TIM_Base_Start_IT+0xd8>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d004      	beq.n	80080dc <HAL_TIM_Base_Start_IT+0x80>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a18      	ldr	r2, [pc, #96]	@ (8008138 <HAL_TIM_Base_Start_IT+0xdc>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d111      	bne.n	8008100 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	f003 0307 	and.w	r3, r3, #7
 80080e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2b06      	cmp	r3, #6
 80080ec:	d010      	beq.n	8008110 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f042 0201 	orr.w	r2, r2, #1
 80080fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080fe:	e007      	b.n	8008110 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f042 0201 	orr.w	r2, r2, #1
 800810e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008110:	2300      	movs	r3, #0
}
 8008112:	4618      	mov	r0, r3
 8008114:	3714      	adds	r7, #20
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	40010000 	.word	0x40010000
 8008124:	40000400 	.word	0x40000400
 8008128:	40000800 	.word	0x40000800
 800812c:	40000c00 	.word	0x40000c00
 8008130:	40010400 	.word	0x40010400
 8008134:	40014000 	.word	0x40014000
 8008138:	40001800 	.word	0x40001800

0800813c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	691b      	ldr	r3, [r3, #16]
 8008152:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	f003 0302 	and.w	r3, r3, #2
 800815a:	2b00      	cmp	r3, #0
 800815c:	d020      	beq.n	80081a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f003 0302 	and.w	r3, r3, #2
 8008164:	2b00      	cmp	r3, #0
 8008166:	d01b      	beq.n	80081a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f06f 0202 	mvn.w	r2, #2
 8008170:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2201      	movs	r2, #1
 8008176:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	699b      	ldr	r3, [r3, #24]
 800817e:	f003 0303 	and.w	r3, r3, #3
 8008182:	2b00      	cmp	r3, #0
 8008184:	d003      	beq.n	800818e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f999 	bl	80084be <HAL_TIM_IC_CaptureCallback>
 800818c:	e005      	b.n	800819a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 f98b 	bl	80084aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 f99c 	bl	80084d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2200      	movs	r2, #0
 800819e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	f003 0304 	and.w	r3, r3, #4
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d020      	beq.n	80081ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f003 0304 	and.w	r3, r3, #4
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d01b      	beq.n	80081ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f06f 0204 	mvn.w	r2, #4
 80081bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2202      	movs	r2, #2
 80081c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	699b      	ldr	r3, [r3, #24]
 80081ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d003      	beq.n	80081da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f973 	bl	80084be <HAL_TIM_IC_CaptureCallback>
 80081d8:	e005      	b.n	80081e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 f965 	bl	80084aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 f976 	bl	80084d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2200      	movs	r2, #0
 80081ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	f003 0308 	and.w	r3, r3, #8
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d020      	beq.n	8008238 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f003 0308 	and.w	r3, r3, #8
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d01b      	beq.n	8008238 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f06f 0208 	mvn.w	r2, #8
 8008208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2204      	movs	r2, #4
 800820e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	69db      	ldr	r3, [r3, #28]
 8008216:	f003 0303 	and.w	r3, r3, #3
 800821a:	2b00      	cmp	r3, #0
 800821c:	d003      	beq.n	8008226 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 f94d 	bl	80084be <HAL_TIM_IC_CaptureCallback>
 8008224:	e005      	b.n	8008232 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 f93f 	bl	80084aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 f950 	bl	80084d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	f003 0310 	and.w	r3, r3, #16
 800823e:	2b00      	cmp	r3, #0
 8008240:	d020      	beq.n	8008284 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f003 0310 	and.w	r3, r3, #16
 8008248:	2b00      	cmp	r3, #0
 800824a:	d01b      	beq.n	8008284 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f06f 0210 	mvn.w	r2, #16
 8008254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2208      	movs	r2, #8
 800825a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	69db      	ldr	r3, [r3, #28]
 8008262:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008266:	2b00      	cmp	r3, #0
 8008268:	d003      	beq.n	8008272 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f927 	bl	80084be <HAL_TIM_IC_CaptureCallback>
 8008270:	e005      	b.n	800827e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 f919 	bl	80084aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 f92a 	bl	80084d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	f003 0301 	and.w	r3, r3, #1
 800828a:	2b00      	cmp	r3, #0
 800828c:	d00c      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	f003 0301 	and.w	r3, r3, #1
 8008294:	2b00      	cmp	r3, #0
 8008296:	d007      	beq.n	80082a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f06f 0201 	mvn.w	r2, #1
 80082a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f7f9 fb30 	bl	8001908 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00c      	beq.n	80082cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d007      	beq.n	80082cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80082c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 fade 	bl	8008888 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00c      	beq.n	80082f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d007      	beq.n	80082f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80082e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 f8fb 	bl	80084e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	f003 0320 	and.w	r3, r3, #32
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00c      	beq.n	8008314 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	f003 0320 	and.w	r3, r3, #32
 8008300:	2b00      	cmp	r3, #0
 8008302:	d007      	beq.n	8008314 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f06f 0220 	mvn.w	r2, #32
 800830c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fab0 	bl	8008874 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008314:	bf00      	nop
 8008316:	3710      	adds	r7, #16
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b084      	sub	sp, #16
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008326:	2300      	movs	r3, #0
 8008328:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008330:	2b01      	cmp	r3, #1
 8008332:	d101      	bne.n	8008338 <HAL_TIM_ConfigClockSource+0x1c>
 8008334:	2302      	movs	r3, #2
 8008336:	e0b4      	b.n	80084a2 <HAL_TIM_ConfigClockSource+0x186>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2202      	movs	r2, #2
 8008344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008356:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800835e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	68ba      	ldr	r2, [r7, #8]
 8008366:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008370:	d03e      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0xd4>
 8008372:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008376:	f200 8087 	bhi.w	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 800837a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800837e:	f000 8086 	beq.w	800848e <HAL_TIM_ConfigClockSource+0x172>
 8008382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008386:	d87f      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 8008388:	2b70      	cmp	r3, #112	@ 0x70
 800838a:	d01a      	beq.n	80083c2 <HAL_TIM_ConfigClockSource+0xa6>
 800838c:	2b70      	cmp	r3, #112	@ 0x70
 800838e:	d87b      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 8008390:	2b60      	cmp	r3, #96	@ 0x60
 8008392:	d050      	beq.n	8008436 <HAL_TIM_ConfigClockSource+0x11a>
 8008394:	2b60      	cmp	r3, #96	@ 0x60
 8008396:	d877      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 8008398:	2b50      	cmp	r3, #80	@ 0x50
 800839a:	d03c      	beq.n	8008416 <HAL_TIM_ConfigClockSource+0xfa>
 800839c:	2b50      	cmp	r3, #80	@ 0x50
 800839e:	d873      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 80083a0:	2b40      	cmp	r3, #64	@ 0x40
 80083a2:	d058      	beq.n	8008456 <HAL_TIM_ConfigClockSource+0x13a>
 80083a4:	2b40      	cmp	r3, #64	@ 0x40
 80083a6:	d86f      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 80083a8:	2b30      	cmp	r3, #48	@ 0x30
 80083aa:	d064      	beq.n	8008476 <HAL_TIM_ConfigClockSource+0x15a>
 80083ac:	2b30      	cmp	r3, #48	@ 0x30
 80083ae:	d86b      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 80083b0:	2b20      	cmp	r3, #32
 80083b2:	d060      	beq.n	8008476 <HAL_TIM_ConfigClockSource+0x15a>
 80083b4:	2b20      	cmp	r3, #32
 80083b6:	d867      	bhi.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d05c      	beq.n	8008476 <HAL_TIM_ConfigClockSource+0x15a>
 80083bc:	2b10      	cmp	r3, #16
 80083be:	d05a      	beq.n	8008476 <HAL_TIM_ConfigClockSource+0x15a>
 80083c0:	e062      	b.n	8008488 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80083d2:	f000 f9b3 	bl	800873c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80083e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	68ba      	ldr	r2, [r7, #8]
 80083ec:	609a      	str	r2, [r3, #8]
      break;
 80083ee:	e04f      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008400:	f000 f99c 	bl	800873c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	689a      	ldr	r2, [r3, #8]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008412:	609a      	str	r2, [r3, #8]
      break;
 8008414:	e03c      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008422:	461a      	mov	r2, r3
 8008424:	f000 f910 	bl	8008648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	2150      	movs	r1, #80	@ 0x50
 800842e:	4618      	mov	r0, r3
 8008430:	f000 f969 	bl	8008706 <TIM_ITRx_SetConfig>
      break;
 8008434:	e02c      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008442:	461a      	mov	r2, r3
 8008444:	f000 f92f 	bl	80086a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	2160      	movs	r1, #96	@ 0x60
 800844e:	4618      	mov	r0, r3
 8008450:	f000 f959 	bl	8008706 <TIM_ITRx_SetConfig>
      break;
 8008454:	e01c      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008462:	461a      	mov	r2, r3
 8008464:	f000 f8f0 	bl	8008648 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	2140      	movs	r1, #64	@ 0x40
 800846e:	4618      	mov	r0, r3
 8008470:	f000 f949 	bl	8008706 <TIM_ITRx_SetConfig>
      break;
 8008474:	e00c      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4619      	mov	r1, r3
 8008480:	4610      	mov	r0, r2
 8008482:	f000 f940 	bl	8008706 <TIM_ITRx_SetConfig>
      break;
 8008486:	e003      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	73fb      	strb	r3, [r7, #15]
      break;
 800848c:	e000      	b.n	8008490 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800848e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2200      	movs	r2, #0
 800849c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80084a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3710      	adds	r7, #16
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}

080084aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084aa:	b480      	push	{r7}
 80084ac:	b083      	sub	sp, #12
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084b2:	bf00      	nop
 80084b4:	370c      	adds	r7, #12
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr

080084be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084be:	b480      	push	{r7}
 80084c0:	b083      	sub	sp, #12
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084c6:	bf00      	nop
 80084c8:	370c      	adds	r7, #12
 80084ca:	46bd      	mov	sp, r7
 80084cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d0:	4770      	bx	lr

080084d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084d2:	b480      	push	{r7}
 80084d4:	b083      	sub	sp, #12
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084da:	bf00      	nop
 80084dc:	370c      	adds	r7, #12
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr

080084e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b083      	sub	sp, #12
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80084ee:	bf00      	nop
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
	...

080084fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b085      	sub	sp, #20
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	4a43      	ldr	r2, [pc, #268]	@ (800861c <TIM_Base_SetConfig+0x120>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d013      	beq.n	800853c <TIM_Base_SetConfig+0x40>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800851a:	d00f      	beq.n	800853c <TIM_Base_SetConfig+0x40>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	4a40      	ldr	r2, [pc, #256]	@ (8008620 <TIM_Base_SetConfig+0x124>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d00b      	beq.n	800853c <TIM_Base_SetConfig+0x40>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	4a3f      	ldr	r2, [pc, #252]	@ (8008624 <TIM_Base_SetConfig+0x128>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d007      	beq.n	800853c <TIM_Base_SetConfig+0x40>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	4a3e      	ldr	r2, [pc, #248]	@ (8008628 <TIM_Base_SetConfig+0x12c>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d003      	beq.n	800853c <TIM_Base_SetConfig+0x40>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	4a3d      	ldr	r2, [pc, #244]	@ (800862c <TIM_Base_SetConfig+0x130>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d108      	bne.n	800854e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008542:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	68fa      	ldr	r2, [r7, #12]
 800854a:	4313      	orrs	r3, r2
 800854c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	4a32      	ldr	r2, [pc, #200]	@ (800861c <TIM_Base_SetConfig+0x120>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d02b      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800855c:	d027      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	4a2f      	ldr	r2, [pc, #188]	@ (8008620 <TIM_Base_SetConfig+0x124>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d023      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a2e      	ldr	r2, [pc, #184]	@ (8008624 <TIM_Base_SetConfig+0x128>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d01f      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	4a2d      	ldr	r2, [pc, #180]	@ (8008628 <TIM_Base_SetConfig+0x12c>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d01b      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a2c      	ldr	r2, [pc, #176]	@ (800862c <TIM_Base_SetConfig+0x130>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d017      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	4a2b      	ldr	r2, [pc, #172]	@ (8008630 <TIM_Base_SetConfig+0x134>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d013      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	4a2a      	ldr	r2, [pc, #168]	@ (8008634 <TIM_Base_SetConfig+0x138>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d00f      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	4a29      	ldr	r2, [pc, #164]	@ (8008638 <TIM_Base_SetConfig+0x13c>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d00b      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4a28      	ldr	r2, [pc, #160]	@ (800863c <TIM_Base_SetConfig+0x140>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d007      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	4a27      	ldr	r2, [pc, #156]	@ (8008640 <TIM_Base_SetConfig+0x144>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d003      	beq.n	80085ae <TIM_Base_SetConfig+0xb2>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4a26      	ldr	r2, [pc, #152]	@ (8008644 <TIM_Base_SetConfig+0x148>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d108      	bne.n	80085c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	68db      	ldr	r3, [r3, #12]
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	4313      	orrs	r3, r2
 80085be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	695b      	ldr	r3, [r3, #20]
 80085ca:	4313      	orrs	r3, r2
 80085cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	689a      	ldr	r2, [r3, #8]
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a0e      	ldr	r2, [pc, #56]	@ (800861c <TIM_Base_SetConfig+0x120>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d003      	beq.n	80085ee <TIM_Base_SetConfig+0xf2>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a10      	ldr	r2, [pc, #64]	@ (800862c <TIM_Base_SetConfig+0x130>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d103      	bne.n	80085f6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	691a      	ldr	r2, [r3, #16]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f043 0204 	orr.w	r2, r3, #4
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2201      	movs	r2, #1
 8008606:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	601a      	str	r2, [r3, #0]
}
 800860e:	bf00      	nop
 8008610:	3714      	adds	r7, #20
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr
 800861a:	bf00      	nop
 800861c:	40010000 	.word	0x40010000
 8008620:	40000400 	.word	0x40000400
 8008624:	40000800 	.word	0x40000800
 8008628:	40000c00 	.word	0x40000c00
 800862c:	40010400 	.word	0x40010400
 8008630:	40014000 	.word	0x40014000
 8008634:	40014400 	.word	0x40014400
 8008638:	40014800 	.word	0x40014800
 800863c:	40001800 	.word	0x40001800
 8008640:	40001c00 	.word	0x40001c00
 8008644:	40002000 	.word	0x40002000

08008648 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008648:	b480      	push	{r7}
 800864a:	b087      	sub	sp, #28
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6a1b      	ldr	r3, [r3, #32]
 8008658:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6a1b      	ldr	r3, [r3, #32]
 800865e:	f023 0201 	bic.w	r2, r3, #1
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	699b      	ldr	r3, [r3, #24]
 800866a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	011b      	lsls	r3, r3, #4
 8008678:	693a      	ldr	r2, [r7, #16]
 800867a:	4313      	orrs	r3, r2
 800867c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	f023 030a 	bic.w	r3, r3, #10
 8008684:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008686:	697a      	ldr	r2, [r7, #20]
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	4313      	orrs	r3, r2
 800868c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	693a      	ldr	r2, [r7, #16]
 8008692:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	697a      	ldr	r2, [r7, #20]
 8008698:	621a      	str	r2, [r3, #32]
}
 800869a:	bf00      	nop
 800869c:	371c      	adds	r7, #28
 800869e:	46bd      	mov	sp, r7
 80086a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a4:	4770      	bx	lr

080086a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086a6:	b480      	push	{r7}
 80086a8:	b087      	sub	sp, #28
 80086aa:	af00      	add	r7, sp, #0
 80086ac:	60f8      	str	r0, [r7, #12]
 80086ae:	60b9      	str	r1, [r7, #8]
 80086b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6a1b      	ldr	r3, [r3, #32]
 80086b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6a1b      	ldr	r3, [r3, #32]
 80086bc:	f023 0210 	bic.w	r2, r3, #16
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80086d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	031b      	lsls	r3, r3, #12
 80086d6:	693a      	ldr	r2, [r7, #16]
 80086d8:	4313      	orrs	r3, r2
 80086da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80086e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	011b      	lsls	r3, r3, #4
 80086e8:	697a      	ldr	r2, [r7, #20]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	693a      	ldr	r2, [r7, #16]
 80086f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	697a      	ldr	r2, [r7, #20]
 80086f8:	621a      	str	r2, [r3, #32]
}
 80086fa:	bf00      	nop
 80086fc:	371c      	adds	r7, #28
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr

08008706 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008706:	b480      	push	{r7}
 8008708:	b085      	sub	sp, #20
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
 800870e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800871c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800871e:	683a      	ldr	r2, [r7, #0]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	4313      	orrs	r3, r2
 8008724:	f043 0307 	orr.w	r3, r3, #7
 8008728:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	68fa      	ldr	r2, [r7, #12]
 800872e:	609a      	str	r2, [r3, #8]
}
 8008730:	bf00      	nop
 8008732:	3714      	adds	r7, #20
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800873c:	b480      	push	{r7}
 800873e:	b087      	sub	sp, #28
 8008740:	af00      	add	r7, sp, #0
 8008742:	60f8      	str	r0, [r7, #12]
 8008744:	60b9      	str	r1, [r7, #8]
 8008746:	607a      	str	r2, [r7, #4]
 8008748:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	689b      	ldr	r3, [r3, #8]
 800874e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008756:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	021a      	lsls	r2, r3, #8
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	431a      	orrs	r2, r3
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	4313      	orrs	r3, r2
 8008764:	697a      	ldr	r2, [r7, #20]
 8008766:	4313      	orrs	r3, r2
 8008768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	697a      	ldr	r2, [r7, #20]
 800876e:	609a      	str	r2, [r3, #8]
}
 8008770:	bf00      	nop
 8008772:	371c      	adds	r7, #28
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800878c:	2b01      	cmp	r3, #1
 800878e:	d101      	bne.n	8008794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008790:	2302      	movs	r3, #2
 8008792:	e05a      	b.n	800884a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2202      	movs	r2, #2
 80087a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	68fa      	ldr	r2, [r7, #12]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	68fa      	ldr	r2, [r7, #12]
 80087cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a21      	ldr	r2, [pc, #132]	@ (8008858 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d022      	beq.n	800881e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087e0:	d01d      	beq.n	800881e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a1d      	ldr	r2, [pc, #116]	@ (800885c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d018      	beq.n	800881e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a1b      	ldr	r2, [pc, #108]	@ (8008860 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d013      	beq.n	800881e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a1a      	ldr	r2, [pc, #104]	@ (8008864 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d00e      	beq.n	800881e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a18      	ldr	r2, [pc, #96]	@ (8008868 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d009      	beq.n	800881e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a17      	ldr	r2, [pc, #92]	@ (800886c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d004      	beq.n	800881e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a15      	ldr	r2, [pc, #84]	@ (8008870 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d10c      	bne.n	8008838 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008824:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	68ba      	ldr	r2, [r7, #8]
 800882c:	4313      	orrs	r3, r2
 800882e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2201      	movs	r2, #1
 800883c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2200      	movs	r2, #0
 8008844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008848:	2300      	movs	r3, #0
}
 800884a:	4618      	mov	r0, r3
 800884c:	3714      	adds	r7, #20
 800884e:	46bd      	mov	sp, r7
 8008850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008854:	4770      	bx	lr
 8008856:	bf00      	nop
 8008858:	40010000 	.word	0x40010000
 800885c:	40000400 	.word	0x40000400
 8008860:	40000800 	.word	0x40000800
 8008864:	40000c00 	.word	0x40000c00
 8008868:	40010400 	.word	0x40010400
 800886c:	40014000 	.word	0x40014000
 8008870:	40001800 	.word	0x40001800

08008874 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800887c:	bf00      	nop
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008890:	bf00      	nop
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b082      	sub	sp, #8
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d101      	bne.n	80088ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	e042      	b.n	8008934 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d106      	bne.n	80088c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f7fc fee6 	bl	8005694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2224      	movs	r2, #36	@ 0x24
 80088cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68da      	ldr	r2, [r3, #12]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80088de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 fdd3 	bl	800948c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	691a      	ldr	r2, [r3, #16]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80088f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	695a      	ldr	r2, [r3, #20]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008904:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	68da      	ldr	r2, [r3, #12]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008914:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2220      	movs	r2, #32
 8008920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2220      	movs	r2, #32
 8008928:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008932:	2300      	movs	r3, #0
}
 8008934:	4618      	mov	r0, r3
 8008936:	3708      	adds	r7, #8
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b08a      	sub	sp, #40	@ 0x28
 8008940:	af02      	add	r7, sp, #8
 8008942:	60f8      	str	r0, [r7, #12]
 8008944:	60b9      	str	r1, [r7, #8]
 8008946:	603b      	str	r3, [r7, #0]
 8008948:	4613      	mov	r3, r2
 800894a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800894c:	2300      	movs	r3, #0
 800894e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b20      	cmp	r3, #32
 800895a:	d175      	bne.n	8008a48 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d002      	beq.n	8008968 <HAL_UART_Transmit+0x2c>
 8008962:	88fb      	ldrh	r3, [r7, #6]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d101      	bne.n	800896c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	e06e      	b.n	8008a4a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2200      	movs	r2, #0
 8008970:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2221      	movs	r2, #33	@ 0x21
 8008976:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800897a:	f7fc ffd7 	bl	800592c <HAL_GetTick>
 800897e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	88fa      	ldrh	r2, [r7, #6]
 8008984:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	88fa      	ldrh	r2, [r7, #6]
 800898a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008994:	d108      	bne.n	80089a8 <HAL_UART_Transmit+0x6c>
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d104      	bne.n	80089a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800899e:	2300      	movs	r3, #0
 80089a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	61bb      	str	r3, [r7, #24]
 80089a6:	e003      	b.n	80089b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80089ac:	2300      	movs	r3, #0
 80089ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80089b0:	e02e      	b.n	8008a10 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	9300      	str	r3, [sp, #0]
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	2200      	movs	r2, #0
 80089ba:	2180      	movs	r1, #128	@ 0x80
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f000 fb37 	bl	8009030 <UART_WaitOnFlagUntilTimeout>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d005      	beq.n	80089d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2220      	movs	r2, #32
 80089cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80089d0:	2303      	movs	r3, #3
 80089d2:	e03a      	b.n	8008a4a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80089d4:	69fb      	ldr	r3, [r7, #28]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d10b      	bne.n	80089f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	881b      	ldrh	r3, [r3, #0]
 80089de:	461a      	mov	r2, r3
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	3302      	adds	r3, #2
 80089ee:	61bb      	str	r3, [r7, #24]
 80089f0:	e007      	b.n	8008a02 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	781a      	ldrb	r2, [r3, #0]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80089fc:	69fb      	ldr	r3, [r7, #28]
 80089fe:	3301      	adds	r3, #1
 8008a00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	b29a      	uxth	r2, r3
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d1cb      	bne.n	80089b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	9300      	str	r3, [sp, #0]
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	2200      	movs	r2, #0
 8008a22:	2140      	movs	r1, #64	@ 0x40
 8008a24:	68f8      	ldr	r0, [r7, #12]
 8008a26:	f000 fb03 	bl	8009030 <UART_WaitOnFlagUntilTimeout>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d005      	beq.n	8008a3c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2220      	movs	r2, #32
 8008a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008a38:	2303      	movs	r3, #3
 8008a3a:	e006      	b.n	8008a4a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	2220      	movs	r2, #32
 8008a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008a44:	2300      	movs	r3, #0
 8008a46:	e000      	b.n	8008a4a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008a48:	2302      	movs	r3, #2
  }
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3720      	adds	r7, #32
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}

08008a52 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a52:	b580      	push	{r7, lr}
 8008a54:	b084      	sub	sp, #16
 8008a56:	af00      	add	r7, sp, #0
 8008a58:	60f8      	str	r0, [r7, #12]
 8008a5a:	60b9      	str	r1, [r7, #8]
 8008a5c:	4613      	mov	r3, r2
 8008a5e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	2b20      	cmp	r3, #32
 8008a6a:	d112      	bne.n	8008a92 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d002      	beq.n	8008a78 <HAL_UART_Receive_IT+0x26>
 8008a72:	88fb      	ldrh	r3, [r7, #6]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d101      	bne.n	8008a7c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008a78:	2301      	movs	r3, #1
 8008a7a:	e00b      	b.n	8008a94 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008a82:	88fb      	ldrh	r3, [r7, #6]
 8008a84:	461a      	mov	r2, r3
 8008a86:	68b9      	ldr	r1, [r7, #8]
 8008a88:	68f8      	ldr	r0, [r7, #12]
 8008a8a:	f000 fb2a 	bl	80090e2 <UART_Start_Receive_IT>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	e000      	b.n	8008a94 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008a92:	2302      	movs	r3, #2
  }
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3710      	adds	r7, #16
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}

08008a9c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b0ba      	sub	sp, #232	@ 0xe8
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	695b      	ldr	r3, [r3, #20]
 8008abe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ad2:	f003 030f 	and.w	r3, r3, #15
 8008ad6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008ada:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d10f      	bne.n	8008b02 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ae6:	f003 0320 	and.w	r3, r3, #32
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d009      	beq.n	8008b02 <HAL_UART_IRQHandler+0x66>
 8008aee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008af2:	f003 0320 	and.w	r3, r3, #32
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d003      	beq.n	8008b02 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 fc07 	bl	800930e <UART_Receive_IT>
      return;
 8008b00:	e273      	b.n	8008fea <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008b02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	f000 80de 	beq.w	8008cc8 <HAL_UART_IRQHandler+0x22c>
 8008b0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b10:	f003 0301 	and.w	r3, r3, #1
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d106      	bne.n	8008b26 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b1c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	f000 80d1 	beq.w	8008cc8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b2a:	f003 0301 	and.w	r3, r3, #1
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d00b      	beq.n	8008b4a <HAL_UART_IRQHandler+0xae>
 8008b32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d005      	beq.n	8008b4a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b42:	f043 0201 	orr.w	r2, r3, #1
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b4e:	f003 0304 	and.w	r3, r3, #4
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d00b      	beq.n	8008b6e <HAL_UART_IRQHandler+0xd2>
 8008b56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b5a:	f003 0301 	and.w	r3, r3, #1
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d005      	beq.n	8008b6e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b66:	f043 0202 	orr.w	r2, r3, #2
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b72:	f003 0302 	and.w	r3, r3, #2
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00b      	beq.n	8008b92 <HAL_UART_IRQHandler+0xf6>
 8008b7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b7e:	f003 0301 	and.w	r3, r3, #1
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d005      	beq.n	8008b92 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b8a:	f043 0204 	orr.w	r2, r3, #4
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b96:	f003 0308 	and.w	r3, r3, #8
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d011      	beq.n	8008bc2 <HAL_UART_IRQHandler+0x126>
 8008b9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ba2:	f003 0320 	and.w	r3, r3, #32
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d105      	bne.n	8008bb6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008baa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bae:	f003 0301 	and.w	r3, r3, #1
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d005      	beq.n	8008bc2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bba:	f043 0208 	orr.w	r2, r3, #8
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	f000 820a 	beq.w	8008fe0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bd0:	f003 0320 	and.w	r3, r3, #32
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d008      	beq.n	8008bea <HAL_UART_IRQHandler+0x14e>
 8008bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bdc:	f003 0320 	and.w	r3, r3, #32
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d002      	beq.n	8008bea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f000 fb92 	bl	800930e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	695b      	ldr	r3, [r3, #20]
 8008bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bf4:	2b40      	cmp	r3, #64	@ 0x40
 8008bf6:	bf0c      	ite	eq
 8008bf8:	2301      	moveq	r3, #1
 8008bfa:	2300      	movne	r3, #0
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c06:	f003 0308 	and.w	r3, r3, #8
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d103      	bne.n	8008c16 <HAL_UART_IRQHandler+0x17a>
 8008c0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d04f      	beq.n	8008cb6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 fa9d 	bl	8009156 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	695b      	ldr	r3, [r3, #20]
 8008c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c26:	2b40      	cmp	r3, #64	@ 0x40
 8008c28:	d141      	bne.n	8008cae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	3314      	adds	r3, #20
 8008c30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c38:	e853 3f00 	ldrex	r3, [r3]
 8008c3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	3314      	adds	r3, #20
 8008c52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008c56:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008c5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c66:	e841 2300 	strex	r3, r2, [r1]
 8008c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d1d9      	bne.n	8008c2a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d013      	beq.n	8008ca6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c82:	4a8a      	ldr	r2, [pc, #552]	@ (8008eac <HAL_UART_IRQHandler+0x410>)
 8008c84:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f7fd fb10 	bl	80062b0 <HAL_DMA_Abort_IT>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d016      	beq.n	8008cc4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008ca0:	4610      	mov	r0, r2
 8008ca2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ca4:	e00e      	b.n	8008cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 f9ac 	bl	8009004 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cac:	e00a      	b.n	8008cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f000 f9a8 	bl	8009004 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cb4:	e006      	b.n	8008cc4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 f9a4 	bl	8009004 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008cc2:	e18d      	b.n	8008fe0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cc4:	bf00      	nop
    return;
 8008cc6:	e18b      	b.n	8008fe0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	f040 8167 	bne.w	8008fa0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cd6:	f003 0310 	and.w	r3, r3, #16
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f000 8160 	beq.w	8008fa0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008ce0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ce4:	f003 0310 	and.w	r3, r3, #16
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f000 8159 	beq.w	8008fa0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008cee:	2300      	movs	r3, #0
 8008cf0:	60bb      	str	r3, [r7, #8]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	60bb      	str	r3, [r7, #8]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	60bb      	str	r3, [r7, #8]
 8008d02:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	695b      	ldr	r3, [r3, #20]
 8008d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d0e:	2b40      	cmp	r3, #64	@ 0x40
 8008d10:	f040 80ce 	bne.w	8008eb0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d20:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f000 80a9 	beq.w	8008e7c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d32:	429a      	cmp	r2, r3
 8008d34:	f080 80a2 	bcs.w	8008e7c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d3e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d44:	69db      	ldr	r3, [r3, #28]
 8008d46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d4a:	f000 8088 	beq.w	8008e5e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	330c      	adds	r3, #12
 8008d54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d58:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d5c:	e853 3f00 	ldrex	r3, [r3]
 8008d60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	330c      	adds	r3, #12
 8008d76:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008d7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008d7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d82:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008d86:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008d8a:	e841 2300 	strex	r3, r2, [r1]
 8008d8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1d9      	bne.n	8008d4e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	3314      	adds	r3, #20
 8008da0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008da4:	e853 3f00 	ldrex	r3, [r3]
 8008da8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008daa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008dac:	f023 0301 	bic.w	r3, r3, #1
 8008db0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	3314      	adds	r3, #20
 8008dba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008dbe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008dc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008dc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008dca:	e841 2300 	strex	r3, r2, [r1]
 8008dce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008dd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d1e1      	bne.n	8008d9a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	3314      	adds	r3, #20
 8008ddc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008de0:	e853 3f00 	ldrex	r3, [r3]
 8008de4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008de6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008de8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	3314      	adds	r3, #20
 8008df6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008dfa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dfe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008e00:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008e02:	e841 2300 	strex	r3, r2, [r1]
 8008e06:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008e08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d1e3      	bne.n	8008dd6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2220      	movs	r2, #32
 8008e12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	330c      	adds	r3, #12
 8008e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e26:	e853 3f00 	ldrex	r3, [r3]
 8008e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e2e:	f023 0310 	bic.w	r3, r3, #16
 8008e32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	330c      	adds	r3, #12
 8008e3c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008e40:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008e42:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e44:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e48:	e841 2300 	strex	r3, r2, [r1]
 8008e4c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d1e3      	bne.n	8008e1c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f7fd f9b9 	bl	80061d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2202      	movs	r2, #2
 8008e62:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	1ad3      	subs	r3, r2, r3
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 f8cf 	bl	8009018 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008e7a:	e0b3      	b.n	8008fe4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e84:	429a      	cmp	r2, r3
 8008e86:	f040 80ad 	bne.w	8008fe4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e8e:	69db      	ldr	r3, [r3, #28]
 8008e90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e94:	f040 80a6 	bne.w	8008fe4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2202      	movs	r2, #2
 8008e9c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 f8b7 	bl	8009018 <HAL_UARTEx_RxEventCallback>
      return;
 8008eaa:	e09b      	b.n	8008fe4 <HAL_UART_IRQHandler+0x548>
 8008eac:	0800921d 	.word	0x0800921d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	1ad3      	subs	r3, r2, r3
 8008ebc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	f000 808e 	beq.w	8008fe8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008ecc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f000 8089 	beq.w	8008fe8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	330c      	adds	r3, #12
 8008edc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee0:	e853 3f00 	ldrex	r3, [r3]
 8008ee4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ee8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008eec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	330c      	adds	r3, #12
 8008ef6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008efa:	647a      	str	r2, [r7, #68]	@ 0x44
 8008efc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f02:	e841 2300 	strex	r3, r2, [r1]
 8008f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d1e3      	bne.n	8008ed6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	3314      	adds	r3, #20
 8008f14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f18:	e853 3f00 	ldrex	r3, [r3]
 8008f1c:	623b      	str	r3, [r7, #32]
   return(result);
 8008f1e:	6a3b      	ldr	r3, [r7, #32]
 8008f20:	f023 0301 	bic.w	r3, r3, #1
 8008f24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	3314      	adds	r3, #20
 8008f2e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f32:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f3a:	e841 2300 	strex	r3, r2, [r1]
 8008f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1e3      	bne.n	8008f0e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2220      	movs	r2, #32
 8008f4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2200      	movs	r2, #0
 8008f52:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	330c      	adds	r3, #12
 8008f5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	e853 3f00 	ldrex	r3, [r3]
 8008f62:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f023 0310 	bic.w	r3, r3, #16
 8008f6a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	330c      	adds	r3, #12
 8008f74:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008f78:	61fa      	str	r2, [r7, #28]
 8008f7a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f7c:	69b9      	ldr	r1, [r7, #24]
 8008f7e:	69fa      	ldr	r2, [r7, #28]
 8008f80:	e841 2300 	strex	r3, r2, [r1]
 8008f84:	617b      	str	r3, [r7, #20]
   return(result);
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1e3      	bne.n	8008f54 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2202      	movs	r2, #2
 8008f90:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f92:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f96:	4619      	mov	r1, r3
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f000 f83d 	bl	8009018 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f9e:	e023      	b.n	8008fe8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008fa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d009      	beq.n	8008fc0 <HAL_UART_IRQHandler+0x524>
 8008fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d003      	beq.n	8008fc0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 f940 	bl	800923e <UART_Transmit_IT>
    return;
 8008fbe:	e014      	b.n	8008fea <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d00e      	beq.n	8008fea <HAL_UART_IRQHandler+0x54e>
 8008fcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d008      	beq.n	8008fea <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 f980 	bl	80092de <UART_EndTransmit_IT>
    return;
 8008fde:	e004      	b.n	8008fea <HAL_UART_IRQHandler+0x54e>
    return;
 8008fe0:	bf00      	nop
 8008fe2:	e002      	b.n	8008fea <HAL_UART_IRQHandler+0x54e>
      return;
 8008fe4:	bf00      	nop
 8008fe6:	e000      	b.n	8008fea <HAL_UART_IRQHandler+0x54e>
      return;
 8008fe8:	bf00      	nop
  }
}
 8008fea:	37e8      	adds	r7, #232	@ 0xe8
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}

08008ff0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008ff8:	bf00      	nop
 8008ffa:	370c      	adds	r7, #12
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009002:	4770      	bx	lr

08009004 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009004:	b480      	push	{r7}
 8009006:	b083      	sub	sp, #12
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800900c:	bf00      	nop
 800900e:	370c      	adds	r7, #12
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009018:	b480      	push	{r7}
 800901a:	b083      	sub	sp, #12
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	460b      	mov	r3, r1
 8009022:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b086      	sub	sp, #24
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	603b      	str	r3, [r7, #0]
 800903c:	4613      	mov	r3, r2
 800903e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009040:	e03b      	b.n	80090ba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009042:	6a3b      	ldr	r3, [r7, #32]
 8009044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009048:	d037      	beq.n	80090ba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800904a:	f7fc fc6f 	bl	800592c <HAL_GetTick>
 800904e:	4602      	mov	r2, r0
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	1ad3      	subs	r3, r2, r3
 8009054:	6a3a      	ldr	r2, [r7, #32]
 8009056:	429a      	cmp	r2, r3
 8009058:	d302      	bcc.n	8009060 <UART_WaitOnFlagUntilTimeout+0x30>
 800905a:	6a3b      	ldr	r3, [r7, #32]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d101      	bne.n	8009064 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009060:	2303      	movs	r3, #3
 8009062:	e03a      	b.n	80090da <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	f003 0304 	and.w	r3, r3, #4
 800906e:	2b00      	cmp	r3, #0
 8009070:	d023      	beq.n	80090ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	2b80      	cmp	r3, #128	@ 0x80
 8009076:	d020      	beq.n	80090ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	2b40      	cmp	r3, #64	@ 0x40
 800907c:	d01d      	beq.n	80090ba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f003 0308 	and.w	r3, r3, #8
 8009088:	2b08      	cmp	r3, #8
 800908a:	d116      	bne.n	80090ba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800908c:	2300      	movs	r3, #0
 800908e:	617b      	str	r3, [r7, #20]
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	617b      	str	r3, [r7, #20]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	617b      	str	r3, [r7, #20]
 80090a0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80090a2:	68f8      	ldr	r0, [r7, #12]
 80090a4:	f000 f857 	bl	8009156 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2208      	movs	r2, #8
 80090ac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2200      	movs	r2, #0
 80090b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80090b6:	2301      	movs	r3, #1
 80090b8:	e00f      	b.n	80090da <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	4013      	ands	r3, r2
 80090c4:	68ba      	ldr	r2, [r7, #8]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	bf0c      	ite	eq
 80090ca:	2301      	moveq	r3, #1
 80090cc:	2300      	movne	r3, #0
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	461a      	mov	r2, r3
 80090d2:	79fb      	ldrb	r3, [r7, #7]
 80090d4:	429a      	cmp	r2, r3
 80090d6:	d0b4      	beq.n	8009042 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80090d8:	2300      	movs	r3, #0
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3718      	adds	r7, #24
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}

080090e2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090e2:	b480      	push	{r7}
 80090e4:	b085      	sub	sp, #20
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	60f8      	str	r0, [r7, #12]
 80090ea:	60b9      	str	r1, [r7, #8]
 80090ec:	4613      	mov	r3, r2
 80090ee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	68ba      	ldr	r2, [r7, #8]
 80090f4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	88fa      	ldrh	r2, [r7, #6]
 80090fa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	88fa      	ldrh	r2, [r7, #6]
 8009100:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2200      	movs	r2, #0
 8009106:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2222      	movs	r2, #34	@ 0x22
 800910c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	691b      	ldr	r3, [r3, #16]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d007      	beq.n	8009128 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	68da      	ldr	r2, [r3, #12]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009126:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	695a      	ldr	r2, [r3, #20]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f042 0201 	orr.w	r2, r2, #1
 8009136:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	68da      	ldr	r2, [r3, #12]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f042 0220 	orr.w	r2, r2, #32
 8009146:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009148:	2300      	movs	r3, #0
}
 800914a:	4618      	mov	r0, r3
 800914c:	3714      	adds	r7, #20
 800914e:	46bd      	mov	sp, r7
 8009150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009154:	4770      	bx	lr

08009156 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009156:	b480      	push	{r7}
 8009158:	b095      	sub	sp, #84	@ 0x54
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	330c      	adds	r3, #12
 8009164:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009166:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009168:	e853 3f00 	ldrex	r3, [r3]
 800916c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800916e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009170:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009174:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	330c      	adds	r3, #12
 800917c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800917e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009180:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009182:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009184:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009186:	e841 2300 	strex	r3, r2, [r1]
 800918a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800918c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800918e:	2b00      	cmp	r3, #0
 8009190:	d1e5      	bne.n	800915e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	3314      	adds	r3, #20
 8009198:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800919a:	6a3b      	ldr	r3, [r7, #32]
 800919c:	e853 3f00 	ldrex	r3, [r3]
 80091a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80091a2:	69fb      	ldr	r3, [r7, #28]
 80091a4:	f023 0301 	bic.w	r3, r3, #1
 80091a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	3314      	adds	r3, #20
 80091b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80091b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80091b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80091b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091ba:	e841 2300 	strex	r3, r2, [r1]
 80091be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80091c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d1e5      	bne.n	8009192 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d119      	bne.n	8009202 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	330c      	adds	r3, #12
 80091d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	e853 3f00 	ldrex	r3, [r3]
 80091dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	f023 0310 	bic.w	r3, r3, #16
 80091e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	330c      	adds	r3, #12
 80091ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091ee:	61ba      	str	r2, [r7, #24]
 80091f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f2:	6979      	ldr	r1, [r7, #20]
 80091f4:	69ba      	ldr	r2, [r7, #24]
 80091f6:	e841 2300 	strex	r3, r2, [r1]
 80091fa:	613b      	str	r3, [r7, #16]
   return(result);
 80091fc:	693b      	ldr	r3, [r7, #16]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1e5      	bne.n	80091ce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2220      	movs	r2, #32
 8009206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2200      	movs	r2, #0
 800920e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009210:	bf00      	nop
 8009212:	3754      	adds	r7, #84	@ 0x54
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009228:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009230:	68f8      	ldr	r0, [r7, #12]
 8009232:	f7ff fee7 	bl	8009004 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009236:	bf00      	nop
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800923e:	b480      	push	{r7}
 8009240:	b085      	sub	sp, #20
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800924c:	b2db      	uxtb	r3, r3
 800924e:	2b21      	cmp	r3, #33	@ 0x21
 8009250:	d13e      	bne.n	80092d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	689b      	ldr	r3, [r3, #8]
 8009256:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800925a:	d114      	bne.n	8009286 <UART_Transmit_IT+0x48>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	691b      	ldr	r3, [r3, #16]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d110      	bne.n	8009286 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a1b      	ldr	r3, [r3, #32]
 8009268:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	881b      	ldrh	r3, [r3, #0]
 800926e:	461a      	mov	r2, r3
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009278:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6a1b      	ldr	r3, [r3, #32]
 800927e:	1c9a      	adds	r2, r3, #2
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	621a      	str	r2, [r3, #32]
 8009284:	e008      	b.n	8009298 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6a1b      	ldr	r3, [r3, #32]
 800928a:	1c59      	adds	r1, r3, #1
 800928c:	687a      	ldr	r2, [r7, #4]
 800928e:	6211      	str	r1, [r2, #32]
 8009290:	781a      	ldrb	r2, [r3, #0]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800929c:	b29b      	uxth	r3, r3
 800929e:	3b01      	subs	r3, #1
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	4619      	mov	r1, r3
 80092a6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d10f      	bne.n	80092cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	68da      	ldr	r2, [r3, #12]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80092ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	68da      	ldr	r2, [r3, #12]
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80092ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80092cc:	2300      	movs	r3, #0
 80092ce:	e000      	b.n	80092d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80092d0:	2302      	movs	r3, #2
  }
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3714      	adds	r7, #20
 80092d6:	46bd      	mov	sp, r7
 80092d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092dc:	4770      	bx	lr

080092de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80092de:	b580      	push	{r7, lr}
 80092e0:	b082      	sub	sp, #8
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	68da      	ldr	r2, [r3, #12]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80092f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2220      	movs	r2, #32
 80092fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f7ff fe76 	bl	8008ff0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009304:	2300      	movs	r3, #0
}
 8009306:	4618      	mov	r0, r3
 8009308:	3708      	adds	r7, #8
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}

0800930e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800930e:	b580      	push	{r7, lr}
 8009310:	b08c      	sub	sp, #48	@ 0x30
 8009312:	af00      	add	r7, sp, #0
 8009314:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009316:	2300      	movs	r3, #0
 8009318:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800931a:	2300      	movs	r3, #0
 800931c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009324:	b2db      	uxtb	r3, r3
 8009326:	2b22      	cmp	r3, #34	@ 0x22
 8009328:	f040 80aa 	bne.w	8009480 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009334:	d115      	bne.n	8009362 <UART_Receive_IT+0x54>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d111      	bne.n	8009362 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009342:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	685b      	ldr	r3, [r3, #4]
 800934a:	b29b      	uxth	r3, r3
 800934c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009350:	b29a      	uxth	r2, r3
 8009352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009354:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800935a:	1c9a      	adds	r2, r3, #2
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009360:	e024      	b.n	80093ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009366:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009370:	d007      	beq.n	8009382 <UART_Receive_IT+0x74>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d10a      	bne.n	8009390 <UART_Receive_IT+0x82>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	691b      	ldr	r3, [r3, #16]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d106      	bne.n	8009390 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	b2da      	uxtb	r2, r3
 800938a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800938c:	701a      	strb	r2, [r3, #0]
 800938e:	e008      	b.n	80093a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	b2db      	uxtb	r3, r3
 8009398:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800939c:	b2da      	uxtb	r2, r3
 800939e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093a6:	1c5a      	adds	r2, r3, #1
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093b0:	b29b      	uxth	r3, r3
 80093b2:	3b01      	subs	r3, #1
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	4619      	mov	r1, r3
 80093ba:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d15d      	bne.n	800947c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	68da      	ldr	r2, [r3, #12]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f022 0220 	bic.w	r2, r2, #32
 80093ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	68da      	ldr	r2, [r3, #12]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80093de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	695a      	ldr	r2, [r3, #20]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f022 0201 	bic.w	r2, r2, #1
 80093ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2220      	movs	r2, #32
 80093f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2200      	movs	r2, #0
 80093fc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009402:	2b01      	cmp	r3, #1
 8009404:	d135      	bne.n	8009472 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	330c      	adds	r3, #12
 8009412:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	e853 3f00 	ldrex	r3, [r3]
 800941a:	613b      	str	r3, [r7, #16]
   return(result);
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	f023 0310 	bic.w	r3, r3, #16
 8009422:	627b      	str	r3, [r7, #36]	@ 0x24
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	330c      	adds	r3, #12
 800942a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800942c:	623a      	str	r2, [r7, #32]
 800942e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009430:	69f9      	ldr	r1, [r7, #28]
 8009432:	6a3a      	ldr	r2, [r7, #32]
 8009434:	e841 2300 	strex	r3, r2, [r1]
 8009438:	61bb      	str	r3, [r7, #24]
   return(result);
 800943a:	69bb      	ldr	r3, [r7, #24]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1e5      	bne.n	800940c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f003 0310 	and.w	r3, r3, #16
 800944a:	2b10      	cmp	r3, #16
 800944c:	d10a      	bne.n	8009464 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800944e:	2300      	movs	r3, #0
 8009450:	60fb      	str	r3, [r7, #12]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	60fb      	str	r3, [r7, #12]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	60fb      	str	r3, [r7, #12]
 8009462:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009468:	4619      	mov	r1, r3
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f7ff fdd4 	bl	8009018 <HAL_UARTEx_RxEventCallback>
 8009470:	e002      	b.n	8009478 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f7f8 fa5a 	bl	800192c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009478:	2300      	movs	r3, #0
 800947a:	e002      	b.n	8009482 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800947c:	2300      	movs	r3, #0
 800947e:	e000      	b.n	8009482 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009480:	2302      	movs	r3, #2
  }
}
 8009482:	4618      	mov	r0, r3
 8009484:	3730      	adds	r7, #48	@ 0x30
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}
	...

0800948c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800948c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009490:	b0c0      	sub	sp, #256	@ 0x100
 8009492:	af00      	add	r7, sp, #0
 8009494:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	691b      	ldr	r3, [r3, #16]
 80094a0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80094a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094a8:	68d9      	ldr	r1, [r3, #12]
 80094aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	ea40 0301 	orr.w	r3, r0, r1
 80094b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80094b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094ba:	689a      	ldr	r2, [r3, #8]
 80094bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094c0:	691b      	ldr	r3, [r3, #16]
 80094c2:	431a      	orrs	r2, r3
 80094c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	431a      	orrs	r2, r3
 80094cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094d0:	69db      	ldr	r3, [r3, #28]
 80094d2:	4313      	orrs	r3, r2
 80094d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80094d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80094e4:	f021 010c 	bic.w	r1, r1, #12
 80094e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094ec:	681a      	ldr	r2, [r3, #0]
 80094ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80094f2:	430b      	orrs	r3, r1
 80094f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80094f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	695b      	ldr	r3, [r3, #20]
 80094fe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009506:	6999      	ldr	r1, [r3, #24]
 8009508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	ea40 0301 	orr.w	r3, r0, r1
 8009512:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009518:	681a      	ldr	r2, [r3, #0]
 800951a:	4b8f      	ldr	r3, [pc, #572]	@ (8009758 <UART_SetConfig+0x2cc>)
 800951c:	429a      	cmp	r2, r3
 800951e:	d005      	beq.n	800952c <UART_SetConfig+0xa0>
 8009520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	4b8d      	ldr	r3, [pc, #564]	@ (800975c <UART_SetConfig+0x2d0>)
 8009528:	429a      	cmp	r2, r3
 800952a:	d104      	bne.n	8009536 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800952c:	f7fe f85c 	bl	80075e8 <HAL_RCC_GetPCLK2Freq>
 8009530:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009534:	e003      	b.n	800953e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009536:	f7fe f843 	bl	80075c0 <HAL_RCC_GetPCLK1Freq>
 800953a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800953e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009542:	69db      	ldr	r3, [r3, #28]
 8009544:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009548:	f040 810c 	bne.w	8009764 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800954c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009550:	2200      	movs	r2, #0
 8009552:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009556:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800955a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800955e:	4622      	mov	r2, r4
 8009560:	462b      	mov	r3, r5
 8009562:	1891      	adds	r1, r2, r2
 8009564:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009566:	415b      	adcs	r3, r3
 8009568:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800956a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800956e:	4621      	mov	r1, r4
 8009570:	eb12 0801 	adds.w	r8, r2, r1
 8009574:	4629      	mov	r1, r5
 8009576:	eb43 0901 	adc.w	r9, r3, r1
 800957a:	f04f 0200 	mov.w	r2, #0
 800957e:	f04f 0300 	mov.w	r3, #0
 8009582:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009586:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800958a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800958e:	4690      	mov	r8, r2
 8009590:	4699      	mov	r9, r3
 8009592:	4623      	mov	r3, r4
 8009594:	eb18 0303 	adds.w	r3, r8, r3
 8009598:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800959c:	462b      	mov	r3, r5
 800959e:	eb49 0303 	adc.w	r3, r9, r3
 80095a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80095a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	2200      	movs	r2, #0
 80095ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80095b2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80095b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80095ba:	460b      	mov	r3, r1
 80095bc:	18db      	adds	r3, r3, r3
 80095be:	653b      	str	r3, [r7, #80]	@ 0x50
 80095c0:	4613      	mov	r3, r2
 80095c2:	eb42 0303 	adc.w	r3, r2, r3
 80095c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80095c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80095cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80095d0:	f7f6 fdfa 	bl	80001c8 <__aeabi_uldivmod>
 80095d4:	4602      	mov	r2, r0
 80095d6:	460b      	mov	r3, r1
 80095d8:	4b61      	ldr	r3, [pc, #388]	@ (8009760 <UART_SetConfig+0x2d4>)
 80095da:	fba3 2302 	umull	r2, r3, r3, r2
 80095de:	095b      	lsrs	r3, r3, #5
 80095e0:	011c      	lsls	r4, r3, #4
 80095e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095e6:	2200      	movs	r2, #0
 80095e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80095ec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80095f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80095f4:	4642      	mov	r2, r8
 80095f6:	464b      	mov	r3, r9
 80095f8:	1891      	adds	r1, r2, r2
 80095fa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80095fc:	415b      	adcs	r3, r3
 80095fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009600:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009604:	4641      	mov	r1, r8
 8009606:	eb12 0a01 	adds.w	sl, r2, r1
 800960a:	4649      	mov	r1, r9
 800960c:	eb43 0b01 	adc.w	fp, r3, r1
 8009610:	f04f 0200 	mov.w	r2, #0
 8009614:	f04f 0300 	mov.w	r3, #0
 8009618:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800961c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009620:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009624:	4692      	mov	sl, r2
 8009626:	469b      	mov	fp, r3
 8009628:	4643      	mov	r3, r8
 800962a:	eb1a 0303 	adds.w	r3, sl, r3
 800962e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009632:	464b      	mov	r3, r9
 8009634:	eb4b 0303 	adc.w	r3, fp, r3
 8009638:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800963c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009640:	685b      	ldr	r3, [r3, #4]
 8009642:	2200      	movs	r2, #0
 8009644:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009648:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800964c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009650:	460b      	mov	r3, r1
 8009652:	18db      	adds	r3, r3, r3
 8009654:	643b      	str	r3, [r7, #64]	@ 0x40
 8009656:	4613      	mov	r3, r2
 8009658:	eb42 0303 	adc.w	r3, r2, r3
 800965c:	647b      	str	r3, [r7, #68]	@ 0x44
 800965e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009662:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009666:	f7f6 fdaf 	bl	80001c8 <__aeabi_uldivmod>
 800966a:	4602      	mov	r2, r0
 800966c:	460b      	mov	r3, r1
 800966e:	4611      	mov	r1, r2
 8009670:	4b3b      	ldr	r3, [pc, #236]	@ (8009760 <UART_SetConfig+0x2d4>)
 8009672:	fba3 2301 	umull	r2, r3, r3, r1
 8009676:	095b      	lsrs	r3, r3, #5
 8009678:	2264      	movs	r2, #100	@ 0x64
 800967a:	fb02 f303 	mul.w	r3, r2, r3
 800967e:	1acb      	subs	r3, r1, r3
 8009680:	00db      	lsls	r3, r3, #3
 8009682:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009686:	4b36      	ldr	r3, [pc, #216]	@ (8009760 <UART_SetConfig+0x2d4>)
 8009688:	fba3 2302 	umull	r2, r3, r3, r2
 800968c:	095b      	lsrs	r3, r3, #5
 800968e:	005b      	lsls	r3, r3, #1
 8009690:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009694:	441c      	add	r4, r3
 8009696:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800969a:	2200      	movs	r2, #0
 800969c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80096a0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80096a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80096a8:	4642      	mov	r2, r8
 80096aa:	464b      	mov	r3, r9
 80096ac:	1891      	adds	r1, r2, r2
 80096ae:	63b9      	str	r1, [r7, #56]	@ 0x38
 80096b0:	415b      	adcs	r3, r3
 80096b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80096b8:	4641      	mov	r1, r8
 80096ba:	1851      	adds	r1, r2, r1
 80096bc:	6339      	str	r1, [r7, #48]	@ 0x30
 80096be:	4649      	mov	r1, r9
 80096c0:	414b      	adcs	r3, r1
 80096c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80096c4:	f04f 0200 	mov.w	r2, #0
 80096c8:	f04f 0300 	mov.w	r3, #0
 80096cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80096d0:	4659      	mov	r1, fp
 80096d2:	00cb      	lsls	r3, r1, #3
 80096d4:	4651      	mov	r1, sl
 80096d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80096da:	4651      	mov	r1, sl
 80096dc:	00ca      	lsls	r2, r1, #3
 80096de:	4610      	mov	r0, r2
 80096e0:	4619      	mov	r1, r3
 80096e2:	4603      	mov	r3, r0
 80096e4:	4642      	mov	r2, r8
 80096e6:	189b      	adds	r3, r3, r2
 80096e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80096ec:	464b      	mov	r3, r9
 80096ee:	460a      	mov	r2, r1
 80096f0:	eb42 0303 	adc.w	r3, r2, r3
 80096f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80096f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096fc:	685b      	ldr	r3, [r3, #4]
 80096fe:	2200      	movs	r2, #0
 8009700:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009704:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009708:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800970c:	460b      	mov	r3, r1
 800970e:	18db      	adds	r3, r3, r3
 8009710:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009712:	4613      	mov	r3, r2
 8009714:	eb42 0303 	adc.w	r3, r2, r3
 8009718:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800971a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800971e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009722:	f7f6 fd51 	bl	80001c8 <__aeabi_uldivmod>
 8009726:	4602      	mov	r2, r0
 8009728:	460b      	mov	r3, r1
 800972a:	4b0d      	ldr	r3, [pc, #52]	@ (8009760 <UART_SetConfig+0x2d4>)
 800972c:	fba3 1302 	umull	r1, r3, r3, r2
 8009730:	095b      	lsrs	r3, r3, #5
 8009732:	2164      	movs	r1, #100	@ 0x64
 8009734:	fb01 f303 	mul.w	r3, r1, r3
 8009738:	1ad3      	subs	r3, r2, r3
 800973a:	00db      	lsls	r3, r3, #3
 800973c:	3332      	adds	r3, #50	@ 0x32
 800973e:	4a08      	ldr	r2, [pc, #32]	@ (8009760 <UART_SetConfig+0x2d4>)
 8009740:	fba2 2303 	umull	r2, r3, r2, r3
 8009744:	095b      	lsrs	r3, r3, #5
 8009746:	f003 0207 	and.w	r2, r3, #7
 800974a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4422      	add	r2, r4
 8009752:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009754:	e106      	b.n	8009964 <UART_SetConfig+0x4d8>
 8009756:	bf00      	nop
 8009758:	40011000 	.word	0x40011000
 800975c:	40011400 	.word	0x40011400
 8009760:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009768:	2200      	movs	r2, #0
 800976a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800976e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009772:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009776:	4642      	mov	r2, r8
 8009778:	464b      	mov	r3, r9
 800977a:	1891      	adds	r1, r2, r2
 800977c:	6239      	str	r1, [r7, #32]
 800977e:	415b      	adcs	r3, r3
 8009780:	627b      	str	r3, [r7, #36]	@ 0x24
 8009782:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009786:	4641      	mov	r1, r8
 8009788:	1854      	adds	r4, r2, r1
 800978a:	4649      	mov	r1, r9
 800978c:	eb43 0501 	adc.w	r5, r3, r1
 8009790:	f04f 0200 	mov.w	r2, #0
 8009794:	f04f 0300 	mov.w	r3, #0
 8009798:	00eb      	lsls	r3, r5, #3
 800979a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800979e:	00e2      	lsls	r2, r4, #3
 80097a0:	4614      	mov	r4, r2
 80097a2:	461d      	mov	r5, r3
 80097a4:	4643      	mov	r3, r8
 80097a6:	18e3      	adds	r3, r4, r3
 80097a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80097ac:	464b      	mov	r3, r9
 80097ae:	eb45 0303 	adc.w	r3, r5, r3
 80097b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80097b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80097c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80097c6:	f04f 0200 	mov.w	r2, #0
 80097ca:	f04f 0300 	mov.w	r3, #0
 80097ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80097d2:	4629      	mov	r1, r5
 80097d4:	008b      	lsls	r3, r1, #2
 80097d6:	4621      	mov	r1, r4
 80097d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097dc:	4621      	mov	r1, r4
 80097de:	008a      	lsls	r2, r1, #2
 80097e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80097e4:	f7f6 fcf0 	bl	80001c8 <__aeabi_uldivmod>
 80097e8:	4602      	mov	r2, r0
 80097ea:	460b      	mov	r3, r1
 80097ec:	4b60      	ldr	r3, [pc, #384]	@ (8009970 <UART_SetConfig+0x4e4>)
 80097ee:	fba3 2302 	umull	r2, r3, r3, r2
 80097f2:	095b      	lsrs	r3, r3, #5
 80097f4:	011c      	lsls	r4, r3, #4
 80097f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097fa:	2200      	movs	r2, #0
 80097fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009800:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009804:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009808:	4642      	mov	r2, r8
 800980a:	464b      	mov	r3, r9
 800980c:	1891      	adds	r1, r2, r2
 800980e:	61b9      	str	r1, [r7, #24]
 8009810:	415b      	adcs	r3, r3
 8009812:	61fb      	str	r3, [r7, #28]
 8009814:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009818:	4641      	mov	r1, r8
 800981a:	1851      	adds	r1, r2, r1
 800981c:	6139      	str	r1, [r7, #16]
 800981e:	4649      	mov	r1, r9
 8009820:	414b      	adcs	r3, r1
 8009822:	617b      	str	r3, [r7, #20]
 8009824:	f04f 0200 	mov.w	r2, #0
 8009828:	f04f 0300 	mov.w	r3, #0
 800982c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009830:	4659      	mov	r1, fp
 8009832:	00cb      	lsls	r3, r1, #3
 8009834:	4651      	mov	r1, sl
 8009836:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800983a:	4651      	mov	r1, sl
 800983c:	00ca      	lsls	r2, r1, #3
 800983e:	4610      	mov	r0, r2
 8009840:	4619      	mov	r1, r3
 8009842:	4603      	mov	r3, r0
 8009844:	4642      	mov	r2, r8
 8009846:	189b      	adds	r3, r3, r2
 8009848:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800984c:	464b      	mov	r3, r9
 800984e:	460a      	mov	r2, r1
 8009850:	eb42 0303 	adc.w	r3, r2, r3
 8009854:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	2200      	movs	r2, #0
 8009860:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009862:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009864:	f04f 0200 	mov.w	r2, #0
 8009868:	f04f 0300 	mov.w	r3, #0
 800986c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009870:	4649      	mov	r1, r9
 8009872:	008b      	lsls	r3, r1, #2
 8009874:	4641      	mov	r1, r8
 8009876:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800987a:	4641      	mov	r1, r8
 800987c:	008a      	lsls	r2, r1, #2
 800987e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009882:	f7f6 fca1 	bl	80001c8 <__aeabi_uldivmod>
 8009886:	4602      	mov	r2, r0
 8009888:	460b      	mov	r3, r1
 800988a:	4611      	mov	r1, r2
 800988c:	4b38      	ldr	r3, [pc, #224]	@ (8009970 <UART_SetConfig+0x4e4>)
 800988e:	fba3 2301 	umull	r2, r3, r3, r1
 8009892:	095b      	lsrs	r3, r3, #5
 8009894:	2264      	movs	r2, #100	@ 0x64
 8009896:	fb02 f303 	mul.w	r3, r2, r3
 800989a:	1acb      	subs	r3, r1, r3
 800989c:	011b      	lsls	r3, r3, #4
 800989e:	3332      	adds	r3, #50	@ 0x32
 80098a0:	4a33      	ldr	r2, [pc, #204]	@ (8009970 <UART_SetConfig+0x4e4>)
 80098a2:	fba2 2303 	umull	r2, r3, r2, r3
 80098a6:	095b      	lsrs	r3, r3, #5
 80098a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80098ac:	441c      	add	r4, r3
 80098ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098b2:	2200      	movs	r2, #0
 80098b4:	673b      	str	r3, [r7, #112]	@ 0x70
 80098b6:	677a      	str	r2, [r7, #116]	@ 0x74
 80098b8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80098bc:	4642      	mov	r2, r8
 80098be:	464b      	mov	r3, r9
 80098c0:	1891      	adds	r1, r2, r2
 80098c2:	60b9      	str	r1, [r7, #8]
 80098c4:	415b      	adcs	r3, r3
 80098c6:	60fb      	str	r3, [r7, #12]
 80098c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80098cc:	4641      	mov	r1, r8
 80098ce:	1851      	adds	r1, r2, r1
 80098d0:	6039      	str	r1, [r7, #0]
 80098d2:	4649      	mov	r1, r9
 80098d4:	414b      	adcs	r3, r1
 80098d6:	607b      	str	r3, [r7, #4]
 80098d8:	f04f 0200 	mov.w	r2, #0
 80098dc:	f04f 0300 	mov.w	r3, #0
 80098e0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80098e4:	4659      	mov	r1, fp
 80098e6:	00cb      	lsls	r3, r1, #3
 80098e8:	4651      	mov	r1, sl
 80098ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80098ee:	4651      	mov	r1, sl
 80098f0:	00ca      	lsls	r2, r1, #3
 80098f2:	4610      	mov	r0, r2
 80098f4:	4619      	mov	r1, r3
 80098f6:	4603      	mov	r3, r0
 80098f8:	4642      	mov	r2, r8
 80098fa:	189b      	adds	r3, r3, r2
 80098fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80098fe:	464b      	mov	r3, r9
 8009900:	460a      	mov	r2, r1
 8009902:	eb42 0303 	adc.w	r3, r2, r3
 8009906:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	2200      	movs	r2, #0
 8009910:	663b      	str	r3, [r7, #96]	@ 0x60
 8009912:	667a      	str	r2, [r7, #100]	@ 0x64
 8009914:	f04f 0200 	mov.w	r2, #0
 8009918:	f04f 0300 	mov.w	r3, #0
 800991c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009920:	4649      	mov	r1, r9
 8009922:	008b      	lsls	r3, r1, #2
 8009924:	4641      	mov	r1, r8
 8009926:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800992a:	4641      	mov	r1, r8
 800992c:	008a      	lsls	r2, r1, #2
 800992e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009932:	f7f6 fc49 	bl	80001c8 <__aeabi_uldivmod>
 8009936:	4602      	mov	r2, r0
 8009938:	460b      	mov	r3, r1
 800993a:	4b0d      	ldr	r3, [pc, #52]	@ (8009970 <UART_SetConfig+0x4e4>)
 800993c:	fba3 1302 	umull	r1, r3, r3, r2
 8009940:	095b      	lsrs	r3, r3, #5
 8009942:	2164      	movs	r1, #100	@ 0x64
 8009944:	fb01 f303 	mul.w	r3, r1, r3
 8009948:	1ad3      	subs	r3, r2, r3
 800994a:	011b      	lsls	r3, r3, #4
 800994c:	3332      	adds	r3, #50	@ 0x32
 800994e:	4a08      	ldr	r2, [pc, #32]	@ (8009970 <UART_SetConfig+0x4e4>)
 8009950:	fba2 2303 	umull	r2, r3, r2, r3
 8009954:	095b      	lsrs	r3, r3, #5
 8009956:	f003 020f 	and.w	r2, r3, #15
 800995a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4422      	add	r2, r4
 8009962:	609a      	str	r2, [r3, #8]
}
 8009964:	bf00      	nop
 8009966:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800996a:	46bd      	mov	sp, r7
 800996c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009970:	51eb851f 	.word	0x51eb851f

08009974 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8009974:	b480      	push	{r7}
 8009976:	b087      	sub	sp, #28
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	681a      	ldr	r2, [r3, #0]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009988:	683a      	ldr	r2, [r7, #0]
 800998a:	6812      	ldr	r2, [r2, #0]
 800998c:	f023 0101 	bic.w	r1, r3, #1
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	689b      	ldr	r3, [r3, #8]
 800999a:	2b08      	cmp	r3, #8
 800999c:	d102      	bne.n	80099a4 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800999e:	2340      	movs	r3, #64	@ 0x40
 80099a0:	617b      	str	r3, [r7, #20]
 80099a2:	e001      	b.n	80099a8 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80099a4:	2300      	movs	r3, #0
 80099a6:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80099b4:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80099ba:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80099c0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80099c6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80099cc:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80099d2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 80099d8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80099da:	683b      	ldr	r3, [r7, #0]
 80099dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 80099de:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 80099e4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 80099ea:	4313      	orrs	r3, r2
 80099ec:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	699b      	ldr	r3, [r3, #24]
 80099f2:	693a      	ldr	r2, [r7, #16]
 80099f4:	4313      	orrs	r3, r2
 80099f6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099fc:	693a      	ldr	r2, [r7, #16]
 80099fe:	4313      	orrs	r3, r2
 8009a00:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8009a02:	4b10      	ldr	r3, [pc, #64]	@ (8009a44 <FSMC_NORSRAM_Init+0xd0>)
 8009a04:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009a0c:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8009a14:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	43db      	mvns	r3, r3
 8009a24:	ea02 0103 	and.w	r1, r2, r3
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	4319      	orrs	r1, r3
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8009a36:	2300      	movs	r3, #0
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	371c      	adds	r7, #28
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr
 8009a44:	0008fb7f 	.word	0x0008fb7f

08009a48 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b085      	sub	sp, #20
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	60f8      	str	r0, [r7, #12]
 8009a50:	60b9      	str	r1, [r7, #8]
 8009a52:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	685b      	ldr	r3, [r3, #4]
 8009a5c:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8009a5e:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	689b      	ldr	r3, [r3, #8]
 8009a64:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8009a66:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8009a6e:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	691b      	ldr	r3, [r3, #16]
 8009a74:	3b01      	subs	r3, #1
 8009a76:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8009a78:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	695b      	ldr	r3, [r3, #20]
 8009a7e:	3b02      	subs	r3, #2
 8009a80:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8009a82:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8009a8a:	687a      	ldr	r2, [r7, #4]
 8009a8c:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8009a8e:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 8009a96:	2300      	movs	r3, #0
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3714      	adds	r7, #20
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b085      	sub	sp, #20
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	607a      	str	r2, [r7, #4]
 8009ab0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009ab8:	d11d      	bne.n	8009af6 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	687a      	ldr	r2, [r7, #4]
 8009abe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009ac2:	4b13      	ldr	r3, [pc, #76]	@ (8009b10 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8009ac4:	4013      	ands	r3, r2
 8009ac6:	68ba      	ldr	r2, [r7, #8]
 8009ac8:	6811      	ldr	r1, [r2, #0]
 8009aca:	68ba      	ldr	r2, [r7, #8]
 8009acc:	6852      	ldr	r2, [r2, #4]
 8009ace:	0112      	lsls	r2, r2, #4
 8009ad0:	4311      	orrs	r1, r2
 8009ad2:	68ba      	ldr	r2, [r7, #8]
 8009ad4:	6892      	ldr	r2, [r2, #8]
 8009ad6:	0212      	lsls	r2, r2, #8
 8009ad8:	4311      	orrs	r1, r2
 8009ada:	68ba      	ldr	r2, [r7, #8]
 8009adc:	6992      	ldr	r2, [r2, #24]
 8009ade:	4311      	orrs	r1, r2
 8009ae0:	68ba      	ldr	r2, [r7, #8]
 8009ae2:	68d2      	ldr	r2, [r2, #12]
 8009ae4:	0412      	lsls	r2, r2, #16
 8009ae6:	430a      	orrs	r2, r1
 8009ae8:	ea43 0102 	orr.w	r1, r3, r2
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	687a      	ldr	r2, [r7, #4]
 8009af0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009af4:	e005      	b.n	8009b02 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	687a      	ldr	r2, [r7, #4]
 8009afa:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8009afe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8009b02:	2300      	movs	r3, #0
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3714      	adds	r7, #20
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr
 8009b10:	cff00000 	.word	0xcff00000

08009b14 <memset>:
 8009b14:	4402      	add	r2, r0
 8009b16:	4603      	mov	r3, r0
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d100      	bne.n	8009b1e <memset+0xa>
 8009b1c:	4770      	bx	lr
 8009b1e:	f803 1b01 	strb.w	r1, [r3], #1
 8009b22:	e7f9      	b.n	8009b18 <memset+0x4>

08009b24 <__libc_init_array>:
 8009b24:	b570      	push	{r4, r5, r6, lr}
 8009b26:	4d0d      	ldr	r5, [pc, #52]	@ (8009b5c <__libc_init_array+0x38>)
 8009b28:	4c0d      	ldr	r4, [pc, #52]	@ (8009b60 <__libc_init_array+0x3c>)
 8009b2a:	1b64      	subs	r4, r4, r5
 8009b2c:	10a4      	asrs	r4, r4, #2
 8009b2e:	2600      	movs	r6, #0
 8009b30:	42a6      	cmp	r6, r4
 8009b32:	d109      	bne.n	8009b48 <__libc_init_array+0x24>
 8009b34:	4d0b      	ldr	r5, [pc, #44]	@ (8009b64 <__libc_init_array+0x40>)
 8009b36:	4c0c      	ldr	r4, [pc, #48]	@ (8009b68 <__libc_init_array+0x44>)
 8009b38:	f000 f826 	bl	8009b88 <_init>
 8009b3c:	1b64      	subs	r4, r4, r5
 8009b3e:	10a4      	asrs	r4, r4, #2
 8009b40:	2600      	movs	r6, #0
 8009b42:	42a6      	cmp	r6, r4
 8009b44:	d105      	bne.n	8009b52 <__libc_init_array+0x2e>
 8009b46:	bd70      	pop	{r4, r5, r6, pc}
 8009b48:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b4c:	4798      	blx	r3
 8009b4e:	3601      	adds	r6, #1
 8009b50:	e7ee      	b.n	8009b30 <__libc_init_array+0xc>
 8009b52:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b56:	4798      	blx	r3
 8009b58:	3601      	adds	r6, #1
 8009b5a:	e7f2      	b.n	8009b42 <__libc_init_array+0x1e>
 8009b5c:	0800ceac 	.word	0x0800ceac
 8009b60:	0800ceac 	.word	0x0800ceac
 8009b64:	0800ceac 	.word	0x0800ceac
 8009b68:	0800ceb0 	.word	0x0800ceb0

08009b6c <memcpy>:
 8009b6c:	440a      	add	r2, r1
 8009b6e:	4291      	cmp	r1, r2
 8009b70:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b74:	d100      	bne.n	8009b78 <memcpy+0xc>
 8009b76:	4770      	bx	lr
 8009b78:	b510      	push	{r4, lr}
 8009b7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b82:	4291      	cmp	r1, r2
 8009b84:	d1f9      	bne.n	8009b7a <memcpy+0xe>
 8009b86:	bd10      	pop	{r4, pc}

08009b88 <_init>:
 8009b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b8a:	bf00      	nop
 8009b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b8e:	bc08      	pop	{r3}
 8009b90:	469e      	mov	lr, r3
 8009b92:	4770      	bx	lr

08009b94 <_fini>:
 8009b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b96:	bf00      	nop
 8009b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b9a:	bc08      	pop	{r3}
 8009b9c:	469e      	mov	lr, r3
 8009b9e:	4770      	bx	lr
