/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\methods\T_ref.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\testing.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-processor.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-hindsight.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-device.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.2\simics-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.2\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_ref.h"
#include "T_ref-protos.c"

static attr_value_t get_runtest(conf_object_t *_obj, lang_void *_aux)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _val0;
    attr_value_t v3_value UNUSED ;
    memset((void *)&v3_value, 0, sizeof(attr_value_t ));
    #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v6_value UNUSED ;
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v6_value, 0, sizeof(attr_value_t ));
        {
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            attr_value_t v8_value UNUSED ;
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            memset((void *)&v8_value, 0, sizeof(attr_value_t ));
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            {
                bool v9_result UNUSED  = 1;
                {
                    #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
                    bool v10_ok UNUSED  = 0;
                    #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
                    {
                        bool (*v11_ref)(test_t *arg0, void  *arg1, int *arg2) UNUSED  = NULL;
                        v11_ref = _DML_M_t;
                        int v11_i UNUSED  = 1;
                        v10_ok = v11_ref(_dev, NULL, &v11_i);
                        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
                        v10_ok = v10_ok && v11_i == 1;
                        #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
                        bool (*v11_aref)(test_t *arg0, uint32 arg1, uint32 arg2, void  *arg3, int *arg4) UNUSED  = NULL;
                        v11_aref = _DML_M_b__g__t;
                        v10_ok = v10_ok && !v11_aref(_dev, 1, 5, NULL, &v11_i);
                        v10_ok = v10_ok && v11_i == 15;
                        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
                        bool (*v11_multi_out)(test_t *arg0, int *arg1, int *arg2) UNUSED  = _DML_M_multi_out;
                        int v11_j UNUSED  = 0;
                        v10_ok = v10_ok && !v11_multi_out(_dev, &v11_i, &v11_j);
                        v10_ok = (v10_ok && v11_i == 3) && v11_j == 4;
                        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
                        bool (*v11_tref)(test_t *arg0) UNUSED  = &_DML_M_thunk;
                        bool (*v11_ref2)(test_t *arg0, void  *arg1, int *arg2) UNUSED  = v11_ref;
                        bool (*v11_moref)(test_t *arg0, int *arg1, int *arg2) UNUSED  = &_DML_M_multi_out;
                    }
                    #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
                    v9_result = v10_ok;
                    #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
                }
                v8_value = SIM_make_attr_boolean(v9_result);
            }
            #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\testing.dml"
            v6_value = v8_value;
            #line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v3_value = v6_value;
        #line 311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 144 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    _val0 = v3_value;
    return _val0;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v14__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0], connection, offset, size, after_read, user_data, &v14__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v14__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v15__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0], connection, offset, size, after_write, user_data, &v15__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v15__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v16__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0], connection, offset, size, before_read, user_data, &v16__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v16__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v17__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0], connection, offset, size, before_write, user_data, &v17__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        handle = v17__ret_handle;
    }
    return handle;
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0], callback))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0], connection))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v22__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 0, connection, offset, size, after_read, user_data, &v22__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v22__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v23__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 0, connection, offset, size, after_write, user_data, &v23__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v23__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v24__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 0, connection, offset, size, before_read, user_data, &v24__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v24__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v25__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 0, connection, offset, size, before_write, user_data, &v25__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        handle = v25__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 0, callback))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 0, connection))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v30__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 1, connection, offset, size, after_read, user_data, &v30__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v30__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v31__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 1, connection, offset, size, after_write, user_data, &v31__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v31__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v32__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 1, connection, offset, size, before_read, user_data, &v32__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v32__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v33__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 1, connection, offset, size, before_write, user_data, &v33__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        handle = v33__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 1, callback))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 1, connection))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v38__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 2, connection, offset, size, after_read, user_data, &v38__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        handle = v38__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v39__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 2, connection, offset, size, after_write, user_data, &v39__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        handle = v39__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v40__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 2, connection, offset, size, before_read, user_data, &v40__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        handle = v40__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v41__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 2, connection, offset, size, before_write, user_data, &v41__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        handle = v41__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__2(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 2, callback))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 2, connection))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v46__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 3, connection, offset, size, after_read, user_data, &v46__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        handle = v46__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v47__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 3, connection, offset, size, after_write, user_data, &v47__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        handle = v47__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v48__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 3, connection, offset, size, before_read, user_data, &v48__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        handle = v48__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__3(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v49__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 3, connection, offset, size, before_write, user_data, &v49__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        handle = v49__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__3(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 3, callback))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__3(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 3, connection))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v54__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 4, connection, offset, size, after_read, user_data, &v54__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        handle = v54__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v55__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 4, connection, offset, size, after_write, user_data, &v55__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        handle = v55__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v56__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 4, connection, offset, size, before_read, user_data, &v56__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        handle = v56__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__4(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v57__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 4, connection, offset, size, before_write, user_data, &v57__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        handle = v57__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__4(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 4, callback))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__4(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 4, connection))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v62__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 5, connection, offset, size, after_read, user_data, &v62__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        handle = v62__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v63__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 5, connection, offset, size, after_write, user_data, &v63__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        handle = v63__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v64__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 5, connection, offset, size, before_read, user_data, &v64__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        handle = v64__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__5(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v65__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 5, connection, offset, size, before_write, user_data, &v65__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        handle = v65__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__5(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 5, callback))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__5(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 5, connection))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v70__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 6, connection, offset, size, after_read, user_data, &v70__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        handle = v70__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v71__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 6, connection, offset, size, after_write, user_data, &v71__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        handle = v71__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v72__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 6, connection, offset, size, before_read, user_data, &v72__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        handle = v72__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__6(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v73__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 6, connection, offset, size, before_write, user_data, &v73__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        handle = v73__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__6(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 6, callback))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__6(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 6, connection))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v78__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 7, connection, offset, size, after_read, user_data, &v78__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        handle = v78__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v79__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 7, connection, offset, size, after_write, user_data, &v79__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        handle = v79__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v80__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 7, connection, offset, size, before_read, user_data, &v80__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        handle = v80__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__7(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v81__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 7, connection, offset, size, before_write, user_data, &v81__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        handle = v81__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__7(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 7, callback))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__7(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 7, connection))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v86__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_read(_dev, 8, connection, offset, size, after_read, user_data, &v86__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        handle = v86__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v87__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_after_write(_dev, 8, connection, offset, size, after_write, user_data, &v87__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        handle = v87__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v88__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_read(_dev, 8, connection, offset, size, before_read, user_data, &v88__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        handle = v88__ret_handle;
    }
    return handle;
}

static bank_callback_handle_t _DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__8(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t handle = 0;
    {
        bank_callback_handle_t v89__ret_handle UNUSED  = 0;
        if (_DML_M_b__bank_instrumentation_subscribe__register_before_write(_dev, 8, connection, offset, size, before_write, user_data, &v89__ret_handle))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        handle = v89__ret_handle;
    }
    return handle;
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__8(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_callback(_dev, 8, callback))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static void  _DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__8(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, 8, connection))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v92__ret_connections UNUSED ;
        memset((void *)&v92__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, (_portobj->indices)[0], &v92__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        connections = v92__ret_connections;
    }
    return connections;
}

static bool _DML_PIFACE_b__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool success = 0;
    {
        bool v93__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, (_portobj->indices)[0], connection, before, &v93__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        success = v93__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v94__ret_connections UNUSED ;
        memset((void *)&v94__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 0, &v94__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        connections = v94__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v95__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 0, connection, before, &v95__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        success = v95__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v96__ret_connections UNUSED ;
        memset((void *)&v96__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 1, &v96__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        connections = v96__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v97__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 1, connection, before, &v97__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        success = v97__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v98__ret_connections UNUSED ;
        memset((void *)&v98__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 2, &v98__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        connections = v98__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__2(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v99__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 2, connection, before, &v99__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        success = v99__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v100__ret_connections UNUSED ;
        memset((void *)&v100__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 3, &v100__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        connections = v100__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__3(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v101__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 3, connection, before, &v101__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        success = v101__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v102__ret_connections UNUSED ;
        memset((void *)&v102__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 4, &v102__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        connections = v102__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__4(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v103__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 4, connection, before, &v103__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        success = v103__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v104__ret_connections UNUSED ;
        memset((void *)&v104__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 5, &v104__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        connections = v104__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__5(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v105__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 5, connection, before, &v105__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        success = v105__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v106__ret_connections UNUSED ;
        memset((void *)&v106__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 6, &v106__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        connections = v106__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__6(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v107__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 6, connection, before, &v107__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        success = v107__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v108__ret_connections UNUSED ;
        memset((void *)&v108__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 7, &v108__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        connections = v108__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__7(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v109__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 7, connection, before, &v109__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        success = v109__ret_success;
    }
    return success;
}

static attr_value_t _DML_IFACE_b__instrumentation_order__get_connections__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t connections;
    memset((void *)&connections, 0, sizeof(attr_value_t ));
    {
        attr_value_t v110__ret_connections UNUSED ;
        memset((void *)&v110__ret_connections, 0, sizeof(attr_value_t ));
        if (_DML_M_b__instrumentation_order__get_connections(_dev, 8, &v110__ret_connections))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        connections = v110__ret_connections;
    }
    return connections;
}

static bool _DML_IFACE_b__instrumentation_order__move_before__8(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool success = 0;
    {
        bool v111__ret_success UNUSED  = 0;
        if (_DML_M_b__instrumentation_order__move_before(_dev, 8, connection, before, &v111__ret_success))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        success = v111__ret_success;
    }
    return success;
}

static attr_value_t _DML_PIFACE_b__int_register__all_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v112__ret_vals UNUSED ;
        memset((void *)&v112__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, (_portobj->indices)[0], &v112__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        vals = v112__ret_vals;
    }
    return vals;
}

static char const *_DML_PIFACE_b__int_register__get_name(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *name = NULL;
    {
        char const *v113__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, (_portobj->indices)[0], num, &v113__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        name = v113__ret_name;
    }
    return name;
}

static int _DML_PIFACE_b__int_register__get_number(conf_object_t *_obj, char const *name)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int num = 0;
    {
        int v114__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, (_portobj->indices)[0], name, &v114__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v114__ret_num;
    }
    return num;
}

static uint64 _DML_PIFACE_b__int_register__read(conf_object_t *_obj, int num)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v115__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, (_portobj->indices)[0], num, &v115__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v115__ret_val;
    }
    return val;
}

static int _DML_PIFACE_b__int_register__register_info(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    int info = 0;
    {
        int v116__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, (_portobj->indices)[0], reg, reqinfo, &v116__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v116__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__int_register__write(conf_object_t *_obj, int num, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__int_register__write(_dev, (_portobj->indices)[0], num, val))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v118__ret_vals UNUSED ;
        memset((void *)&v118__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 0, &v118__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        vals = v118__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v119__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 0, num, &v119__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        name = v119__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__0(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v120__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 0, name, &v120__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        num = v120__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__0(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v121__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 0, num, &v121__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        val = v121__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__0(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v122__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 0, reg, reqinfo, &v122__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        info = v122__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__0(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 0, num, val))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v124__ret_vals UNUSED ;
        memset((void *)&v124__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 1, &v124__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        vals = v124__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v125__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 1, num, &v125__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        name = v125__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__1(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v126__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 1, name, &v126__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        num = v126__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__1(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v127__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 1, num, &v127__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        val = v127__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__1(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v128__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 1, reg, reqinfo, &v128__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        info = v128__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__1(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 1, num, val))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v130__ret_vals UNUSED ;
        memset((void *)&v130__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 2, &v130__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        vals = v130__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v131__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 2, num, &v131__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        name = v131__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__2(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v132__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 2, name, &v132__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        num = v132__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__2(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v133__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 2, num, &v133__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        val = v133__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__2(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v134__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 2, reg, reqinfo, &v134__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        info = v134__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__2(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 2, num, val))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v136__ret_vals UNUSED ;
        memset((void *)&v136__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 3, &v136__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        vals = v136__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v137__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 3, num, &v137__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        name = v137__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__3(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v138__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 3, name, &v138__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        num = v138__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__3(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v139__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 3, num, &v139__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        val = v139__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__3(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v140__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 3, reg, reqinfo, &v140__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        info = v140__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__3(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 3, num, val))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v142__ret_vals UNUSED ;
        memset((void *)&v142__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 4, &v142__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        vals = v142__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v143__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 4, num, &v143__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        name = v143__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__4(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v144__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 4, name, &v144__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        num = v144__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__4(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v145__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 4, num, &v145__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        val = v145__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__4(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v146__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 4, reg, reqinfo, &v146__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        info = v146__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__4(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 4, num, val))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v148__ret_vals UNUSED ;
        memset((void *)&v148__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 5, &v148__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        vals = v148__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v149__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 5, num, &v149__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        name = v149__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__5(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v150__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 5, name, &v150__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        num = v150__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__5(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v151__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 5, num, &v151__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        val = v151__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__5(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v152__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 5, reg, reqinfo, &v152__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        info = v152__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__5(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 5, num, val))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v154__ret_vals UNUSED ;
        memset((void *)&v154__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 6, &v154__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        vals = v154__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v155__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 6, num, &v155__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        name = v155__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__6(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v156__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 6, name, &v156__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        num = v156__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__6(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v157__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 6, num, &v157__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        val = v157__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__6(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v158__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 6, reg, reqinfo, &v158__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        info = v158__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__6(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 6, num, val))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v160__ret_vals UNUSED ;
        memset((void *)&v160__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 7, &v160__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        vals = v160__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v161__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 7, num, &v161__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        name = v161__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__7(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v162__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 7, name, &v162__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        num = v162__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__7(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v163__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 7, num, &v163__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        val = v163__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__7(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v164__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 7, reg, reqinfo, &v164__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        info = v164__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__7(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 7, num, val))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static attr_value_t _DML_IFACE_b__int_register__all_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t vals;
    memset((void *)&vals, 0, sizeof(attr_value_t ));
    {
        attr_value_t v166__ret_vals UNUSED ;
        memset((void *)&v166__ret_vals, 0, sizeof(attr_value_t ));
        if (_DML_M_b__int_register__all_registers(_dev, 8, &v166__ret_vals))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        vals = v166__ret_vals;
    }
    return vals;
}

static char const *_DML_IFACE_b__int_register__get_name__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *name = NULL;
    {
        char const *v167__ret_name UNUSED  = NULL;
        if (_DML_M_b__int_register__get_name(_dev, 8, num, &v167__ret_name))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        name = v167__ret_name;
    }
    return name;
}

static int _DML_IFACE_b__int_register__get_number__8(conf_object_t *_obj, char const *name)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int num = 0;
    {
        int v168__ret_num UNUSED  = 0;
        if (_DML_M_b__int_register__get_number(_dev, 8, name, &v168__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        num = v168__ret_num;
    }
    return num;
}

static uint64 _DML_IFACE_b__int_register__read__8(conf_object_t *_obj, int num)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v169__ret_val UNUSED  = 0;
        if (_DML_M_b__int_register__read(_dev, 8, num, &v169__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        val = v169__ret_val;
    }
    return val;
}

static int _DML_IFACE_b__int_register__register_info__8(conf_object_t *_obj, int reg, ireg_info_t reqinfo)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    int info = 0;
    {
        int v170__ret_info UNUSED  = 0;
        if (_DML_M_b__int_register__register_info(_dev, 8, reg, reqinfo, &v170__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        info = v170__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__int_register__write__8(conf_object_t *_obj, int num, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__int_register__write(_dev, 8, num, val))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static exception_type_t _DML_PIFACE_b__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t ex = 0;
    {
        exception_type_t v172__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, (_portobj->indices)[0], mem_op, map_info, &v172__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ex = v172__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v173__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 0, mem_op, map_info, &v173__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        ex = v173__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v174__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 1, mem_op, map_info, &v174__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        ex = v174__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__2(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v175__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 2, mem_op, map_info, &v175__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        ex = v175__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__3(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v176__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 3, mem_op, map_info, &v176__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        ex = v176__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__4(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v177__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 4, mem_op, map_info, &v177__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        ex = v177__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__5(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v178__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 5, mem_op, map_info, &v178__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        ex = v178__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__6(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v179__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 6, mem_op, map_info, &v179__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        ex = v179__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__7(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v180__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 7, mem_op, map_info, &v180__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        ex = v180__ret_ex;
    }
    return ex;
}

static exception_type_t _DML_IFACE_b__io_memory__operation__8(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t ex = 0;
    {
        exception_type_t v181__ret_ex UNUSED  = 0;
        if (_DML_M_b__io_memory__operation(_dev, 8, mem_op, map_info, &v181__ret_ex))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        ex = v181__ret_ex;
    }
    return ex;
}

static bool _DML_PIFACE_b__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool big_endian = 0;
    {
        bool v182__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0], &v182__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        big_endian = v182__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_PIFACE_b__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *desc = NULL;
    {
        char const *v183__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, (_portobj->indices)[0], &v183__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        desc = v183__ret_desc;
    }
    return desc;
}

static uint64 _DML_PIFACE_b__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 val = 0;
    {
        uint64 v184__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, (_portobj->indices)[0], reg, &v184__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        val = v184__ret_val;
    }
    return val;
}

static uint32 _DML_PIFACE_b__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 num = 0;
    {
        uint32 v185__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, (_portobj->indices)[0], &v185__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        num = v185__ret_num;
    }
    return num;
}

static attr_value_t _DML_PIFACE_b__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v186__ret_info UNUSED ;
        memset((void *)&v186__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, (_portobj->indices)[0], reg, &v186__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        info = v186__ret_info;
    }
    return info;
}

static void  _DML_PIFACE_b__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    if (_DML_M_b__register_view__set_register_value(_dev, (_portobj->indices)[0], reg, val))
    SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v188__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 0, &v188__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        big_endian = v188__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v189__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 0, &v189__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        desc = v189__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v190__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 0, reg, &v190__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        val = v190__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v191__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 0, &v191__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        num = v191__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v192__ret_info UNUSED ;
        memset((void *)&v192__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 0, reg, &v192__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        info = v192__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 0, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v194__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 1, &v194__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        big_endian = v194__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v195__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 1, &v195__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        desc = v195__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v196__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 1, reg, &v196__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        val = v196__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v197__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 1, &v197__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        num = v197__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v198__ret_info UNUSED ;
        memset((void *)&v198__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 1, reg, &v198__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        info = v198__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 1, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v200__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 2, &v200__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        big_endian = v200__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v201__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 2, &v201__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        desc = v201__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v202__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 2, reg, &v202__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        val = v202__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v203__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 2, &v203__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        num = v203__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v204__ret_info UNUSED ;
        memset((void *)&v204__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 2, reg, &v204__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        info = v204__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__2(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 2, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v206__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 3, &v206__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        big_endian = v206__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v207__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 3, &v207__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        desc = v207__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v208__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 3, reg, &v208__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        val = v208__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v209__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 3, &v209__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        num = v209__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__3(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v210__ret_info UNUSED ;
        memset((void *)&v210__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 3, reg, &v210__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        info = v210__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__3(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 3, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v212__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 4, &v212__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        big_endian = v212__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v213__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 4, &v213__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        desc = v213__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v214__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 4, reg, &v214__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        val = v214__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v215__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 4, &v215__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        num = v215__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__4(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v216__ret_info UNUSED ;
        memset((void *)&v216__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 4, reg, &v216__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        info = v216__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__4(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 4, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v218__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 5, &v218__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        big_endian = v218__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v219__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 5, &v219__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        desc = v219__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v220__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 5, reg, &v220__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        val = v220__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v221__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 5, &v221__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        num = v221__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__5(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v222__ret_info UNUSED ;
        memset((void *)&v222__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 5, reg, &v222__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        info = v222__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__5(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 5, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v224__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 6, &v224__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        big_endian = v224__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v225__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 6, &v225__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        desc = v225__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v226__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 6, reg, &v226__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        val = v226__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v227__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 6, &v227__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        num = v227__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__6(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v228__ret_info UNUSED ;
        memset((void *)&v228__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 6, reg, &v228__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        info = v228__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__6(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 6, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v230__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 7, &v230__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        big_endian = v230__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v231__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 7, &v231__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        desc = v231__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v232__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 7, reg, &v232__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        val = v232__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v233__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 7, &v233__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        num = v233__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__7(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v234__ret_info UNUSED ;
        memset((void *)&v234__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 7, reg, &v234__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        info = v234__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__7(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 7, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
}

static bool _DML_IFACE_b__register_view__big_endian_bitorder__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool big_endian = 0;
    {
        bool v236__ret_big_endian UNUSED  = 0;
        if (_DML_M_b__register_view__big_endian_bitorder(_dev, 8, &v236__ret_big_endian))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        big_endian = v236__ret_big_endian;
    }
    return big_endian;
}

static char const *_DML_IFACE_b__register_view__description__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *desc = NULL;
    {
        char const *v237__ret_desc UNUSED  = NULL;
        if (_DML_M_b__register_view__description(_dev, 8, &v237__ret_desc))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        desc = v237__ret_desc;
    }
    return desc;
}

static uint64 _DML_IFACE_b__register_view__get_register_value__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 val = 0;
    {
        uint64 v238__ret_val UNUSED  = 0;
        if (_DML_M_b__register_view__get_register_value(_dev, 8, reg, &v238__ret_val))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        val = v238__ret_val;
    }
    return val;
}

static uint32 _DML_IFACE_b__register_view__number_of_registers__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 num = 0;
    {
        uint32 v239__ret_num UNUSED  = 0;
        if (_DML_M_b__register_view__number_of_registers(_dev, 8, &v239__ret_num))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        num = v239__ret_num;
    }
    return num;
}

static attr_value_t _DML_IFACE_b__register_view__register_info__8(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t info;
    memset((void *)&info, 0, sizeof(attr_value_t ));
    {
        attr_value_t v240__ret_info UNUSED ;
        memset((void *)&v240__ret_info, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view__register_info(_dev, 8, reg, &v240__ret_info))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        info = v240__ret_info;
    }
    return info;
}

static void  _DML_IFACE_b__register_view__set_register_value__8(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (_DML_M_b__register_view__set_register_value(_dev, 8, reg, val))
    SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v242__ret_ret UNUSED ;
        memset((void *)&v242__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, (_portobj->indices)[0], &v242__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v242__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_PIFACE_b__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v243__ret_ret UNUSED ;
        memset((void *)&v243__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0], &v243__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[(_portobj->indices)[0]], 0, "Uncaught DML exception");
        ret = v243__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v244__ret_ret UNUSED ;
        memset((void *)&v244__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 0, &v244__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        ret = v244__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v245__ret_ret UNUSED ;
        memset((void *)&v245__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 0, &v245__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[0], 0, "Uncaught DML exception");
        ret = v245__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v246__ret_ret UNUSED ;
        memset((void *)&v246__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 1, &v246__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        ret = v246__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v247__ret_ret UNUSED ;
        memset((void *)&v247__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 1, &v247__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[1], 0, "Uncaught DML exception");
        ret = v247__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v248__ret_ret UNUSED ;
        memset((void *)&v248__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 2, &v248__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        ret = v248__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v249__ret_ret UNUSED ;
        memset((void *)&v249__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 2, &v249__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[2], 0, "Uncaught DML exception");
        ret = v249__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v250__ret_ret UNUSED ;
        memset((void *)&v250__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 3, &v250__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        ret = v250__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__3(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v251__ret_ret UNUSED ;
        memset((void *)&v251__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 3, &v251__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[3], 0, "Uncaught DML exception");
        ret = v251__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v252__ret_ret UNUSED ;
        memset((void *)&v252__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 4, &v252__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        ret = v252__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__4(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v253__ret_ret UNUSED ;
        memset((void *)&v253__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 4, &v253__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[4], 0, "Uncaught DML exception");
        ret = v253__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v254__ret_ret UNUSED ;
        memset((void *)&v254__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 5, &v254__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        ret = v254__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__5(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v255__ret_ret UNUSED ;
        memset((void *)&v255__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 5, &v255__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[5], 0, "Uncaught DML exception");
        ret = v255__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v256__ret_ret UNUSED ;
        memset((void *)&v256__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 6, &v256__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        ret = v256__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__6(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v257__ret_ret UNUSED ;
        memset((void *)&v257__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 6, &v257__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[6], 0, "Uncaught DML exception");
        ret = v257__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v258__ret_ret UNUSED ;
        memset((void *)&v258__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 7, &v258__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        ret = v258__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__7(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v259__ret_ret UNUSED ;
        memset((void *)&v259__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 7, &v259__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[7], 0, "Uncaught DML exception");
        ret = v259__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_names__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v260__ret_ret UNUSED ;
        memset((void *)&v260__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_names(_dev, 8, &v260__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        ret = v260__ret_ret;
    }
    return ret;
}

static attr_value_t _DML_IFACE_b__register_view_catalog__register_offsets__8(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t ret;
    memset((void *)&ret, 0, sizeof(attr_value_t ));
    {
        attr_value_t v261__ret_ret UNUSED ;
        memset((void *)&v261__ret_ret, 0, sizeof(attr_value_t ));
        if (_DML_M_b__register_view_catalog__register_offsets(_dev, 8, &v261__ret_ret))
        SIM_LOG_ERROR(_dev->b._obj[8], 0, "Uncaught DML exception");
        ret = v261__ret_ret;
    }
    return ret;
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    if (_DML_M_init(_dev))
    return 0;
    if (_DML_M_hard_reset(_dev))
    return 0;
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[10] UNUSED = {
    {"dev", NULL, 0, 1},
    {"b[%u].bank_instrumentation_subscribe", (const uint32 []) {9}, 1, 2},
    {"b[%u].g[%u]", (const uint32 []) {9, 9}, 2, 3},
    {"b[%u].instrumentation_order", (const uint32 []) {9}, 1, 4},
    {"b[%u].int_register", (const uint32 []) {9}, 1, 5},
    {"b[%u].io_memory", (const uint32 []) {9}, 1, 6},
    {"b[%u].register_view", (const uint32 []) {9}, 1, 7},
    {"b[%u].register_view_catalog", (const uint32 []) {9}, 1, 8},
    {"b[%u]", (const uint32 []) {9}, 1, 9},
    {"runtest", NULL, 0, 10}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[10] UNUSED = {(&_tr__dev__object), (&_tr_b_bank_instrumentation_subscribe__object), (&_tr_b_g__object), (&_tr_b_instrumentation_order__object), (&_tr_b_int_register__object), (&_tr_b_io_memory__object), (&_tr_b_register_view__object), (&_tr_b_register_view_catalog__object), (&_tr_b__object), (&_tr_runtest__object)};
static void _startup_calls(void)
{
}
static void _init_data_objs(test_t *_dev)
{
    #line 274 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 3251 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    #line 273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 3254 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
}

void
hard_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_hard_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

void
soft_reset_test(test_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;

    if (_DML_M_soft_reset(_dev))
    SIM_LOG_ERROR(&_dev->obj, 0, "Uncaught DML exception");
}

/* init */
static bool _DML_M_init(test_t *_dev)
#line 247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai0_0;
        #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai0_0 = 0; (_ai0_0) < 9; ({
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai0_0;
            #line 249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__init(_dev, _ai0_0))
        #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 3292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    }
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3298 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].init */
static bool _DML_M_b__init(test_t *_dev, uint32 _idx0)
#line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3308 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].register_view_catalog.register_offsets */
static bool _DML_M_b__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v279_ret UNUSED ;
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v279_ret, 0, sizeof(attr_value_t ));
    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v280_table_size UNUSED  = 0;
        {
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v281__ret_num UNUSED  = 0;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, _idx0, &v281__ret_num))
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v280_table_size = v281__ret_num;
            #line 3330 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
        }
        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v279_ret = SIM_alloc_attr_list(v280_table_size);
        int v280_i UNUSED  = 0;
        for (v280_i = 0; v280_i < v280_table_size; (v280_i)++)
        #line 1143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v282_full_info UNUSED ;
            #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v283__ret_info UNUSED ;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v283__ret_info, 0, sizeof(attr_value_t ));
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, _idx0, v280_i, &v283__ret_info))
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v282_full_info = v283__ret_info;
                #line 3351 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
            }
            #line 1148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v279_ret, v280_i, SIM_attr_copy(SIM_attr_list_item(v282_full_info, 3)));
            SIM_attr_free(&v282_full_info);
        }
    }
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v279_ret;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3364 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].register_view_catalog.register_names */
static bool _DML_M_b__register_view_catalog__register_names(test_t *_dev, uint32 _idx0, attr_value_t *ret)
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v284_ret UNUSED ;
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v284_ret, 0, sizeof(attr_value_t ));
    #line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v285_table_size UNUSED  = 0;
        {
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint32 v286__ret_num UNUSED  = 0;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (_DML_M_b__register_view__number_of_registers(_dev, _idx0, &v286__ret_num))
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            return 1;
            #line 1126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v285_table_size = v286__ret_num;
            #line 3386 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
        }
        #line 1127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v284_ret = SIM_alloc_attr_list(v285_table_size);
        int v285_i UNUSED  = 0;
        for (v285_i = 0; v285_i < v285_table_size; (v285_i)++)
        #line 1129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            attr_value_t v287_full_info UNUSED ;
            #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                attr_value_t v288__ret_info UNUSED ;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                memset((void *)&v288__ret_info, 0, sizeof(attr_value_t ));
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__register_view__register_info(_dev, _idx0, v285_i, &v288__ret_info))
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 1130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v287_full_info = v288__ret_info;
                #line 3407 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            SIM_attr_list_set_item(&v284_ret, v285_i, SIM_attr_copy(SIM_attr_list_item(v287_full_info, 0)));
            SIM_attr_free(&v287_full_info);
        }
    }
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *ret = v284_ret;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3420 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].register_view.set_register_value */
static bool _DML_M_b__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v290_args UNUSED ;
        #line 1106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v290_args, 0, sizeof(attr_value_t ));
        #line 1116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v290_args = SIM_make_attr_list(8, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1), SIM_make_attr_uint64(val));
        #line 1118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        VT_call_python_module_function("register_view", "set_register_value", &v290_args);
        #line 1120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        SIM_attr_free(&v290_args);
    }
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3442 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].register_view.register_info */
static bool _DML_M_b__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg, attr_value_t *info)
#line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v291_info UNUSED ;
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v291_info, 0, sizeof(attr_value_t ));
    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v292_args UNUSED ;
        #line 1073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v292_args, 0, sizeof(attr_value_t ));
        #line 1078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v292_args = SIM_make_attr_list(3, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)), SIM_make_attr_uint64(reg));
        #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v291_info = VT_call_python_module_function("register_view", "register_info", &v292_args);
        SIM_attr_free(&v292_args);
    }
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *info = v291_info;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3469 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].register_view.number_of_registers */
static bool _DML_M_b__register_view__number_of_registers(test_t *_dev, uint32 _idx0, uint32 *num)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint32 v293_num UNUSED  = 0;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v294_args UNUSED ;
        #line 1057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v294_args, 0, sizeof(attr_value_t ));
        #line 1061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v294_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)));
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v294_ret UNUSED ;
        #line 1063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v294_ret, 0, sizeof(attr_value_t ));
        #line 1066 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v294_ret = VT_call_python_module_function("register_view", "number_of_registers", &v294_args);
        SIM_attr_free(&v294_args);
        #line 1069 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v293_num = SIM_attr_integer(v294_ret);
        SIM_attr_free(&v294_ret);
    }
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *num = v293_num;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3501 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].register_view.get_register_value */
static bool _DML_M_b__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 *val)
#line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v295_val UNUSED  = 0;
    #line 1085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v296_args UNUSED ;
        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v296_args, 0, sizeof(attr_value_t ));
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v296_args = SIM_make_attr_list(7, SIM_make_attr_string("test"), SIM_make_attr_string("b"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)), SIM_make_attr_uint64(reg), SIM_make_attr_object(&_dev->obj), SIM_make_attr_uint64(0), SIM_make_attr_boolean(1));
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v296_ret UNUSED ;
        #line 1097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v296_ret, 0, sizeof(attr_value_t ));
        #line 1099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v296_ret = VT_call_python_module_function("register_view", "get_register_value", &v296_args);
        SIM_attr_free(&v296_args);
        #line 1102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v295_val = SIM_attr_integer(v296_ret);
        SIM_attr_free(&v296_ret);
    }
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *val = v295_val;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3533 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].register_view.description */
static bool _DML_M_b__register_view__description(test_t *_dev, uint32 _idx0, char const **desc)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    char const *v297_desc UNUSED  = NULL;
    #line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v298_args UNUSED ;
        #line 1027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v298_args, 0, sizeof(attr_value_t ));
        #line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v298_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)));
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v298_ret UNUSED ;
        #line 1033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v298_ret, 0, sizeof(attr_value_t ));
        #line 1036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v298_ret = VT_call_python_module_function("register_view", "description", &v298_args);
        SIM_attr_free(&v298_args);
        v297_desc = SIM_attr_string(v298_ret);
    }
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *desc = v297_desc;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3563 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].register_view.big_endian_bitorder */
static bool _DML_M_b__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0, bool *big_endian)
#line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v299_big_endian UNUSED  = 0;
    #line 1040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        attr_value_t v300_args UNUSED ;
        #line 1041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v300_args, 0, sizeof(attr_value_t ));
        #line 1045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v300_args = SIM_make_attr_list(2, SIM_make_attr_string("test"), SIM_make_attr_string(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)));
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        attr_value_t v300_ret UNUSED ;
        #line 1047 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v300_ret, 0, sizeof(attr_value_t ));
        #line 1050 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v300_ret = VT_call_python_module_function("register_view", "big_endian_bitorder", &v300_args);
        SIM_attr_free(&v300_args);
        #line 1053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v299_big_endian = SIM_attr_boolean(v300_ret);
        SIM_attr_free(&v300_ret);
    }
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *big_endian = v299_big_endian;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3595 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].io_memory.operation */
static bool _DML_M_b__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info, exception_type_t *ex)
#line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 876 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    exception_type_t v301_ex UNUSED  = 0;
    v301_ex = 0x401;
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_DML_M_b__access(_dev, _idx0, mem_op, SIM_get_mem_op_physical_address(mem_op) - map_info.base + map_info.start, SIM_get_mem_op_size(mem_op)))
    #line 879 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    goto throw1;
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (false) throw1:
    #line 884 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v301_ex = 0x407;
    *ex = v301_ex;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 885 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3617 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].access */
static bool _DML_M_b__access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 449 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (size > 8)
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        SIM_LOG_ERROR(_dev->b._obj[_idx0], 0, "Oversized access to %s", "b");
        return 1;
    }
    if (SIM_mem_op_is_read(memop))
    {
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        generic_transaction_t *v308_memop UNUSED  = memop;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v308_offset UNUSED  = offset;
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        physical_address_t v308_size UNUSED  = size;
        #line 487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            bool v309_success UNUSED  = 0;
            uint64 v309_val UNUSED  = 0;
            {
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v310__ret_success UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v310__ret_readvalue UNUSED  = 0;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b__read_access(_dev, _idx0, v308_memop, v308_offset, v308_size, &v310__ret_success, &v310__ret_readvalue))
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v309_success = v310__ret_success;
                #line 490 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v309_val = v310__ret_readvalue;
                #line 3654 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
            }
            #line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v309_success)
            {
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                bool v312_success UNUSED  = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v312_value UNUSED  = 0;
                #line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v312_success = 0;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v309_success = v312_success;
                #line 617 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v309_val = v312_value;
                #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (!v309_success)
            {
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v315_memop UNUSED  = v308_memop;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v315_offset UNUSED  = v308_offset;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                physical_address_t v315_size UNUSED  = v308_size;
                #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_LOG_INFO(4, _dev->b._obj[_idx0], 0, "Missed in bank %s", "b");
                #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                _DML_M_b__log_miss(_dev, _idx0, v315_memop, v315_offset, v315_size);
                return 1;
                #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            else
            {
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                generic_transaction_t *v320_memop UNUSED  = v308_memop;
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v320_val UNUSED  = v309_val;
                #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                {
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v322_memop UNUSED  = v320_memop;
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    uint64 v322_value UNUSED  = v320_val;
                    #line 478 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_set_mem_op_value_le(v322_memop, v322_value);
                    #line 502 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 499 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    else
    #line 456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        uint64 v324_writeval UNUSED  = 0;
        {
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v325_memop UNUSED  = memop;
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v325_writeval UNUSED  = 0;
            #line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v325_writeval = SIM_get_mem_op_value_le(v325_memop);
            #line 463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v324_writeval = v325_writeval;
            #line 458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        {
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            generic_transaction_t *v327_memop UNUSED  = memop;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v327_offset UNUSED  = offset;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            physical_address_t v327_size UNUSED  = size;
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            uint64 v327_value UNUSED  = v324_writeval;
            #line 624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                bool v328_success UNUSED  = 0;
                {
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v329__ret_success UNUSED  = 0;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    if (_DML_M_b__write_access(_dev, _idx0, v327_memop, v327_offset, v327_size, v327_value, &v329__ret_success))
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    return 1;
                    #line 626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v328_success = v329__ret_success;
                    #line 3745 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
                }
                #line 627 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v328_success)
                {
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    bool v331_success UNUSED  = 0;
                    #line 727 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v331_success = 0;
                    #line 724 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    v328_success = v331_success;
                    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (!v328_success)
                {
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    generic_transaction_t *v334_memop UNUSED  = v327_memop;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v334_offset UNUSED  = v327_offset;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    physical_address_t v334_size UNUSED  = v327_size;
                    #line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    SIM_LOG_INFO(4, _dev->b._obj[_idx0], 0, "Missed in bank %s", "b");
                    #line 768 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                    _DML_M_b__log_miss(_dev, _idx0, v334_memop, v334_offset, v334_size);
                    return 1;
                    #line 631 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                else
                {
                    #line 633 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                }
                #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            }
            #line 459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
    }
    return 0;
    #line 461 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3786 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].write_access */
static bool _DML_M_b__write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue, bool *success)
#line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v341_success UNUSED  = 0;
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v342_bank_obj UNUSED  = NULL;
        v342_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev, _idx0);
        #line 648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v342_suppress UNUSED  = 0;
        conf_object_t *v342_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!SIM_get_mem_op_inquiry(memop))
        #line 653 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        _callback_before_write(v342_bank_obj, v342_ini, &offset, size, &writevalue, &v342_suppress, &_dev->b._connections[_idx0], &_dev->b._before_write_callbacks[_idx0]);
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        if (v342_suppress)
        #line 655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            v341_success = 1;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v342_bank_obj, v342_ini, &offset, size, &v341_success, &_dev->b._connections[_idx0], &_dev->b._after_write_callbacks[_idx0]);
            #line 661 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit30;
        }
        #line 664 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            uint8 v347_accessed_size UNUSED  = 0;
            {
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v348__ret_access_size UNUSED  = 0;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b___write_one_reg(_dev, _idx0, memop, offset, size, writevalue, &v348__ret_access_size))
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 666 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v347_accessed_size = v348__ret_access_size;
                #line 3827 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
            }
            #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v341_success = v347_accessed_size == size;
            if (!SIM_get_mem_op_inquiry(memop))
            #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_write(v342_bank_obj, v342_ini, &offset, size, &v341_success, &_dev->b._connections[_idx0], &_dev->b._after_write_callbacks[_idx0]);
            #line 673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        }
        #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit30: ;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v341_success;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 708 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3846 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i]._write_one_reg */
static bool _DML_M_b___write_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 size, uint64 write_value, uint8 *access_size)
#line 712 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 3852 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    bool v351_success UNUSED  = 0;
    v351_success = _DML_M_b___unmapped_write_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(size), (uint64 )(write_value));
    *access_size = (uint8 )(v351_success ? (size) : 0LL);
    return 0;
    #line 716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3859 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i]._unmapped_write_access */
static bool _DML_M_b___unmapped_write_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 writevalue)
#line 755 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 751 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 756 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    return success;
    #line 757 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3872 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i]._non_anonymous_bank_obj */
static conf_object_t *_DML_M_b___non_anonymous_bank_obj(test_t *_dev, uint32 _idx0)
#line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    conf_object_t *bank_obj UNUSED  = NULL;
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    if (_dev->b._cached_bank_obj[_idx0] == (NULL))
    #line 508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        char v358_name[(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)) + 6] UNUSED ;
        #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        memset((void *)&v358_name, 0, sizeof(char [(uint64 )_dml_strlen(__qname(&_dev->_qname_cache, "b[%u]", (int)_idx0)) + 6]));
        _dml_strcpy(v358_name, "bank.");
        _dml_strcpy(v358_name + 5, __qname(&_dev->_qname_cache, "b[%u]", (int)_idx0));
        _dev->b._cached_bank_obj[_idx0] = SIM_object_descendant(&_dev->obj, v358_name);
    }
    bank_obj = _dev->b._cached_bank_obj[_idx0];
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return bank_obj;
    #line 518 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3896 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].log_miss */
static void  _DML_M_b__log_miss(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size)
#line 774 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    if (SIM_get_mem_op_inquiry(memop))
    goto exit33;
    if (SIM_mem_op_is_read(memop))
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj[_idx0], Register_Read, "%lld byte read access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    else
    SIM_LOG_SPEC_VIOLATION(1, _dev->b._obj[_idx0], Register_Write, "%lld byte write access at offset %#llx%s (addr %#llx) outside registers or misaligned access", (uint64 )size, (uint64 )offset, " in b", (uint64 )SIM_get_mem_op_physical_address(memop));
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit33: ;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return;
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3915 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].read_access */
static bool _DML_M_b__read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, bool *success, uint64 *readvalue)
#line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v361_success UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    uint64 v361_readvalue UNUSED  = 0;
    #line 522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        conf_object_t *v362_bank_obj UNUSED  = NULL;
        v362_bank_obj = _DML_M_b___non_anonymous_bank_obj(_dev, _idx0);
        #line 526 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        bool v362_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
        bool v362_inquiry_override UNUSED  = 0;
        conf_object_t *v362_ini UNUSED  = SIM_get_mem_op_initiator(memop);
        if (!v362_inquiry)
        #line 529 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        {
            #line 532 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_before_read(v362_bank_obj, v362_ini, &v362_inquiry_override, &offset, size, &_dev->b._connections[_idx0], &_dev->b._before_read_callbacks[_idx0]);
            if (v362_inquiry_override)
            #line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            {
                #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                SIM_set_mem_op_inquiry(memop, 1);
                v362_inquiry = 1;
            }
        }
        {
            uint8 v366_accessed_size UNUSED  = 0;
            {
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint8 v367__ret_consumed_size UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                uint64 v367__ret_readvalue UNUSED  = 0;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                if (_DML_M_b___read_one_reg(_dev, _idx0, memop, offset, size, &v367__ret_consumed_size, &v367__ret_readvalue))
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                return 1;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v366_accessed_size = v367__ret_consumed_size;
                #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
                v361_readvalue = v367__ret_readvalue;
                #line 3961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
            }
            #line 543 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            v361_success = v366_accessed_size == size;
            if (!v362_inquiry || v362_inquiry_override)
            #line 547 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            _callback_after_read(v362_bank_obj, v362_ini, &offset, size, &v361_readvalue, &v361_success, &_dev->b._connections[_idx0], &_dev->b._after_read_callbacks[_idx0]);
            #line 549 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            if (v362_inquiry_override)
            SIM_set_mem_op_inquiry(memop, 0);
            #line 552 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            goto exit34;
        }
        #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
exit34: ;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *success = v361_success;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *readvalue = v361_readvalue;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 601 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 3986 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i]._read_one_reg */
static bool _DML_M_b___read_one_reg(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, uint64 offset, int64 access_size, uint8 *consumed_size, uint64 *readvalue)
#line 605 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 3992 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    bool v371_success UNUSED  = 0;
    {
        uint64 v372__ret_readvalue UNUSED  = 0LL;
        v371_success = _DML_M_b___unmapped_read_access(_dev, (uint32 )(_idx0), memop, (uint64 )(offset), (uint64 )(access_size), &v372__ret_readvalue);
        *readvalue = v372__ret_readvalue;
    }
    *consumed_size = (uint8 )(v371_success ? (access_size) : 0LL);
    return 0;
    #line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4003 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i]._unmapped_read_access */
static bool _DML_M_b___unmapped_read_access(test_t *_dev, uint32 _idx0, generic_transaction_t *memop, physical_address_t offset, physical_address_t size, uint64 *readvalue)
#line 734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool success UNUSED  = 0;
    #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        *(readvalue) = 0;
        #line 731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    success = 0;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return success;
    #line 748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4023 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].int_register.write */
static bool _DML_M_b__int_register__write(test_t *_dev, uint32 _idx0, int num, uint64 val)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4029 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    return 0;
    #line 924 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4033 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].int_register.register_info */
static bool _DML_M_b__int_register__register_info(test_t *_dev, uint32 _idx0, int reg, ireg_info_t reqinfo, int *info)
#line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 941 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    int v376_info UNUSED  = 0;
    v376_info = 0;
    *info = v376_info;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 943 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4047 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].int_register.read */
static bool _DML_M_b__int_register__read(test_t *_dev, uint32 _idx0, int num, uint64 *val)
#line 905 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4053 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    *val = 0ULL;
    return 0;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4058 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].int_register.get_number */
static bool _DML_M_b__int_register__get_number(test_t *_dev, uint32 _idx0, char const *name, int *num)
#line 893 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4064 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    *num = (int32 )-1LL;
    return 0;
    #line 897 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4069 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].int_register.get_name */
static bool _DML_M_b__int_register__get_name(test_t *_dev, uint32 _idx0, int num, char const **name)
#line 899 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 4075 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    *name = NULL;
    return 0;
    #line 903 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4080 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].int_register.all_registers */
static bool _DML_M_b__int_register__all_registers(test_t *_dev, uint32 _idx0, attr_value_t *vals)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v378_vals UNUSED ;
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v378_vals, 0, sizeof(attr_value_t ));
    #line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int v379_count UNUSED  = 0;
        #line 933 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        v378_vals = SIM_alloc_attr_list(v379_count);
        v379_count = 0;
        #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    }
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    *vals = v378_vals;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 939 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4105 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].instrumentation_order.move_before */
static bool _DML_M_b__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before, bool *success)
#line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bool v380_success UNUSED  = 0;
    v380_success = _move_before(connection, before, &_dev->b._connections[_idx0]);
    *success = v380_success;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].instrumentation_order.get_connections */
static bool _DML_M_b__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0, attr_value_t *connections)
#line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    attr_value_t v382_connections UNUSED ;
    #line 1014 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    memset((void *)&v382_connections, 0, sizeof(attr_value_t ));
    v382_connections = _get_connections(&_dev->b._connections[_idx0]);
    *connections = v382_connections;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].bank_instrumentation_subscribe.remove_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, &_dev->b._connections[_idx0]);
    return 0;
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4146 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].bank_instrumentation_subscribe.remove_callback */
static bool _DML_M_b__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 999 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b._connections[_idx0], &_dev->b._before_read_callbacks[_idx0], &_dev->b._after_read_callbacks[_idx0], &_dev->b._before_write_callbacks[_idx0], &_dev->b._after_write_callbacks[_idx0]);
    return 0;
    #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4157 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].bank_instrumentation_subscribe.register_before_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data, bank_callback_handle_t *handle)
#line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v388_handle UNUSED  = 0;
    #line 981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v388_handle = _register_before_write(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_write, user_data, &_dev->b._connections[_idx0], &_dev->b._before_write_callbacks[_idx0]);
    *handle = v388_handle;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4172 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].bank_instrumentation_subscribe.register_before_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data, bank_callback_handle_t *handle)
#line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v390_handle UNUSED  = 0;
    #line 958 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v390_handle = _register_before_read(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, before_read, user_data, &_dev->b._connections[_idx0], &_dev->b._before_read_callbacks[_idx0]);
    *handle = v390_handle;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4187 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].bank_instrumentation_subscribe.register_after_write */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data, bank_callback_handle_t *handle)
#line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v392_handle UNUSED  = 0;
    #line 992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v392_handle = _register_after_write(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_write, user_data, &_dev->b._connections[_idx0], &_dev->b._after_write_callbacks[_idx0]);
    *handle = v392_handle;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 993 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4202 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].bank_instrumentation_subscribe.register_after_read */
static bool _DML_M_b__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data, bank_callback_handle_t *handle)
#line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 965 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    bank_callback_handle_t v394_handle UNUSED  = 0;
    #line 969 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    v394_handle = _register_after_read(_DML_M_b___non_anonymous_bank_obj(_dev, _idx0), connection, offset, size, after_read, user_data, &_dev->b._connections[_idx0], &_dev->b._after_read_callbacks[_idx0]);
    *handle = v394_handle;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4217 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].bank_instrumentation_subscribe.enable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1006 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b._connections[_idx0]);
    return 0;
    #line 1008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4227 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].bank_instrumentation_subscribe.disable_connection_callbacks */
static bool _DML_M_b__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b._connections[_idx0]);
    return 0;
    #line 1011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4237 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* thunk */
static bool _DML_M_thunk(test_t *_dev)
#line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
{
    #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    return 0;
    #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
}
#line 4247 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* multi_out */
static bool _DML_M_multi_out(test_t *_dev, int *i, int *j)
#line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
{
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    int v402_i UNUSED  = 0;
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    int v402_j UNUSED  = 0;
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    v402_i = 3;
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    v402_j = 4;
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    *i = v402_i;
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    *j = v402_j;
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    return 0;
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
}
#line 4269 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].g[$j].t */
static bool _DML_M_b__g__t(test_t *_dev, uint32 _idx0, uint32 _idx1, void  *p, int *o)
#line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
{
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    int v404_o UNUSED  = 0;
    v404_o = (_idx0) * 10 + (_idx1);
    *o = v404_o;
    #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    return 0;
    #line 23 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
}
#line 4283 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* t */
static bool _DML_M_t(test_t *_dev, void  *p, int *o)
#line 11 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
{
    #line 11 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    int v406_o UNUSED  = 0;
    v406_o = 4;
    return 1;
    v406_o = 5;
    *o = v406_o;
    #line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
    return 0;
    #line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\methods\\\\T_ref.dml"
}
#line 4299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* soft_reset */
static bool _DML_M_soft_reset(test_t *_dev)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai3_0;
        #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai3_0 = 0; (_ai3_0) < 9; ({
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai3_0;
            #line 267 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__soft_reset(_dev, _ai3_0))
        #line 268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4318 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    }
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4324 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].soft_reset */
static bool _DML_M_b__soft_reset(test_t *_dev, uint32 _idx0)
#line 1216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4334 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* hard_reset */
static bool _DML_M_hard_reset(test_t *_dev)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    {
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        int32 _ai6_0;
        #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        for (_ai6_0 = 0; (_ai6_0) < 9; ({
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
            ++_ai6_0;
            #line 263 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
         }))
        if (_DML_M_b__hard_reset(_dev, _ai6_0))
        #line 264 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
        return 1;
        #line 4353 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"
    }
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4359 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

/* b[$i].hard_reset */
static bool _DML_M_b__hard_reset(test_t *_dev, uint32 _idx0)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
{
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
    return 0;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.2\\\\dml-builtins.dml"
}
#line 4369 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.2\\methods\\ref\\T_ref.c"

conf_class_t *
_initialize_T_ref(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_b = _register_port_class("test.b", NULL, NULL);
    for (int _i0 = 0; _i0 < 9; ++_i0) {
        strbuf_t portname = sb_newf("bank.b[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_b, NULL);
        sb_free(&portname);
    }
    _DML_register_attribute(class, "runtest", get_runtest, NULL, 0, NULL, Sim_Attr_Pseudo|Sim_Attr_Internal, "b", "Undocumented");
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[9] = {{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__2,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__2,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__2,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__2,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__2,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__2,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__2,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__2,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__3,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__3,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__3,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__3,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__3,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__3,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__3,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__3,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__4,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__4,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__4,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__4,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__4,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__4,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__4,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__4,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__5,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__5,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__5,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__5,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__5,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__5,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__5,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__5,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__6,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__6,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__6,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__6,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__6,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__6,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__6,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__6,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__7,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__7,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__7,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__7,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__7,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__7,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__7,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__7,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__disable_connection_callbacks__8,
        .enable_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__enable_connection_callbacks__8,
        .register_after_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_read__8,
        .register_after_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_after_write__8,
        .register_before_read = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_read__8,
        .register_before_write = &_DML_IFACE_b__bank_instrumentation_subscribe__register_before_write__8,
        .remove_callback = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_callback__8,
        .remove_connection_callbacks = &_DML_IFACE_b__bank_instrumentation_subscribe__remove_connection_callbacks__8,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 9; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[9] = {{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__1,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__2,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__2,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__3,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__3,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__4,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__4,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__5,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__5,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__6,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__6,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__7,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__7,
    },
{
        .get_connections = &_DML_IFACE_b__instrumentation_order__get_connections__8,
        .move_before = &_DML_IFACE_b__instrumentation_order__move_before__8,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 9; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const int_register_interface_t int_register_interface = {
        .all_registers = &_DML_PIFACE_b__int_register__all_registers,
        .get_name = &_DML_PIFACE_b__int_register__get_name,
        .get_number = &_DML_PIFACE_b__int_register__get_number,
        .read = &_DML_PIFACE_b__int_register__read,
        .register_info = &_DML_PIFACE_b__int_register__register_info,
        .write = &_DML_PIFACE_b__int_register__write,
    };
        SIM_register_interface(_port_class_b, "int_register", &int_register_interface);
        static const int_register_interface_t ifaces[9] = {{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__0,
        .get_name = &_DML_IFACE_b__int_register__get_name__0,
        .get_number = &_DML_IFACE_b__int_register__get_number__0,
        .read = &_DML_IFACE_b__int_register__read__0,
        .register_info = &_DML_IFACE_b__int_register__register_info__0,
        .write = &_DML_IFACE_b__int_register__write__0,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__1,
        .get_name = &_DML_IFACE_b__int_register__get_name__1,
        .get_number = &_DML_IFACE_b__int_register__get_number__1,
        .read = &_DML_IFACE_b__int_register__read__1,
        .register_info = &_DML_IFACE_b__int_register__register_info__1,
        .write = &_DML_IFACE_b__int_register__write__1,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__2,
        .get_name = &_DML_IFACE_b__int_register__get_name__2,
        .get_number = &_DML_IFACE_b__int_register__get_number__2,
        .read = &_DML_IFACE_b__int_register__read__2,
        .register_info = &_DML_IFACE_b__int_register__register_info__2,
        .write = &_DML_IFACE_b__int_register__write__2,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__3,
        .get_name = &_DML_IFACE_b__int_register__get_name__3,
        .get_number = &_DML_IFACE_b__int_register__get_number__3,
        .read = &_DML_IFACE_b__int_register__read__3,
        .register_info = &_DML_IFACE_b__int_register__register_info__3,
        .write = &_DML_IFACE_b__int_register__write__3,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__4,
        .get_name = &_DML_IFACE_b__int_register__get_name__4,
        .get_number = &_DML_IFACE_b__int_register__get_number__4,
        .read = &_DML_IFACE_b__int_register__read__4,
        .register_info = &_DML_IFACE_b__int_register__register_info__4,
        .write = &_DML_IFACE_b__int_register__write__4,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__5,
        .get_name = &_DML_IFACE_b__int_register__get_name__5,
        .get_number = &_DML_IFACE_b__int_register__get_number__5,
        .read = &_DML_IFACE_b__int_register__read__5,
        .register_info = &_DML_IFACE_b__int_register__register_info__5,
        .write = &_DML_IFACE_b__int_register__write__5,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__6,
        .get_name = &_DML_IFACE_b__int_register__get_name__6,
        .get_number = &_DML_IFACE_b__int_register__get_number__6,
        .read = &_DML_IFACE_b__int_register__read__6,
        .register_info = &_DML_IFACE_b__int_register__register_info__6,
        .write = &_DML_IFACE_b__int_register__write__6,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__7,
        .get_name = &_DML_IFACE_b__int_register__get_name__7,
        .get_number = &_DML_IFACE_b__int_register__get_number__7,
        .read = &_DML_IFACE_b__int_register__read__7,
        .register_info = &_DML_IFACE_b__int_register__register_info__7,
        .write = &_DML_IFACE_b__int_register__write__7,
    },
{
        .all_registers = &_DML_IFACE_b__int_register__all_registers__8,
        .get_name = &_DML_IFACE_b__int_register__get_name__8,
        .get_number = &_DML_IFACE_b__int_register__get_number__8,
        .read = &_DML_IFACE_b__int_register__read__8,
        .register_info = &_DML_IFACE_b__int_register__register_info__8,
        .write = &_DML_IFACE_b__int_register__write__8,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 9; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "int_register", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b__io_memory__operation,
    };
        SIM_register_interface(_port_class_b, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[9] = {{
        .operation = &_DML_IFACE_b__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__1,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__2,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__3,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__4,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__5,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__6,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__7,
    },
{
        .operation = &_DML_IFACE_b__io_memory__operation__8,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 9; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b__register_view__description,
        .get_register_value = &_DML_PIFACE_b__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[9] = {{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_b__register_view__description__0,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_b__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_b__register_view__description__1,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_b__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__1,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__2,
        .description = &_DML_IFACE_b__register_view__description__2,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__2,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__2,
        .register_info = &_DML_IFACE_b__register_view__register_info__2,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__2,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__3,
        .description = &_DML_IFACE_b__register_view__description__3,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__3,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__3,
        .register_info = &_DML_IFACE_b__register_view__register_info__3,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__3,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__4,
        .description = &_DML_IFACE_b__register_view__description__4,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__4,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__4,
        .register_info = &_DML_IFACE_b__register_view__register_info__4,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__4,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__5,
        .description = &_DML_IFACE_b__register_view__description__5,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__5,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__5,
        .register_info = &_DML_IFACE_b__register_view__register_info__5,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__5,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__6,
        .description = &_DML_IFACE_b__register_view__description__6,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__6,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__6,
        .register_info = &_DML_IFACE_b__register_view__register_info__6,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__6,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__7,
        .description = &_DML_IFACE_b__register_view__description__7,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__7,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__7,
        .register_info = &_DML_IFACE_b__register_view__register_info__7,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__7,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b__register_view__big_endian_bitorder__8,
        .description = &_DML_IFACE_b__register_view__description__8,
        .get_register_value = &_DML_IFACE_b__register_view__get_register_value__8,
        .number_of_registers = &_DML_IFACE_b__register_view__number_of_registers__8,
        .register_info = &_DML_IFACE_b__register_view__register_info__8,
        .set_register_value = &_DML_IFACE_b__register_view__set_register_value__8,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 9; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[9] = {{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__1,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__2,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__2,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__3,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__3,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__4,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__4,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__5,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__5,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__6,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__6,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__7,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__7,
    },
{
        .register_names = &_DML_IFACE_b__register_view_catalog__register_names__8,
        .register_offsets = &_DML_IFACE_b__register_view_catalog__register_offsets__8,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 9; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "b", NULL);
        VFREE(iface_vect);
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_b, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret)
{
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_object(&_tr__dev__object);
    _tinit_object(&_tr_b__object);
    _tinit_object(&_tr_b_bank_instrumentation_subscribe__object);
    _tinit_object(&_tr_b_g__object);
    _tinit_object(&_tr_b_instrumentation_order__object);
    _tinit_object(&_tr_b_int_register__object);
    _tinit_object(&_tr_b_io_memory__object);
    _tinit_object(&_tr_b_register_view__object);
    _tinit_object(&_tr_b_register_view_catalog__object);
    _tinit_object(&_tr_runtest__object);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
}
static const _vtable_list_t *const _each__object UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 10; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    return;
}

static void _init_port_objs(test_t *_dev)
{
    for (int _i0 = 0; _i0 < 9; ++_i0) {
        strbuf_t portname = sb_newf("bank.b[%d]", _i0);
        _dev->b._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static UNUSED bool hard_reset(test_t *_dev)
{
    return _DML_M_hard_reset(_dev);
}
static UNUSED bool soft_reset(test_t *_dev)
{
    return _DML_M_soft_reset(_dev);
}
static const uint32 _indices_[9][1] UNUSED = {{0},
    {1},
    {2},
    {3},
    {4},
    {5},
    {6},
    {7},
    {8}};

