{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666258343495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666258343495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 15:02:23 2022 " "Processing started: Thu Oct 20 15:02:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666258343495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258343495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Expt -c Expt " "Command: quartus_map --read_settings_files=on --write_settings_files=off Expt -c Expt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258343495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666258343824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666258343824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-bhv " "Found design unit 1: clock_divider-bhv" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666258351622 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666258351622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_tb-bhv " "Found design unit 1: clock_divider_tb-bhv" {  } { { "clock_divider_tb.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666258351622 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_tb " "Found entity 1: clock_divider_tb" {  } { { "clock_divider_tb.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666258351622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_divider " "Elaborating entity \"clock_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_out clock_divider.vhd(15) " "VHDL Process Statement warning at clock_divider.vhd(15): inferring latch(es) for signal or variable \"clk_out\", which holds its previous value in one or more paths through the process" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 "|clock_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L1 clock_divider.vhd(15) " "VHDL Process Statement warning at clock_divider.vhd(15): inferring latch(es) for signal or variable \"L1\", which holds its previous value in one or more paths through the process" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 "|clock_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L2 clock_divider.vhd(15) " "VHDL Process Statement warning at clock_divider.vhd(15): inferring latch(es) for signal or variable \"L2\", which holds its previous value in one or more paths through the process" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 "|clock_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L3 clock_divider.vhd(15) " "VHDL Process Statement warning at clock_divider.vhd(15): inferring latch(es) for signal or variable \"L3\", which holds its previous value in one or more paths through the process" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 "|clock_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L4 clock_divider.vhd(15) " "VHDL Process Statement warning at clock_divider.vhd(15): inferring latch(es) for signal or variable \"L4\", which holds its previous value in one or more paths through the process" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 "|clock_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L5 clock_divider.vhd(15) " "VHDL Process Statement warning at clock_divider.vhd(15): inferring latch(es) for signal or variable \"L5\", which holds its previous value in one or more paths through the process" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 "|clock_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L6 clock_divider.vhd(15) " "VHDL Process Statement warning at clock_divider.vhd(15): inferring latch(es) for signal or variable \"L6\", which holds its previous value in one or more paths through the process" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 "|clock_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L7 clock_divider.vhd(15) " "VHDL Process Statement warning at clock_divider.vhd(15): inferring latch(es) for signal or variable \"L7\", which holds its previous value in one or more paths through the process" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 "|clock_divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L8 clock_divider.vhd(15) " "VHDL Process Statement warning at clock_divider.vhd(15): inferring latch(es) for signal or variable \"L8\", which holds its previous value in one or more paths through the process" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666258351638 "|clock_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L8 clock_divider.vhd(15) " "Inferred latch for \"L8\" at clock_divider.vhd(15)" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351654 "|clock_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L7 clock_divider.vhd(15) " "Inferred latch for \"L7\" at clock_divider.vhd(15)" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351654 "|clock_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L6 clock_divider.vhd(15) " "Inferred latch for \"L6\" at clock_divider.vhd(15)" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351654 "|clock_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L5 clock_divider.vhd(15) " "Inferred latch for \"L5\" at clock_divider.vhd(15)" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351654 "|clock_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L4 clock_divider.vhd(15) " "Inferred latch for \"L4\" at clock_divider.vhd(15)" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351654 "|clock_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L3 clock_divider.vhd(15) " "Inferred latch for \"L3\" at clock_divider.vhd(15)" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351654 "|clock_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L2 clock_divider.vhd(15) " "Inferred latch for \"L2\" at clock_divider.vhd(15)" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351654 "|clock_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L1 clock_divider.vhd(15) " "Inferred latch for \"L1\" at clock_divider.vhd(15)" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351654 "|clock_divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out clock_divider.vhd(15) " "Inferred latch for \"clk_out\" at clock_divider.vhd(15)" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258351654 "|clock_divider"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clk_out\$latch " "Latch clk_out\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW7 " "Ports D and ENA on the latch are fed by the same signal SW7" {  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666258352092 ""}  } { { "clock_divider.vhd" "" { Text "C:/IIT/EE/Labs/Lab_10/clock_divider.vhd" 15 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666258352092 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666258352202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666258352642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666258352642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "467 " "Implemented 467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666258352672 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666258352672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Implemented 449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666258352672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666258352672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666258352688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 15:02:32 2022 " "Processing ended: Thu Oct 20 15:02:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666258352688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666258352688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666258352688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666258352688 ""}
