
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117237                       # Number of seconds simulated
sim_ticks                                117236574105                       # Number of ticks simulated
final_tick                               1168582554097                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138943                       # Simulator instruction rate (inst/s)
host_op_rate                                   180160                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5108359                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912984                       # Number of bytes of host memory used
host_seconds                                 22949.95                       # Real time elapsed on the host
sim_insts                                  3188743499                       # Number of instructions simulated
sim_ops                                    4134664036                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2149504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1560192                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4226048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1121280                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1121280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3995                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16793                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12189                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33016                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8760                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8760                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16377                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4361779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18334756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13308065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36047181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16377                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15285                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9564251                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9564251                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9564251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4361779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18334756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13308065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45611432                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23671979                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19392810                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2006659                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9657574                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356906                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422183                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92374                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105047856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127058828                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23671979                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11779089                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27527222                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6006694                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3674811                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12289476                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1568090                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140232630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.533429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112705408     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2220770      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773341      2.69%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194609      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1717186      1.22%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1514631      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927149      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324369      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12855167      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140232630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168196                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902790                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104385599                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4846954                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26946327                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71210                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3982532                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3881374                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153156219                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3982532                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104911216                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599191                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3348885                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26474831                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       915968                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152119538                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93411                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214769602                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707705639                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707705639                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42779227                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34227                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2666422                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14129359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7224564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69994                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642417                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147138190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138134760                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87908                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21894197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48543603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140232630                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985040                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.546639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83866813     59.81%     59.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21636213     15.43%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11648166      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8653985      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8438577      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3121912      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371059      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317202      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       178703      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140232630                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123340     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164011     37.35%     65.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151732     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116590810     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1869970      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12457331      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7199562      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138134760                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.981488                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439083                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417029135                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169066849                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135185701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138573843                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281341                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2953552                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117541                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3982532                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401489                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53510                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147172418                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       763167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14129359                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7224564                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43268                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2221025                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135982601                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12145048                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2152153                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19344407                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19245016                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7199359                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.966196                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135185762                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135185701                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79928793                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221425321                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.960534                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360974                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23908533                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2023590                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136250098                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.904690                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713595                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86398780     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24024559     17.63%     81.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9394671      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4944309      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4208214      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2026529      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       948814      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474837      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829385      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136250098                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829385                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280593398                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298329577                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 507556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.407402                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.407402                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710529                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710529                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611508626                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188748591                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142988366                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22624130                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18641264                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1873846                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8792732                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8435893                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2370570                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84877                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    101569307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124833207                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22624130                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10806463                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26501006                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6055100                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5717166                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11769319                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1527365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137940557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111439551     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2715770      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2300031      1.67%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2306169      1.67%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2223848      1.61%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1073776      0.78%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          747871      0.54%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1943164      1.41%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13190377      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137940557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160751                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.886976                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       100447364                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7075956                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26161015                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109454                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4146767                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3636732                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6314                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150637942                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49972                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4146767                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       100952633                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4681251                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1255519                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25752180                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1152196                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149239831                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          549                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        407620                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607320                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3681                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    208742211                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    695503370                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    695503370                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164264667                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44477517                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31730                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16094                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3767573                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14841497                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7722479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       307577                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1706189                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145458932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135667832                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       102920                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24477576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56101630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          456                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137940557                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983524                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582754                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82049047     59.48%     59.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23101788     16.75%     76.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11617014      8.42%     84.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7618041      5.52%     90.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6744009      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2643778      1.92%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2979392      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1093289      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        94199      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137940557                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         953754     74.56%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        156281     12.22%     86.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169198     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112025327     82.57%     82.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1954938      1.44%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15636      0.01%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13998070     10.32%     94.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7673861      5.66%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135667832                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.963959                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1279233                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009429                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    410658373                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    169968904                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131678818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136947065                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       191050                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2892820                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       145562                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4146767                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3990296                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       272316                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145490660                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1135782                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14841497                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7722479                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16092                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        222329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13073                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1107317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1059883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2167200                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133371502                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13761346                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2296329                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21433917                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18811551                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7672571                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.947643                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131684539                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131678818                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79412460                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215617178                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935616                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368303                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97659115                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119548355                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25951745                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1895184                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133793790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.893527                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.710920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85869177     64.18%     64.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21970635     16.42%     80.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10533709      7.87%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4698261      3.51%     91.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3685975      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1497737      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1529464      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1064506      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2944326      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133793790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97659115                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119548355                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19525594                       # Number of memory references committed
system.switch_cpus1.commit.loads             11948677                       # Number of loads committed
system.switch_cpus1.commit.membars              15636                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17158514                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107559846                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2355037                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2944326                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           276349564                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295147314                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2799629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97659115                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119548355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97659115                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.441137                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.441137                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.693896                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.693896                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       602626060                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181649053                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142192300                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31272                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140740186                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20730215                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18169234                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1615395                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10270570                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10005267                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1442501                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        50582                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109289214                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115231296                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20730215                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11447768                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23445304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5290661                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1880794                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12457841                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1021416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138281140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.317139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114835836     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1177457      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2159586      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1813140      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3320804      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3584879      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          781855      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          614338      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9993245      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138281140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147294                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818752                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108440609                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2907683                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23248467                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23369                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3661010                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2223978                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4821                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     130067263                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1295                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3661010                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108875756                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1405620                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       729631                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22825438                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       783683                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     129148794                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         82165                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       473199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    171481160                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    585991985                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    585991985                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    138280641                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33200510                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18410                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9212                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2480694                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21535048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4171005                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        76371                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       931574                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         127640734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119872628                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        96851                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21225200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45645182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138281140                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866876                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.478018                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88397461     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20306994     14.69%     78.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10194278      7.37%     85.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6704283      4.85%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6973246      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3612282      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1615523      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       399887      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        77186      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138281140                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         300040     59.77%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        127152     25.33%     85.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        74828     14.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     94615485     78.93%     78.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1002542      0.84%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9198      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20104973     16.77%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4140430      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119872628                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851730                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             502020                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004188                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    378625267                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    148884633                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    117163607                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     120374648                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       222829                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3917980                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          287                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131417                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3661010                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         951642                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47832                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    127659146                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46745                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21535048                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4171005                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9212                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          174                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          287                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       781066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       962332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1743398                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118584322                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19794902                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1288306                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23935127                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18264881                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4140225                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.842576                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             117268278                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            117163607                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67687338                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        160709471                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.832482                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421178                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92921602                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    105540438                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22119606                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1619797                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134620130                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.783987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660217                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     95427253     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15208502     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10994955      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2452320      1.82%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2799580      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       989080      0.73%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4155791      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       834592      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1758057      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134620130                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92921602                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     105540438                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21656656                       # Number of memory references committed
system.switch_cpus2.commit.loads             17617068                       # Number of loads committed
system.switch_cpus2.commit.membars               9200                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16528707                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         92126305                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1425310                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1758057                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260522117                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          258981184                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2459046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92921602                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            105540438                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92921602                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.514612                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.514612                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.660235                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.660235                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       548643098                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      153903644                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136418690                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18400                       # number of misc regfile writes
system.l20.replacements                          4010                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315446                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14250                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.136561                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.918704                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.791130                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1857.605642                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903442                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7883.781082                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046965                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001444                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181407                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769900                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28989                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28989                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9460                       # number of Writeback hits
system.l20.Writeback_hits::total                 9460                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28989                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28989                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28989                       # number of overall hits
system.l20.overall_hits::total                  28989                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3995                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4010                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3995                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4010                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3995                       # number of overall misses
system.l20.overall_misses::total                 4010                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4086402                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1125376608                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1129463010                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4086402                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1125376608                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1129463010                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4086402                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1125376608                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1129463010                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32984                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32999                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9460                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9460                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32984                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32999                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32984                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32999                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.121119                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121519                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.121119                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121519                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.121119                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121519                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 281696.272340                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 281661.598504                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 281696.272340                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 281661.598504                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 281696.272340                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 281661.598504                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2592                       # number of writebacks
system.l20.writebacks::total                     2592                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3995                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4010                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3995                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4010                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3995                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4010                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    878001115                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    881159179                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    878001115                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    881159179                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    878001115                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    881159179                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121519                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121519                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.121119                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121519                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219774.997497                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 219740.443641                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 219774.997497                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 219740.443641                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 219774.997497                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 219740.443641                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16803                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          672280                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27043                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.859668                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.294712                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.742651                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5843.772832                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4380.189805                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001201                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000365                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.570681                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.427753                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        78825                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  78825                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17521                       # number of Writeback hits
system.l21.Writeback_hits::total                17521                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        78825                       # number of demand (read+write) hits
system.l21.demand_hits::total                   78825                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        78825                       # number of overall hits
system.l21.overall_hits::total                  78825                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16793                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16803                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16793                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16803                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16793                       # number of overall misses
system.l21.overall_misses::total                16803                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2611653                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4780394139                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4783005792                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2611653                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4780394139                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4783005792                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2611653                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4780394139                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4783005792                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        95618                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              95628                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17521                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17521                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        95618                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               95628                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        95618                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              95628                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175626                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175712                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175626                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175712                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175626                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175712                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 261165.300000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284665.880962                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284651.895019                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 261165.300000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284665.880962                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284651.895019                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 261165.300000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284665.880962                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284651.895019                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4182                       # number of writebacks
system.l21.writebacks::total                     4182                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16793                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16803                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16793                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16803                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16793                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16803                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1993180                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3740732984                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3742726164                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1993180                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3740732984                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3742726164                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1993180                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3740732984                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3742726164                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175626                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175712                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175626                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175712                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175626                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175712                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       199318                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222755.492408                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222741.544010                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       199318                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222755.492408                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222741.544010                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       199318                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222755.492408                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222741.544010                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12203                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          196337                       # Total number of references to valid blocks.
system.l22.sampled_refs                         24491                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.016700                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          426.002052                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.756372                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5447.877050                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6405.364526                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034668                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000713                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.443349                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.521270                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33722                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33722                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9508                       # number of Writeback hits
system.l22.Writeback_hits::total                 9508                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33722                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33722                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33722                       # number of overall hits
system.l22.overall_hits::total                  33722                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12189                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12203                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12189                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12203                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12189                       # number of overall misses
system.l22.overall_misses::total                12203                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3304225                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3365636441                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3368940666                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3304225                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3365636441                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3368940666                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3304225                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3365636441                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3368940666                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        45911                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              45925                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9508                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9508                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        45911                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               45925                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        45911                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              45925                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.265492                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.265716                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.265492                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.265716                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.265492                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.265716                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 236016.071429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 276120.800804                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 276074.790297                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 236016.071429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 276120.800804                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 276074.790297                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 236016.071429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 276120.800804                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 276074.790297                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1986                       # number of writebacks
system.l22.writebacks::total                     1986                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12189                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12203                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12189                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12203                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12189                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12203                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2437155                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2610731575                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2613168730                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2437155                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2610731575                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2613168730                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2437155                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2610731575                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2613168730                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.265492                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.265716                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.265492                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.265716                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.265492                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.265716                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 174082.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 214187.511281                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 214141.500451                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 174082.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 214187.511281                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 214141.500451                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 174082.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 214187.511281                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 214141.500451                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997283                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012297113                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195872.262473                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997283                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12289461                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12289461                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12289461                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12289461                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12289461                       # number of overall hits
system.cpu0.icache.overall_hits::total       12289461                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4368402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4368402                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12289476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12289476                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12289476                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12289476                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12289476                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12289476                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32984                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162339349                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33240                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4883.855265                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416402                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583598                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9058746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9058746                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16131595                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16131595                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16131595                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16131595                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84368                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84368                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84368                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84368                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8381855657                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8381855657                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8381855657                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8381855657                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8381855657                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8381855657                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9143114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9143114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16215963                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16215963                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16215963                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16215963                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009227                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99348.753757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99348.753757                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99348.753757                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99348.753757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99348.753757                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99348.753757                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9460                       # number of writebacks
system.cpu0.dcache.writebacks::total             9460                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51384                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51384                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51384                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32984                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32984                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32984                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32984                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3049905087                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3049905087                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3049905087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3049905087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3049905087                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3049905087                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92466.198369                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92466.198369                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92466.198369                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92466.198369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92466.198369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92466.198369                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.909262                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005383277                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1827969.594545                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.909262                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015880                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11769305                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11769305                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11769305                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11769305                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11769305                       # number of overall hits
system.cpu1.icache.overall_hits::total       11769305                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3398610                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3398610                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3398610                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3398610                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3398610                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3398610                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11769319                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11769319                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11769319                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11769319                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11769319                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11769319                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 242757.857143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 242757.857143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 242757.857143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 242757.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 242757.857143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 242757.857143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2694653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2694653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2694653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2694653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2694653                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2694653                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269465.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 269465.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 269465.300000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 269465.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 269465.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 269465.300000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95618                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189749661                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95874                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1979.156612                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.652845                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.347155                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916613                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083387                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10684843                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10684843                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7545426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7545426                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15965                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15965                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15636                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15636                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18230269                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18230269                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18230269                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18230269                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       403361                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       403361                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          115                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       403476                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        403476                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       403476                       # number of overall misses
system.cpu1.dcache.overall_misses::total       403476                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  44524679998                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44524679998                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18036207                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18036207                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44542716205                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44542716205                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44542716205                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44542716205                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11088204                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11088204                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7545541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7545541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18633745                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18633745                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18633745                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18633745                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036377                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036377                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021653                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021653                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021653                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021653                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110384.196782                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110384.196782                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 156836.582609                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 156836.582609                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110397.436787                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110397.436787                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110397.436787                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110397.436787                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17521                       # number of writebacks
system.cpu1.dcache.writebacks::total            17521                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       307743                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       307743                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       307858                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       307858                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       307858                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       307858                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95618                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95618                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95618                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95618                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10193374998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10193374998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10193374998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10193374998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10193374998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10193374998                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008623                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008623                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005131                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005131                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005131                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005131                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106605.189379                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106605.189379                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106605.189379                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106605.189379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106605.189379                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106605.189379                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.932024                       # Cycle average of tags in use
system.cpu2.icache.total_refs               917046409                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1695095.025878                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.932024                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022327                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866878                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12457827                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12457827                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12457827                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12457827                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12457827                       # number of overall hits
system.cpu2.icache.overall_hits::total       12457827                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3576427                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3576427                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3576427                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3576427                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3576427                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3576427                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12457841                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12457841                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12457841                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12457841                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12457841                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12457841                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 255459.071429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 255459.071429                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 255459.071429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 255459.071429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 255459.071429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 255459.071429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3429627                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3429627                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3429627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3429627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3429627                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3429627                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 244973.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 244973.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 244973.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 244973.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 244973.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 244973.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 45911                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               225621053                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46167                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4887.063335                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.563566                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.436434                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.842045                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.157955                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17915546                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17915546                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4021173                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4021173                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9212                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9212                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9200                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21936719                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21936719                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21936719                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21936719                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169654                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169654                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169654                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169654                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169654                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169654                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25416845155                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25416845155                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25416845155                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25416845155                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25416845155                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25416845155                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18085200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18085200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4021173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4021173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9200                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22106373                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22106373                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22106373                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22106373                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009381                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009381                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007674                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007674                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007674                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007674                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 149815.773014                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 149815.773014                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 149815.773014                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 149815.773014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 149815.773014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 149815.773014                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9508                       # number of writebacks
system.cpu2.dcache.writebacks::total             9508                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       123743                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       123743                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       123743                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       123743                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       123743                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       123743                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        45911                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        45911                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        45911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45911                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        45911                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45911                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5663363306                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5663363306                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5663363306                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5663363306                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5663363306                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5663363306                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002077                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002077                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 123355.259219                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123355.259219                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 123355.259219                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 123355.259219                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 123355.259219                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 123355.259219                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
