/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  reg [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire [18:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [24:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~celloutsig_1_0z[9];
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_0z) & celloutsig_0_2z[4]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (in_data[75] | celloutsig_0_0z));
  assign celloutsig_0_0z = ~(in_data[66] ^ in_data[92]);
  assign celloutsig_1_6z = ~(in_data[114] ^ celloutsig_1_4z[2]);
  assign celloutsig_1_4z = in_data[189:187] + { celloutsig_1_0z[6:5], celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[27:15] >= { in_data[57:51], celloutsig_0_2z };
  assign celloutsig_1_0z = ~ in_data[163:153];
  assign celloutsig_1_1z = ~ celloutsig_1_0z[10:7];
  assign celloutsig_1_12z = ~ { in_data[115:100], celloutsig_1_4z };
  assign celloutsig_1_5z = { celloutsig_1_1z[0], celloutsig_1_0z } | in_data[171:160];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z } | { celloutsig_1_0z[1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_19z = { in_data[139:132], celloutsig_1_2z, celloutsig_1_2z } | { celloutsig_1_18z[10:9], celloutsig_1_13z };
  assign celloutsig_0_5z = | in_data[28:9];
  assign celloutsig_1_3z = { in_data[188:176], celloutsig_1_2z } >> { in_data[167:155], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_12z[16:13], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z } >> celloutsig_1_0z[9:2];
  assign celloutsig_1_11z = celloutsig_1_0z[9:0] << { celloutsig_1_5z[11:8], celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_0z } << { celloutsig_1_3z[13:6], celloutsig_1_4z, celloutsig_1_3z };
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign { out_data[152:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
