WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000002 cycles: 251163 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 1000002 cycles: 251163 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 16140100 cumulative IPC: 0.06196 (Simulation time: 00 hr 01 min 25 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 16140100 cumulative IPC: 0.06196 (Simulation time: 00 hr 01 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06196 instructions: 1000000 cycles: 16140100
CPU 0 Branch Prediction Accuracy: 89.91% MPKI: 30.78 Average ROB Occupancy at Mispredict: 13.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.259
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 30.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     150985 HIT:      61373 MISS:      89612
LLC LOAD         ACCESS:     144612 HIT:      57070 MISS:      87542
LLC RFO          ACCESS:        139 HIT:        101 MISS:         38
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1831 HIT:       1831 MISS:          0
LLC TRANSLATION  ACCESS:       4403 HIT:       2371 MISS:       2032
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 481.6 cycles
cpu0_DTLB TOTAL        ACCESS:     284122 HIT:      28938 MISS:     255184
cpu0_DTLB LOAD         ACCESS:     284122 HIT:      28938 MISS:     255184
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.19 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     316935 HIT:      29263 MISS:     287672
cpu0_L1D LOAD         ACCESS:     302453 HIT:      20376 MISS:     282077
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       9133 HIT:       8736 MISS:        397
cpu0_L1D TRANSLATION  ACCESS:       5349 HIT:        151 MISS:       5198
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 167.6 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     191772 HIT:      42619 MISS:     149153
cpu0_L2C LOAD         ACCESS:     183854 HIT:      39243 MISS:     144611
cpu0_L2C RFO          ACCESS:        222 HIT:         83 MISS:        139
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2508 HIT:       2508 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       5188 HIT:        785 MISS:       4403
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 309.9 cycles
cpu0_STLB TOTAL        ACCESS:     176867 HIT:     172710 MISS:       4157
cpu0_STLB LOAD         ACCESS:     176867 HIT:     172710 MISS:       4157
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 383.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        517
  ROW_BUFFER_MISS:      89088
 AVG DBUS CONGESTED CYCLE: 3.986
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        281
  FULL:        450
Heartbeat CPU 0 instructions: 190000000 cycles: 1205509609 heartbeat IPC: 0.07416 cumulative IPC: 0.07631 (Simulation time: 02 hr 13 min 07 sec)
Heartbeat CPU 0 instructions: 200000000 cycles: 1329107425 heartbeat IPC: 0.08091 cumulative IPC: 0.07674 (Simulation time: 02 hr 23 min 19 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 1303020747 cumulative IPC: 0.07674 (Simulation time: 02 hr 23 min 19 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 1303020747 cumulative IPC: 0.07674 (Simulation time: 02 hr 23 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_158B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.07674 instructions: 100000001 cycles: 1303020747
CPU 0 Branch Prediction Accuracy: 91.41% MPKI: 24.27 Average ROB Occupancy at Mispredict: 28.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.864
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 23.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:   14175467 HIT:    5339683 MISS:    8835784
LLC LOAD         ACCESS:   11376394 HIT:    3465948 MISS:    7910446
LLC RFO          ACCESS:     138926 HIT:      41896 MISS:      97030
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1624607 HIT:    1624507 MISS:        100
LLC TRANSLATION  ACCESS:    1035540 HIT:     207332 MISS:     828208
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 707.4 cycles
cpu0_DTLB TOTAL        ACCESS:   27872675 HIT:   10697347 MISS:   17175328
cpu0_DTLB LOAD         ACCESS:   27872675 HIT:   10697347 MISS:   17175328
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 61.94 cycles
cpu0_ITLB TOTAL        ACCESS:          4 HIT:          4 MISS:          0
cpu0_ITLB LOAD         ACCESS:          4 HIT:          4 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   33490092 HIT:    9575411 MISS:   23914681
cpu0_L1D LOAD         ACCESS:   28085597 HIT:    5753343 MISS:   22332254
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3922757 HIT:    3677621 MISS:     245136
cpu0_L1D TRANSLATION  ACCESS:    1481738 HIT:     144447 MISS:    1337291
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 277.8 cycles
cpu0_L1I TOTAL        ACCESS:          4 HIT:          4 MISS:          0
cpu0_L1I LOAD         ACCESS:          4 HIT:          4 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   18103071 HIT:    5552118 MISS:   12550953
cpu0_L2C LOAD         ACCESS:   14557876 HIT:    3181477 MISS:   11376399
cpu0_L2C RFO          ACCESS:     199023 HIT:      60097 MISS:     138926
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    2016359 HIT:    2016271 MISS:         88
cpu0_L2C TRANSLATION  ACCESS:    1329813 HIT:     294273 MISS:    1035540
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 518.7 cycles
cpu0_STLB TOTAL        ACCESS:   11727424 HIT:   10656003 MISS:    1071421
cpu0_STLB LOAD         ACCESS:   11727424 HIT:   10656003 MISS:    1071421
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 942.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     270827
  ROW_BUFFER_MISS:    8562672
 AVG DBUS CONGESTED CYCLE: 3.976
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      36607
  FULL:    1348099
