Running: D:\school\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/86181/Desktop/P5/mips/mips_tb_isim_beh.exe -prj C:/Users/86181/Desktop/P5/mips/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/PC.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/NPC.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/IM.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/GRF.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/EXT.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/DM.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/CMP.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/ALU.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/stageW.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/stageM.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/stageF.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/stageE.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/stageD.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/regW.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/regM.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/regE.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/regD.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/controller.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/ATcontroller.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/mips.v" into library work
Analyzing Verilog file "C:/Users/86181/Desktop/P5/mips/mips_tb.v" into library work
Analyzing Verilog file "D:/school/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/86181/Desktop/P5/mips/mips.v" Line 88: Port over is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86181/Desktop/P5/mips/mips.v" Line 151: Port over is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86181/Desktop/P5/mips/mips.v" Line 196: Port NPCOp is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86181/Desktop/P5/mips/mips.v" Line 207: Port DMSel is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/86181/Desktop/P5/mips/mips.v" Line 243: Port over is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 160708 KB
Fuse CPU Usage: 203 ms
Compiling module ATcontroller
Compiling module PC
Compiling module IM
Compiling module stageF
Compiling module regD
Compiling module controller
Compiling module GRF
Compiling module EXT
Compiling module CMP
Compiling module NPC
Compiling module stageD
Compiling module regE
Compiling module ALU
Compiling module stageE
Compiling module regM
Compiling module DM
Compiling module stageM
Compiling module regW
Compiling module stageW
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable C:/Users/86181/Desktop/P5/mips/mips_tb_isim_beh.exe
Fuse Memory Usage: 170492 KB
Fuse CPU Usage: 359 ms
