// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
// Date        : Sat Jan 30 17:45:55 2021
// Host        : finn_dev_grgov running 64-bit unknown
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
//               StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0_sim_netlist.v
// Design      : StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "StreamingDataflowPartition_2_StreamingDataflowPartition_2_StreamingFCLayer_Batch_0_0,StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2,Vivado 2020.1.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    in0_V_V_TVALID,
    in0_V_V_TREADY,
    in0_V_V_TDATA,
    weights_V_V_TVALID,
    weights_V_V_TREADY,
    weights_V_V_TDATA,
    out_V_V_TVALID,
    out_V_V_TREADY,
    out_V_V_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V_V:weights_V_V:out_V_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V_V TVALID" *) input in0_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V_V TREADY" *) output in0_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in0_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in0_V_V, TDATA_NUM_BYTES 3, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0" *) input [23:0]in0_V_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V_V TVALID" *) input weights_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V_V TREADY" *) output weights_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 weights_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME weights_V_V, TDATA_NUM_BYTES 6, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0" *) input [47:0]weights_V_V_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V_V TVALID" *) output out_V_V_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V_V TREADY" *) input out_V_V_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_V_V TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_V_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_2_ap_clk_0, INSERT_VIP 0" *) output [15:0]out_V_V_TDATA;

  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in0_V_V_TDATA;
  wire in0_V_V_TREADY;
  wire in0_V_V_TVALID;
  wire [15:0]out_V_V_TDATA;
  wire out_V_V_TREADY;
  wire out_V_V_TVALID;
  wire [47:0]weights_V_V_TDATA;
  wire weights_V_V_TREADY;
  wire weights_V_V_TVALID;

  (* ap_ST_fsm_state1 = "4'b0001" *) 
  (* ap_ST_fsm_state2 = "4'b0010" *) 
  (* ap_ST_fsm_state3 = "4'b0100" *) 
  (* ap_ST_fsm_state4 = "4'b1000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_V_TDATA(in0_V_V_TDATA),
        .in0_V_V_TREADY(in0_V_V_TREADY),
        .in0_V_V_TVALID(in0_V_V_TVALID),
        .out_V_V_TDATA(out_V_V_TDATA),
        .out_V_V_TREADY(out_V_V_TREADY),
        .out_V_V_TVALID(out_V_V_TVALID),
        .weights_V_V_TDATA(weights_V_V_TDATA),
        .weights_V_V_TREADY(weights_V_V_TREADY),
        .weights_V_V_TVALID(weights_V_V_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy
   (\q0_reg[8] ,
    \q0_reg[9] ,
    \q0_reg[1] ,
    \q0_reg[6] ,
    \q0_reg[11] ,
    \q0_reg[2] ,
    O,
    S,
    DI,
    \q0_reg[12] ,
    \q0_reg[12]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[9]_3 ,
    \q0_reg[9]_4 ,
    \q0_reg[9]_5 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    nf_assign_fu_262,
    \q0_reg[9]_6 ,
    \q0_reg[9]_7 ,
    \q0_reg[9]_8 ,
    \q0_reg[9]_9 ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    \q0_reg[8]_0 ,
    \xor_ln899_51_reg_4098_reg[0] ,
    \xor_ln899_51_reg_4098_reg[0]_0 ,
    accu_0_3_V_fu_1999_p2,
    \xor_ln899_51_reg_4098_reg[0]_i_2 ,
    \icmp_ln899_53_reg_4108_reg[0]_i_2 ,
    \icmp_ln899_53_reg_4108_reg[0] ,
    Q,
    \icmp_ln899_46_reg_4073_reg[0] ,
    \icmp_ln899_42_reg_4053_reg[0] ,
    \icmp_ln899_45_reg_4068_reg[0]_i_2 );
  output \q0_reg[8] ;
  output \q0_reg[9] ;
  output \q0_reg[1] ;
  output \q0_reg[6] ;
  output \q0_reg[11] ;
  output \q0_reg[2] ;
  output [0:0]O;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]\q0_reg[12] ;
  output [0:0]\q0_reg[12]_0 ;
  output [0:0]\q0_reg[11]_0 ;
  output [0:0]\q0_reg[11]_1 ;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[9]_0 ;
  output [0:0]\q0_reg[9]_1 ;
  output [0:0]\q0_reg[9]_2 ;
  output [0:0]\q0_reg[9]_3 ;
  output [0:0]\q0_reg[9]_4 ;
  output [0:0]\q0_reg[9]_5 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[9]_6 ;
  input \q0_reg[9]_7 ;
  input \q0_reg[9]_8 ;
  input \q0_reg[9]_9 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[6]_1 ;
  input \q0_reg[6]_2 ;
  input \q0_reg[6]_3 ;
  input \q0_reg[8]_0 ;
  input [0:0]\xor_ln899_51_reg_4098_reg[0] ;
  input [0:0]\xor_ln899_51_reg_4098_reg[0]_0 ;
  input [15:0]accu_0_3_V_fu_1999_p2;
  input \xor_ln899_51_reg_4098_reg[0]_i_2 ;
  input \icmp_ln899_53_reg_4108_reg[0]_i_2 ;
  input \icmp_ln899_53_reg_4108_reg[0] ;
  input [0:0]Q;
  input \icmp_ln899_46_reg_4073_reg[0] ;
  input [0:0]\icmp_ln899_42_reg_4053_reg[0] ;
  input \icmp_ln899_45_reg_4068_reg[0]_i_2 ;

  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_42_reg_4053_reg[0] ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_2 ;
  wire \icmp_ln899_46_reg_4073_reg[0] ;
  wire \icmp_ln899_53_reg_4108_reg[0] ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[11] ;
  wire [0:0]\q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire [0:0]\q0_reg[12] ;
  wire [0:0]\q0_reg[12]_0 ;
  wire \q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire \q0_reg[2] ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9] ;
  wire [0:0]\q0_reg[9]_0 ;
  wire [0:0]\q0_reg[9]_1 ;
  wire [0:0]\q0_reg[9]_2 ;
  wire [0:0]\q0_reg[9]_3 ;
  wire [0:0]\q0_reg[9]_4 ;
  wire [0:0]\q0_reg[9]_5 ;
  wire \q0_reg[9]_6 ;
  wire \q0_reg[9]_7 ;
  wire \q0_reg[9]_8 ;
  wire \q0_reg[9]_9 ;
  wire threshs_m_thresholds_10_ce0;
  wire [0:0]\xor_ln899_51_reg_4098_reg[0] ;
  wire [0:0]\xor_ln899_51_reg_4098_reg[0]_0 ;
  wire \xor_ln899_51_reg_4098_reg[0]_i_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom_U
       (.DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_42_reg_4053_reg[0] (\icmp_ln899_42_reg_4053_reg[0] ),
        .\icmp_ln899_45_reg_4068_reg[0]_i_2 (\icmp_ln899_45_reg_4068_reg[0]_i_2 ),
        .\icmp_ln899_46_reg_4073_reg[0] (\icmp_ln899_46_reg_4073_reg[0] ),
        .\icmp_ln899_53_reg_4108_reg[0] (\icmp_ln899_53_reg_4108_reg[0] ),
        .\icmp_ln899_53_reg_4108_reg[0]_i_2 (\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[12]_1 (\q0_reg[12]_0 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (\q0_reg[6]_1 ),
        .\q0_reg[6]_3 (\q0_reg[6]_2 ),
        .\q0_reg[6]_4 (\q0_reg[6]_3 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_10 (\q0_reg[9]_9 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .\q0_reg[9]_3 (\q0_reg[9]_2 ),
        .\q0_reg[9]_4 (\q0_reg[9]_3 ),
        .\q0_reg[9]_5 (\q0_reg[9]_4 ),
        .\q0_reg[9]_6 (\q0_reg[9]_5 ),
        .\q0_reg[9]_7 (\q0_reg[9]_6 ),
        .\q0_reg[9]_8 (\q0_reg[9]_7 ),
        .\q0_reg[9]_9 (\q0_reg[9]_8 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_51_reg_4098_reg[0] (\xor_ln899_51_reg_4098_reg[0] ),
        .\xor_ln899_51_reg_4098_reg[0]_0 (\xor_ln899_51_reg_4098_reg[0]_0 ),
        .\xor_ln899_51_reg_4098_reg[0]_i_2_0 (\xor_ln899_51_reg_4098_reg[0]_i_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy_rom
   (\q0_reg[8]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[2]_0 ,
    O,
    S,
    DI,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[9]_3 ,
    \q0_reg[9]_4 ,
    \q0_reg[9]_5 ,
    \q0_reg[9]_6 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    nf_assign_fu_262,
    \q0_reg[9]_7 ,
    \q0_reg[9]_8 ,
    \q0_reg[9]_9 ,
    \q0_reg[9]_10 ,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    \q0_reg[6]_4 ,
    \q0_reg[8]_1 ,
    \xor_ln899_51_reg_4098_reg[0] ,
    \xor_ln899_51_reg_4098_reg[0]_0 ,
    accu_0_3_V_fu_1999_p2,
    \xor_ln899_51_reg_4098_reg[0]_i_2_0 ,
    \icmp_ln899_53_reg_4108_reg[0]_i_2 ,
    \icmp_ln899_53_reg_4108_reg[0] ,
    Q,
    \icmp_ln899_46_reg_4073_reg[0] ,
    \icmp_ln899_42_reg_4053_reg[0] ,
    \icmp_ln899_45_reg_4068_reg[0]_i_2 );
  output \q0_reg[8]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[11]_0 ;
  output \q0_reg[2]_0 ;
  output [0:0]O;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]\q0_reg[12]_0 ;
  output [0:0]\q0_reg[12]_1 ;
  output [0:0]\q0_reg[11]_1 ;
  output [0:0]\q0_reg[11]_2 ;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[1]_2 ;
  output [0:0]\q0_reg[9]_1 ;
  output [0:0]\q0_reg[9]_2 ;
  output [0:0]\q0_reg[9]_3 ;
  output [0:0]\q0_reg[9]_4 ;
  output [0:0]\q0_reg[9]_5 ;
  output [0:0]\q0_reg[9]_6 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[9]_7 ;
  input \q0_reg[9]_8 ;
  input \q0_reg[9]_9 ;
  input \q0_reg[9]_10 ;
  input \q0_reg[6]_1 ;
  input \q0_reg[6]_2 ;
  input \q0_reg[6]_3 ;
  input \q0_reg[6]_4 ;
  input \q0_reg[8]_1 ;
  input [0:0]\xor_ln899_51_reg_4098_reg[0] ;
  input [0:0]\xor_ln899_51_reg_4098_reg[0]_0 ;
  input [15:0]accu_0_3_V_fu_1999_p2;
  input \xor_ln899_51_reg_4098_reg[0]_i_2_0 ;
  input \icmp_ln899_53_reg_4108_reg[0]_i_2 ;
  input \icmp_ln899_53_reg_4108_reg[0] ;
  input [0:0]Q;
  input \icmp_ln899_46_reg_4073_reg[0] ;
  input [0:0]\icmp_ln899_42_reg_4053_reg[0] ;
  input \icmp_ln899_45_reg_4068_reg[0]_i_2 ;

  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_42_reg_4053_reg[0] ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_2 ;
  wire \icmp_ln899_46_reg_4073_reg[0] ;
  wire icmp_ln899_51_fu_2397_p2;
  wire \icmp_ln899_53_reg_4108_reg[0] ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[0]_i_1__4_n_1 ;
  wire \q0[10]_i_1__4_n_1 ;
  wire \q0[11]_i_1__10_n_1 ;
  wire \q0[12]_i_1__5_n_1 ;
  wire \q0[1]_i_1_n_1 ;
  wire \q0[2]_i_1__4_n_1 ;
  wire \q0[4]_i_1__6_n_1 ;
  wire \q0[5]_i_1__7_n_1 ;
  wire \q0[6]_i_1__10_n_1 ;
  wire \q0[7]_i_1__9_n_1 ;
  wire \q0[8]_i_1__24_n_1 ;
  wire \q0[9]_i_1__8_n_1 ;
  wire \q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire [0:0]\q0_reg[11]_2 ;
  wire [0:0]\q0_reg[12]_0 ;
  wire [0:0]\q0_reg[12]_1 ;
  wire \q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire [0:0]\q0_reg[1]_2 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[6]_4 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[9]_0 ;
  wire [0:0]\q0_reg[9]_1 ;
  wire \q0_reg[9]_10 ;
  wire [0:0]\q0_reg[9]_2 ;
  wire [0:0]\q0_reg[9]_3 ;
  wire [0:0]\q0_reg[9]_4 ;
  wire [0:0]\q0_reg[9]_5 ;
  wire [0:0]\q0_reg[9]_6 ;
  wire \q0_reg[9]_7 ;
  wire \q0_reg[9]_8 ;
  wire \q0_reg[9]_9 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[5] ;
  wire \q0_reg_n_1_[7] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_51_reg_4098[0]_i_10_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_11_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_12_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_13_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_14_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_15_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_16_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_17_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_18_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_19_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_5_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_6_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_7_n_1 ;
  wire \xor_ln899_51_reg_4098[0]_i_9_n_1 ;
  wire [0:0]\xor_ln899_51_reg_4098_reg[0] ;
  wire [0:0]\xor_ln899_51_reg_4098_reg[0]_0 ;
  wire \xor_ln899_51_reg_4098_reg[0]_i_2_0 ;
  wire \xor_ln899_51_reg_4098_reg[0]_i_2_n_2 ;
  wire \xor_ln899_51_reg_4098_reg[0]_i_2_n_3 ;
  wire \xor_ln899_51_reg_4098_reg[0]_i_2_n_4 ;
  wire \xor_ln899_51_reg_4098_reg[0]_i_3_n_1 ;
  wire \xor_ln899_51_reg_4098_reg[0]_i_3_n_2 ;
  wire \xor_ln899_51_reg_4098_reg[0]_i_3_n_3 ;
  wire \xor_ln899_51_reg_4098_reg[0]_i_3_n_4 ;
  wire [3:0]\NLW_xor_ln899_51_reg_4098_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_51_reg_4098_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_51_reg_4098_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_51_reg_4098_reg[0]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_4053[0]_i_5 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\icmp_ln899_42_reg_4053_reg[0] ),
        .O(\q0_reg[9]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_4053[0]_i_9 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\icmp_ln899_42_reg_4053_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\q0_reg[9]_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_4068[0]_i_14 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_45_reg_4068_reg[0]_i_2 ),
        .O(\q0_reg[9]_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_4068[0]_i_18 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_45_reg_4068_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\q0_reg[9]_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_4073[0]_i_5 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\icmp_ln899_46_reg_4073_reg[0] ),
        .O(\q0_reg[9]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_4073[0]_i_9 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\icmp_ln899_46_reg_4073_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\q0_reg[9]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_4103[0]_i_12 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(Q),
        .O(\q0_reg[1]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_4103[0]_i_16 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(Q),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\q0_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_4108[0]_i_12 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .O(DI));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_4108[0]_i_16 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_4108[0]_i_3 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\icmp_ln899_53_reg_4108_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\q0_reg[12]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_4108[0]_i_7 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\icmp_ln899_53_reg_4108_reg[0] ),
        .O(\q0_reg[12]_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_55_reg_4118[0]_i_5 
       (.I0(accu_0_3_V_fu_1999_p2[10]),
        .I1(accu_0_3_V_fu_1999_p2[11]),
        .I2(\q0_reg[11]_0 ),
        .O(\q0_reg[11]_2 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_55_reg_4118[0]_i_9 
       (.I0(accu_0_3_V_fu_1999_p2[10]),
        .I1(\q0_reg[11]_0 ),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .O(\q0_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6F79)) 
    \q0[0]_i_1__4 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[0]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h36DA)) 
    \q0[10]_i_1__4 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[10]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h38D9)) 
    \q0[11]_i_1__10 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[11]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h6D78)) 
    \q0[12]_i_1__5 
       (.I0(\q0_reg[9]_7 ),
        .I1(\q0_reg[9]_8 ),
        .I2(\q0_reg[9]_9 ),
        .I3(\q0_reg[9]_10 ),
        .O(\q0[12]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0605)) 
    \q0[1]_i_1 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \q0[2]_i_1__4 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[2]_i_1__4_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \q0[4]_i_1__6 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[2]),
        .O(\q0[4]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    \q0[5]_i_1__7 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[5]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \q0[6]_i_1__10 
       (.I0(\q0_reg[6]_4 ),
        .I1(\q0_reg[6]_1 ),
        .I2(\q0_reg[6]_3 ),
        .I3(\q0_reg[6]_2 ),
        .O(\q0[6]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFF2F)) 
    \q0[7]_i_1__9 
       (.I0(\q0_reg[6]_1 ),
        .I1(\q0_reg[6]_2 ),
        .I2(\q0_reg[6]_3 ),
        .I3(\q0_reg[6]_4 ),
        .O(\q0[7]_i_1__9_n_1 ));
  LUT4 #(
    .INIT(16'h98B7)) 
    \q0[8]_i_1__24 
       (.I0(\q0_reg[8]_1 ),
        .I1(\q0_reg[6]_1 ),
        .I2(\q0_reg[6]_3 ),
        .I3(\q0_reg[6]_4 ),
        .O(\q0[8]_i_1__24_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h782A)) 
    \q0[9]_i_1__8 
       (.I0(\q0_reg[9]_9 ),
        .I1(\q0_reg[9]_7 ),
        .I2(\q0_reg[9]_8 ),
        .I3(\q0_reg[9]_10 ),
        .O(\q0[9]_i_1__8_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__4_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__4_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__10_n_1 ),
        .Q(\q0_reg[11]_0 ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__5_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1_n_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__4_n_1 ),
        .Q(\q0_reg[2]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[4]_i_1__6_n_1 ),
        .Q(\q0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__10_n_1 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__9_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__24_n_1 ),
        .Q(\q0_reg[8]_0 ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__8_n_1 ),
        .Q(\q0_reg[9]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_51_reg_4098[0]_i_10 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\q0_reg[11]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\xor_ln899_51_reg_4098[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_51_reg_4098[0]_i_11 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\q0_reg[9]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\xor_ln899_51_reg_4098[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_51_reg_4098[0]_i_12 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\xor_ln899_51_reg_4098[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_51_reg_4098[0]_i_13 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\q0_reg_n_1_[5] ),
        .O(\xor_ln899_51_reg_4098[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_51_reg_4098[0]_i_14 
       (.I0(\q0_reg[2]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\q0_reg_n_1_[5] ),
        .O(\xor_ln899_51_reg_4098[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_51_reg_4098[0]_i_15 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\q0_reg[1]_0 ),
        .O(\xor_ln899_51_reg_4098[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_51_reg_4098[0]_i_16 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\xor_ln899_51_reg_4098[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_51_reg_4098[0]_i_17 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\q0_reg_n_1_[5] ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\xor_ln899_51_reg_4098[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_51_reg_4098[0]_i_18 
       (.I0(\q0_reg[2]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\q0_reg_n_1_[5] ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\xor_ln899_51_reg_4098[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_51_reg_4098[0]_i_19 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\q0_reg[1]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\xor_ln899_51_reg_4098[0]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_51_reg_4098[0]_i_5 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(accu_0_3_V_fu_1999_p2[13]),
        .I3(\xor_ln899_51_reg_4098_reg[0]_i_2_0 ),
        .O(\xor_ln899_51_reg_4098[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_51_reg_4098[0]_i_6 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\q0_reg[11]_0 ),
        .O(\xor_ln899_51_reg_4098[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_51_reg_4098[0]_i_7 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\q0_reg[9]_0 ),
        .O(\xor_ln899_51_reg_4098[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_51_reg_4098[0]_i_9 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(\xor_ln899_51_reg_4098_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[13]),
        .O(\xor_ln899_51_reg_4098[0]_i_9_n_1 ));
  CARRY4 \xor_ln899_51_reg_4098_reg[0]_i_1 
       (.CI(icmp_ln899_51_fu_2397_p2),
        .CO(\NLW_xor_ln899_51_reg_4098_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_51_reg_4098_reg[0]_i_1_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_51_reg_4098_reg[0]_i_2 
       (.CI(\xor_ln899_51_reg_4098_reg[0]_i_3_n_1 ),
        .CO({icmp_ln899_51_fu_2397_p2,\xor_ln899_51_reg_4098_reg[0]_i_2_n_2 ,\xor_ln899_51_reg_4098_reg[0]_i_2_n_3 ,\xor_ln899_51_reg_4098_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_51_reg_4098_reg[0] ,\xor_ln899_51_reg_4098[0]_i_5_n_1 ,\xor_ln899_51_reg_4098[0]_i_6_n_1 ,\xor_ln899_51_reg_4098[0]_i_7_n_1 }),
        .O(\NLW_xor_ln899_51_reg_4098_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_51_reg_4098_reg[0]_0 ,\xor_ln899_51_reg_4098[0]_i_9_n_1 ,\xor_ln899_51_reg_4098[0]_i_10_n_1 ,\xor_ln899_51_reg_4098[0]_i_11_n_1 }));
  CARRY4 \xor_ln899_51_reg_4098_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\xor_ln899_51_reg_4098_reg[0]_i_3_n_1 ,\xor_ln899_51_reg_4098_reg[0]_i_3_n_2 ,\xor_ln899_51_reg_4098_reg[0]_i_3_n_3 ,\xor_ln899_51_reg_4098_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_51_reg_4098[0]_i_12_n_1 ,\xor_ln899_51_reg_4098[0]_i_13_n_1 ,\xor_ln899_51_reg_4098[0]_i_14_n_1 ,\xor_ln899_51_reg_4098[0]_i_15_n_1 }),
        .O(\NLW_xor_ln899_51_reg_4098_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_51_reg_4098[0]_i_16_n_1 ,\xor_ln899_51_reg_4098[0]_i_17_n_1 ,\xor_ln899_51_reg_4098[0]_i_18_n_1 ,\xor_ln899_51_reg_4098[0]_i_19_n_1 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI
   (S,
    Q,
    DI,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    nf_assign_fu_262,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_52_reg_4103_reg[0] ,
    threshs_m_thresholds_10_ce0,
    ap_clk);
  output [0:0]S;
  output [1:0]Q;
  output [0:0]DI;
  output [0:0]\q0_reg[8] ;
  output [0:0]\q0_reg[8]_0 ;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [3:0]nf_assign_fu_262;
  input [3:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_52_reg_4103_reg[0] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]S;
  wire [3:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_52_reg_4103_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [0:0]\q0_reg[8] ;
  wire [0:0]\q0_reg[8]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom_U
       (.DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_52_reg_4103_reg[0] (\icmp_ln899_52_reg_4103_reg[0] ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI_rom
   (S,
    Q,
    DI,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    nf_assign_fu_262,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_52_reg_4103_reg[0] ,
    threshs_m_thresholds_10_ce0,
    ap_clk);
  output [0:0]S;
  output [1:0]Q;
  output [0:0]DI;
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]\q0_reg[8]_1 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input [3:0]nf_assign_fu_262;
  input [3:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_52_reg_4103_reg[0] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]S;
  wire [3:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_52_reg_4103_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[5]_i_1__10_n_1 ;
  wire \q0[7]_i_1__1_n_1 ;
  wire \q0[8]_i_1__18_n_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire [0:0]\q0_reg[8]_0 ;
  wire [0:0]\q0_reg[8]_1 ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_4103[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\icmp_ln899_52_reg_4103_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\q0_reg[8]_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_52_reg_4103[0]_i_13 
       (.I0(accu_0_3_V_fu_1999_p2[0]),
        .I1(accu_0_3_V_fu_1999_p2[1]),
        .I2(Q[0]),
        .O(DI));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_52_reg_4103[0]_i_17 
       (.I0(accu_0_3_V_fu_1999_p2[0]),
        .I1(Q[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_4103[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\icmp_ln899_52_reg_4103_reg[0] ),
        .O(\q0_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \q0[5]_i_1__10 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[5]_i_1__10_n_1 ));
  LUT4 #(
    .INIT(16'hFDCE)) 
    \q0[7]_i_1__1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[7]_3 ),
        .O(\q0[7]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hC118)) 
    \q0[8]_i_1__18 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[8]_i_1__18_n_1 ));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__10_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__1_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__18_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS
   (CO,
    \q0_reg[2] ,
    \q0_reg[2]_0 ,
    threshs_m_thresholds_10_ce0,
    \q0_reg[2]_1 ,
    ap_clk,
    nf_assign_fu_262,
    \q0_reg[3] ,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 ,
    \q0_reg[3]_2 ,
    DI,
    S,
    \icmp_ln899_53_reg_4108_reg[0] ,
    \icmp_ln899_53_reg_4108_reg[0]_0 ,
    O,
    \icmp_ln899_16_reg_3923_reg[0]_i_2 ,
    accu_0_3_V_fu_1999_p2,
    \q0_reg[3]_3 );
  output [0:0]CO;
  output [0:0]\q0_reg[2] ;
  output [0:0]\q0_reg[2]_0 ;
  input threshs_m_thresholds_10_ce0;
  input \q0_reg[2]_1 ;
  input ap_clk;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[3] ;
  input \q0_reg[3]_0 ;
  input \q0_reg[3]_1 ;
  input \q0_reg[3]_2 ;
  input [1:0]DI;
  input [1:0]S;
  input [1:0]\icmp_ln899_53_reg_4108_reg[0] ;
  input [1:0]\icmp_ln899_53_reg_4108_reg[0]_0 ;
  input [1:0]O;
  input \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  input [7:0]accu_0_3_V_fu_1999_p2;
  input \q0_reg[3]_3 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [1:0]O;
  wire [1:0]S;
  wire [7:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  wire [1:0]\icmp_ln899_53_reg_4108_reg[0] ;
  wire [1:0]\icmp_ln899_53_reg_4108_reg[0]_0 ;
  wire [3:0]nf_assign_fu_262;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[3]_3 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_16_reg_3923_reg[0]_i_2 (\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .\icmp_ln899_53_reg_4108_reg[0] (\icmp_ln899_53_reg_4108_reg[0] ),
        .\icmp_ln899_53_reg_4108_reg[0]_0 (\icmp_ln899_53_reg_4108_reg[0]_0 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[2]_2 (\q0_reg[2]_1 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ),
        .\q0_reg[3]_2 (\q0_reg[3]_1 ),
        .\q0_reg[3]_3 (\q0_reg[3]_2 ),
        .\q0_reg[3]_4 (\q0_reg[3]_3 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS_rom
   (CO,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    threshs_m_thresholds_10_ce0,
    \q0_reg[2]_2 ,
    ap_clk,
    nf_assign_fu_262,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 ,
    \q0_reg[3]_2 ,
    \q0_reg[3]_3 ,
    DI,
    S,
    \icmp_ln899_53_reg_4108_reg[0] ,
    \icmp_ln899_53_reg_4108_reg[0]_0 ,
    O,
    \icmp_ln899_16_reg_3923_reg[0]_i_2 ,
    accu_0_3_V_fu_1999_p2,
    \q0_reg[3]_4 );
  output [0:0]CO;
  output [0:0]\q0_reg[2]_0 ;
  output [0:0]\q0_reg[2]_1 ;
  input threshs_m_thresholds_10_ce0;
  input \q0_reg[2]_2 ;
  input ap_clk;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[3]_0 ;
  input \q0_reg[3]_1 ;
  input \q0_reg[3]_2 ;
  input \q0_reg[3]_3 ;
  input [1:0]DI;
  input [1:0]S;
  input [1:0]\icmp_ln899_53_reg_4108_reg[0] ;
  input [1:0]\icmp_ln899_53_reg_4108_reg[0]_0 ;
  input [1:0]O;
  input \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  input [7:0]accu_0_3_V_fu_1999_p2;
  input \q0_reg[3]_4 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [1:0]O;
  wire [1:0]S;
  wire [7:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  wire \icmp_ln899_53_reg_4108[0]_i_10_n_1 ;
  wire \icmp_ln899_53_reg_4108[0]_i_11_n_1 ;
  wire \icmp_ln899_53_reg_4108[0]_i_13_n_1 ;
  wire \icmp_ln899_53_reg_4108[0]_i_15_n_1 ;
  wire \icmp_ln899_53_reg_4108[0]_i_17_n_1 ;
  wire \icmp_ln899_53_reg_4108[0]_i_4_n_1 ;
  wire \icmp_ln899_53_reg_4108[0]_i_6_n_1 ;
  wire \icmp_ln899_53_reg_4108[0]_i_8_n_1 ;
  wire [1:0]\icmp_ln899_53_reg_4108_reg[0] ;
  wire [1:0]\icmp_ln899_53_reg_4108_reg[0]_0 ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_2_n_4 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[12]_i_1__18_n_1 ;
  wire \q0[13]_i_1__2_n_1 ;
  wire \q0[3]_i_1__0_n_1 ;
  wire \q0[6]_i_1_n_1 ;
  wire \q0[7]_i_1__24_n_1 ;
  wire \q0[9]_i_1__2_n_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[3]_3 ;
  wire \q0_reg[3]_4 ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[13] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_53_reg_4108_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_53_reg_4108_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_3923[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .O(\q0_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_3923[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(O[0]),
        .I2(\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .I3(O[1]),
        .O(\q0_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_4108[0]_i_10 
       (.I0(\q0_reg_n_1_[13] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\icmp_ln899_53_reg_4108[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_4108[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\icmp_ln899_53_reg_4108[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_4108[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\icmp_ln899_53_reg_4108[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_4108[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_53_reg_4108[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_4108[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\icmp_ln899_53_reg_4108[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_4108[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\q0_reg_n_1_[13] ),
        .O(\icmp_ln899_53_reg_4108[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_4108[0]_i_6 
       (.I0(\q0_reg_n_1_[13] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\icmp_ln899_53_reg_4108[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_4108[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\q0_reg_n_1_[13] ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\icmp_ln899_53_reg_4108[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_53_reg_4108_reg[0]_i_1 
       (.CI(\icmp_ln899_53_reg_4108_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_53_reg_4108_reg[0]_i_1_n_2 ,\icmp_ln899_53_reg_4108_reg[0]_i_1_n_3 ,\icmp_ln899_53_reg_4108_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_53_reg_4108_reg[0] [1],\icmp_ln899_53_reg_4108[0]_i_4_n_1 ,\icmp_ln899_53_reg_4108_reg[0] [0],\icmp_ln899_53_reg_4108[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_53_reg_4108_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_53_reg_4108_reg[0]_0 [1],\icmp_ln899_53_reg_4108[0]_i_8_n_1 ,\icmp_ln899_53_reg_4108_reg[0]_0 [0],\icmp_ln899_53_reg_4108[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_53_reg_4108_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_53_reg_4108_reg[0]_i_2_n_1 ,\icmp_ln899_53_reg_4108_reg[0]_i_2_n_2 ,\icmp_ln899_53_reg_4108_reg[0]_i_2_n_3 ,\icmp_ln899_53_reg_4108_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_53_reg_4108[0]_i_11_n_1 ,DI[1],\icmp_ln899_53_reg_4108[0]_i_13_n_1 ,DI[0]}),
        .O(\NLW_icmp_ln899_53_reg_4108_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_53_reg_4108[0]_i_15_n_1 ,S[1],\icmp_ln899_53_reg_4108[0]_i_17_n_1 ,S[0]}));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h3DE1)) 
    \q0[12]_i_1__18 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[12]_i_1__18_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hC319)) 
    \q0[13]_i_1__2 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[13]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \q0[3]_i_1__0 
       (.I0(\q0_reg[3]_0 ),
        .I1(\q0_reg[3]_1 ),
        .I2(\q0_reg[3]_2 ),
        .I3(\q0_reg[3]_3 ),
        .O(\q0[3]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \q0[6]_i_1 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[2]),
        .O(\q0[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFF9E)) 
    \q0[7]_i_1__24 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[7]_i_1__24_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6F71)) 
    \q0[9]_i_1__2 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[9]_i_1__2_n_1 ));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__18_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__2_n_1 ),
        .Q(\q0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[2]_2 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDSE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__0_n_1 ),
        .Q(\q0_reg_n_1_[3] ),
        .S(\q0_reg[3]_4 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__24_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__2_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2
   (\q0_reg[11] ,
    \q0_reg[4] ,
    \q0_reg[10] ,
    \q0_reg[1] ,
    CO,
    \q0_reg[9] ,
    \q0_reg[9]_0 ,
    \q0_reg[14] ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    Q,
    \q0_reg[3] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_3_V_fu_1999_p2,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[11]_0 ,
    \q0_reg[7] ,
    \q0_reg[11]_1 ,
    \q0_reg[10]_0 ,
    \q0_reg[7]_0 ,
    DI,
    S,
    \icmp_ln899_54_reg_4113_reg[0] ,
    \icmp_ln899_54_reg_4113_reg[0]_0 ,
    \icmp_ln899_53_reg_4108_reg[0]_i_2 ,
    \icmp_ln899_55_reg_4118_reg[0]_i_2 ,
    \icmp_ln899_52_reg_4103_reg[0] ,
    \icmp_ln899_54_reg_4113_reg[0]_i_2 ,
    \icmp_ln899_55_reg_4118_reg[0] ,
    \q0_reg[3]_0 );
  output \q0_reg[11] ;
  output \q0_reg[4] ;
  output \q0_reg[10] ;
  output [0:0]\q0_reg[1] ;
  output [0:0]CO;
  output [0:0]\q0_reg[9] ;
  output [0:0]\q0_reg[9]_0 ;
  output [0:0]\q0_reg[14] ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  output [1:0]Q;
  output \q0_reg[3] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [15:0]accu_0_3_V_fu_1999_p2;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \q0_reg[1]_3 ;
  input \q0_reg[11]_0 ;
  input \q0_reg[7] ;
  input \q0_reg[11]_1 ;
  input \q0_reg[10]_0 ;
  input \q0_reg[7]_0 ;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\icmp_ln899_54_reg_4113_reg[0] ;
  input [0:0]\icmp_ln899_54_reg_4113_reg[0]_0 ;
  input \icmp_ln899_53_reg_4108_reg[0]_i_2 ;
  input \icmp_ln899_55_reg_4118_reg[0]_i_2 ;
  input \icmp_ln899_52_reg_4103_reg[0] ;
  input \icmp_ln899_54_reg_4113_reg[0]_i_2 ;
  input \icmp_ln899_55_reg_4118_reg[0] ;
  input \q0_reg[3]_0 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [15:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_52_reg_4103_reg[0] ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_54_reg_4113_reg[0] ;
  wire [0:0]\icmp_ln899_54_reg_4113_reg[0]_0 ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_2 ;
  wire \icmp_ln899_55_reg_4118_reg[0] ;
  wire \icmp_ln899_55_reg_4118_reg[0]_i_2 ;
  wire \q0_reg[10] ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire [0:0]\q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [0:0]\q0_reg[9] ;
  wire [0:0]\q0_reg[9]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom_U
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_52_reg_4103_reg[0] (\icmp_ln899_52_reg_4103_reg[0] ),
        .\icmp_ln899_53_reg_4108_reg[0]_i_2 (\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .\icmp_ln899_54_reg_4113_reg[0] (\icmp_ln899_54_reg_4113_reg[0] ),
        .\icmp_ln899_54_reg_4113_reg[0]_0 (\icmp_ln899_54_reg_4113_reg[0]_0 ),
        .\icmp_ln899_54_reg_4113_reg[0]_i_2_0 (\icmp_ln899_54_reg_4113_reg[0]_i_2 ),
        .\icmp_ln899_55_reg_4118_reg[0] (\icmp_ln899_55_reg_4118_reg[0] ),
        .\icmp_ln899_55_reg_4118_reg[0]_i_2_0 (\icmp_ln899_55_reg_4118_reg[0]_i_2 ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[14]_2 (\q0_reg[14]_1 ),
        .\q0_reg[14]_3 (\q0_reg[14]_2 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ),
        .\q0_reg[1]_4 (\q0_reg[1]_3 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2_rom
   (\q0_reg[11]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[1]_0 ,
    CO,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    Q,
    \q0_reg[3]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_3_V_fu_1999_p2,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    \q0_reg[11]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[11]_2 ,
    \q0_reg[10]_1 ,
    \q0_reg[7]_1 ,
    DI,
    S,
    \icmp_ln899_54_reg_4113_reg[0] ,
    \icmp_ln899_54_reg_4113_reg[0]_0 ,
    \icmp_ln899_53_reg_4108_reg[0]_i_2 ,
    \icmp_ln899_55_reg_4118_reg[0]_i_2_0 ,
    \icmp_ln899_52_reg_4103_reg[0] ,
    \icmp_ln899_54_reg_4113_reg[0]_i_2_0 ,
    \icmp_ln899_55_reg_4118_reg[0] ,
    \q0_reg[3]_1 );
  output \q0_reg[11]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[10]_0 ;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[9]_0 ;
  output [0:0]\q0_reg[9]_1 ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[14]_3 ;
  output [1:0]Q;
  output \q0_reg[3]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [15:0]accu_0_3_V_fu_1999_p2;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \q0_reg[1]_3 ;
  input \q0_reg[1]_4 ;
  input \q0_reg[11]_1 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[11]_2 ;
  input \q0_reg[10]_1 ;
  input \q0_reg[7]_1 ;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\icmp_ln899_54_reg_4113_reg[0] ;
  input [0:0]\icmp_ln899_54_reg_4113_reg[0]_0 ;
  input \icmp_ln899_53_reg_4108_reg[0]_i_2 ;
  input \icmp_ln899_55_reg_4118_reg[0]_i_2_0 ;
  input \icmp_ln899_52_reg_4103_reg[0] ;
  input \icmp_ln899_54_reg_4113_reg[0]_i_2_0 ;
  input \icmp_ln899_55_reg_4118_reg[0] ;
  input \q0_reg[3]_1 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [15:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_52_reg_4103_reg[0] ;
  wire \icmp_ln899_53_reg_4108_reg[0]_i_2 ;
  wire \icmp_ln899_54_reg_4113[0]_i_10_n_1 ;
  wire \icmp_ln899_54_reg_4113[0]_i_12_n_1 ;
  wire \icmp_ln899_54_reg_4113[0]_i_14_n_1 ;
  wire \icmp_ln899_54_reg_4113[0]_i_16_n_1 ;
  wire \icmp_ln899_54_reg_4113[0]_i_18_n_1 ;
  wire \icmp_ln899_54_reg_4113[0]_i_3_n_1 ;
  wire \icmp_ln899_54_reg_4113[0]_i_5_n_1 ;
  wire \icmp_ln899_54_reg_4113[0]_i_6_n_1 ;
  wire \icmp_ln899_54_reg_4113[0]_i_7_n_1 ;
  wire \icmp_ln899_54_reg_4113[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_54_reg_4113_reg[0] ;
  wire [0:0]\icmp_ln899_54_reg_4113_reg[0]_0 ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_2_0 ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_55_reg_4118[0]_i_11_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_12_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_13_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_14_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_15_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_16_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_17_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_18_n_1 ;
  wire \icmp_ln899_55_reg_4118_reg[0] ;
  wire \icmp_ln899_55_reg_4118_reg[0]_i_2_0 ;
  wire \icmp_ln899_55_reg_4118_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_55_reg_4118_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_55_reg_4118_reg[0]_i_2_n_4 ;
  wire \q0[0]_i_1__10_n_1 ;
  wire \q0[10]_i_1__14_n_1 ;
  wire \q0[11]_i_1__4_n_1 ;
  wire \q0[13]_i_1__5_n_1 ;
  wire \q0[14]_i_1__5_n_1 ;
  wire \q0[1]_i_1__13_n_1 ;
  wire \q0[3]_i_1__6_n_1 ;
  wire \q0[7]_i_1__29_n_1 ;
  wire \q0[8]_i_1__27_n_1 ;
  wire \q0[9]_i_1__6_n_1 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[14]_3 ;
  wire [0:0]\q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[9]_0 ;
  wire [0:0]\q0_reg[9]_1 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[14] ;
  wire \q0_reg_n_1_[1] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_54_reg_4113_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_54_reg_4113_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_55_reg_4118_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_4103[0]_i_4 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(accu_0_3_V_fu_1999_p2[13]),
        .I3(\icmp_ln899_52_reg_4103_reg[0] ),
        .O(\q0_reg[14]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_4103[0]_i_8 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(\icmp_ln899_52_reg_4103_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[13]),
        .O(\q0_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_4108[0]_i_14 
       (.I0(\q0_reg_n_1_[9] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .O(\q0_reg[9]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_4108[0]_i_18 
       (.I0(\q0_reg_n_1_[9] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\q0_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_4113[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\icmp_ln899_54_reg_4113[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_4113[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_54_reg_4113_reg[0]_i_2_0 ),
        .O(\icmp_ln899_54_reg_4113[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_4113[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\icmp_ln899_54_reg_4113[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_4113[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_54_reg_4113_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\icmp_ln899_54_reg_4113[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_4113[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\icmp_ln899_54_reg_4113[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_4113[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\icmp_ln899_55_reg_4118_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\icmp_ln899_54_reg_4113[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_4113[0]_i_5 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\q0_reg[11]_0 ),
        .O(\icmp_ln899_54_reg_4113[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_4113[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\icmp_ln899_54_reg_4113[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_4113[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\icmp_ln899_55_reg_4118_reg[0] ),
        .O(\icmp_ln899_54_reg_4113[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_4113[0]_i_9 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\q0_reg[11]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\icmp_ln899_54_reg_4113[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_54_reg_4113_reg[0]_i_1 
       (.CI(\icmp_ln899_54_reg_4113_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_54_reg_4113_reg[0]_i_1_n_2 ,\icmp_ln899_54_reg_4113_reg[0]_i_1_n_3 ,\icmp_ln899_54_reg_4113_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_54_reg_4113[0]_i_3_n_1 ,\icmp_ln899_54_reg_4113_reg[0] ,\icmp_ln899_54_reg_4113[0]_i_5_n_1 ,\icmp_ln899_54_reg_4113[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_54_reg_4113_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_54_reg_4113[0]_i_7_n_1 ,\icmp_ln899_54_reg_4113_reg[0]_0 ,\icmp_ln899_54_reg_4113[0]_i_9_n_1 ,\icmp_ln899_54_reg_4113[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_54_reg_4113_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_54_reg_4113_reg[0]_i_2_n_1 ,\icmp_ln899_54_reg_4113_reg[0]_i_2_n_2 ,\icmp_ln899_54_reg_4113_reg[0]_i_2_n_3 ,\icmp_ln899_54_reg_4113_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({DI[1],\icmp_ln899_54_reg_4113[0]_i_12_n_1 ,DI[0],\icmp_ln899_54_reg_4113[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_54_reg_4113_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({S[1],\icmp_ln899_54_reg_4113[0]_i_16_n_1 ,S[0],\icmp_ln899_54_reg_4113[0]_i_18_n_1 }));
  LUT3 #(
    .INIT(8'h2F)) 
    \icmp_ln899_55_reg_4118[0]_i_11 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .O(\icmp_ln899_55_reg_4118[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_4118[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .O(\icmp_ln899_55_reg_4118[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_4118[0]_i_13 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .O(\icmp_ln899_55_reg_4118[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_4118[0]_i_14 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_55_reg_4118_reg[0]_i_2_0 ),
        .O(\icmp_ln899_55_reg_4118[0]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \icmp_ln899_55_reg_4118[0]_i_15 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .O(\icmp_ln899_55_reg_4118[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_4118[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\icmp_ln899_55_reg_4118[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_4118[0]_i_17 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\icmp_ln899_53_reg_4108_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_55_reg_4118[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_4118[0]_i_18 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_55_reg_4118_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\icmp_ln899_55_reg_4118[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_4118[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\icmp_ln899_55_reg_4118_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\q0_reg[14]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_4118[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\icmp_ln899_55_reg_4118_reg[0] ),
        .O(\q0_reg[14]_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_55_reg_4118_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[1]_0 ,\icmp_ln899_55_reg_4118_reg[0]_i_2_n_2 ,\icmp_ln899_55_reg_4118_reg[0]_i_2_n_3 ,\icmp_ln899_55_reg_4118_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_55_reg_4118[0]_i_11_n_1 ,\icmp_ln899_55_reg_4118[0]_i_12_n_1 ,\icmp_ln899_55_reg_4118[0]_i_13_n_1 ,\icmp_ln899_55_reg_4118[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_55_reg_4118_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_55_reg_4118[0]_i_15_n_1 ,\icmp_ln899_55_reg_4118[0]_i_16_n_1 ,\icmp_ln899_55_reg_4118[0]_i_17_n_1 ,\icmp_ln899_55_reg_4118[0]_i_18_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h2EE5)) 
    \q0[0]_i_1__10 
       (.I0(\q0_reg[1]_1 ),
        .I1(\q0_reg[1]_4 ),
        .I2(\q0_reg[1]_3 ),
        .I3(\q0_reg[1]_2 ),
        .O(\q0[0]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h7C6B)) 
    \q0[10]_i_1__14 
       (.I0(\q0_reg[10]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[1]_1 ),
        .O(\q0[10]_i_1__14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h3DEA)) 
    \q0[11]_i_1__4 
       (.I0(\q0_reg[11]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[10]_1 ),
        .O(\q0[11]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h9942)) 
    \q0[13]_i_1__5 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[10]_1 ),
        .I2(\q0_reg[1]_1 ),
        .I3(\q0_reg[7]_1 ),
        .O(\q0[13]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h5EB5)) 
    \q0[14]_i_1__5 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[1]_1 ),
        .I2(\q0_reg[10]_1 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[14]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    \q0[1]_i_1__13 
       (.I0(\q0_reg[1]_3 ),
        .I1(\q0_reg[1]_1 ),
        .I2(\q0_reg[1]_4 ),
        .I3(\q0_reg[1]_2 ),
        .O(\q0[1]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \q0[3]_i_1__6 
       (.I0(\q0_reg[10]_1 ),
        .I1(\q0_reg[11]_1 ),
        .I2(\q0_reg[7]_0 ),
        .O(\q0[3]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \q0[7]_i_1__29 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[1]_4 ),
        .I2(\q0_reg[1]_1 ),
        .I3(\q0_reg[7]_1 ),
        .O(\q0[7]_i_1__29_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h918E)) 
    \q0[8]_i_1__27 
       (.I0(\q0_reg[1]_2 ),
        .I1(\q0_reg[1]_3 ),
        .I2(\q0_reg[1]_4 ),
        .I3(\q0_reg[1]_1 ),
        .O(\q0[8]_i_1__27_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h3DE8)) 
    \q0[9]_i_1__6 
       (.I0(\q0_reg[1]_1 ),
        .I1(\q0_reg[1]_2 ),
        .I2(\q0_reg[1]_3 ),
        .I3(\q0_reg[1]_4 ),
        .O(\q0[9]_i_1__6_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__10_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__14_n_1 ),
        .Q(\q0_reg[10]_0 ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__4_n_1 ),
        .Q(\q0_reg[11]_0 ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__5_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__5_n_1 ),
        .Q(\q0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[1] ),
        .R(1'b0));
  FDSE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__6_n_1 ),
        .Q(\q0_reg[3]_0 ),
        .S(\q0_reg[3]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__6_n_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__29_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__27_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__6_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc
   (\q0_reg[1] ,
    CO,
    \q0_reg[1]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    nf_assign_fu_262,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    \icmp_ln899_55_reg_4118_reg[0] ,
    DI,
    S,
    \icmp_ln899_52_reg_4103_reg[0] ,
    \icmp_ln899_52_reg_4103_reg[0]_0 ,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_55_reg_4118_reg[0]_0 ,
    \icmp_ln899_52_reg_4103_reg[0]_i_2 ,
    Q);
  output \q0_reg[1] ;
  output [0:0]CO;
  output [0:0]\q0_reg[1]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[8] ;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[8]_2 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \q0_reg[1]_3 ;
  input \q0_reg[1]_4 ;
  input [0:0]\icmp_ln899_55_reg_4118_reg[0] ;
  input [1:0]DI;
  input [1:0]S;
  input [1:0]\icmp_ln899_52_reg_4103_reg[0] ;
  input [1:0]\icmp_ln899_52_reg_4103_reg[0]_0 ;
  input [7:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_55_reg_4118_reg[0]_0 ;
  input \icmp_ln899_52_reg_4103_reg[0]_i_2 ;
  input [0:0]Q;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [7:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire [1:0]\icmp_ln899_52_reg_4103_reg[0] ;
  wire [1:0]\icmp_ln899_52_reg_4103_reg[0]_0 ;
  wire \icmp_ln899_52_reg_4103_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_55_reg_4118_reg[0] ;
  wire \icmp_ln899_55_reg_4118_reg[0]_0 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom_U
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_52_reg_4103_reg[0] (\icmp_ln899_52_reg_4103_reg[0] ),
        .\icmp_ln899_52_reg_4103_reg[0]_0 (\icmp_ln899_52_reg_4103_reg[0]_0 ),
        .\icmp_ln899_52_reg_4103_reg[0]_i_2_0 (\icmp_ln899_52_reg_4103_reg[0]_i_2 ),
        .\icmp_ln899_55_reg_4118_reg[0] (\icmp_ln899_55_reg_4118_reg[0] ),
        .\icmp_ln899_55_reg_4118_reg[0]_0 (\icmp_ln899_55_reg_4118_reg[0]_0 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ),
        .\q0_reg[1]_4 (\q0_reg[1]_3 ),
        .\q0_reg[1]_5 (\q0_reg[1]_4 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .\q0_reg[8]_3 (\q0_reg[8]_2 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc_rom
   (\q0_reg[1]_0 ,
    CO,
    \q0_reg[1]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    \q0_reg[8]_3 ,
    nf_assign_fu_262,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    \q0_reg[1]_5 ,
    \icmp_ln899_55_reg_4118_reg[0] ,
    DI,
    S,
    \icmp_ln899_52_reg_4103_reg[0] ,
    \icmp_ln899_52_reg_4103_reg[0]_0 ,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_55_reg_4118_reg[0]_0 ,
    \icmp_ln899_52_reg_4103_reg[0]_i_2_0 ,
    Q);
  output \q0_reg[1]_0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[1]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[8]_2 ;
  input \q0_reg[8]_3 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[1]_2 ;
  input \q0_reg[1]_3 ;
  input \q0_reg[1]_4 ;
  input \q0_reg[1]_5 ;
  input [0:0]\icmp_ln899_55_reg_4118_reg[0] ;
  input [1:0]DI;
  input [1:0]S;
  input [1:0]\icmp_ln899_52_reg_4103_reg[0] ;
  input [1:0]\icmp_ln899_52_reg_4103_reg[0]_0 ;
  input [7:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_55_reg_4118_reg[0]_0 ;
  input \icmp_ln899_52_reg_4103_reg[0]_i_2_0 ;
  input [0:0]Q;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [7:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_52_reg_4103[0]_i_11_n_1 ;
  wire \icmp_ln899_52_reg_4103[0]_i_14_n_1 ;
  wire \icmp_ln899_52_reg_4103[0]_i_15_n_1 ;
  wire \icmp_ln899_52_reg_4103[0]_i_18_n_1 ;
  wire [1:0]\icmp_ln899_52_reg_4103_reg[0] ;
  wire [1:0]\icmp_ln899_52_reg_4103_reg[0]_0 ;
  wire \icmp_ln899_52_reg_4103_reg[0]_i_2_0 ;
  wire \icmp_ln899_52_reg_4103_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_52_reg_4103_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_52_reg_4103_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_55_reg_4118[0]_i_10_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_4_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_6_n_1 ;
  wire \icmp_ln899_55_reg_4118[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_55_reg_4118_reg[0] ;
  wire \icmp_ln899_55_reg_4118_reg[0]_0 ;
  wire \icmp_ln899_55_reg_4118_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_55_reg_4118_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_55_reg_4118_reg[0]_i_1_n_4 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[12]_i_1__1_n_1 ;
  wire \q0[13]_i_1__9_n_1 ;
  wire \q0[1]_i_1__11_n_1 ;
  wire \q0[8]_i_1__0_n_1 ;
  wire \q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[8]_3 ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[13] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_52_reg_4103_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_55_reg_4118_reg[0]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_4103[0]_i_11 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(Q),
        .O(\icmp_ln899_52_reg_4103[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_4103[0]_i_14 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_52_reg_4103_reg[0]_i_2_0 ),
        .O(\icmp_ln899_52_reg_4103[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_4103[0]_i_15 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(Q),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_52_reg_4103[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_4103[0]_i_18 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_52_reg_4103_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\icmp_ln899_52_reg_4103[0]_i_18_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_52_reg_4103_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[1]_1 ,\icmp_ln899_52_reg_4103_reg[0]_i_2_n_2 ,\icmp_ln899_52_reg_4103_reg[0]_i_2_n_3 ,\icmp_ln899_52_reg_4103_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_52_reg_4103[0]_i_11_n_1 ,\icmp_ln899_52_reg_4103_reg[0] ,\icmp_ln899_52_reg_4103[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_52_reg_4103_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_52_reg_4103[0]_i_15_n_1 ,\icmp_ln899_52_reg_4103_reg[0]_0 ,\icmp_ln899_52_reg_4103[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_4118[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_55_reg_4118_reg[0]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\icmp_ln899_55_reg_4118[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_4118[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\q0_reg_n_1_[13] ),
        .O(\icmp_ln899_55_reg_4118[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_55_reg_4118[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_55_reg_4118_reg[0]_0 ),
        .O(\icmp_ln899_55_reg_4118[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_55_reg_4118[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\q0_reg_n_1_[13] ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\icmp_ln899_55_reg_4118[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_55_reg_4118_reg[0]_i_1 
       (.CI(\icmp_ln899_55_reg_4118_reg[0] ),
        .CO({CO,\icmp_ln899_55_reg_4118_reg[0]_i_1_n_2 ,\icmp_ln899_55_reg_4118_reg[0]_i_1_n_3 ,\icmp_ln899_55_reg_4118_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({DI[1],\icmp_ln899_55_reg_4118[0]_i_4_n_1 ,DI[0],\icmp_ln899_55_reg_4118[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_55_reg_4118_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({S[1],\icmp_ln899_55_reg_4118[0]_i_8_n_1 ,S[0],\icmp_ln899_55_reg_4118[0]_i_10_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h5BCC)) 
    \q0[12]_i_1__1 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[12]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hC52C)) 
    \q0[13]_i_1__9 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[13]_i_1__9_n_1 ));
  LUT4 #(
    .INIT(16'h0441)) 
    \q0[1]_i_1__11 
       (.I0(\q0_reg[1]_2 ),
        .I1(\q0_reg[1]_3 ),
        .I2(\q0_reg[1]_4 ),
        .I3(\q0_reg[1]_5 ),
        .O(\q0[1]_i_1__11_n_1 ));
  LUT4 #(
    .INIT(16'hD118)) 
    \q0[8]_i_1__0 
       (.I0(\q0_reg[8]_0 ),
        .I1(\q0_reg[8]_1 ),
        .I2(\q0_reg[8]_2 ),
        .I3(\q0_reg[8]_3 ),
        .O(\q0[8]_i_1__0_n_1 ));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__1_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__9_n_1 ),
        .Q(\q0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__11_n_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__0_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem
   (\q0_reg[8] ,
    \q0_reg[8]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    \q0_reg[8]_3 ,
    \q0_reg[8]_4 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_25_reg_3968_reg[0] );
  output [0:0]\q0_reg[8] ;
  output [0:0]\q0_reg[8]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[8]_1 ;
  input \q0_reg[8]_2 ;
  input \q0_reg[8]_3 ;
  input \q0_reg[8]_4 ;
  input [1:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_25_reg_3968_reg[0] ;

  wire [1:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_25_reg_3968_reg[0] ;
  wire [0:0]\q0_reg[8] ;
  wire [0:0]\q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[8]_3 ;
  wire \q0_reg[8]_4 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom_U
       (.accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_25_reg_3968_reg[0] (\icmp_ln899_25_reg_3968_reg[0] ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .\q0_reg[8]_3 (\q0_reg[8]_2 ),
        .\q0_reg[8]_4 (\q0_reg[8]_3 ),
        .\q0_reg[8]_5 (\q0_reg[8]_4 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem_rom
   (\q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[8]_2 ,
    \q0_reg[8]_3 ,
    \q0_reg[8]_4 ,
    \q0_reg[8]_5 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_25_reg_3968_reg[0] );
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]\q0_reg[8]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[8]_2 ;
  input \q0_reg[8]_3 ;
  input \q0_reg[8]_4 ;
  input \q0_reg[8]_5 ;
  input [1:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_25_reg_3968_reg[0] ;

  wire [1:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_25_reg_3968_reg[0] ;
  wire \q0[8]_i_1__22_n_1 ;
  wire [0:0]\q0_reg[8]_0 ;
  wire [0:0]\q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[8]_3 ;
  wire \q0_reg[8]_4 ;
  wire \q0_reg[8]_5 ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_3968[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_25_reg_3968_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_3968[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_25_reg_3968_reg[0] ),
        .O(\q0_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h788A)) 
    \q0[8]_i_1__22 
       (.I0(\q0_reg[8]_2 ),
        .I1(\q0_reg[8]_3 ),
        .I2(\q0_reg[8]_4 ),
        .I3(\q0_reg[8]_5 ),
        .O(\q0[8]_i_1__22_n_1 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__22_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew
   (\q0_reg[6] ,
    \q0_reg[3] ,
    \q0_reg[13] ,
    \q0_reg[9] ,
    \q0_reg[9]_0 ,
    S,
    \q0_reg[6]_0 ,
    \q0_reg[9]_1 ,
    DI,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    CO,
    \q0_reg[11] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_1_V_fu_1963_p2,
    O,
    \q0_reg[9]_2 ,
    \q0_reg[7] ,
    \q0_reg[9]_3 ,
    \q0_reg[9]_4 ,
    \q0_reg[6]_4 ,
    \q0_reg[6]_5 ,
    \q0_reg[7]_0 ,
    \q0_reg[10] ,
    \q0_reg[10]_0 ,
    \icmp_ln899_2_reg_3853_reg[0] ,
    \icmp_ln899_2_reg_3853_reg[0]_0 ,
    \icmp_ln899_26_reg_3973_reg[0] ,
    \icmp_ln899_26_reg_3973_reg[0]_0 ,
    \icmp_ln899_26_reg_3973_reg[0]_1 ,
    \icmp_ln899_26_reg_3973_reg[0]_2 ,
    q0,
    \icmp_ln899_2_reg_3853_reg[0]_i_2 ,
    \icmp_ln899_26_reg_3973_reg[0]_3 );
  output \q0_reg[6] ;
  output \q0_reg[3] ;
  output \q0_reg[13] ;
  output \q0_reg[9] ;
  output [0:0]\q0_reg[9]_0 ;
  output [0:0]S;
  output [0:0]\q0_reg[6]_0 ;
  output [0:0]\q0_reg[9]_1 ;
  output [0:0]DI;
  output [0:0]\q0_reg[6]_1 ;
  output [0:0]\q0_reg[6]_2 ;
  output [0:0]\q0_reg[6]_3 ;
  output [0:0]CO;
  output [0:0]\q0_reg[11] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [7:0]accu_0_1_V_fu_1963_p2;
  input [3:0]O;
  input \q0_reg[9]_2 ;
  input \q0_reg[7] ;
  input \q0_reg[9]_3 ;
  input \q0_reg[9]_4 ;
  input \q0_reg[6]_4 ;
  input \q0_reg[6]_5 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[10] ;
  input \q0_reg[10]_0 ;
  input [1:0]\icmp_ln899_2_reg_3853_reg[0] ;
  input [1:0]\icmp_ln899_2_reg_3853_reg[0]_0 ;
  input [2:0]\icmp_ln899_26_reg_3973_reg[0] ;
  input [2:0]\icmp_ln899_26_reg_3973_reg[0]_0 ;
  input [1:0]\icmp_ln899_26_reg_3973_reg[0]_1 ;
  input [1:0]\icmp_ln899_26_reg_3973_reg[0]_2 ;
  input [0:0]q0;
  input \icmp_ln899_2_reg_3853_reg[0]_i_2 ;
  input \icmp_ln899_26_reg_3973_reg[0]_3 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [3:0]O;
  wire [0:0]S;
  wire [7:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire [2:0]\icmp_ln899_26_reg_3973_reg[0] ;
  wire [2:0]\icmp_ln899_26_reg_3973_reg[0]_0 ;
  wire [1:0]\icmp_ln899_26_reg_3973_reg[0]_1 ;
  wire [1:0]\icmp_ln899_26_reg_3973_reg[0]_2 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_3 ;
  wire [1:0]\icmp_ln899_2_reg_3853_reg[0] ;
  wire [1:0]\icmp_ln899_2_reg_3853_reg[0]_0 ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_2 ;
  wire [0:0]q0;
  wire \q0_reg[10] ;
  wire \q0_reg[10]_0 ;
  wire [0:0]\q0_reg[11] ;
  wire \q0_reg[13] ;
  wire \q0_reg[3] ;
  wire \q0_reg[6] ;
  wire [0:0]\q0_reg[6]_0 ;
  wire [0:0]\q0_reg[6]_1 ;
  wire [0:0]\q0_reg[6]_2 ;
  wire [0:0]\q0_reg[6]_3 ;
  wire \q0_reg[6]_4 ;
  wire \q0_reg[6]_5 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[9] ;
  wire [0:0]\q0_reg[9]_0 ;
  wire [0:0]\q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire \q0_reg[9]_4 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_26_reg_3973_reg[0] (\icmp_ln899_26_reg_3973_reg[0] ),
        .\icmp_ln899_26_reg_3973_reg[0]_0 (\icmp_ln899_26_reg_3973_reg[0]_0 ),
        .\icmp_ln899_26_reg_3973_reg[0]_1 (\icmp_ln899_26_reg_3973_reg[0]_1 ),
        .\icmp_ln899_26_reg_3973_reg[0]_2 (\icmp_ln899_26_reg_3973_reg[0]_2 ),
        .\icmp_ln899_26_reg_3973_reg[0]_3 (\icmp_ln899_26_reg_3973_reg[0]_3 ),
        .\icmp_ln899_2_reg_3853_reg[0] (\icmp_ln899_2_reg_3853_reg[0] ),
        .\icmp_ln899_2_reg_3853_reg[0]_0 (\icmp_ln899_2_reg_3853_reg[0]_0 ),
        .\icmp_ln899_2_reg_3853_reg[0]_i_2_0 (\icmp_ln899_2_reg_3853_reg[0]_i_2 ),
        .q0(q0),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[11] (\q0_reg[11] ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (\q0_reg[6]_1 ),
        .\q0_reg[6]_3 (\q0_reg[6]_2 ),
        .\q0_reg[6]_4 (\q0_reg[6]_3 ),
        .\q0_reg[6]_5 (\q0_reg[6]_4 ),
        .\q0_reg[6]_6 (\q0_reg[6]_5 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .\q0_reg[9]_3 (\q0_reg[9]_2 ),
        .\q0_reg[9]_4 (\q0_reg[9]_3 ),
        .\q0_reg[9]_5 (\q0_reg[9]_4 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew_rom
   (\q0_reg[6]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    S,
    \q0_reg[6]_1 ,
    \q0_reg[9]_2 ,
    DI,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    \q0_reg[6]_4 ,
    CO,
    \q0_reg[11] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_1_V_fu_1963_p2,
    O,
    \q0_reg[9]_3 ,
    \q0_reg[7]_0 ,
    \q0_reg[9]_4 ,
    \q0_reg[9]_5 ,
    \q0_reg[6]_5 ,
    \q0_reg[6]_6 ,
    \q0_reg[7]_1 ,
    \q0_reg[10]_0 ,
    \q0_reg[10]_1 ,
    \icmp_ln899_2_reg_3853_reg[0] ,
    \icmp_ln899_2_reg_3853_reg[0]_0 ,
    \icmp_ln899_26_reg_3973_reg[0] ,
    \icmp_ln899_26_reg_3973_reg[0]_0 ,
    \icmp_ln899_26_reg_3973_reg[0]_1 ,
    \icmp_ln899_26_reg_3973_reg[0]_2 ,
    q0,
    \icmp_ln899_2_reg_3853_reg[0]_i_2_0 ,
    \icmp_ln899_26_reg_3973_reg[0]_3 );
  output \q0_reg[6]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[9]_0 ;
  output [0:0]\q0_reg[9]_1 ;
  output [0:0]S;
  output [0:0]\q0_reg[6]_1 ;
  output [0:0]\q0_reg[9]_2 ;
  output [0:0]DI;
  output [0:0]\q0_reg[6]_2 ;
  output [0:0]\q0_reg[6]_3 ;
  output [0:0]\q0_reg[6]_4 ;
  output [0:0]CO;
  output [0:0]\q0_reg[11] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [7:0]accu_0_1_V_fu_1963_p2;
  input [3:0]O;
  input \q0_reg[9]_3 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[9]_4 ;
  input \q0_reg[9]_5 ;
  input \q0_reg[6]_5 ;
  input \q0_reg[6]_6 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[10]_0 ;
  input \q0_reg[10]_1 ;
  input [1:0]\icmp_ln899_2_reg_3853_reg[0] ;
  input [1:0]\icmp_ln899_2_reg_3853_reg[0]_0 ;
  input [2:0]\icmp_ln899_26_reg_3973_reg[0] ;
  input [2:0]\icmp_ln899_26_reg_3973_reg[0]_0 ;
  input [1:0]\icmp_ln899_26_reg_3973_reg[0]_1 ;
  input [1:0]\icmp_ln899_26_reg_3973_reg[0]_2 ;
  input [0:0]q0;
  input \icmp_ln899_2_reg_3853_reg[0]_i_2_0 ;
  input \icmp_ln899_26_reg_3973_reg[0]_3 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [3:0]O;
  wire [0:0]S;
  wire [7:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_26_reg_3973[0]_i_10_n_1 ;
  wire \icmp_ln899_26_reg_3973[0]_i_11_n_1 ;
  wire \icmp_ln899_26_reg_3973[0]_i_15_n_1 ;
  wire \icmp_ln899_26_reg_3973[0]_i_5_n_1 ;
  wire \icmp_ln899_26_reg_3973[0]_i_6_n_1 ;
  wire \icmp_ln899_26_reg_3973[0]_i_9_n_1 ;
  wire [2:0]\icmp_ln899_26_reg_3973_reg[0] ;
  wire [2:0]\icmp_ln899_26_reg_3973_reg[0]_0 ;
  wire [1:0]\icmp_ln899_26_reg_3973_reg[0]_1 ;
  wire [1:0]\icmp_ln899_26_reg_3973_reg[0]_2 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_3 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_2_reg_3853[0]_i_11_n_1 ;
  wire \icmp_ln899_2_reg_3853[0]_i_12_n_1 ;
  wire \icmp_ln899_2_reg_3853[0]_i_15_n_1 ;
  wire \icmp_ln899_2_reg_3853[0]_i_16_n_1 ;
  wire [1:0]\icmp_ln899_2_reg_3853_reg[0] ;
  wire [1:0]\icmp_ln899_2_reg_3853_reg[0]_0 ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_2_0 ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_2_n_4 ;
  wire [0:0]q0;
  wire \q0[10]_i_1__16_n_1 ;
  wire \q0[13]_i_1__4_n_1 ;
  wire \q0[3]_i_1__1_n_1 ;
  wire \q0[6]_i_1__12_n_1 ;
  wire \q0[7]_i_1__3_n_1 ;
  wire \q0[8]_i_1__5_n_1 ;
  wire \q0[9]_i_1__13_n_1 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire [0:0]\q0_reg[11] ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[6]_0 ;
  wire [0:0]\q0_reg[6]_1 ;
  wire [0:0]\q0_reg[6]_2 ;
  wire [0:0]\q0_reg[6]_3 ;
  wire [0:0]\q0_reg[6]_4 ;
  wire \q0_reg[6]_5 ;
  wire \q0_reg[6]_6 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[9]_0 ;
  wire [0:0]\q0_reg[9]_1 ;
  wire [0:0]\q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire \q0_reg[9]_4 ;
  wire \q0_reg[9]_5 ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_26_reg_3973_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_26_reg_3973_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_2_reg_3853_reg[0]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_10_reg_3893[0]_i_12 
       (.I0(\q0_reg[6]_0 ),
        .I1(O[1]),
        .O(\q0_reg[6]_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_10_reg_3893[0]_i_16 
       (.I0(\q0_reg[6]_0 ),
        .I1(O[1]),
        .I2(O[0]),
        .O(\q0_reg[6]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_1_reg_3848[0]_i_12 
       (.I0(\q0_reg[6]_0 ),
        .I1(O[1]),
        .O(\q0_reg[6]_2 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_1_reg_3848[0]_i_16 
       (.I0(\q0_reg[6]_0 ),
        .I1(O[1]),
        .I2(O[0]),
        .O(S));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_3973[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\q0_reg[9]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\icmp_ln899_26_reg_3973[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_3973[0]_i_11 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\icmp_ln899_26_reg_3973[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_3973[0]_i_15 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_26_reg_3973[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_3973[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\icmp_ln899_26_reg_3973_reg[0]_3 ),
        .O(\icmp_ln899_26_reg_3973[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_3973[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\q0_reg[9]_0 ),
        .O(\icmp_ln899_26_reg_3973[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_3973[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\icmp_ln899_26_reg_3973_reg[0]_3 ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\icmp_ln899_26_reg_3973[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_26_reg_3973_reg[0]_i_1 
       (.CI(\icmp_ln899_26_reg_3973_reg[0]_i_2_n_1 ),
        .CO({\q0_reg[11] ,\icmp_ln899_26_reg_3973_reg[0]_i_1_n_2 ,\icmp_ln899_26_reg_3973_reg[0]_i_1_n_3 ,\icmp_ln899_26_reg_3973_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_26_reg_3973_reg[0]_1 ,\icmp_ln899_26_reg_3973[0]_i_5_n_1 ,\icmp_ln899_26_reg_3973[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_26_reg_3973_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_26_reg_3973_reg[0]_2 ,\icmp_ln899_26_reg_3973[0]_i_9_n_1 ,\icmp_ln899_26_reg_3973[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_26_reg_3973_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_26_reg_3973_reg[0]_i_2_n_1 ,\icmp_ln899_26_reg_3973_reg[0]_i_2_n_2 ,\icmp_ln899_26_reg_3973_reg[0]_i_2_n_3 ,\icmp_ln899_26_reg_3973_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_26_reg_3973[0]_i_11_n_1 ,\icmp_ln899_26_reg_3973_reg[0] }),
        .O(\NLW_icmp_ln899_26_reg_3973_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_26_reg_3973[0]_i_15_n_1 ,\icmp_ln899_26_reg_3973_reg[0]_0 }));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_27_reg_3978[0]_i_14 
       (.I0(accu_0_1_V_fu_1963_p2[0]),
        .I1(\q0_reg[9]_0 ),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[9]_2 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_27_reg_3978[0]_i_18 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[9]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_3853[0]_i_11 
       (.I0(\q0_reg[6]_0 ),
        .I1(O[2]),
        .I2(O[3]),
        .I3(\icmp_ln899_2_reg_3853_reg[0]_i_2_0 ),
        .O(\icmp_ln899_2_reg_3853[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_3853[0]_i_12 
       (.I0(\q0_reg[6]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(q0),
        .O(\icmp_ln899_2_reg_3853[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_3853[0]_i_15 
       (.I0(\q0_reg[6]_0 ),
        .I1(O[2]),
        .I2(\icmp_ln899_2_reg_3853_reg[0]_i_2_0 ),
        .I3(O[3]),
        .O(\icmp_ln899_2_reg_3853[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_3853[0]_i_16 
       (.I0(\q0_reg[6]_0 ),
        .I1(O[0]),
        .I2(q0),
        .I3(O[1]),
        .O(\icmp_ln899_2_reg_3853[0]_i_16_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_2_reg_3853_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\icmp_ln899_2_reg_3853_reg[0]_i_2_n_2 ,\icmp_ln899_2_reg_3853_reg[0]_i_2_n_3 ,\icmp_ln899_2_reg_3853_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_2_reg_3853[0]_i_11_n_1 ,\icmp_ln899_2_reg_3853[0]_i_12_n_1 ,\icmp_ln899_2_reg_3853_reg[0] }),
        .O(\NLW_icmp_ln899_2_reg_3853_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_2_reg_3853[0]_i_15_n_1 ,\icmp_ln899_2_reg_3853[0]_i_16_n_1 ,\icmp_ln899_2_reg_3853_reg[0]_0 }));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_3_reg_3858[0]_i_12 
       (.I0(O[0]),
        .I1(\q0_reg[6]_0 ),
        .I2(O[1]),
        .O(DI));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_3_reg_3858[0]_i_16 
       (.I0(\q0_reg[6]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .O(\q0_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h907F)) 
    \q0[10]_i_1__16 
       (.I0(\q0_reg[9]_3 ),
        .I1(\q0_reg[9]_4 ),
        .I2(\q0_reg[10]_0 ),
        .I3(\q0_reg[10]_1 ),
        .O(\q0[10]_i_1__16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h7890)) 
    \q0[13]_i_1__4 
       (.I0(\q0_reg[9]_3 ),
        .I1(\q0_reg[10]_0 ),
        .I2(\q0_reg[10]_1 ),
        .I3(\q0_reg[9]_4 ),
        .O(\q0[13]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0446)) 
    \q0[3]_i_1__1 
       (.I0(\q0_reg[6]_5 ),
        .I1(\q0_reg[6]_6 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_1 ),
        .O(\q0[3]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \q0[6]_i_1__12 
       (.I0(\q0_reg[6]_5 ),
        .I1(\q0_reg[10]_0 ),
        .I2(\q0_reg[10]_1 ),
        .I3(\q0_reg[6]_6 ),
        .O(\q0[6]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFE8F)) 
    \q0[7]_i_1__3 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[6]_6 ),
        .I3(\q0_reg[6]_5 ),
        .O(\q0[7]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h68CE)) 
    \q0[8]_i_1__5 
       (.I0(\q0_reg[9]_3 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[9]_4 ),
        .I3(\q0_reg[9]_5 ),
        .O(\q0[8]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h9773)) 
    \q0[9]_i_1__13 
       (.I0(\q0_reg[9]_4 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[9]_5 ),
        .I3(\q0_reg[9]_3 ),
        .O(\q0[9]_i_1__13_n_1 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__16_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__4_n_1 ),
        .Q(\q0_reg[13]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__1_n_1 ),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__12_n_1 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__3_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__5_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__13_n_1 ),
        .Q(\q0_reg[9]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG
   (\q0_reg[6] ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[10] ,
    \q0_reg[10]_0 ,
    threshs_m_thresholds_10_ce0,
    \q0_reg[6]_2 ,
    ap_clk,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[8] ,
    \q0_reg[10]_1 ,
    \q0_reg[8]_0 ,
    \q0_reg[10]_2 ,
    \q0_reg[8]_1 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_27_reg_3978_reg[0] ,
    \icmp_ln899_27_reg_3978_reg[0]_0 );
  output \q0_reg[6] ;
  output [0:0]\q0_reg[6]_0 ;
  output [0:0]\q0_reg[6]_1 ;
  output [1:0]\q0_reg[10] ;
  output [1:0]\q0_reg[10]_0 ;
  input threshs_m_thresholds_10_ce0;
  input \q0_reg[6]_2 ;
  input ap_clk;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[8] ;
  input \q0_reg[10]_1 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[10]_2 ;
  input \q0_reg[8]_1 ;
  input [5:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_27_reg_3978_reg[0] ;
  input \icmp_ln899_27_reg_3978_reg[0]_0 ;

  wire [5:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_27_reg_3978_reg[0] ;
  wire \icmp_ln899_27_reg_3978_reg[0]_0 ;
  wire [1:0]\q0_reg[10] ;
  wire [1:0]\q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire \q0_reg[6] ;
  wire [0:0]\q0_reg[6]_0 ;
  wire [0:0]\q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom_U
       (.accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_27_reg_3978_reg[0] (\icmp_ln899_27_reg_3978_reg[0] ),
        .\icmp_ln899_27_reg_3978_reg[0]_0 (\icmp_ln899_27_reg_3978_reg[0]_0 ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[10]_2 (\q0_reg[10]_1 ),
        .\q0_reg[10]_3 (\q0_reg[10]_2 ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (\q0_reg[6]_1 ),
        .\q0_reg[6]_3 (\q0_reg[6]_2 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG_rom
   (\q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q0_reg[10]_0 ,
    \q0_reg[10]_1 ,
    threshs_m_thresholds_10_ce0,
    \q0_reg[6]_3 ,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[8]_0 ,
    \q0_reg[10]_2 ,
    \q0_reg[8]_1 ,
    \q0_reg[10]_3 ,
    \q0_reg[8]_2 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_27_reg_3978_reg[0] ,
    \icmp_ln899_27_reg_3978_reg[0]_0 );
  output \q0_reg[6]_0 ;
  output [0:0]\q0_reg[6]_1 ;
  output [0:0]\q0_reg[6]_2 ;
  output [1:0]\q0_reg[10]_0 ;
  output [1:0]\q0_reg[10]_1 ;
  input threshs_m_thresholds_10_ce0;
  input \q0_reg[6]_3 ;
  input ap_clk;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[10]_2 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[10]_3 ;
  input \q0_reg[8]_2 ;
  input [5:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_27_reg_3978_reg[0] ;
  input \icmp_ln899_27_reg_3978_reg[0]_0 ;

  wire [5:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_27_reg_3978_reg[0] ;
  wire \icmp_ln899_27_reg_3978_reg[0]_0 ;
  wire \q0[10]_i_1__10_n_1 ;
  wire \q0[7]_i_1__13_n_1 ;
  wire \q0[8]_i_1__28_n_1 ;
  wire [1:0]\q0_reg[10]_0 ;
  wire [1:0]\q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire \q0_reg[10]_3 ;
  wire \q0_reg[6]_0 ;
  wire [0:0]\q0_reg[6]_1 ;
  wire [0:0]\q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_3978[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\icmp_ln899_27_reg_3978_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\q0_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_3978[0]_i_11 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\q0_reg[6]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_3978[0]_i_15 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_3978[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\icmp_ln899_27_reg_3978_reg[0]_0 ),
        .O(\q0_reg[10]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_3978[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\icmp_ln899_27_reg_3978_reg[0] ),
        .O(\q0_reg[10]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_3978[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\icmp_ln899_27_reg_3978_reg[0]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\q0_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'h8677)) 
    \q0[10]_i_1__10 
       (.I0(\q0_reg[10]_2 ),
        .I1(\q0_reg[8]_1 ),
        .I2(\q0_reg[8]_0 ),
        .I3(\q0_reg[10]_3 ),
        .O(\q0[10]_i_1__10_n_1 ));
  LUT4 #(
    .INIT(16'hFE9F)) 
    \q0[7]_i_1__13 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[8]_0 ),
        .O(\q0[7]_i_1__13_n_1 ));
  LUT4 #(
    .INIT(16'h698E)) 
    \q0[8]_i_1__28 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[8]_2 ),
        .I3(\q0_reg[8]_1 ),
        .O(\q0[8]_i_1__28_n_1 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__10_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[6]_3 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__28_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ
   (\q0_reg[5] ,
    \q0_reg[2] ,
    \q0_reg[12] ,
    D,
    CO,
    Q,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[5]_0 ,
    \q0_reg[7] ,
    \q0_reg[2]_0 ,
    \q0_reg[5]_1 ,
    nf_assign_fu_262,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    \icmp_ln899_28_reg_3983_reg[0] ,
    \icmp_ln899_28_reg_3983_reg[0]_0 ,
    \icmp_ln899_28_reg_3983_reg[0]_1 ,
    \icmp_ln899_28_reg_3983_reg[0]_2 ,
    accu_0_2_V_fu_1981_p2,
    \icmp_ln899_28_reg_3983_reg[0]_i_2 ,
    \icmp_ln899_28_reg_3983_reg[0]_3 ,
    \icmp_ln899_28_reg_3983_reg[0]_4 ,
    \q0_reg[1] );
  output \q0_reg[5] ;
  output \q0_reg[2] ;
  output \q0_reg[12] ;
  output [0:0]D;
  output [0:0]CO;
  output [0:0]Q;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[5]_0 ;
  input \q0_reg[7] ;
  input \q0_reg[2]_0 ;
  input \q0_reg[5]_1 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[8] ;
  input \q0_reg[8]_0 ;
  input [0:0]\icmp_ln899_28_reg_3983_reg[0] ;
  input [0:0]\icmp_ln899_28_reg_3983_reg[0]_0 ;
  input [0:0]\icmp_ln899_28_reg_3983_reg[0]_1 ;
  input [0:0]\icmp_ln899_28_reg_3983_reg[0]_2 ;
  input [11:0]accu_0_2_V_fu_1981_p2;
  input \icmp_ln899_28_reg_3983_reg[0]_i_2 ;
  input \icmp_ln899_28_reg_3983_reg[0]_3 ;
  input \icmp_ln899_28_reg_3983_reg[0]_4 ;
  input \q0_reg[1] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire [11:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_28_reg_3983_reg[0] ;
  wire [0:0]\icmp_ln899_28_reg_3983_reg[0]_0 ;
  wire [0:0]\icmp_ln899_28_reg_3983_reg[0]_1 ;
  wire [0:0]\icmp_ln899_28_reg_3983_reg[0]_2 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_3 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_4 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[12] ;
  wire \q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[5] ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[7] ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom_U
       (.CO(CO),
        .D(D),
        .Q(Q),
        .accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_28_reg_3983_reg[0] (\icmp_ln899_28_reg_3983_reg[0] ),
        .\icmp_ln899_28_reg_3983_reg[0]_0 (\icmp_ln899_28_reg_3983_reg[0]_0 ),
        .\icmp_ln899_28_reg_3983_reg[0]_1 (\icmp_ln899_28_reg_3983_reg[0]_1 ),
        .\icmp_ln899_28_reg_3983_reg[0]_2 (\icmp_ln899_28_reg_3983_reg[0]_2 ),
        .\icmp_ln899_28_reg_3983_reg[0]_3 (\icmp_ln899_28_reg_3983_reg[0]_3 ),
        .\icmp_ln899_28_reg_3983_reg[0]_4 (\icmp_ln899_28_reg_3983_reg[0]_4 ),
        .\icmp_ln899_28_reg_3983_reg[0]_i_2_0 (\icmp_ln899_28_reg_3983_reg[0]_i_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[5]_1 (\q0_reg[5]_0 ),
        .\q0_reg[5]_2 (\q0_reg[5]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ_rom
   (\q0_reg[5]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[12]_0 ,
    D,
    CO,
    Q,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[5]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[5]_2 ,
    nf_assign_fu_262,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \icmp_ln899_28_reg_3983_reg[0] ,
    \icmp_ln899_28_reg_3983_reg[0]_0 ,
    \icmp_ln899_28_reg_3983_reg[0]_1 ,
    \icmp_ln899_28_reg_3983_reg[0]_2 ,
    accu_0_2_V_fu_1981_p2,
    \icmp_ln899_28_reg_3983_reg[0]_i_2_0 ,
    \icmp_ln899_28_reg_3983_reg[0]_3 ,
    \icmp_ln899_28_reg_3983_reg[0]_4 ,
    \q0_reg[1]_0 );
  output \q0_reg[5]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[12]_0 ;
  output [0:0]D;
  output [0:0]CO;
  output [0:0]Q;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[5]_1 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[2]_1 ;
  input \q0_reg[5]_2 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input [0:0]\icmp_ln899_28_reg_3983_reg[0] ;
  input [0:0]\icmp_ln899_28_reg_3983_reg[0]_0 ;
  input [0:0]\icmp_ln899_28_reg_3983_reg[0]_1 ;
  input [0:0]\icmp_ln899_28_reg_3983_reg[0]_2 ;
  input [11:0]accu_0_2_V_fu_1981_p2;
  input \icmp_ln899_28_reg_3983_reg[0]_i_2_0 ;
  input \icmp_ln899_28_reg_3983_reg[0]_3 ;
  input \icmp_ln899_28_reg_3983_reg[0]_4 ;
  input \q0_reg[1]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire [11:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire \icmp_ln899_28_reg_3983[0]_i_10_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_12_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_13_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_14_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_16_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_17_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_18_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_4_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_5_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_6_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_8_n_1 ;
  wire \icmp_ln899_28_reg_3983[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_28_reg_3983_reg[0] ;
  wire [0:0]\icmp_ln899_28_reg_3983_reg[0]_0 ;
  wire [0:0]\icmp_ln899_28_reg_3983_reg[0]_1 ;
  wire [0:0]\icmp_ln899_28_reg_3983_reg[0]_2 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_3 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_4 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_i_2_0 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_28_reg_3983_reg[0]_i_2_n_4 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[0]_i_1__13_n_1 ;
  wire \q0[10]_i_1_n_1 ;
  wire \q0[11]_i_1__2_n_1 ;
  wire \q0[12]_i_1__8_n_1 ;
  wire \q0[2]_i_1__0_n_1 ;
  wire \q0[4]_i_1__2_n_1 ;
  wire \q0[5]_i_1__5_n_1 ;
  wire \q0[7]_i_1__33_n_1 ;
  wire \q0[8]_i_1__13_n_1 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[1] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_28_reg_3983_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_28_reg_3983_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_3983[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\icmp_ln899_28_reg_3983_reg[0]_3 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_28_reg_3983[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_3983[0]_i_12 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .I3(\q0_reg[5]_0 ),
        .O(\icmp_ln899_28_reg_3983[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_3983[0]_i_13 
       (.I0(\q0_reg[2]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\icmp_ln899_28_reg_3983_reg[0]_i_2_0 ),
        .O(\icmp_ln899_28_reg_3983[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_3983[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\icmp_ln899_28_reg_3983[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_3983[0]_i_16 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(\q0_reg[5]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_28_reg_3983[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_3983[0]_i_17 
       (.I0(\q0_reg[2]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\icmp_ln899_28_reg_3983_reg[0]_i_2_0 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_28_reg_3983[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_3983[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_28_reg_3983[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_3983[0]_i_4 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[10]),
        .I2(accu_0_2_V_fu_1981_p2[11]),
        .I3(\icmp_ln899_28_reg_3983_reg[0]_4 ),
        .O(\icmp_ln899_28_reg_3983[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_3983[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\icmp_ln899_28_reg_3983[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_3983[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\icmp_ln899_28_reg_3983_reg[0]_3 ),
        .O(\icmp_ln899_28_reg_3983[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_3983[0]_i_8 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[10]),
        .I2(\icmp_ln899_28_reg_3983_reg[0]_4 ),
        .I3(accu_0_2_V_fu_1981_p2[11]),
        .O(\icmp_ln899_28_reg_3983[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_3983[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\icmp_ln899_28_reg_3983[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_28_reg_3983_reg[0]_i_1 
       (.CI(\icmp_ln899_28_reg_3983_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_28_reg_3983_reg[0]_i_1_n_2 ,\icmp_ln899_28_reg_3983_reg[0]_i_1_n_3 ,\icmp_ln899_28_reg_3983_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_28_reg_3983_reg[0]_1 ,\icmp_ln899_28_reg_3983[0]_i_4_n_1 ,\icmp_ln899_28_reg_3983[0]_i_5_n_1 ,\icmp_ln899_28_reg_3983[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_28_reg_3983_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_28_reg_3983_reg[0]_2 ,\icmp_ln899_28_reg_3983[0]_i_8_n_1 ,\icmp_ln899_28_reg_3983[0]_i_9_n_1 ,\icmp_ln899_28_reg_3983[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_28_reg_3983_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_28_reg_3983_reg[0]_i_2_n_1 ,\icmp_ln899_28_reg_3983_reg[0]_i_2_n_2 ,\icmp_ln899_28_reg_3983_reg[0]_i_2_n_3 ,\icmp_ln899_28_reg_3983_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_28_reg_3983_reg[0] ,\icmp_ln899_28_reg_3983[0]_i_12_n_1 ,\icmp_ln899_28_reg_3983[0]_i_13_n_1 ,\icmp_ln899_28_reg_3983[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_28_reg_3983_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_28_reg_3983_reg[0]_0 ,\icmp_ln899_28_reg_3983[0]_i_16_n_1 ,\icmp_ln899_28_reg_3983[0]_i_17_n_1 ,\icmp_ln899_28_reg_3983[0]_i_18_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h5330)) 
    \q0[0]_i_1__13 
       (.I0(\q0_reg[2]_1 ),
        .I1(\q0_reg[5]_2 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[5]_1 ),
        .O(\q0[0]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h40FC)) 
    \q0[10]_i_1 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h205A)) 
    \q0[11]_i_1__2 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[11]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h2D4A)) 
    \q0[12]_i_1__8 
       (.I0(\q0_reg[8]_1 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[5]_2 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[12]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \q0[1]_i_1__15 
       (.I0(\q0_reg[5]_2 ),
        .I1(\q0_reg[5]_1 ),
        .I2(\q0_reg[7]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0488)) 
    \q0[2]_i_1__0 
       (.I0(\q0_reg[5]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[2]_1 ),
        .I3(\q0_reg[5]_2 ),
        .O(\q0[2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0620)) 
    \q0[4]_i_1__2 
       (.I0(\q0_reg[5]_2 ),
        .I1(\q0_reg[5]_1 ),
        .I2(\q0_reg[2]_1 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[4]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0420)) 
    \q0[5]_i_1__5 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[5]_2 ),
        .I2(\q0_reg[5]_1 ),
        .I3(\q0_reg[2]_1 ),
        .O(\q0[5]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \q0[7]_i_1__33 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[5]_1 ),
        .I2(\q0_reg[5]_2 ),
        .O(\q0[7]_i_1__33_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hC69D)) 
    \q0[8]_i_1__13 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[5]_2 ),
        .I2(\q0_reg[8]_0 ),
        .I3(\q0_reg[8]_1 ),
        .O(\q0[8]_i_1__13_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__2_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__8_n_1 ),
        .Q(\q0_reg[12]_0 ),
        .R(1'b0));
  FDSE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg_n_1_[1] ),
        .S(\q0_reg[1]_0 ));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__0_n_1 ),
        .Q(\q0_reg[2]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[4]_i_1__2_n_1 ),
        .Q(\q0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__5_n_1 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__33_n_1 ),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0
   (\q0_reg[7] ,
    \nf_assign_fu_262_reg[1]_rep ,
    CO,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_2_V_fu_1981_p2,
    nf_assign_fu_262,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[0] ,
    \q0_reg[8] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    DI,
    \icmp_ln899_29_reg_3988_reg[0] ,
    \icmp_ln899_29_reg_3988_reg[0]_0 ,
    \icmp_ln899_29_reg_3988_reg[0]_1 ,
    \icmp_ln899_29_reg_3988_reg[0]_i_2 ,
    \icmp_ln899_29_reg_3988_reg[0]_2 ,
    D,
    \q0_reg[1]_3 );
  output \q0_reg[7] ;
  output \nf_assign_fu_262_reg[1]_rep ;
  output [0:0]CO;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [9:0]accu_0_2_V_fu_1981_p2;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[1] ;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \q0_reg[0] ;
  input \q0_reg[8] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [0:0]DI;
  input [0:0]\icmp_ln899_29_reg_3988_reg[0] ;
  input [1:0]\icmp_ln899_29_reg_3988_reg[0]_0 ;
  input [1:0]\icmp_ln899_29_reg_3988_reg[0]_1 ;
  input \icmp_ln899_29_reg_3988_reg[0]_i_2 ;
  input \icmp_ln899_29_reg_3988_reg[0]_2 ;
  input [0:0]D;
  input \q0_reg[1]_3 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [9:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_29_reg_3988_reg[0] ;
  wire [1:0]\icmp_ln899_29_reg_3988_reg[0]_0 ;
  wire [1:0]\icmp_ln899_29_reg_3988_reg[0]_1 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_2 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep ;
  wire \q0_reg[0] ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[8] ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_29_reg_3988_reg[0] (\icmp_ln899_29_reg_3988_reg[0] ),
        .\icmp_ln899_29_reg_3988_reg[0]_0 (\icmp_ln899_29_reg_3988_reg[0]_0 ),
        .\icmp_ln899_29_reg_3988_reg[0]_1 (\icmp_ln899_29_reg_3988_reg[0]_1 ),
        .\icmp_ln899_29_reg_3988_reg[0]_2 (\icmp_ln899_29_reg_3988_reg[0]_2 ),
        .\icmp_ln899_29_reg_3988_reg[0]_i_2_0 (\icmp_ln899_29_reg_3988_reg[0]_i_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\nf_assign_fu_262_reg[1]_rep (\nf_assign_fu_262_reg[1]_rep ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ),
        .\q0_reg[1]_4 (\q0_reg[1]_3 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0_rom
   (\q0_reg[7]_0 ,
    \nf_assign_fu_262_reg[1]_rep ,
    CO,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_2_V_fu_1981_p2,
    nf_assign_fu_262,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[0]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    DI,
    \icmp_ln899_29_reg_3988_reg[0] ,
    \icmp_ln899_29_reg_3988_reg[0]_0 ,
    \icmp_ln899_29_reg_3988_reg[0]_1 ,
    \icmp_ln899_29_reg_3988_reg[0]_i_2_0 ,
    \icmp_ln899_29_reg_3988_reg[0]_2 ,
    D,
    \q0_reg[1]_4 );
  output \q0_reg[7]_0 ;
  output \nf_assign_fu_262_reg[1]_rep ;
  output [0:0]CO;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [9:0]accu_0_2_V_fu_1981_p2;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \q0_reg[1]_3 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input [0:0]DI;
  input [0:0]\icmp_ln899_29_reg_3988_reg[0] ;
  input [1:0]\icmp_ln899_29_reg_3988_reg[0]_0 ;
  input [1:0]\icmp_ln899_29_reg_3988_reg[0]_1 ;
  input \icmp_ln899_29_reg_3988_reg[0]_i_2_0 ;
  input \icmp_ln899_29_reg_3988_reg[0]_2 ;
  input [0:0]D;
  input \q0_reg[1]_4 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [9:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire \icmp_ln899_29_reg_3988[0]_i_10_n_1 ;
  wire \icmp_ln899_29_reg_3988[0]_i_11_n_1 ;
  wire \icmp_ln899_29_reg_3988[0]_i_12_n_1 ;
  wire \icmp_ln899_29_reg_3988[0]_i_14_n_1 ;
  wire \icmp_ln899_29_reg_3988[0]_i_15_n_1 ;
  wire \icmp_ln899_29_reg_3988[0]_i_16_n_1 ;
  wire \icmp_ln899_29_reg_3988[0]_i_18_n_1 ;
  wire \icmp_ln899_29_reg_3988[0]_i_5_n_1 ;
  wire \icmp_ln899_29_reg_3988[0]_i_6_n_1 ;
  wire \icmp_ln899_29_reg_3988[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_29_reg_3988_reg[0] ;
  wire [1:0]\icmp_ln899_29_reg_3988_reg[0]_0 ;
  wire [1:0]\icmp_ln899_29_reg_3988_reg[0]_1 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_2 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_2_0 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_2_n_4 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep ;
  wire \q0[0]_i_1__12_n_1 ;
  wire \q0[10]_i_1__9_n_1 ;
  wire \q0[11]_i_1__3_n_1 ;
  wire \q0[7]_i_1__20_n_1 ;
  wire \q0[8]_i_1__20_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[1] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_29_reg_3988_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_29_reg_3988_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_3988[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\icmp_ln899_29_reg_3988_reg[0]_2 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_29_reg_3988[0]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_29_reg_3988[0]_i_11 
       (.I0(\q0_reg[7]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_29_reg_3988[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_3988[0]_i_12 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\icmp_ln899_29_reg_3988_reg[0]_i_2_0 ),
        .O(\icmp_ln899_29_reg_3988[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_3988[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\icmp_ln899_29_reg_3988[0]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_29_reg_3988[0]_i_15 
       (.I0(\q0_reg[7]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .I2(accu_0_2_V_fu_1981_p2[4]),
        .O(\icmp_ln899_29_reg_3988[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_3988[0]_i_16 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\icmp_ln899_29_reg_3988_reg[0]_i_2_0 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_29_reg_3988[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_3988[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_29_reg_3988[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_3988[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\icmp_ln899_29_reg_3988[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_3988[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\icmp_ln899_29_reg_3988_reg[0]_2 ),
        .O(\icmp_ln899_29_reg_3988[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_3988[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\icmp_ln899_29_reg_3988[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_29_reg_3988_reg[0]_i_1 
       (.CI(\icmp_ln899_29_reg_3988_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_29_reg_3988_reg[0]_i_1_n_2 ,\icmp_ln899_29_reg_3988_reg[0]_i_1_n_3 ,\icmp_ln899_29_reg_3988_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_29_reg_3988_reg[0]_0 ,\icmp_ln899_29_reg_3988[0]_i_5_n_1 ,\icmp_ln899_29_reg_3988[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_29_reg_3988_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_29_reg_3988_reg[0]_1 ,\icmp_ln899_29_reg_3988[0]_i_9_n_1 ,\icmp_ln899_29_reg_3988[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_29_reg_3988_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_29_reg_3988_reg[0]_i_2_n_1 ,\icmp_ln899_29_reg_3988_reg[0]_i_2_n_2 ,\icmp_ln899_29_reg_3988_reg[0]_i_2_n_3 ,\icmp_ln899_29_reg_3988_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_29_reg_3988[0]_i_11_n_1 ,\icmp_ln899_29_reg_3988[0]_i_12_n_1 ,DI,\icmp_ln899_29_reg_3988[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_29_reg_3988_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_29_reg_3988[0]_i_15_n_1 ,\icmp_ln899_29_reg_3988[0]_i_16_n_1 ,\icmp_ln899_29_reg_3988_reg[0] ,\icmp_ln899_29_reg_3988[0]_i_18_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h256A)) 
    \q0[0]_i_1__12 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[7]_3 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[0]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h274A)) 
    \q0[10]_i_1__9 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[10]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h5944)) 
    \q0[11]_i_1__3 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[11]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \q0[3]_i_1__5 
       (.I0(\q0_reg[1]_0 ),
        .I1(\q0_reg[1]_1 ),
        .I2(\q0_reg[1]_2 ),
        .I3(\q0_reg[1]_3 ),
        .O(\nf_assign_fu_262_reg[1]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \q0[7]_i_1__20 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_2 ),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[0]_0 ),
        .O(\q0[7]_i_1__20_n_1 ));
  LUT4 #(
    .INIT(16'hDBA5)) 
    \q0[8]_i_1__20 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[1]_2 ),
        .I2(\q0_reg[8]_0 ),
        .I3(\q0_reg[7]_1 ),
        .O(\q0[8]_i_1__20_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__12_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__9_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__3_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(1'b0));
  FDSE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\nf_assign_fu_262_reg[1]_rep ),
        .Q(\q0_reg_n_1_[1] ),
        .S(\q0_reg[1]_4 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__20_n_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__20_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa
   (\q0_reg[8] ,
    \q0_reg[8]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    \q0_reg[8]_3 ,
    \q0_reg[8]_4 ,
    accu_0_2_V_fu_1981_p2,
    \icmp_ln899_30_reg_3993_reg[0] );
  output [0:0]\q0_reg[8] ;
  output [0:0]\q0_reg[8]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[8]_1 ;
  input \q0_reg[8]_2 ;
  input \q0_reg[8]_3 ;
  input \q0_reg[8]_4 ;
  input [1:0]accu_0_2_V_fu_1981_p2;
  input \icmp_ln899_30_reg_3993_reg[0] ;

  wire [1:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire \icmp_ln899_30_reg_3993_reg[0] ;
  wire [0:0]\q0_reg[8] ;
  wire [0:0]\q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[8]_3 ;
  wire \q0_reg[8]_4 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom_U
       (.accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_30_reg_3993_reg[0] (\icmp_ln899_30_reg_3993_reg[0] ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .\q0_reg[8]_3 (\q0_reg[8]_2 ),
        .\q0_reg[8]_4 (\q0_reg[8]_3 ),
        .\q0_reg[8]_5 (\q0_reg[8]_4 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa_rom
   (\q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[8]_2 ,
    \q0_reg[8]_3 ,
    \q0_reg[8]_4 ,
    \q0_reg[8]_5 ,
    accu_0_2_V_fu_1981_p2,
    \icmp_ln899_30_reg_3993_reg[0] );
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]\q0_reg[8]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[8]_2 ;
  input \q0_reg[8]_3 ;
  input \q0_reg[8]_4 ;
  input \q0_reg[8]_5 ;
  input [1:0]accu_0_2_V_fu_1981_p2;
  input \icmp_ln899_30_reg_3993_reg[0] ;

  wire [1:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire \icmp_ln899_30_reg_3993_reg[0] ;
  wire \q0[8]_i_1__3_n_1 ;
  wire [0:0]\q0_reg[8]_0 ;
  wire [0:0]\q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[8]_3 ;
  wire \q0_reg[8]_4 ;
  wire \q0_reg[8]_5 ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_3993[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(\icmp_ln899_30_reg_3993_reg[0] ),
        .I3(accu_0_2_V_fu_1981_p2[1]),
        .O(\q0_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_3993[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .I3(\icmp_ln899_30_reg_3993_reg[0] ),
        .O(\q0_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hD0D5)) 
    \q0[8]_i_1__3 
       (.I0(\q0_reg[8]_2 ),
        .I1(\q0_reg[8]_3 ),
        .I2(\q0_reg[8]_4 ),
        .I3(\q0_reg[8]_5 ),
        .O(\q0[8]_i_1__3_n_1 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__3_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk
   (\q0_reg[9] ,
    \q0_reg[6] ,
    \q0_reg[6]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    DI,
    \q0_reg[6]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_2_V_fu_1981_p2,
    \q0_reg[9]_2 ,
    \q0_reg[9]_3 ,
    \q0_reg[9]_4 ,
    \q0_reg[9]_5 ,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    \q0_reg[6]_4 ,
    S,
    \icmp_ln899_30_reg_3993_reg[0]_i_2 ,
    \icmp_ln899_30_reg_3993_reg[0] ,
    \icmp_ln899_29_reg_3988_reg[0]_i_2 );
  output \q0_reg[9] ;
  output [0:0]\q0_reg[6] ;
  output [0:0]\q0_reg[6]_0 ;
  output [0:0]\q0_reg[9]_0 ;
  output [0:0]\q0_reg[9]_1 ;
  output [0:0]DI;
  output [0:0]\q0_reg[6]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [9:0]accu_0_2_V_fu_1981_p2;
  input \q0_reg[9]_2 ;
  input \q0_reg[9]_3 ;
  input \q0_reg[9]_4 ;
  input \q0_reg[9]_5 ;
  input \q0_reg[6]_2 ;
  input \q0_reg[6]_3 ;
  input \q0_reg[6]_4 ;
  input [0:0]S;
  input \icmp_ln899_30_reg_3993_reg[0]_i_2 ;
  input \icmp_ln899_30_reg_3993_reg[0] ;
  input \icmp_ln899_29_reg_3988_reg[0]_i_2 ;

  wire [0:0]DI;
  wire [0:0]S;
  wire [9:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_2 ;
  wire \icmp_ln899_30_reg_3993_reg[0] ;
  wire \icmp_ln899_30_reg_3993_reg[0]_i_2 ;
  wire [0:0]\q0_reg[6] ;
  wire [0:0]\q0_reg[6]_0 ;
  wire [0:0]\q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[6]_4 ;
  wire \q0_reg[9] ;
  wire [0:0]\q0_reg[9]_0 ;
  wire [0:0]\q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire \q0_reg[9]_4 ;
  wire \q0_reg[9]_5 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom_U
       (.DI(DI),
        .S(S),
        .accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_29_reg_3988_reg[0]_i_2 (\icmp_ln899_29_reg_3988_reg[0]_i_2 ),
        .\icmp_ln899_30_reg_3993_reg[0] (\icmp_ln899_30_reg_3993_reg[0] ),
        .\icmp_ln899_30_reg_3993_reg[0]_i_2_0 (\icmp_ln899_30_reg_3993_reg[0]_i_2 ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (\q0_reg[6]_1 ),
        .\q0_reg[6]_3 (\q0_reg[6]_2 ),
        .\q0_reg[6]_4 (\q0_reg[6]_3 ),
        .\q0_reg[6]_5 (\q0_reg[6]_4 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .\q0_reg[9]_3 (\q0_reg[9]_2 ),
        .\q0_reg[9]_4 (\q0_reg[9]_3 ),
        .\q0_reg[9]_5 (\q0_reg[9]_4 ),
        .\q0_reg[9]_6 (\q0_reg[9]_5 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk_rom
   (\q0_reg[9]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    DI,
    \q0_reg[6]_2 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_2_V_fu_1981_p2,
    \q0_reg[9]_3 ,
    \q0_reg[9]_4 ,
    \q0_reg[9]_5 ,
    \q0_reg[9]_6 ,
    \q0_reg[6]_3 ,
    \q0_reg[6]_4 ,
    \q0_reg[6]_5 ,
    S,
    \icmp_ln899_30_reg_3993_reg[0]_i_2_0 ,
    \icmp_ln899_30_reg_3993_reg[0] ,
    \icmp_ln899_29_reg_3988_reg[0]_i_2 );
  output \q0_reg[9]_0 ;
  output [0:0]\q0_reg[6]_0 ;
  output [0:0]\q0_reg[6]_1 ;
  output [0:0]\q0_reg[9]_1 ;
  output [0:0]\q0_reg[9]_2 ;
  output [0:0]DI;
  output [0:0]\q0_reg[6]_2 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [9:0]accu_0_2_V_fu_1981_p2;
  input \q0_reg[9]_3 ;
  input \q0_reg[9]_4 ;
  input \q0_reg[9]_5 ;
  input \q0_reg[9]_6 ;
  input \q0_reg[6]_3 ;
  input \q0_reg[6]_4 ;
  input \q0_reg[6]_5 ;
  input [0:0]S;
  input \icmp_ln899_30_reg_3993_reg[0]_i_2_0 ;
  input \icmp_ln899_30_reg_3993_reg[0] ;
  input \icmp_ln899_29_reg_3988_reg[0]_i_2 ;

  wire [0:0]DI;
  wire [0:0]S;
  wire [9:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire \icmp_ln899_29_reg_3988_reg[0]_i_2 ;
  wire \icmp_ln899_30_reg_3993[0]_i_11_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_12_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_13_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_14_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_15_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_16_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_17_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_18_n_1 ;
  wire \icmp_ln899_30_reg_3993_reg[0] ;
  wire \icmp_ln899_30_reg_3993_reg[0]_i_2_0 ;
  wire \icmp_ln899_30_reg_3993_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_30_reg_3993_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_30_reg_3993_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_31_reg_3998[0]_i_11_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_12_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_13_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_14_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_16_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_17_n_1 ;
  wire \icmp_ln899_31_reg_3998_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_31_reg_3998_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_31_reg_3998_reg[0]_i_2_n_4 ;
  wire \q0[6]_i_1__6_n_1 ;
  wire \q0[9]_i_1__3_n_1 ;
  wire [0:0]\q0_reg[6]_0 ;
  wire [0:0]\q0_reg[6]_1 ;
  wire [0:0]\q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[6]_4 ;
  wire \q0_reg[6]_5 ;
  wire \q0_reg[9]_0 ;
  wire [0:0]\q0_reg[9]_1 ;
  wire [0:0]\q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire \q0_reg[9]_4 ;
  wire \q0_reg[9]_5 ;
  wire \q0_reg[9]_6 ;
  wire \q0_reg_n_1_[6] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_30_reg_3993_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_31_reg_3998_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_3988[0]_i_13 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\icmp_ln899_29_reg_3988_reg[0]_i_2 ),
        .O(DI));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_3988[0]_i_17 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\icmp_ln899_29_reg_3988_reg[0]_i_2 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\q0_reg[6]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_3993[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\icmp_ln899_30_reg_3993_reg[0]_i_2_0 ),
        .O(\icmp_ln899_30_reg_3993[0]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_30_reg_3993[0]_i_12 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_30_reg_3993[0]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_30_reg_3993[0]_i_13 
       (.I0(accu_0_2_V_fu_1981_p2[2]),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .I2(\q0_reg_n_1_[6] ),
        .O(\icmp_ln899_30_reg_3993[0]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_30_reg_3993[0]_i_14 
       (.I0(accu_0_2_V_fu_1981_p2[0]),
        .I1(\q0_reg[9]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_30_reg_3993[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_3993[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\icmp_ln899_30_reg_3993_reg[0]_i_2_0 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_30_reg_3993[0]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_30_reg_3993[0]_i_16 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .I2(accu_0_2_V_fu_1981_p2[4]),
        .O(\icmp_ln899_30_reg_3993[0]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_30_reg_3993[0]_i_17 
       (.I0(accu_0_2_V_fu_1981_p2[2]),
        .I1(\q0_reg_n_1_[6] ),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_30_reg_3993[0]_i_17_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_30_reg_3993[0]_i_18 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_30_reg_3993[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_3993[0]_i_5 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\icmp_ln899_30_reg_3993_reg[0] ),
        .O(\q0_reg[9]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_3993[0]_i_9 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\icmp_ln899_30_reg_3993_reg[0] ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\q0_reg[9]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_30_reg_3993_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[6]_0 ,\icmp_ln899_30_reg_3993_reg[0]_i_2_n_2 ,\icmp_ln899_30_reg_3993_reg[0]_i_2_n_3 ,\icmp_ln899_30_reg_3993_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_30_reg_3993[0]_i_11_n_1 ,\icmp_ln899_30_reg_3993[0]_i_12_n_1 ,\icmp_ln899_30_reg_3993[0]_i_13_n_1 ,\icmp_ln899_30_reg_3993[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_30_reg_3993_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_30_reg_3993[0]_i_15_n_1 ,\icmp_ln899_30_reg_3993[0]_i_16_n_1 ,\icmp_ln899_30_reg_3993[0]_i_17_n_1 ,\icmp_ln899_30_reg_3993[0]_i_18_n_1 }));
  LUT3 #(
    .INIT(8'h2F)) 
    \icmp_ln899_31_reg_3998[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_31_reg_3998[0]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_31_reg_3998[0]_i_12 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_31_reg_3998[0]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_31_reg_3998[0]_i_13 
       (.I0(accu_0_2_V_fu_1981_p2[0]),
        .I1(\q0_reg[9]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_31_reg_3998[0]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \icmp_ln899_31_reg_3998[0]_i_14 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_31_reg_3998[0]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_31_reg_3998[0]_i_16 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .I2(accu_0_2_V_fu_1981_p2[2]),
        .O(\icmp_ln899_31_reg_3998[0]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_31_reg_3998[0]_i_17 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_31_reg_3998[0]_i_17_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_31_reg_3998_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[6]_1 ,\icmp_ln899_31_reg_3998_reg[0]_i_2_n_2 ,\icmp_ln899_31_reg_3998_reg[0]_i_2_n_3 ,\icmp_ln899_31_reg_3998_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_31_reg_3998[0]_i_11_n_1 ,1'b0,\icmp_ln899_31_reg_3998[0]_i_12_n_1 ,\icmp_ln899_31_reg_3998[0]_i_13_n_1 }),
        .O(\NLW_icmp_ln899_31_reg_3998_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_31_reg_3998[0]_i_14_n_1 ,S,\icmp_ln899_31_reg_3998[0]_i_16_n_1 ,\icmp_ln899_31_reg_3998[0]_i_17_n_1 }));
  LUT4 #(
    .INIT(16'h0400)) 
    \q0[6]_i_1__6 
       (.I0(\q0_reg[6]_3 ),
        .I1(\q0_reg[9]_5 ),
        .I2(\q0_reg[6]_4 ),
        .I3(\q0_reg[6]_5 ),
        .O(\q0[6]_i_1__6_n_1 ));
  LUT4 #(
    .INIT(16'h3F22)) 
    \q0[9]_i_1__3 
       (.I0(\q0_reg[9]_3 ),
        .I1(\q0_reg[9]_4 ),
        .I2(\q0_reg[9]_5 ),
        .I3(\q0_reg[9]_6 ),
        .O(\q0[9]_i_1__3_n_1 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__6_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__3_n_1 ),
        .Q(\q0_reg[9]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu
   (\q0_reg[14] ,
    \q0_reg[15] ,
    S,
    DI,
    O,
    \q0_reg[14]_0 ,
    \icmp_ln899_34_reg_4013_reg[0]_i_1 ,
    \xor_ln899_36_reg_4023_reg[0]_i_2 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[14]_5 ,
    \q0_reg[14]_6 ,
    \q0_reg[14]_7 ,
    \q0_reg[14]_8 ,
    \q0_reg[14]_9 ,
    \q0_reg[14]_10 ,
    \q0_reg[14]_11 ,
    \q0_reg[14]_12 ,
    \q0_reg[14]_13 ,
    \q0_reg[14]_14 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_2_V_fu_1981_p2,
    \q0_reg[15]_0 ,
    \q0_reg[15]_1 ,
    \q0_reg[15]_2 ,
    \q0_reg[15]_3 ,
    CO,
    \xor_ln899_37_reg_4028_reg[0] ,
    \xor_ln899_37_reg_4028_reg[0]_0 ,
    \icmp_ln899_34_reg_4013_reg[0] ,
    \icmp_ln899_34_reg_4013_reg[0]_0 ,
    \xor_ln899_36_reg_4023_reg[0] ,
    \xor_ln899_36_reg_4023_reg[0]_0 ,
    \xor_ln899_36_reg_4023_reg[0]_1 ,
    \icmp_ln899_38_reg_4033_reg[0] ,
    \icmp_ln899_38_reg_4033_reg[0]_0 ,
    \icmp_ln899_38_reg_4033_reg[0]_1 ,
    \icmp_ln899_40_reg_4043_reg[0] ,
    \icmp_ln899_40_reg_4043_reg[0]_0 ,
    \icmp_ln899_40_reg_4043_reg[0]_1 ,
    \icmp_ln899_30_reg_3993_reg[0] ,
    \icmp_ln899_30_reg_3993_reg[0]_0 ,
    \icmp_ln899_30_reg_3993_reg[0]_1 ,
    \icmp_ln899_31_reg_3998_reg[0] ,
    \icmp_ln899_41_reg_4048_reg[0] ,
    \icmp_ln899_38_reg_4033_reg[0]_i_2 ,
    \icmp_ln899_31_reg_3998_reg[0]_0 ,
    \icmp_ln899_40_reg_4043_reg[0]_2 );
  output \q0_reg[14] ;
  output \q0_reg[15] ;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]O;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\icmp_ln899_34_reg_4013_reg[0]_i_1 ;
  output [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[14]_3 ;
  output [0:0]\q0_reg[14]_4 ;
  output [1:0]\q0_reg[14]_5 ;
  output [1:0]\q0_reg[14]_6 ;
  output [0:0]\q0_reg[14]_7 ;
  output [0:0]\q0_reg[14]_8 ;
  output [1:0]\q0_reg[14]_9 ;
  output [1:0]\q0_reg[14]_10 ;
  output [0:0]\q0_reg[14]_11 ;
  output [0:0]\q0_reg[14]_12 ;
  output [0:0]\q0_reg[14]_13 ;
  output [0:0]\q0_reg[14]_14 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [9:0]accu_0_2_V_fu_1981_p2;
  input \q0_reg[15]_0 ;
  input \q0_reg[15]_1 ;
  input \q0_reg[15]_2 ;
  input \q0_reg[15]_3 ;
  input [0:0]CO;
  input [0:0]\xor_ln899_37_reg_4028_reg[0] ;
  input [0:0]\xor_ln899_37_reg_4028_reg[0]_0 ;
  input [0:0]\icmp_ln899_34_reg_4013_reg[0] ;
  input [2:0]\icmp_ln899_34_reg_4013_reg[0]_0 ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0] ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0]_0 ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0]_1 ;
  input [0:0]\icmp_ln899_38_reg_4033_reg[0] ;
  input [1:0]\icmp_ln899_38_reg_4033_reg[0]_0 ;
  input [1:0]\icmp_ln899_38_reg_4033_reg[0]_1 ;
  input [0:0]\icmp_ln899_40_reg_4043_reg[0] ;
  input [1:0]\icmp_ln899_40_reg_4043_reg[0]_0 ;
  input [1:0]\icmp_ln899_40_reg_4043_reg[0]_1 ;
  input [0:0]\icmp_ln899_30_reg_3993_reg[0] ;
  input [1:0]\icmp_ln899_30_reg_3993_reg[0]_0 ;
  input [1:0]\icmp_ln899_30_reg_3993_reg[0]_1 ;
  input [0:0]\icmp_ln899_31_reg_3998_reg[0] ;
  input \icmp_ln899_41_reg_4048_reg[0] ;
  input \icmp_ln899_38_reg_4033_reg[0]_i_2 ;
  input \icmp_ln899_31_reg_3998_reg[0]_0 ;
  input \icmp_ln899_40_reg_4043_reg[0]_2 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [9:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_30_reg_3993_reg[0] ;
  wire [1:0]\icmp_ln899_30_reg_3993_reg[0]_0 ;
  wire [1:0]\icmp_ln899_30_reg_3993_reg[0]_1 ;
  wire [0:0]\icmp_ln899_31_reg_3998_reg[0] ;
  wire \icmp_ln899_31_reg_3998_reg[0]_0 ;
  wire [0:0]\icmp_ln899_34_reg_4013_reg[0] ;
  wire [2:0]\icmp_ln899_34_reg_4013_reg[0]_0 ;
  wire [0:0]\icmp_ln899_34_reg_4013_reg[0]_i_1 ;
  wire [0:0]\icmp_ln899_38_reg_4033_reg[0] ;
  wire [1:0]\icmp_ln899_38_reg_4033_reg[0]_0 ;
  wire [1:0]\icmp_ln899_38_reg_4033_reg[0]_1 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_40_reg_4043_reg[0] ;
  wire [1:0]\icmp_ln899_40_reg_4043_reg[0]_0 ;
  wire [1:0]\icmp_ln899_40_reg_4043_reg[0]_1 ;
  wire \icmp_ln899_40_reg_4043_reg[0]_2 ;
  wire \icmp_ln899_41_reg_4048_reg[0] ;
  wire \q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [1:0]\q0_reg[14]_10 ;
  wire [0:0]\q0_reg[14]_11 ;
  wire [0:0]\q0_reg[14]_12 ;
  wire [0:0]\q0_reg[14]_13 ;
  wire [0:0]\q0_reg[14]_14 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[14]_3 ;
  wire [0:0]\q0_reg[14]_4 ;
  wire [1:0]\q0_reg[14]_5 ;
  wire [1:0]\q0_reg[14]_6 ;
  wire [0:0]\q0_reg[14]_7 ;
  wire [0:0]\q0_reg[14]_8 ;
  wire [1:0]\q0_reg[14]_9 ;
  wire \q0_reg[15] ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[15]_1 ;
  wire \q0_reg[15]_2 ;
  wire \q0_reg[15]_3 ;
  wire threshs_m_thresholds_10_ce0;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0] ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_0 ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_1 ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2 ;
  wire [0:0]\xor_ln899_37_reg_4028_reg[0] ;
  wire [0:0]\xor_ln899_37_reg_4028_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .S(S),
        .accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_30_reg_3993_reg[0] (\icmp_ln899_30_reg_3993_reg[0] ),
        .\icmp_ln899_30_reg_3993_reg[0]_0 (\icmp_ln899_30_reg_3993_reg[0]_0 ),
        .\icmp_ln899_30_reg_3993_reg[0]_1 (\icmp_ln899_30_reg_3993_reg[0]_1 ),
        .\icmp_ln899_31_reg_3998_reg[0] (\icmp_ln899_31_reg_3998_reg[0] ),
        .\icmp_ln899_31_reg_3998_reg[0]_0 (\icmp_ln899_31_reg_3998_reg[0]_0 ),
        .\icmp_ln899_34_reg_4013_reg[0] (\icmp_ln899_34_reg_4013_reg[0] ),
        .\icmp_ln899_34_reg_4013_reg[0]_0 (\icmp_ln899_34_reg_4013_reg[0]_0 ),
        .\icmp_ln899_34_reg_4013_reg[0]_i_1_0 (\icmp_ln899_34_reg_4013_reg[0]_i_1 ),
        .\icmp_ln899_38_reg_4033_reg[0] (\icmp_ln899_38_reg_4033_reg[0] ),
        .\icmp_ln899_38_reg_4033_reg[0]_0 (\icmp_ln899_38_reg_4033_reg[0]_0 ),
        .\icmp_ln899_38_reg_4033_reg[0]_1 (\icmp_ln899_38_reg_4033_reg[0]_1 ),
        .\icmp_ln899_38_reg_4033_reg[0]_i_2 (\icmp_ln899_38_reg_4033_reg[0]_i_2 ),
        .\icmp_ln899_40_reg_4043_reg[0] (\icmp_ln899_40_reg_4043_reg[0] ),
        .\icmp_ln899_40_reg_4043_reg[0]_0 (\icmp_ln899_40_reg_4043_reg[0]_0 ),
        .\icmp_ln899_40_reg_4043_reg[0]_1 (\icmp_ln899_40_reg_4043_reg[0]_1 ),
        .\icmp_ln899_40_reg_4043_reg[0]_2 (\icmp_ln899_40_reg_4043_reg[0]_2 ),
        .\icmp_ln899_41_reg_4048_reg[0] (\icmp_ln899_41_reg_4048_reg[0] ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[14]_10 (\q0_reg[14]_9 ),
        .\q0_reg[14]_11 (\q0_reg[14]_10 ),
        .\q0_reg[14]_12 (\q0_reg[14]_11 ),
        .\q0_reg[14]_13 (\q0_reg[14]_12 ),
        .\q0_reg[14]_14 (\q0_reg[14]_13 ),
        .\q0_reg[14]_15 (\q0_reg[14]_14 ),
        .\q0_reg[14]_2 (\q0_reg[14]_1 ),
        .\q0_reg[14]_3 (\q0_reg[14]_2 ),
        .\q0_reg[14]_4 (\q0_reg[14]_3 ),
        .\q0_reg[14]_5 (\q0_reg[14]_4 ),
        .\q0_reg[14]_6 (\q0_reg[14]_5 ),
        .\q0_reg[14]_7 (\q0_reg[14]_6 ),
        .\q0_reg[14]_8 (\q0_reg[14]_7 ),
        .\q0_reg[14]_9 (\q0_reg[14]_8 ),
        .\q0_reg[15]_0 (\q0_reg[15] ),
        .\q0_reg[15]_1 (\q0_reg[15]_0 ),
        .\q0_reg[15]_2 (\q0_reg[15]_1 ),
        .\q0_reg[15]_3 (\q0_reg[15]_2 ),
        .\q0_reg[15]_4 (\q0_reg[15]_3 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_36_reg_4023_reg[0] (\xor_ln899_36_reg_4023_reg[0] ),
        .\xor_ln899_36_reg_4023_reg[0]_0 (\xor_ln899_36_reg_4023_reg[0]_0 ),
        .\xor_ln899_36_reg_4023_reg[0]_1 (\xor_ln899_36_reg_4023_reg[0]_1 ),
        .\xor_ln899_36_reg_4023_reg[0]_i_2_0 (\xor_ln899_36_reg_4023_reg[0]_i_2 ),
        .\xor_ln899_37_reg_4028_reg[0] (\xor_ln899_37_reg_4028_reg[0] ),
        .\xor_ln899_37_reg_4028_reg[0]_0 (\xor_ln899_37_reg_4028_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu_rom
   (\q0_reg[14]_0 ,
    \q0_reg[15]_0 ,
    S,
    DI,
    O,
    \q0_reg[14]_1 ,
    \icmp_ln899_34_reg_4013_reg[0]_i_1_0 ,
    \xor_ln899_36_reg_4023_reg[0]_i_2_0 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[14]_5 ,
    \q0_reg[14]_6 ,
    \q0_reg[14]_7 ,
    \q0_reg[14]_8 ,
    \q0_reg[14]_9 ,
    \q0_reg[14]_10 ,
    \q0_reg[14]_11 ,
    \q0_reg[14]_12 ,
    \q0_reg[14]_13 ,
    \q0_reg[14]_14 ,
    \q0_reg[14]_15 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_2_V_fu_1981_p2,
    \q0_reg[15]_1 ,
    \q0_reg[15]_2 ,
    \q0_reg[15]_3 ,
    \q0_reg[15]_4 ,
    CO,
    \xor_ln899_37_reg_4028_reg[0] ,
    \xor_ln899_37_reg_4028_reg[0]_0 ,
    \icmp_ln899_34_reg_4013_reg[0] ,
    \icmp_ln899_34_reg_4013_reg[0]_0 ,
    \xor_ln899_36_reg_4023_reg[0] ,
    \xor_ln899_36_reg_4023_reg[0]_0 ,
    \xor_ln899_36_reg_4023_reg[0]_1 ,
    \icmp_ln899_38_reg_4033_reg[0] ,
    \icmp_ln899_38_reg_4033_reg[0]_0 ,
    \icmp_ln899_38_reg_4033_reg[0]_1 ,
    \icmp_ln899_40_reg_4043_reg[0] ,
    \icmp_ln899_40_reg_4043_reg[0]_0 ,
    \icmp_ln899_40_reg_4043_reg[0]_1 ,
    \icmp_ln899_30_reg_3993_reg[0] ,
    \icmp_ln899_30_reg_3993_reg[0]_0 ,
    \icmp_ln899_30_reg_3993_reg[0]_1 ,
    \icmp_ln899_31_reg_3998_reg[0] ,
    \icmp_ln899_41_reg_4048_reg[0] ,
    \icmp_ln899_38_reg_4033_reg[0]_i_2 ,
    \icmp_ln899_31_reg_3998_reg[0]_0 ,
    \icmp_ln899_40_reg_4043_reg[0]_2 );
  output \q0_reg[14]_0 ;
  output \q0_reg[15]_0 ;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]O;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\icmp_ln899_34_reg_4013_reg[0]_i_1_0 ;
  output [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2_0 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[14]_3 ;
  output [0:0]\q0_reg[14]_4 ;
  output [0:0]\q0_reg[14]_5 ;
  output [1:0]\q0_reg[14]_6 ;
  output [1:0]\q0_reg[14]_7 ;
  output [0:0]\q0_reg[14]_8 ;
  output [0:0]\q0_reg[14]_9 ;
  output [1:0]\q0_reg[14]_10 ;
  output [1:0]\q0_reg[14]_11 ;
  output [0:0]\q0_reg[14]_12 ;
  output [0:0]\q0_reg[14]_13 ;
  output [0:0]\q0_reg[14]_14 ;
  output [0:0]\q0_reg[14]_15 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [9:0]accu_0_2_V_fu_1981_p2;
  input \q0_reg[15]_1 ;
  input \q0_reg[15]_2 ;
  input \q0_reg[15]_3 ;
  input \q0_reg[15]_4 ;
  input [0:0]CO;
  input [0:0]\xor_ln899_37_reg_4028_reg[0] ;
  input [0:0]\xor_ln899_37_reg_4028_reg[0]_0 ;
  input [0:0]\icmp_ln899_34_reg_4013_reg[0] ;
  input [2:0]\icmp_ln899_34_reg_4013_reg[0]_0 ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0] ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0]_0 ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0]_1 ;
  input [0:0]\icmp_ln899_38_reg_4033_reg[0] ;
  input [1:0]\icmp_ln899_38_reg_4033_reg[0]_0 ;
  input [1:0]\icmp_ln899_38_reg_4033_reg[0]_1 ;
  input [0:0]\icmp_ln899_40_reg_4043_reg[0] ;
  input [1:0]\icmp_ln899_40_reg_4043_reg[0]_0 ;
  input [1:0]\icmp_ln899_40_reg_4043_reg[0]_1 ;
  input [0:0]\icmp_ln899_30_reg_3993_reg[0] ;
  input [1:0]\icmp_ln899_30_reg_3993_reg[0]_0 ;
  input [1:0]\icmp_ln899_30_reg_3993_reg[0]_1 ;
  input [0:0]\icmp_ln899_31_reg_3998_reg[0] ;
  input \icmp_ln899_41_reg_4048_reg[0] ;
  input \icmp_ln899_38_reg_4033_reg[0]_i_2 ;
  input \icmp_ln899_31_reg_3998_reg[0]_0 ;
  input \icmp_ln899_40_reg_4043_reg[0]_2 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]S;
  wire [9:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire \icmp_ln899_30_reg_3993[0]_i_3_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_4_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_7_n_1 ;
  wire \icmp_ln899_30_reg_3993[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_30_reg_3993_reg[0] ;
  wire [1:0]\icmp_ln899_30_reg_3993_reg[0]_0 ;
  wire [1:0]\icmp_ln899_30_reg_3993_reg[0]_1 ;
  wire \icmp_ln899_30_reg_3993_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_30_reg_3993_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_30_reg_3993_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_31_reg_3998[0]_i_10_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_3_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_4_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_5_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_6_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_7_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_8_n_1 ;
  wire \icmp_ln899_31_reg_3998[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_31_reg_3998_reg[0] ;
  wire \icmp_ln899_31_reg_3998_reg[0]_0 ;
  wire \icmp_ln899_31_reg_3998_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_31_reg_3998_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_31_reg_3998_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_34_reg_4013[0]_i_10_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_12_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_16_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_3_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_4_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_5_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_6_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_7_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_8_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_34_reg_4013_reg[0] ;
  wire [2:0]\icmp_ln899_34_reg_4013_reg[0]_0 ;
  wire [0:0]\icmp_ln899_34_reg_4013_reg[0]_i_1_0 ;
  wire \icmp_ln899_34_reg_4013_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_34_reg_4013_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_34_reg_4013_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_34_reg_4013_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_34_reg_4013_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_34_reg_4013_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_34_reg_4013_reg[0]_i_2_n_4 ;
  wire icmp_ln899_36_fu_2283_p2;
  wire icmp_ln899_37_fu_2295_p2;
  wire \icmp_ln899_38_reg_4033[0]_i_3_n_1 ;
  wire \icmp_ln899_38_reg_4033[0]_i_4_n_1 ;
  wire \icmp_ln899_38_reg_4033[0]_i_7_n_1 ;
  wire \icmp_ln899_38_reg_4033[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_38_reg_4033_reg[0] ;
  wire [1:0]\icmp_ln899_38_reg_4033_reg[0]_0 ;
  wire [1:0]\icmp_ln899_38_reg_4033_reg[0]_1 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_2 ;
  wire \icmp_ln899_40_reg_4043[0]_i_3_n_1 ;
  wire \icmp_ln899_40_reg_4043[0]_i_5_n_1 ;
  wire \icmp_ln899_40_reg_4043[0]_i_7_n_1 ;
  wire \icmp_ln899_40_reg_4043[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_40_reg_4043_reg[0] ;
  wire [1:0]\icmp_ln899_40_reg_4043_reg[0]_0 ;
  wire [1:0]\icmp_ln899_40_reg_4043_reg[0]_1 ;
  wire \icmp_ln899_40_reg_4043_reg[0]_2 ;
  wire \icmp_ln899_40_reg_4043_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_40_reg_4043_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_40_reg_4043_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_41_reg_4048_reg[0] ;
  wire \q0[14]_i_1__1_n_1 ;
  wire \q0[15]_i_1__0_n_1 ;
  wire \q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [1:0]\q0_reg[14]_10 ;
  wire [1:0]\q0_reg[14]_11 ;
  wire [0:0]\q0_reg[14]_12 ;
  wire [0:0]\q0_reg[14]_13 ;
  wire [0:0]\q0_reg[14]_14 ;
  wire [0:0]\q0_reg[14]_15 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[14]_3 ;
  wire [0:0]\q0_reg[14]_4 ;
  wire [0:0]\q0_reg[14]_5 ;
  wire [1:0]\q0_reg[14]_6 ;
  wire [1:0]\q0_reg[14]_7 ;
  wire [0:0]\q0_reg[14]_8 ;
  wire [0:0]\q0_reg[14]_9 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[15]_1 ;
  wire \q0_reg[15]_2 ;
  wire \q0_reg[15]_3 ;
  wire \q0_reg[15]_4 ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_36_reg_4023[0]_i_10_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_4_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_5_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_6_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_8_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_9_n_1 ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0] ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_0 ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_1 ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2_0 ;
  wire \xor_ln899_36_reg_4023_reg[0]_i_2_n_2 ;
  wire \xor_ln899_36_reg_4023_reg[0]_i_2_n_3 ;
  wire \xor_ln899_36_reg_4023_reg[0]_i_2_n_4 ;
  wire \xor_ln899_37_reg_4028[0]_i_10_n_1 ;
  wire \xor_ln899_37_reg_4028[0]_i_4_n_1 ;
  wire \xor_ln899_37_reg_4028[0]_i_5_n_1 ;
  wire \xor_ln899_37_reg_4028[0]_i_6_n_1 ;
  wire \xor_ln899_37_reg_4028[0]_i_8_n_1 ;
  wire \xor_ln899_37_reg_4028[0]_i_9_n_1 ;
  wire [0:0]\xor_ln899_37_reg_4028_reg[0] ;
  wire [0:0]\xor_ln899_37_reg_4028_reg[0]_0 ;
  wire \xor_ln899_37_reg_4028_reg[0]_i_2_n_2 ;
  wire \xor_ln899_37_reg_4028_reg[0]_i_2_n_3 ;
  wire \xor_ln899_37_reg_4028_reg[0]_i_2_n_4 ;
  wire [3:0]\NLW_icmp_ln899_30_reg_3993_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_31_reg_3998_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_34_reg_4013_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_34_reg_4013_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_38_reg_4033_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_40_reg_4043_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_35_reg_4018_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_35_reg_4018_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_36_reg_4023_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_36_reg_4023_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_36_reg_4023_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_37_reg_4028_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_37_reg_4028_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_37_reg_4028_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_3983[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\q0_reg[14]_15 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_3983[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_14 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_3988[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\q0_reg[14]_10 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_29_reg_3988[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_10 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_3988[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_11 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_29_reg_3988[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\q0_reg[14]_11 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_3993[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\icmp_ln899_30_reg_3993[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_30_reg_3993[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_30_reg_3993[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_3993[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_30_reg_3993[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_30_reg_3993[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_30_reg_3993[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_30_reg_3993_reg[0]_i_1 
       (.CI(\icmp_ln899_30_reg_3993_reg[0] ),
        .CO({\q0_reg[14]_4 ,\icmp_ln899_30_reg_3993_reg[0]_i_1_n_2 ,\icmp_ln899_30_reg_3993_reg[0]_i_1_n_3 ,\icmp_ln899_30_reg_3993_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_30_reg_3993[0]_i_3_n_1 ,\icmp_ln899_30_reg_3993[0]_i_4_n_1 ,\icmp_ln899_30_reg_3993_reg[0]_0 }),
        .O(\NLW_icmp_ln899_30_reg_3993_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_30_reg_3993[0]_i_7_n_1 ,\icmp_ln899_30_reg_3993[0]_i_8_n_1 ,\icmp_ln899_30_reg_3993_reg[0]_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_3998[0]_i_10 
       (.I0(\q0_reg[15]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\icmp_ln899_31_reg_3998_reg[0]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_31_reg_3998[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_3998[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\icmp_ln899_31_reg_3998[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_3998[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_31_reg_3998[0]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_31_reg_3998[0]_i_5 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .I2(\q0_reg[14]_0 ),
        .O(\icmp_ln899_31_reg_3998[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_31_reg_3998[0]_i_6 
       (.I0(\q0_reg[15]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\icmp_ln899_31_reg_3998_reg[0]_0 ),
        .O(\icmp_ln899_31_reg_3998[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_3998[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_31_reg_3998[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_31_reg_3998[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_31_reg_3998[0]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_31_reg_3998[0]_i_9 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(\q0_reg[14]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_31_reg_3998[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_31_reg_3998_reg[0]_i_1 
       (.CI(\icmp_ln899_31_reg_3998_reg[0] ),
        .CO({\q0_reg[14]_5 ,\icmp_ln899_31_reg_3998_reg[0]_i_1_n_2 ,\icmp_ln899_31_reg_3998_reg[0]_i_1_n_3 ,\icmp_ln899_31_reg_3998_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_31_reg_3998[0]_i_3_n_1 ,\icmp_ln899_31_reg_3998[0]_i_4_n_1 ,\icmp_ln899_31_reg_3998[0]_i_5_n_1 ,\icmp_ln899_31_reg_3998[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_31_reg_3998_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_31_reg_3998[0]_i_7_n_1 ,\icmp_ln899_31_reg_3998[0]_i_8_n_1 ,\icmp_ln899_31_reg_3998[0]_i_9_n_1 ,\icmp_ln899_31_reg_3998[0]_i_10_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_4013[0]_i_10 
       (.I0(\q0_reg[15]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\q0_reg[14]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_34_reg_4013[0]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_34_reg_4013[0]_i_12 
       (.I0(accu_0_2_V_fu_1981_p2[0]),
        .I1(\q0_reg[14]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_34_reg_4013[0]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_34_reg_4013[0]_i_16 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_34_reg_4013[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_4013[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\icmp_ln899_34_reg_4013[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_4013[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_34_reg_4013[0]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_34_reg_4013[0]_i_5 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .I2(\q0_reg[14]_0 ),
        .O(\icmp_ln899_34_reg_4013[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_34_reg_4013[0]_i_6 
       (.I0(\q0_reg[15]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\q0_reg[14]_0 ),
        .O(\icmp_ln899_34_reg_4013[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_4013[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_34_reg_4013[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_34_reg_4013[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_34_reg_4013[0]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_34_reg_4013[0]_i_9 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(\q0_reg[14]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_34_reg_4013[0]_i_9_n_1 ));
  CARRY4 \icmp_ln899_34_reg_4013_reg[0]_i_1 
       (.CI(\icmp_ln899_34_reg_4013_reg[0]_i_2_n_1 ),
        .CO({\q0_reg[14]_1 ,\icmp_ln899_34_reg_4013_reg[0]_i_1_n_2 ,\icmp_ln899_34_reg_4013_reg[0]_i_1_n_3 ,\icmp_ln899_34_reg_4013_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_34_reg_4013[0]_i_3_n_1 ,\icmp_ln899_34_reg_4013[0]_i_4_n_1 ,\icmp_ln899_34_reg_4013[0]_i_5_n_1 ,\icmp_ln899_34_reg_4013[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_34_reg_4013_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_34_reg_4013[0]_i_7_n_1 ,\icmp_ln899_34_reg_4013[0]_i_8_n_1 ,\icmp_ln899_34_reg_4013[0]_i_9_n_1 ,\icmp_ln899_34_reg_4013[0]_i_10_n_1 }));
  CARRY4 \icmp_ln899_34_reg_4013_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_34_reg_4013_reg[0]_i_2_n_1 ,\icmp_ln899_34_reg_4013_reg[0]_i_2_n_2 ,\icmp_ln899_34_reg_4013_reg[0]_i_2_n_3 ,\icmp_ln899_34_reg_4013_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_34_reg_4013_reg[0] ,1'b0,1'b0,\icmp_ln899_34_reg_4013[0]_i_12_n_1 }),
        .O(\NLW_icmp_ln899_34_reg_4013_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_34_reg_4013_reg[0]_0 ,\icmp_ln899_34_reg_4013[0]_i_16_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_4033[0]_i_13 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .I3(\icmp_ln899_38_reg_4033_reg[0]_i_2 ),
        .O(\q0_reg[14]_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_4033[0]_i_17 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(\icmp_ln899_38_reg_4033_reg[0]_i_2 ),
        .I3(accu_0_2_V_fu_1981_p2[1]),
        .O(\q0_reg[14]_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_4033[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\icmp_ln899_38_reg_4033[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_4033[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_38_reg_4033[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_4033[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_38_reg_4033[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_4033[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_38_reg_4033[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_38_reg_4033_reg[0]_i_1 
       (.CI(\icmp_ln899_38_reg_4033_reg[0] ),
        .CO({\q0_reg[14]_2 ,\icmp_ln899_38_reg_4033_reg[0]_i_1_n_2 ,\icmp_ln899_38_reg_4033_reg[0]_i_1_n_3 ,\icmp_ln899_38_reg_4033_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_38_reg_4033[0]_i_3_n_1 ,\icmp_ln899_38_reg_4033[0]_i_4_n_1 ,\icmp_ln899_38_reg_4033_reg[0]_0 }),
        .O(\NLW_icmp_ln899_38_reg_4033_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_38_reg_4033[0]_i_7_n_1 ,\icmp_ln899_38_reg_4033[0]_i_8_n_1 ,\icmp_ln899_38_reg_4033_reg[0]_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_4038[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\q0_reg[14]_13 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_4038[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_12 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_4043[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\icmp_ln899_40_reg_4043[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_4043[0]_i_5 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .I3(\icmp_ln899_40_reg_4043_reg[0]_2 ),
        .O(\icmp_ln899_40_reg_4043[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_4043[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_40_reg_4043[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_4043[0]_i_9 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(\icmp_ln899_40_reg_4043_reg[0]_2 ),
        .I3(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_40_reg_4043[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_40_reg_4043_reg[0]_i_1 
       (.CI(\icmp_ln899_40_reg_4043_reg[0] ),
        .CO({\q0_reg[14]_3 ,\icmp_ln899_40_reg_4043_reg[0]_i_1_n_2 ,\icmp_ln899_40_reg_4043_reg[0]_i_1_n_3 ,\icmp_ln899_40_reg_4043_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_40_reg_4043[0]_i_3_n_1 ,\icmp_ln899_40_reg_4043_reg[0]_0 [1],\icmp_ln899_40_reg_4043[0]_i_5_n_1 ,\icmp_ln899_40_reg_4043_reg[0]_0 [0]}),
        .O(\NLW_icmp_ln899_40_reg_4043_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_40_reg_4043[0]_i_7_n_1 ,\icmp_ln899_40_reg_4043_reg[0]_1 [1],\icmp_ln899_40_reg_4043[0]_i_9_n_1 ,\icmp_ln899_40_reg_4043_reg[0]_1 [0]}));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_4048[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\icmp_ln899_41_reg_4048_reg[0] ),
        .O(\q0_reg[14]_6 [1]));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_41_reg_4048[0]_i_5 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .I2(\q0_reg[14]_0 ),
        .O(\q0_reg[14]_6 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_4048[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\icmp_ln899_41_reg_4048_reg[0] ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\q0_reg[14]_7 [1]));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_41_reg_4048[0]_i_9 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(\q0_reg[14]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .O(\q0_reg[14]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2F6A)) 
    \q0[14]_i_1__1 
       (.I0(\q0_reg[15]_1 ),
        .I1(\q0_reg[15]_2 ),
        .I2(\q0_reg[15]_3 ),
        .I3(\q0_reg[15]_4 ),
        .O(\q0[14]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hC09D)) 
    \q0[15]_i_1__0 
       (.I0(\q0_reg[15]_4 ),
        .I1(\q0_reg[15]_3 ),
        .I2(\q0_reg[15]_2 ),
        .I3(\q0_reg[15]_1 ),
        .O(\q0[15]_i_1__0_n_1 ));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__1_n_1 ),
        .Q(\q0_reg[14]_0 ),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[15]_i_1__0_n_1 ),
        .Q(\q0_reg[15]_0 ),
        .R(1'b0));
  CARRY4 \xor_ln899_35_reg_4018_reg[0]_i_1 
       (.CI(\q0_reg[14]_1 ),
        .CO(\NLW_xor_ln899_35_reg_4018_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_35_reg_4018_reg[0]_i_1_O_UNCONNECTED [3:1],\icmp_ln899_34_reg_4013_reg[0]_i_1_0 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h81)) 
    \xor_ln899_36_reg_4023[0]_i_10 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(\q0_reg[14]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .O(\xor_ln899_36_reg_4023[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_36_reg_4023[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\xor_ln899_36_reg_4023[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_36_reg_4023[0]_i_5 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_36_reg_4023[0]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \xor_ln899_36_reg_4023[0]_i_6 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .I2(\q0_reg[14]_0 ),
        .O(\xor_ln899_36_reg_4023[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_36_reg_4023[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_36_reg_4023[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_36_reg_4023[0]_i_9 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\xor_ln899_36_reg_4023[0]_i_9_n_1 ));
  CARRY4 \xor_ln899_36_reg_4023_reg[0]_i_1 
       (.CI(icmp_ln899_36_fu_2283_p2),
        .CO(\NLW_xor_ln899_36_reg_4023_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_36_reg_4023_reg[0]_i_1_O_UNCONNECTED [3:1],\xor_ln899_36_reg_4023_reg[0]_i_2_0 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_36_reg_4023_reg[0]_i_2 
       (.CI(\xor_ln899_36_reg_4023_reg[0] ),
        .CO({icmp_ln899_36_fu_2283_p2,\xor_ln899_36_reg_4023_reg[0]_i_2_n_2 ,\xor_ln899_36_reg_4023_reg[0]_i_2_n_3 ,\xor_ln899_36_reg_4023_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_36_reg_4023[0]_i_4_n_1 ,\xor_ln899_36_reg_4023[0]_i_5_n_1 ,\xor_ln899_36_reg_4023[0]_i_6_n_1 ,\xor_ln899_36_reg_4023_reg[0]_0 }),
        .O(\NLW_xor_ln899_36_reg_4023_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_36_reg_4023[0]_i_8_n_1 ,\xor_ln899_36_reg_4023[0]_i_9_n_1 ,\xor_ln899_36_reg_4023[0]_i_10_n_1 ,\xor_ln899_36_reg_4023_reg[0]_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_37_reg_4028[0]_i_10 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(\icmp_ln899_40_reg_4043_reg[0]_2 ),
        .I3(accu_0_2_V_fu_1981_p2[5]),
        .O(\xor_ln899_37_reg_4028[0]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \xor_ln899_37_reg_4028[0]_i_14 
       (.I0(accu_0_2_V_fu_1981_p2[0]),
        .I1(\q0_reg[14]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(DI));
  LUT3 #(
    .INIT(8'h09)) 
    \xor_ln899_37_reg_4028[0]_i_18 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_37_reg_4028[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\xor_ln899_37_reg_4028[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_37_reg_4028[0]_i_5 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_37_reg_4028[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_37_reg_4028[0]_i_6 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .I3(\icmp_ln899_40_reg_4043_reg[0]_2 ),
        .O(\xor_ln899_37_reg_4028[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_37_reg_4028[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_37_reg_4028[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_37_reg_4028[0]_i_9 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\xor_ln899_37_reg_4028[0]_i_9_n_1 ));
  CARRY4 \xor_ln899_37_reg_4028_reg[0]_i_1 
       (.CI(icmp_ln899_37_fu_2295_p2),
        .CO(\NLW_xor_ln899_37_reg_4028_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_37_reg_4028_reg[0]_i_1_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_37_reg_4028_reg[0]_i_2 
       (.CI(CO),
        .CO({icmp_ln899_37_fu_2295_p2,\xor_ln899_37_reg_4028_reg[0]_i_2_n_2 ,\xor_ln899_37_reg_4028_reg[0]_i_2_n_3 ,\xor_ln899_37_reg_4028_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_37_reg_4028[0]_i_4_n_1 ,\xor_ln899_37_reg_4028[0]_i_5_n_1 ,\xor_ln899_37_reg_4028[0]_i_6_n_1 ,\xor_ln899_37_reg_4028_reg[0] }),
        .O(\NLW_xor_ln899_37_reg_4028_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_37_reg_4028[0]_i_8_n_1 ,\xor_ln899_37_reg_4028[0]_i_9_n_1 ,\xor_ln899_37_reg_4028[0]_i_10_n_1 ,\xor_ln899_37_reg_4028_reg[0]_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM
   (\q0_reg[8] ,
    \q0_reg[12] ,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    CO,
    \q0_reg[12]_2 ,
    \q0_reg[12]_3 ,
    \q0_reg[12]_4 ,
    \q0_reg[12]_5 ,
    \q0_reg[12]_6 ,
    \q0_reg[12]_7 ,
    \q0_reg[12]_8 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[12]_9 ,
    \q0_reg[12]_10 ,
    \q0_reg[8]_2 ,
    \q0_reg[8]_3 ,
    \q0_reg[12]_11 ,
    \q0_reg[12]_12 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_2_V_fu_1981_p2,
    \q0_reg[12]_13 ,
    \q0_reg[12]_14 ,
    \q0_reg[12]_15 ,
    \q0_reg[12]_16 ,
    \icmp_ln899_39_reg_4038_reg[0] ,
    \icmp_ln899_39_reg_4038_reg[0]_0 ,
    \icmp_ln899_39_reg_4038_reg[0]_1 ,
    \icmp_ln899_41_reg_4048_reg[0] ,
    \icmp_ln899_41_reg_4048_reg[0]_0 ,
    \icmp_ln899_41_reg_4048_reg[0]_1 ,
    \icmp_ln899_39_reg_4038_reg[0]_2 ,
    \icmp_ln899_39_reg_4038_reg[0]_3 ,
    \icmp_ln899_41_reg_4048_reg[0]_i_2 );
  output \q0_reg[8] ;
  output \q0_reg[12] ;
  output [0:0]\q0_reg[12]_0 ;
  output [0:0]\q0_reg[12]_1 ;
  output [0:0]CO;
  output [0:0]\q0_reg[12]_2 ;
  output [1:0]\q0_reg[12]_3 ;
  output [1:0]\q0_reg[12]_4 ;
  output [1:0]\q0_reg[12]_5 ;
  output [1:0]\q0_reg[12]_6 ;
  output [0:0]\q0_reg[12]_7 ;
  output [0:0]\q0_reg[12]_8 ;
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]\q0_reg[8]_1 ;
  output [0:0]\q0_reg[12]_9 ;
  output [0:0]\q0_reg[12]_10 ;
  output [0:0]\q0_reg[8]_2 ;
  output [0:0]\q0_reg[8]_3 ;
  output [0:0]\q0_reg[12]_11 ;
  output [0:0]\q0_reg[12]_12 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [9:0]accu_0_2_V_fu_1981_p2;
  input \q0_reg[12]_13 ;
  input \q0_reg[12]_14 ;
  input \q0_reg[12]_15 ;
  input \q0_reg[12]_16 ;
  input [0:0]\icmp_ln899_39_reg_4038_reg[0] ;
  input [0:0]\icmp_ln899_39_reg_4038_reg[0]_0 ;
  input [0:0]\icmp_ln899_39_reg_4038_reg[0]_1 ;
  input [0:0]\icmp_ln899_41_reg_4048_reg[0] ;
  input [1:0]\icmp_ln899_41_reg_4048_reg[0]_0 ;
  input [1:0]\icmp_ln899_41_reg_4048_reg[0]_1 ;
  input \icmp_ln899_39_reg_4038_reg[0]_2 ;
  input \icmp_ln899_39_reg_4038_reg[0]_3 ;
  input \icmp_ln899_41_reg_4048_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [9:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_39_reg_4038_reg[0] ;
  wire [0:0]\icmp_ln899_39_reg_4038_reg[0]_0 ;
  wire [0:0]\icmp_ln899_39_reg_4038_reg[0]_1 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_2 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_3 ;
  wire [0:0]\icmp_ln899_41_reg_4048_reg[0] ;
  wire [1:0]\icmp_ln899_41_reg_4048_reg[0]_0 ;
  wire [1:0]\icmp_ln899_41_reg_4048_reg[0]_1 ;
  wire \icmp_ln899_41_reg_4048_reg[0]_i_2 ;
  wire \q0_reg[12] ;
  wire [0:0]\q0_reg[12]_0 ;
  wire [0:0]\q0_reg[12]_1 ;
  wire [0:0]\q0_reg[12]_10 ;
  wire [0:0]\q0_reg[12]_11 ;
  wire [0:0]\q0_reg[12]_12 ;
  wire \q0_reg[12]_13 ;
  wire \q0_reg[12]_14 ;
  wire \q0_reg[12]_15 ;
  wire \q0_reg[12]_16 ;
  wire [0:0]\q0_reg[12]_2 ;
  wire [1:0]\q0_reg[12]_3 ;
  wire [1:0]\q0_reg[12]_4 ;
  wire [1:0]\q0_reg[12]_5 ;
  wire [1:0]\q0_reg[12]_6 ;
  wire [0:0]\q0_reg[12]_7 ;
  wire [0:0]\q0_reg[12]_8 ;
  wire [0:0]\q0_reg[12]_9 ;
  wire \q0_reg[8] ;
  wire [0:0]\q0_reg[8]_0 ;
  wire [0:0]\q0_reg[8]_1 ;
  wire [0:0]\q0_reg[8]_2 ;
  wire [0:0]\q0_reg[8]_3 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom_U
       (.CO(CO),
        .accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_39_reg_4038_reg[0] (\icmp_ln899_39_reg_4038_reg[0] ),
        .\icmp_ln899_39_reg_4038_reg[0]_0 (\icmp_ln899_39_reg_4038_reg[0]_0 ),
        .\icmp_ln899_39_reg_4038_reg[0]_1 (\icmp_ln899_39_reg_4038_reg[0]_1 ),
        .\icmp_ln899_39_reg_4038_reg[0]_2 (\icmp_ln899_39_reg_4038_reg[0]_2 ),
        .\icmp_ln899_39_reg_4038_reg[0]_3 (\icmp_ln899_39_reg_4038_reg[0]_3 ),
        .\icmp_ln899_41_reg_4048_reg[0] (\icmp_ln899_41_reg_4048_reg[0] ),
        .\icmp_ln899_41_reg_4048_reg[0]_0 (\icmp_ln899_41_reg_4048_reg[0]_0 ),
        .\icmp_ln899_41_reg_4048_reg[0]_1 (\icmp_ln899_41_reg_4048_reg[0]_1 ),
        .\icmp_ln899_41_reg_4048_reg[0]_i_2 (\icmp_ln899_41_reg_4048_reg[0]_i_2 ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[12]_1 (\q0_reg[12]_0 ),
        .\q0_reg[12]_10 (\q0_reg[12]_9 ),
        .\q0_reg[12]_11 (\q0_reg[12]_10 ),
        .\q0_reg[12]_12 (\q0_reg[12]_11 ),
        .\q0_reg[12]_13 (\q0_reg[12]_12 ),
        .\q0_reg[12]_14 (\q0_reg[12]_13 ),
        .\q0_reg[12]_15 (\q0_reg[12]_14 ),
        .\q0_reg[12]_16 (\q0_reg[12]_15 ),
        .\q0_reg[12]_17 (\q0_reg[12]_16 ),
        .\q0_reg[12]_2 (\q0_reg[12]_1 ),
        .\q0_reg[12]_3 (\q0_reg[12]_2 ),
        .\q0_reg[12]_4 (\q0_reg[12]_3 ),
        .\q0_reg[12]_5 (\q0_reg[12]_4 ),
        .\q0_reg[12]_6 (\q0_reg[12]_5 ),
        .\q0_reg[12]_7 (\q0_reg[12]_6 ),
        .\q0_reg[12]_8 (\q0_reg[12]_7 ),
        .\q0_reg[12]_9 (\q0_reg[12]_8 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .\q0_reg[8]_3 (\q0_reg[8]_2 ),
        .\q0_reg[8]_4 (\q0_reg[8]_3 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM_rom
   (\q0_reg[8]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    \q0_reg[12]_2 ,
    CO,
    \q0_reg[12]_3 ,
    \q0_reg[12]_4 ,
    \q0_reg[12]_5 ,
    \q0_reg[12]_6 ,
    \q0_reg[12]_7 ,
    \q0_reg[12]_8 ,
    \q0_reg[12]_9 ,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    \q0_reg[12]_10 ,
    \q0_reg[12]_11 ,
    \q0_reg[8]_3 ,
    \q0_reg[8]_4 ,
    \q0_reg[12]_12 ,
    \q0_reg[12]_13 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_2_V_fu_1981_p2,
    \q0_reg[12]_14 ,
    \q0_reg[12]_15 ,
    \q0_reg[12]_16 ,
    \q0_reg[12]_17 ,
    \icmp_ln899_39_reg_4038_reg[0] ,
    \icmp_ln899_39_reg_4038_reg[0]_0 ,
    \icmp_ln899_39_reg_4038_reg[0]_1 ,
    \icmp_ln899_41_reg_4048_reg[0] ,
    \icmp_ln899_41_reg_4048_reg[0]_0 ,
    \icmp_ln899_41_reg_4048_reg[0]_1 ,
    \icmp_ln899_39_reg_4038_reg[0]_2 ,
    \icmp_ln899_39_reg_4038_reg[0]_3 ,
    \icmp_ln899_41_reg_4048_reg[0]_i_2 );
  output \q0_reg[8]_0 ;
  output \q0_reg[12]_0 ;
  output [0:0]\q0_reg[12]_1 ;
  output [0:0]\q0_reg[12]_2 ;
  output [0:0]CO;
  output [0:0]\q0_reg[12]_3 ;
  output [1:0]\q0_reg[12]_4 ;
  output [1:0]\q0_reg[12]_5 ;
  output [1:0]\q0_reg[12]_6 ;
  output [1:0]\q0_reg[12]_7 ;
  output [0:0]\q0_reg[12]_8 ;
  output [0:0]\q0_reg[12]_9 ;
  output [0:0]\q0_reg[8]_1 ;
  output [0:0]\q0_reg[8]_2 ;
  output [0:0]\q0_reg[12]_10 ;
  output [0:0]\q0_reg[12]_11 ;
  output [0:0]\q0_reg[8]_3 ;
  output [0:0]\q0_reg[8]_4 ;
  output [0:0]\q0_reg[12]_12 ;
  output [0:0]\q0_reg[12]_13 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [9:0]accu_0_2_V_fu_1981_p2;
  input \q0_reg[12]_14 ;
  input \q0_reg[12]_15 ;
  input \q0_reg[12]_16 ;
  input \q0_reg[12]_17 ;
  input [0:0]\icmp_ln899_39_reg_4038_reg[0] ;
  input [0:0]\icmp_ln899_39_reg_4038_reg[0]_0 ;
  input [0:0]\icmp_ln899_39_reg_4038_reg[0]_1 ;
  input [0:0]\icmp_ln899_41_reg_4048_reg[0] ;
  input [1:0]\icmp_ln899_41_reg_4048_reg[0]_0 ;
  input [1:0]\icmp_ln899_41_reg_4048_reg[0]_1 ;
  input \icmp_ln899_39_reg_4038_reg[0]_2 ;
  input \icmp_ln899_39_reg_4038_reg[0]_3 ;
  input \icmp_ln899_41_reg_4048_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [9:0]accu_0_2_V_fu_1981_p2;
  wire ap_clk;
  wire \icmp_ln899_39_reg_4038[0]_i_10_n_1 ;
  wire \icmp_ln899_39_reg_4038[0]_i_4_n_1 ;
  wire \icmp_ln899_39_reg_4038[0]_i_5_n_1 ;
  wire \icmp_ln899_39_reg_4038[0]_i_6_n_1 ;
  wire \icmp_ln899_39_reg_4038[0]_i_8_n_1 ;
  wire \icmp_ln899_39_reg_4038[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_39_reg_4038_reg[0] ;
  wire [0:0]\icmp_ln899_39_reg_4038_reg[0]_0 ;
  wire [0:0]\icmp_ln899_39_reg_4038_reg[0]_1 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_2 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_3 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_41_reg_4048[0]_i_10_n_1 ;
  wire \icmp_ln899_41_reg_4048[0]_i_3_n_1 ;
  wire \icmp_ln899_41_reg_4048[0]_i_6_n_1 ;
  wire \icmp_ln899_41_reg_4048[0]_i_7_n_1 ;
  wire [0:0]\icmp_ln899_41_reg_4048_reg[0] ;
  wire [1:0]\icmp_ln899_41_reg_4048_reg[0]_0 ;
  wire [1:0]\icmp_ln899_41_reg_4048_reg[0]_1 ;
  wire \icmp_ln899_41_reg_4048_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_41_reg_4048_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_41_reg_4048_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_41_reg_4048_reg[0]_i_2 ;
  wire \q0[12]_i_1__9_n_1 ;
  wire \q0[8]_i_1__15_n_1 ;
  wire \q0_reg[12]_0 ;
  wire [0:0]\q0_reg[12]_1 ;
  wire [0:0]\q0_reg[12]_10 ;
  wire [0:0]\q0_reg[12]_11 ;
  wire [0:0]\q0_reg[12]_12 ;
  wire [0:0]\q0_reg[12]_13 ;
  wire \q0_reg[12]_14 ;
  wire \q0_reg[12]_15 ;
  wire \q0_reg[12]_16 ;
  wire \q0_reg[12]_17 ;
  wire [0:0]\q0_reg[12]_2 ;
  wire [0:0]\q0_reg[12]_3 ;
  wire [1:0]\q0_reg[12]_4 ;
  wire [1:0]\q0_reg[12]_5 ;
  wire [1:0]\q0_reg[12]_6 ;
  wire [1:0]\q0_reg[12]_7 ;
  wire [0:0]\q0_reg[12]_8 ;
  wire [0:0]\q0_reg[12]_9 ;
  wire \q0_reg[8]_0 ;
  wire [0:0]\q0_reg[8]_1 ;
  wire [0:0]\q0_reg[8]_2 ;
  wire [0:0]\q0_reg[8]_3 ;
  wire [0:0]\q0_reg[8]_4 ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_39_reg_4038_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_41_reg_4048_reg[0]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_4033[0]_i_10 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\q0_reg[12]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\q0_reg[12]_5 [0]));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_38_reg_4033[0]_i_5 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .I2(\q0_reg[12]_0 ),
        .O(\q0_reg[12]_4 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_4033[0]_i_6 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\q0_reg[12]_0 ),
        .O(\q0_reg[12]_4 [0]));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_38_reg_4033[0]_i_9 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(\q0_reg[12]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .O(\q0_reg[12]_5 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_4038[0]_i_10 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\icmp_ln899_39_reg_4038_reg[0]_2 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_39_reg_4038[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_4038[0]_i_12 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .I3(\icmp_ln899_41_reg_4048_reg[0]_i_2 ),
        .O(\q0_reg[12]_13 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_4038[0]_i_16 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(\icmp_ln899_41_reg_4048_reg[0]_i_2 ),
        .I3(accu_0_2_V_fu_1981_p2[1]),
        .O(\q0_reg[12]_12 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_4038[0]_i_4 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\icmp_ln899_39_reg_4038_reg[0]_3 ),
        .O(\icmp_ln899_39_reg_4038[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_4038[0]_i_5 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .I3(\icmp_ln899_39_reg_4038_reg[0]_2 ),
        .O(\icmp_ln899_39_reg_4038[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_4038[0]_i_6 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\icmp_ln899_39_reg_4038_reg[0]_2 ),
        .O(\icmp_ln899_39_reg_4038[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_4038[0]_i_8 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\icmp_ln899_39_reg_4038_reg[0]_3 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_39_reg_4038[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_4038[0]_i_9 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(\icmp_ln899_39_reg_4038_reg[0]_2 ),
        .I3(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_39_reg_4038[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_39_reg_4038_reg[0]_i_1 
       (.CI(\icmp_ln899_39_reg_4038_reg[0] ),
        .CO({CO,\icmp_ln899_39_reg_4038_reg[0]_i_1_n_2 ,\icmp_ln899_39_reg_4038_reg[0]_i_1_n_3 ,\icmp_ln899_39_reg_4038_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_39_reg_4038_reg[0]_0 ,\icmp_ln899_39_reg_4038[0]_i_4_n_1 ,\icmp_ln899_39_reg_4038[0]_i_5_n_1 ,\icmp_ln899_39_reg_4038[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_39_reg_4038_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_39_reg_4038_reg[0]_1 ,\icmp_ln899_39_reg_4038[0]_i_8_n_1 ,\icmp_ln899_39_reg_4038[0]_i_9_n_1 ,\icmp_ln899_39_reg_4038[0]_i_10_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_4043[0]_i_10 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\q0_reg[12]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\q0_reg[12]_6 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_40_reg_4043[0]_i_14 
       (.I0(accu_0_2_V_fu_1981_p2[0]),
        .I1(\q0_reg[12]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\q0_reg[12]_2 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_40_reg_4043[0]_i_18 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\q0_reg[12]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_4043[0]_i_4 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(accu_0_2_V_fu_1981_p2[7]),
        .I3(\icmp_ln899_39_reg_4038_reg[0]_3 ),
        .O(\q0_reg[12]_7 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_40_reg_4043[0]_i_6 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\q0_reg[12]_0 ),
        .O(\q0_reg[12]_7 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_40_reg_4043[0]_i_8 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .I2(\icmp_ln899_39_reg_4038_reg[0]_3 ),
        .I3(accu_0_2_V_fu_1981_p2[7]),
        .O(\q0_reg[12]_6 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_4048[0]_i_10 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\icmp_ln899_39_reg_4038_reg[0]_2 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_41_reg_4048[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_4048[0]_i_14 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .I3(\icmp_ln899_41_reg_4048_reg[0]_i_2 ),
        .O(\q0_reg[12]_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_4048[0]_i_18 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(\icmp_ln899_41_reg_4048_reg[0]_i_2 ),
        .I3(accu_0_2_V_fu_1981_p2[1]),
        .O(\q0_reg[12]_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_4048[0]_i_3 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(\icmp_ln899_39_reg_4038_reg[0]_3 ),
        .I3(accu_0_2_V_fu_1981_p2[9]),
        .O(\icmp_ln899_41_reg_4048[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_41_reg_4048[0]_i_6 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\icmp_ln899_39_reg_4038_reg[0]_2 ),
        .O(\icmp_ln899_41_reg_4048[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_41_reg_4048[0]_i_7 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[8]),
        .I2(accu_0_2_V_fu_1981_p2[9]),
        .I3(\icmp_ln899_39_reg_4038_reg[0]_3 ),
        .O(\icmp_ln899_41_reg_4048[0]_i_7_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_41_reg_4048_reg[0]_i_1 
       (.CI(\icmp_ln899_41_reg_4048_reg[0] ),
        .CO({\q0_reg[12]_3 ,\icmp_ln899_41_reg_4048_reg[0]_i_1_n_2 ,\icmp_ln899_41_reg_4048_reg[0]_i_1_n_3 ,\icmp_ln899_41_reg_4048_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_41_reg_4048[0]_i_3_n_1 ,\icmp_ln899_41_reg_4048_reg[0]_0 ,\icmp_ln899_41_reg_4048[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_41_reg_4048_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_41_reg_4048[0]_i_7_n_1 ,\icmp_ln899_41_reg_4048_reg[0]_1 ,\icmp_ln899_41_reg_4048[0]_i_10_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h5F6C)) 
    \q0[12]_i_1__9 
       (.I0(\q0_reg[12]_17 ),
        .I1(\q0_reg[12]_16 ),
        .I2(\q0_reg[12]_15 ),
        .I3(\q0_reg[12]_14 ),
        .O(\q0[12]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hC905)) 
    \q0[8]_i_1__15 
       (.I0(\q0_reg[12]_14 ),
        .I1(\q0_reg[12]_15 ),
        .I2(\q0_reg[12]_16 ),
        .I3(\q0_reg[12]_17 ),
        .O(\q0[8]_i_1__15_n_1 ));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__9_n_1 ),
        .Q(\q0_reg[12]_0 ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__15_n_1 ),
        .Q(\q0_reg[8]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_36_reg_4023[0]_i_11 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\q0_reg[12]_0 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\q0_reg[8]_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_36_reg_4023[0]_i_15 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .I3(\icmp_ln899_41_reg_4048_reg[0]_i_2 ),
        .O(\q0_reg[12]_11 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_36_reg_4023[0]_i_19 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(\icmp_ln899_41_reg_4048_reg[0]_i_2 ),
        .I3(accu_0_2_V_fu_1981_p2[1]),
        .O(\q0_reg[12]_10 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_36_reg_4023[0]_i_7 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\q0_reg[12]_0 ),
        .O(\q0_reg[8]_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_37_reg_4028[0]_i_11 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(\icmp_ln899_39_reg_4038_reg[0]_2 ),
        .I3(accu_0_2_V_fu_1981_p2[3]),
        .O(\q0_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_37_reg_4028[0]_i_7 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .I3(\icmp_ln899_39_reg_4038_reg[0]_2 ),
        .O(\q0_reg[8]_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6
   (\q0_reg[6] ,
    \q0_reg[5] ,
    \nf_assign_fu_262_reg[1]_rep__0 ,
    \nf_assign_fu_262_reg[1]_rep__0_0 ,
    CO,
    \q0_reg[2] ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[14] ,
    \q0_reg[14]_0 ,
    \q0_reg[11] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[5]_0 ,
    Q,
    \q0_reg[5]_1 ,
    nf_assign_fu_262,
    \q0_reg[6]_2 ,
    \q0_reg[2]_0 ,
    \q0_reg[5]_2 ,
    \q0_reg[7] ,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    DI,
    S,
    \icmp_ln899_42_reg_4053_reg[0] ,
    \icmp_ln899_42_reg_4053_reg[0]_0 ,
    \icmp_ln899_43_reg_4058_reg[0] ,
    \icmp_ln899_43_reg_4058_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_26_reg_3973_reg[0]_i_2 ,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_44_reg_4063_reg[0]_i_2 ,
    \icmp_ln899_44_reg_4063_reg[0] ,
    \icmp_ln899_42_reg_4053_reg[0]_i_2 ,
    \icmp_ln899_42_reg_4053_reg[0]_1 ,
    \icmp_ln899_42_reg_4053_reg[0]_2 ,
    \icmp_ln899_43_reg_4058_reg[0]_i_2 );
  output \q0_reg[6] ;
  output \q0_reg[5] ;
  output \nf_assign_fu_262_reg[1]_rep__0 ;
  output \nf_assign_fu_262_reg[1]_rep__0_0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[2] ;
  output [0:0]\q0_reg[6]_0 ;
  output [0:0]\q0_reg[6]_1 ;
  output [0:0]\q0_reg[1] ;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]\q0_reg[14] ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[11] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input \q0_reg[5]_0 ;
  input [0:0]Q;
  input \q0_reg[5]_1 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[6]_2 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[5]_2 ;
  input \q0_reg[7] ;
  input \q0_reg[11]_0 ;
  input \q0_reg[11]_1 ;
  input \q0_reg[11]_2 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\icmp_ln899_42_reg_4053_reg[0] ;
  input [0:0]\icmp_ln899_42_reg_4053_reg[0]_0 ;
  input [1:0]\icmp_ln899_43_reg_4058_reg[0] ;
  input [1:0]\icmp_ln899_43_reg_4058_reg[0]_0 ;
  input [1:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_26_reg_3973_reg[0]_i_2 ;
  input [13:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  input \icmp_ln899_44_reg_4063_reg[0] ;
  input \icmp_ln899_42_reg_4053_reg[0]_i_2 ;
  input \icmp_ln899_42_reg_4053_reg[0]_1 ;
  input \icmp_ln899_42_reg_4053_reg[0]_2 ;
  input \icmp_ln899_43_reg_4058_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [1:0]accu_0_1_V_fu_1963_p2;
  wire [13:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_42_reg_4053_reg[0] ;
  wire [0:0]\icmp_ln899_42_reg_4053_reg[0]_0 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_1 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_2 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_2 ;
  wire [1:0]\icmp_ln899_43_reg_4058_reg[0] ;
  wire [1:0]\icmp_ln899_43_reg_4058_reg[0]_0 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_2 ;
  wire \icmp_ln899_44_reg_4063_reg[0] ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep__0 ;
  wire \nf_assign_fu_262_reg[1]_rep__0_0 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[11] ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire [0:0]\q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[5] ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire \q0_reg[6] ;
  wire [0:0]\q0_reg[6]_0 ;
  wire [0:0]\q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[7] ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom_U
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_26_reg_3973_reg[0]_i_2 (\icmp_ln899_26_reg_3973_reg[0]_i_2 ),
        .\icmp_ln899_42_reg_4053_reg[0] (\icmp_ln899_42_reg_4053_reg[0] ),
        .\icmp_ln899_42_reg_4053_reg[0]_0 (\icmp_ln899_42_reg_4053_reg[0]_0 ),
        .\icmp_ln899_42_reg_4053_reg[0]_1 (\icmp_ln899_42_reg_4053_reg[0]_1 ),
        .\icmp_ln899_42_reg_4053_reg[0]_2 (\icmp_ln899_42_reg_4053_reg[0]_2 ),
        .\icmp_ln899_42_reg_4053_reg[0]_i_2_0 (\icmp_ln899_42_reg_4053_reg[0]_i_2 ),
        .\icmp_ln899_43_reg_4058_reg[0] (\icmp_ln899_43_reg_4058_reg[0] ),
        .\icmp_ln899_43_reg_4058_reg[0]_0 (\icmp_ln899_43_reg_4058_reg[0]_0 ),
        .\icmp_ln899_43_reg_4058_reg[0]_i_2_0 (\icmp_ln899_43_reg_4058_reg[0]_i_2 ),
        .\icmp_ln899_44_reg_4063_reg[0] (\icmp_ln899_44_reg_4063_reg[0] ),
        .\icmp_ln899_44_reg_4063_reg[0]_i_2 (\icmp_ln899_44_reg_4063_reg[0]_i_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\nf_assign_fu_262_reg[1]_rep__0 (\nf_assign_fu_262_reg[1]_rep__0 ),
        .\nf_assign_fu_262_reg[1]_rep__0_0 (\nf_assign_fu_262_reg[1]_rep__0_0 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[11]_3 (\q0_reg[11]_2 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[5]_1 (\q0_reg[5]_0 ),
        .\q0_reg[5]_2 (\q0_reg[5]_1 ),
        .\q0_reg[5]_3 (\q0_reg[5]_2 ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (\q0_reg[6]_1 ),
        .\q0_reg[6]_3 (\q0_reg[6]_2 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6_rom
   (\q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \nf_assign_fu_262_reg[1]_rep__0 ,
    \nf_assign_fu_262_reg[1]_rep__0_0 ,
    CO,
    \q0_reg[2]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[11]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[5]_1 ,
    Q,
    \q0_reg[5]_2 ,
    nf_assign_fu_262,
    \q0_reg[6]_3 ,
    \q0_reg[2]_1 ,
    \q0_reg[5]_3 ,
    \q0_reg[7]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[11]_3 ,
    DI,
    S,
    \icmp_ln899_42_reg_4053_reg[0] ,
    \icmp_ln899_42_reg_4053_reg[0]_0 ,
    \icmp_ln899_43_reg_4058_reg[0] ,
    \icmp_ln899_43_reg_4058_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_26_reg_3973_reg[0]_i_2 ,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_44_reg_4063_reg[0]_i_2 ,
    \icmp_ln899_44_reg_4063_reg[0] ,
    \icmp_ln899_42_reg_4053_reg[0]_i_2_0 ,
    \icmp_ln899_42_reg_4053_reg[0]_1 ,
    \icmp_ln899_42_reg_4053_reg[0]_2 ,
    \icmp_ln899_43_reg_4058_reg[0]_i_2_0 );
  output \q0_reg[6]_0 ;
  output \q0_reg[5]_0 ;
  output \nf_assign_fu_262_reg[1]_rep__0 ;
  output \nf_assign_fu_262_reg[1]_rep__0_0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[2]_0 ;
  output [0:0]\q0_reg[6]_1 ;
  output [0:0]\q0_reg[6]_2 ;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[11]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[5]_1 ;
  input [0:0]Q;
  input \q0_reg[5]_2 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[6]_3 ;
  input \q0_reg[2]_1 ;
  input \q0_reg[5]_3 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[11]_1 ;
  input \q0_reg[11]_2 ;
  input \q0_reg[11]_3 ;
  input [0:0]DI;
  input [0:0]S;
  input [0:0]\icmp_ln899_42_reg_4053_reg[0] ;
  input [0:0]\icmp_ln899_42_reg_4053_reg[0]_0 ;
  input [1:0]\icmp_ln899_43_reg_4058_reg[0] ;
  input [1:0]\icmp_ln899_43_reg_4058_reg[0]_0 ;
  input [1:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_26_reg_3973_reg[0]_i_2 ;
  input [13:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  input \icmp_ln899_44_reg_4063_reg[0] ;
  input \icmp_ln899_42_reg_4053_reg[0]_i_2_0 ;
  input \icmp_ln899_42_reg_4053_reg[0]_1 ;
  input \icmp_ln899_42_reg_4053_reg[0]_2 ;
  input \icmp_ln899_43_reg_4058_reg[0]_i_2_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [1:0]accu_0_1_V_fu_1963_p2;
  wire [13:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_2 ;
  wire \icmp_ln899_42_reg_4053[0]_i_10_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_11_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_13_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_14_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_15_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_17_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_18_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_3_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_4_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_6_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_7_n_1 ;
  wire \icmp_ln899_42_reg_4053[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_42_reg_4053_reg[0] ;
  wire [0:0]\icmp_ln899_42_reg_4053_reg[0]_0 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_1 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_2 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_2_0 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_43_reg_4058[0]_i_11_n_1 ;
  wire \icmp_ln899_43_reg_4058[0]_i_13_n_1 ;
  wire \icmp_ln899_43_reg_4058[0]_i_15_n_1 ;
  wire \icmp_ln899_43_reg_4058[0]_i_17_n_1 ;
  wire [1:0]\icmp_ln899_43_reg_4058_reg[0] ;
  wire [1:0]\icmp_ln899_43_reg_4058_reg[0]_0 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_2_0 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_44_reg_4063_reg[0] ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep__0 ;
  wire \nf_assign_fu_262_reg[1]_rep__0_0 ;
  wire \q0[0]_i_1__9_n_1 ;
  wire \q0[0]_i_3_n_1 ;
  wire \q0[11]_i_1__9_n_1 ;
  wire \q0[12]_i_1__16_n_1 ;
  wire \q0[13]_i_1__1_n_1 ;
  wire \q0[14]_i_1_n_1 ;
  wire \q0[2]_i_1__6_n_1 ;
  wire \q0[5]_i_1__11_n_1 ;
  wire \q0[6]_i_1__1_n_1 ;
  wire \q0[7]_i_1__31_n_1 ;
  wire \q0[8]_i_1__9_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire \q0_reg[5]_3 ;
  wire \q0_reg[6]_0 ;
  wire [0:0]\q0_reg[6]_1 ;
  wire [0:0]\q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[13] ;
  wire \q0_reg_n_1_[14] ;
  wire \q0_reg_n_1_[1] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_42_reg_4053_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_42_reg_4053_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_43_reg_4058_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_3973[0]_i_13 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_26_reg_3973_reg[0]_i_2 ),
        .O(\q0_reg[6]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_3973[0]_i_17 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_26_reg_3973_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_4053[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\icmp_ln899_42_reg_4053_reg[0]_1 ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\icmp_ln899_42_reg_4053[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_4053[0]_i_11 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\icmp_ln899_42_reg_4053[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_4053[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\icmp_ln899_42_reg_4053_reg[0]_i_2_0 ),
        .O(\icmp_ln899_42_reg_4053[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_4053[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\icmp_ln899_42_reg_4053[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_4053[0]_i_15 
       (.I0(\q0_reg[6]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\icmp_ln899_42_reg_4053[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_4053[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\icmp_ln899_42_reg_4053_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_42_reg_4053[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_4053[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\icmp_ln899_42_reg_4053[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_4053[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(\icmp_ln899_42_reg_4053_reg[0]_2 ),
        .I3(accu_0_3_V_fu_1999_p2[13]),
        .O(\icmp_ln899_42_reg_4053[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_4053[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\q0_reg_n_1_[13] ),
        .O(\icmp_ln899_42_reg_4053[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_4053[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\icmp_ln899_42_reg_4053_reg[0]_1 ),
        .O(\icmp_ln899_42_reg_4053[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_4053[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(accu_0_3_V_fu_1999_p2[13]),
        .I3(\icmp_ln899_42_reg_4053_reg[0]_2 ),
        .O(\icmp_ln899_42_reg_4053[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_4053[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\q0_reg_n_1_[13] ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\icmp_ln899_42_reg_4053[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_42_reg_4053_reg[0]_i_1 
       (.CI(\icmp_ln899_42_reg_4053_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_42_reg_4053_reg[0]_i_1_n_2 ,\icmp_ln899_42_reg_4053_reg[0]_i_1_n_3 ,\icmp_ln899_42_reg_4053_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_42_reg_4053[0]_i_3_n_1 ,\icmp_ln899_42_reg_4053[0]_i_4_n_1 ,\icmp_ln899_42_reg_4053_reg[0] ,\icmp_ln899_42_reg_4053[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_42_reg_4053_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_42_reg_4053[0]_i_7_n_1 ,\icmp_ln899_42_reg_4053[0]_i_8_n_1 ,\icmp_ln899_42_reg_4053_reg[0]_0 ,\icmp_ln899_42_reg_4053[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_42_reg_4053_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_42_reg_4053_reg[0]_i_2_n_1 ,\icmp_ln899_42_reg_4053_reg[0]_i_2_n_2 ,\icmp_ln899_42_reg_4053_reg[0]_i_2_n_3 ,\icmp_ln899_42_reg_4053_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_42_reg_4053[0]_i_11_n_1 ,DI,\icmp_ln899_42_reg_4053[0]_i_13_n_1 ,\icmp_ln899_42_reg_4053[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_42_reg_4053_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_42_reg_4053[0]_i_15_n_1 ,S,\icmp_ln899_42_reg_4053[0]_i_17_n_1 ,\icmp_ln899_42_reg_4053[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_4058[0]_i_11 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_43_reg_4058_reg[0]_i_2_0 ),
        .O(\icmp_ln899_43_reg_4058[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_4058[0]_i_13 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\icmp_ln899_43_reg_4058[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_4058[0]_i_15 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_43_reg_4058_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\icmp_ln899_43_reg_4058[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_4058[0]_i_17 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_43_reg_4058[0]_i_17_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_43_reg_4058_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[2]_0 ,\icmp_ln899_43_reg_4058_reg[0]_i_2_n_2 ,\icmp_ln899_43_reg_4058_reg[0]_i_2_n_3 ,\icmp_ln899_43_reg_4058_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_43_reg_4058[0]_i_11_n_1 ,\icmp_ln899_43_reg_4058_reg[0] [1],\icmp_ln899_43_reg_4058[0]_i_13_n_1 ,\icmp_ln899_43_reg_4058_reg[0] [0]}),
        .O(\NLW_icmp_ln899_43_reg_4058_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_43_reg_4058[0]_i_15_n_1 ,\icmp_ln899_43_reg_4058_reg[0]_0 [1],\icmp_ln899_43_reg_4058[0]_i_17_n_1 ,\icmp_ln899_43_reg_4058_reg[0]_0 [0]}));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_4063[0]_i_13 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\icmp_ln899_44_reg_4063_reg[0]_i_2 ),
        .O(\q0_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_4063[0]_i_17 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\icmp_ln899_44_reg_4063_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\q0_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_4063[0]_i_5 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\icmp_ln899_44_reg_4063_reg[0] ),
        .O(\q0_reg[14]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_4063[0]_i_9 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\icmp_ln899_44_reg_4063_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\q0_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \q0[0]_i_1__17 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0[0]_i_3_n_1 ),
        .I3(\q0_reg[5]_1 ),
        .I4(Q),
        .I5(\q0_reg[5]_2 ),
        .O(\nf_assign_fu_262_reg[1]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6068)) 
    \q0[0]_i_1__9 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[11]_1 ),
        .O(\q0[0]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[0]_i_3 
       (.I0(\q0_reg[11]_1 ),
        .I1(\q0_reg[5]_3 ),
        .O(\q0[0]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0EA0)) 
    \q0[11]_i_1__9 
       (.I0(\q0_reg[11]_2 ),
        .I1(\q0_reg[11]_1 ),
        .I2(\q0_reg[11]_3 ),
        .I3(\q0_reg[0]_0 ),
        .O(\q0[11]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h42A8)) 
    \q0[12]_i_1__16 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[12]_i_1__16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hB7BB)) 
    \q0[13]_i_1__1 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[13]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h20D0)) 
    \q0[14]_i_1 
       (.I0(\q0_reg[6]_3 ),
        .I1(\q0_reg[2]_1 ),
        .I2(\q0_reg[5]_3 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \q0[1]_i_1__5 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[5]_3 ),
        .I2(\q0_reg[11]_1 ),
        .I3(\q0_reg[0]_1 ),
        .O(\nf_assign_fu_262_reg[1]_rep__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h4460)) 
    \q0[2]_i_1__6 
       (.I0(\q0_reg[5]_3 ),
        .I1(\q0_reg[2]_1 ),
        .I2(\q0_reg[11]_3 ),
        .I3(\q0_reg[11]_1 ),
        .O(\q0[2]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \q0[5]_i_1__11 
       (.I0(\q0_reg[11]_1 ),
        .I1(\q0_reg[5]_3 ),
        .I2(\q0_reg[0]_0 ),
        .O(\q0[5]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \q0[6]_i_1__1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[5]_3 ),
        .I2(\q0_reg[6]_3 ),
        .I3(\q0_reg[2]_1 ),
        .O(\q0[6]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \q0[7]_i_1__31 
       (.I0(\q0_reg[2]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[5]_3 ),
        .O(\q0[7]_i_1__31_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hA4FF)) 
    \q0[8]_i_1__9 
       (.I0(\q0_reg[2]_1 ),
        .I1(\q0_reg[6]_3 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[5]_3 ),
        .O(\q0[8]_i_1__9_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__9_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__9_n_1 ),
        .Q(\q0_reg[11]_0 ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__16_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__1_n_1 ),
        .Q(\q0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[14] ),
        .R(1'b0));
  FDSE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\nf_assign_fu_262_reg[1]_rep__0_0 ),
        .Q(\q0_reg_n_1_[1] ),
        .S(\nf_assign_fu_262_reg[1]_rep__0 ));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__6_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDSE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__11_n_1 ),
        .Q(\q0_reg[5]_0 ),
        .S(\nf_assign_fu_262_reg[1]_rep__0 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__1_n_1 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__31_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__9_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg
   (\q0_reg[7] ,
    \q0_reg[4] ,
    \q0_reg[10] ,
    \nf_assign_fu_262_reg[0]_rep ,
    \q0_reg[12] ,
    CO,
    \q0_reg[1] ,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    \q0_reg[4]_3 ,
    \q0_reg[4]_4 ,
    \q0_reg[4]_5 ,
    \q0_reg[14] ,
    \q0_reg[14]_0 ,
    \q0_reg[4]_6 ,
    \q0_reg[4]_7 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[9] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[4]_8 ,
    \q0_reg[12]_0 ,
    \q0_reg[14]_5 ,
    \q0_reg[12]_1 ,
    \q0_reg[14]_6 ,
    \q0_reg[9]_0 ,
    \q0_reg[0] ,
    nf_assign_fu_262,
    \q0_reg[7]_0 ,
    \q0_reg[12]_2 ,
    \q0_reg[9]_1 ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \icmp_ln899_43_reg_4058_reg[0] ,
    DI,
    S,
    \icmp_ln899_47_reg_4078_reg[0] ,
    \icmp_ln899_47_reg_4078_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \xor_ln899_23_reg_3958_reg[0]_i_3 ,
    \icmp_ln899_24_reg_3963_reg[0]_i_2 ,
    O,
    Q,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_48_reg_4083_reg[0] ,
    \icmp_ln899_43_reg_4058_reg[0]_i_2 ,
    \icmp_ln899_43_reg_4058_reg[0]_0 ,
    \icmp_ln899_47_reg_4078_reg[0]_i_2 ,
    \icmp_ln899_47_reg_4078_reg[0]_1 ,
    \icmp_ln899_44_reg_4063_reg[0] );
  output \q0_reg[7] ;
  output \q0_reg[4] ;
  output \q0_reg[10] ;
  output \nf_assign_fu_262_reg[0]_rep ;
  output \q0_reg[12] ;
  output [0:0]CO;
  output [0:0]\q0_reg[1] ;
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[4]_2 ;
  output [0:0]\q0_reg[4]_3 ;
  output [0:0]\q0_reg[4]_4 ;
  output [0:0]\q0_reg[4]_5 ;
  output [0:0]\q0_reg[14] ;
  output [0:0]\q0_reg[14]_0 ;
  output [1:0]\q0_reg[4]_6 ;
  output [1:0]\q0_reg[4]_7 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[14]_3 ;
  output [0:0]\q0_reg[14]_4 ;
  output [0:0]\q0_reg[9] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[4]_8 ;
  input \q0_reg[12]_0 ;
  input \q0_reg[14]_5 ;
  input \q0_reg[12]_1 ;
  input \q0_reg[14]_6 ;
  input \q0_reg[9]_0 ;
  input \q0_reg[0] ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[7]_0 ;
  input \q0_reg[12]_2 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input [0:0]\icmp_ln899_43_reg_4058_reg[0] ;
  input [0:0]DI;
  input [0:0]S;
  input [2:0]\icmp_ln899_47_reg_4078_reg[0] ;
  input [2:0]\icmp_ln899_47_reg_4078_reg[0]_0 ;
  input [3:0]accu_0_1_V_fu_1963_p2;
  input \xor_ln899_23_reg_3958_reg[0]_i_3 ;
  input \icmp_ln899_24_reg_3963_reg[0]_i_2 ;
  input [1:0]O;
  input [0:0]Q;
  input [11:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_48_reg_4083_reg[0] ;
  input \icmp_ln899_43_reg_4058_reg[0]_i_2 ;
  input \icmp_ln899_43_reg_4058_reg[0]_0 ;
  input \icmp_ln899_47_reg_4078_reg[0]_i_2 ;
  input \icmp_ln899_47_reg_4078_reg[0]_1 ;
  input \icmp_ln899_44_reg_4063_reg[0] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [3:0]accu_0_1_V_fu_1963_p2;
  wire [11:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_24_reg_3963_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_43_reg_4058_reg[0] ;
  wire \icmp_ln899_43_reg_4058_reg[0]_0 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_2 ;
  wire \icmp_ln899_44_reg_4063_reg[0] ;
  wire [2:0]\icmp_ln899_47_reg_4078_reg[0] ;
  wire [2:0]\icmp_ln899_47_reg_4078_reg[0]_0 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_1 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_2 ;
  wire \icmp_ln899_48_reg_4083_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[0]_rep ;
  wire \q0_reg[0] ;
  wire \q0_reg[10] ;
  wire \q0_reg[12] ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[12]_1 ;
  wire \q0_reg[12]_2 ;
  wire [0:0]\q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[14]_3 ;
  wire [0:0]\q0_reg[14]_4 ;
  wire \q0_reg[14]_5 ;
  wire \q0_reg[14]_6 ;
  wire [0:0]\q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[4] ;
  wire [0:0]\q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire [0:0]\q0_reg[4]_2 ;
  wire [0:0]\q0_reg[4]_3 ;
  wire [0:0]\q0_reg[4]_4 ;
  wire [0:0]\q0_reg[4]_5 ;
  wire [1:0]\q0_reg[4]_6 ;
  wire [1:0]\q0_reg[4]_7 ;
  wire \q0_reg[4]_8 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [0:0]\q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_23_reg_3958_reg[0]_i_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_24_reg_3963_reg[0]_i_2 (\icmp_ln899_24_reg_3963_reg[0]_i_2 ),
        .\icmp_ln899_43_reg_4058_reg[0] (\icmp_ln899_43_reg_4058_reg[0] ),
        .\icmp_ln899_43_reg_4058_reg[0]_0 (\icmp_ln899_43_reg_4058_reg[0]_0 ),
        .\icmp_ln899_43_reg_4058_reg[0]_i_2 (\icmp_ln899_43_reg_4058_reg[0]_i_2 ),
        .\icmp_ln899_44_reg_4063_reg[0] (\icmp_ln899_44_reg_4063_reg[0] ),
        .\icmp_ln899_47_reg_4078_reg[0] (\icmp_ln899_47_reg_4078_reg[0] ),
        .\icmp_ln899_47_reg_4078_reg[0]_0 (\icmp_ln899_47_reg_4078_reg[0]_0 ),
        .\icmp_ln899_47_reg_4078_reg[0]_1 (\icmp_ln899_47_reg_4078_reg[0]_1 ),
        .\icmp_ln899_47_reg_4078_reg[0]_i_2_0 (\icmp_ln899_47_reg_4078_reg[0]_i_2 ),
        .\icmp_ln899_48_reg_4083_reg[0] (\icmp_ln899_48_reg_4083_reg[0] ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\nf_assign_fu_262_reg[0]_rep (\nf_assign_fu_262_reg[0]_rep ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[12]_1 (\q0_reg[12]_0 ),
        .\q0_reg[12]_2 (\q0_reg[12]_1 ),
        .\q0_reg[12]_3 (\q0_reg[12]_2 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[14]_2 (\q0_reg[14]_1 ),
        .\q0_reg[14]_3 (\q0_reg[14]_2 ),
        .\q0_reg[14]_4 (\q0_reg[14]_3 ),
        .\q0_reg[14]_5 (\q0_reg[14]_4 ),
        .\q0_reg[14]_6 (\q0_reg[14]_5 ),
        .\q0_reg[14]_7 (\q0_reg[14]_6 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[4]_2 (\q0_reg[4]_1 ),
        .\q0_reg[4]_3 (\q0_reg[4]_2 ),
        .\q0_reg[4]_4 (\q0_reg[4]_3 ),
        .\q0_reg[4]_5 (\q0_reg[4]_4 ),
        .\q0_reg[4]_6 (\q0_reg[4]_5 ),
        .\q0_reg[4]_7 (\q0_reg[4]_6 ),
        .\q0_reg[4]_8 (\q0_reg[4]_7 ),
        .\q0_reg[4]_9 (\q0_reg[4]_8 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_23_reg_3958_reg[0]_i_3 (\xor_ln899_23_reg_3958_reg[0]_i_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg_rom
   (\q0_reg[7]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[10]_0 ,
    \nf_assign_fu_262_reg[0]_rep ,
    \q0_reg[12]_0 ,
    CO,
    \q0_reg[1]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    \q0_reg[4]_3 ,
    \q0_reg[4]_4 ,
    \q0_reg[4]_5 ,
    \q0_reg[4]_6 ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[4]_7 ,
    \q0_reg[4]_8 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[14]_5 ,
    \q0_reg[9]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[4]_9 ,
    \q0_reg[12]_1 ,
    \q0_reg[14]_6 ,
    \q0_reg[12]_2 ,
    \q0_reg[14]_7 ,
    \q0_reg[9]_1 ,
    \q0_reg[0]_0 ,
    nf_assign_fu_262,
    \q0_reg[7]_1 ,
    \q0_reg[12]_3 ,
    \q0_reg[9]_2 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \icmp_ln899_43_reg_4058_reg[0] ,
    DI,
    S,
    \icmp_ln899_47_reg_4078_reg[0] ,
    \icmp_ln899_47_reg_4078_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \xor_ln899_23_reg_3958_reg[0]_i_3 ,
    \icmp_ln899_24_reg_3963_reg[0]_i_2 ,
    O,
    Q,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_48_reg_4083_reg[0] ,
    \icmp_ln899_43_reg_4058_reg[0]_i_2 ,
    \icmp_ln899_43_reg_4058_reg[0]_0 ,
    \icmp_ln899_47_reg_4078_reg[0]_i_2_0 ,
    \icmp_ln899_47_reg_4078_reg[0]_1 ,
    \icmp_ln899_44_reg_4063_reg[0] );
  output \q0_reg[7]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[10]_0 ;
  output \nf_assign_fu_262_reg[0]_rep ;
  output \q0_reg[12]_0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[4]_2 ;
  output [0:0]\q0_reg[4]_3 ;
  output [0:0]\q0_reg[4]_4 ;
  output [0:0]\q0_reg[4]_5 ;
  output [0:0]\q0_reg[4]_6 ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [1:0]\q0_reg[4]_7 ;
  output [1:0]\q0_reg[4]_8 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[14]_3 ;
  output [0:0]\q0_reg[14]_4 ;
  output [0:0]\q0_reg[14]_5 ;
  output [0:0]\q0_reg[9]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[4]_9 ;
  input \q0_reg[12]_1 ;
  input \q0_reg[14]_6 ;
  input \q0_reg[12]_2 ;
  input \q0_reg[14]_7 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[0]_0 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[7]_1 ;
  input \q0_reg[12]_3 ;
  input \q0_reg[9]_2 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input [0:0]\icmp_ln899_43_reg_4058_reg[0] ;
  input [0:0]DI;
  input [0:0]S;
  input [2:0]\icmp_ln899_47_reg_4078_reg[0] ;
  input [2:0]\icmp_ln899_47_reg_4078_reg[0]_0 ;
  input [3:0]accu_0_1_V_fu_1963_p2;
  input \xor_ln899_23_reg_3958_reg[0]_i_3 ;
  input \icmp_ln899_24_reg_3963_reg[0]_i_2 ;
  input [1:0]O;
  input [0:0]Q;
  input [11:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_48_reg_4083_reg[0] ;
  input \icmp_ln899_43_reg_4058_reg[0]_i_2 ;
  input \icmp_ln899_43_reg_4058_reg[0]_0 ;
  input \icmp_ln899_47_reg_4078_reg[0]_i_2_0 ;
  input \icmp_ln899_47_reg_4078_reg[0]_1 ;
  input \icmp_ln899_44_reg_4063_reg[0] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [3:0]accu_0_1_V_fu_1963_p2;
  wire [11:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_24_reg_3963_reg[0]_i_2 ;
  wire \icmp_ln899_43_reg_4058[0]_i_3_n_1 ;
  wire \icmp_ln899_43_reg_4058[0]_i_4_n_1 ;
  wire \icmp_ln899_43_reg_4058[0]_i_5_n_1 ;
  wire \icmp_ln899_43_reg_4058[0]_i_7_n_1 ;
  wire \icmp_ln899_43_reg_4058[0]_i_8_n_1 ;
  wire \icmp_ln899_43_reg_4058[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_43_reg_4058_reg[0] ;
  wire \icmp_ln899_43_reg_4058_reg[0]_0 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_43_reg_4058_reg[0]_i_2 ;
  wire \icmp_ln899_44_reg_4063_reg[0] ;
  wire \icmp_ln899_47_reg_4078[0]_i_11_n_1 ;
  wire \icmp_ln899_47_reg_4078[0]_i_15_n_1 ;
  wire [2:0]\icmp_ln899_47_reg_4078_reg[0] ;
  wire [2:0]\icmp_ln899_47_reg_4078_reg[0]_0 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_1 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_2_0 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_48_reg_4083_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[0]_rep ;
  wire \q0[0]_i_1__7_n_1 ;
  wire \q0[10]_i_1__3_n_1 ;
  wire \q0[11]_i_1__1_n_1 ;
  wire \q0[12]_i_1__2_n_1 ;
  wire \q0[14]_i_1__0_n_1 ;
  wire \q0[1]_i_1__4_n_1 ;
  wire \q0[7]_i_1__7_n_1 ;
  wire \q0[9]_i_1__17_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[12]_1 ;
  wire \q0_reg[12]_2 ;
  wire \q0_reg[12]_3 ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[14]_3 ;
  wire [0:0]\q0_reg[14]_4 ;
  wire [0:0]\q0_reg[14]_5 ;
  wire \q0_reg[14]_6 ;
  wire \q0_reg[14]_7 ;
  wire [0:0]\q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire [0:0]\q0_reg[4]_2 ;
  wire [0:0]\q0_reg[4]_3 ;
  wire [0:0]\q0_reg[4]_4 ;
  wire [0:0]\q0_reg[4]_5 ;
  wire [0:0]\q0_reg[4]_6 ;
  wire [1:0]\q0_reg[4]_7 ;
  wire [1:0]\q0_reg[4]_8 ;
  wire \q0_reg[4]_9 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[14] ;
  wire \q0_reg_n_1_[1] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_23_reg_3958_reg[0]_i_3 ;
  wire [3:0]\NLW_icmp_ln899_43_reg_4058_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_47_reg_4078_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_3963[0]_i_11 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\icmp_ln899_24_reg_3963_reg[0]_i_2 ),
        .O(\q0_reg[4]_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_3963[0]_i_15 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\icmp_ln899_24_reg_3963_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\q0_reg[4]_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_28_reg_3983[0]_i_11 
       (.I0(\q0_reg[4]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(Q),
        .O(\q0_reg[4]_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_28_reg_3983[0]_i_15 
       (.I0(\q0_reg[4]_0 ),
        .I1(O[0]),
        .I2(Q),
        .I3(O[1]),
        .O(\q0_reg[4]_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_4058[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\icmp_ln899_43_reg_4058_reg[0]_i_2 ),
        .O(\q0_reg[4]_8 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_4058[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\q0_reg[4]_8 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_4058[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\icmp_ln899_43_reg_4058_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\q0_reg[4]_7 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_4058[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\q0_reg[4]_7 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_4058[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\icmp_ln899_44_reg_4063_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\icmp_ln899_43_reg_4058[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_4058[0]_i_4 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\icmp_ln899_43_reg_4058_reg[0]_0 ),
        .O(\icmp_ln899_43_reg_4058[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_4058[0]_i_5 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\icmp_ln899_43_reg_4058[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_4058[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\icmp_ln899_44_reg_4063_reg[0] ),
        .O(\icmp_ln899_43_reg_4058[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_4058[0]_i_8 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\icmp_ln899_43_reg_4058_reg[0]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\icmp_ln899_43_reg_4058[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_4058[0]_i_9 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\icmp_ln899_43_reg_4058[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_43_reg_4058_reg[0]_i_1 
       (.CI(\icmp_ln899_43_reg_4058_reg[0] ),
        .CO({CO,\icmp_ln899_43_reg_4058_reg[0]_i_1_n_2 ,\icmp_ln899_43_reg_4058_reg[0]_i_1_n_3 ,\icmp_ln899_43_reg_4058_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_43_reg_4058[0]_i_3_n_1 ,\icmp_ln899_43_reg_4058[0]_i_4_n_1 ,\icmp_ln899_43_reg_4058[0]_i_5_n_1 ,DI}),
        .O(\NLW_icmp_ln899_43_reg_4058_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_43_reg_4058[0]_i_7_n_1 ,\icmp_ln899_43_reg_4058[0]_i_8_n_1 ,\icmp_ln899_43_reg_4058[0]_i_9_n_1 ,S}));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_4063[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\icmp_ln899_44_reg_4063_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\q0_reg[14]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_4063[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\icmp_ln899_44_reg_4063_reg[0] ),
        .O(\q0_reg[14]_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_4078[0]_i_11 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_47_reg_4078_reg[0]_i_2_0 ),
        .O(\icmp_ln899_47_reg_4078[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_4078[0]_i_15 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_47_reg_4078_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\icmp_ln899_47_reg_4078[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_4078[0]_i_4 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\icmp_ln899_47_reg_4078_reg[0]_1 ),
        .O(\q0_reg[14]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_4078[0]_i_8 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\icmp_ln899_47_reg_4078_reg[0]_1 ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\q0_reg[14]_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_47_reg_4078_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[1]_0 ,\icmp_ln899_47_reg_4078_reg[0]_i_2_n_2 ,\icmp_ln899_47_reg_4078_reg[0]_i_2_n_3 ,\icmp_ln899_47_reg_4078_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_47_reg_4078[0]_i_11_n_1 ,\icmp_ln899_47_reg_4078_reg[0] }),
        .O(\NLW_icmp_ln899_47_reg_4078_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_47_reg_4078[0]_i_15_n_1 ,\icmp_ln899_47_reg_4078_reg[0]_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_4083[0]_i_5 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\icmp_ln899_48_reg_4083_reg[0] ),
        .O(\q0_reg[14]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_4083[0]_i_9 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\icmp_ln899_48_reg_4083_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\q0_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \q0[0]_i_1__7 
       (.I0(\q0_reg[14]_6 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[12]_2 ),
        .I3(\q0_reg[14]_7 ),
        .O(\q0[0]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h3CD0)) 
    \q0[10]_i_1__3 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[10]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2C88)) 
    \q0[11]_i_1__1 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[11]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h228A)) 
    \q0[12]_i_1__2 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[12]_3 ),
        .I2(\q0_reg[12]_2 ),
        .I3(\q0_reg[9]_1 ),
        .O(\q0[12]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \q0[14]_i_1__0 
       (.I0(\q0_reg[9]_1 ),
        .I1(\q0_reg[14]_6 ),
        .I2(\q0_reg[12]_2 ),
        .I3(\q0_reg[14]_7 ),
        .O(\q0[14]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h0820)) 
    \q0[1]_i_1__4 
       (.I0(\q0_reg[12]_3 ),
        .I1(\q0_reg[1]_2 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[1]_1 ),
        .O(\q0[1]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \q0[7]_i_1__7 
       (.I0(\q0_reg[9]_1 ),
        .I1(\q0_reg[9]_2 ),
        .I2(\q0_reg[1]_1 ),
        .I3(\q0_reg[7]_1 ),
        .O(\q0[7]_i_1__7_n_1 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \q0[8]_i_1__31 
       (.I0(\q0_reg[14]_6 ),
        .I1(\q0_reg[12]_2 ),
        .I2(\q0_reg[14]_7 ),
        .I3(\q0_reg[9]_1 ),
        .I4(\q0_reg[0]_0 ),
        .O(\nf_assign_fu_262_reg[0]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h4288)) 
    \q0[9]_i_1__17 
       (.I0(\q0_reg[9]_1 ),
        .I1(\q0_reg[14]_7 ),
        .I2(\q0_reg[1]_1 ),
        .I3(\q0_reg[9]_2 ),
        .O(\q0[9]_i_1__17_n_1 ));
  FDSE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .S(\nf_assign_fu_262_reg[0]_rep ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__3_n_1 ),
        .Q(\q0_reg[10]_0 ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__1_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(1'b0));
  FDSE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__2_n_1 ),
        .Q(\q0_reg[12]_0 ),
        .S(\q0_reg[12]_1 ));
  FDSE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__0_n_1 ),
        .Q(\q0_reg_n_1_[14] ),
        .S(\nf_assign_fu_262_reg[0]_rep ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__4_n_1 ),
        .Q(\q0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[4]_9 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__7_n_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__17_n_1 ),
        .Q(\q0_reg[9]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_23_reg_3958[0]_i_14 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\xor_ln899_23_reg_3958_reg[0]_i_3 ),
        .O(\q0_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_23_reg_3958[0]_i_18 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\xor_ln899_23_reg_3958_reg[0]_i_3 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[4]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq
   (\nf_assign_fu_262_reg[3]_rep__0 ,
    \q0_reg[4] ,
    \q0_reg[4]_0 ,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    Q,
    nf_assign_fu_262,
    \q0_reg[7] ,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    \q0_reg[7]_0 ,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_44_reg_4063_reg[0]_i_2 ,
    \icmp_ln899_44_reg_4063_reg[0] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[4]_3 );
  output \nf_assign_fu_262_reg[3]_rep__0 ;
  output [0:0]\q0_reg[4] ;
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[8] ;
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]Q;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[7] ;
  input \q0_reg[4]_1 ;
  input \q0_reg[4]_2 ;
  input \q0_reg[7]_0 ;
  input [3:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  input \icmp_ln899_44_reg_4063_reg[0] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[4]_3 ;

  wire [0:0]Q;
  wire [3:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_44_reg_4063_reg[0] ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[3]_rep__0 ;
  wire [0:0]\q0_reg[4] ;
  wire [0:0]\q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire \q0_reg[4]_3 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [0:0]\q0_reg[8] ;
  wire [0:0]\q0_reg[8]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom_U
       (.Q(Q),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_44_reg_4063_reg[0] (\icmp_ln899_44_reg_4063_reg[0] ),
        .\icmp_ln899_44_reg_4063_reg[0]_i_2 (\icmp_ln899_44_reg_4063_reg[0]_i_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\nf_assign_fu_262_reg[3]_rep__0 (\nf_assign_fu_262_reg[3]_rep__0 ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[4]_2 (\q0_reg[4]_1 ),
        .\q0_reg[4]_3 (\q0_reg[4]_2 ),
        .\q0_reg[4]_4 (\q0_reg[4]_3 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq_rom
   (\nf_assign_fu_262_reg[3]_rep__0 ,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    Q,
    nf_assign_fu_262,
    \q0_reg[7]_0 ,
    \q0_reg[4]_2 ,
    \q0_reg[4]_3 ,
    \q0_reg[7]_1 ,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_44_reg_4063_reg[0]_i_2 ,
    \icmp_ln899_44_reg_4063_reg[0] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[4]_4 );
  output \nf_assign_fu_262_reg[3]_rep__0 ;
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]\q0_reg[8]_1 ;
  output [0:0]Q;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[7]_0 ;
  input \q0_reg[4]_2 ;
  input \q0_reg[4]_3 ;
  input \q0_reg[7]_1 ;
  input [3:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  input \icmp_ln899_44_reg_4063_reg[0] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[4]_4 ;

  wire [0:0]Q;
  wire [3:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_44_reg_4063_reg[0] ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[3]_rep__0 ;
  wire \q0[7]_i_1__11_n_1 ;
  wire \q0[8]_i_1__8_n_1 ;
  wire [0:0]\q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire \q0_reg[4]_3 ;
  wire \q0_reg[4]_4 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[8]_0 ;
  wire [0:0]\q0_reg[8]_1 ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_4063[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\icmp_ln899_44_reg_4063_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\q0_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_4063[0]_i_12 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_44_reg_4063_reg[0]_i_2 ),
        .O(\q0_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_4063[0]_i_16 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_44_reg_4063_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\q0_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_4063[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\icmp_ln899_44_reg_4063_reg[0] ),
        .O(\q0_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \q0[4]_i_1__4 
       (.I0(\q0_reg[4]_2 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[4]_3 ),
        .O(\nf_assign_fu_262_reg[3]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hF9FF)) 
    \q0[7]_i_1__11 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[4]_2 ),
        .I2(\q0_reg[4]_3 ),
        .I3(\q0_reg[7]_1 ),
        .O(\q0[7]_i_1__11_n_1 ));
  LUT4 #(
    .INIT(16'h9793)) 
    \q0[8]_i_1__8 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[8]_i_1__8_n_1 ));
  FDSE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\nf_assign_fu_262_reg[3]_rep__0 ),
        .Q(\q0_reg_n_1_[4] ),
        .S(\q0_reg[4]_4 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__11_n_1 ),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__8_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA
   (\q0_reg[1] ,
    \q0_reg[5] ,
    \q0_reg[12] ,
    CO,
    \q0_reg[5]_0 ,
    \q0_reg[5]_1 ,
    \q0_reg[5]_2 ,
    \q0_reg[5]_3 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[13] ,
    \q0_reg[8] ,
    \q0_reg[5]_4 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    nf_assign_fu_262,
    \q0_reg[5]_5 ,
    \q0_reg[5]_6 ,
    DI,
    S,
    \icmp_ln899_45_reg_4068_reg[0] ,
    \icmp_ln899_45_reg_4068_reg[0]_0 ,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_48_reg_4083_reg[0]_i_2 ,
    \icmp_ln899_46_reg_4073_reg[0]_i_2 );
  output \q0_reg[1] ;
  output \q0_reg[5] ;
  output \q0_reg[12] ;
  output [0:0]CO;
  output [0:0]\q0_reg[5]_0 ;
  output [0:0]\q0_reg[5]_1 ;
  output [1:0]\q0_reg[5]_2 ;
  output [1:0]\q0_reg[5]_3 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[13] ;
  input \q0_reg[8] ;
  input \q0_reg[5]_4 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[8]_2 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[5]_5 ;
  input \q0_reg[5]_6 ;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\icmp_ln899_45_reg_4068_reg[0] ;
  input [0:0]\icmp_ln899_45_reg_4068_reg[0]_0 ;
  input [13:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_48_reg_4083_reg[0]_i_2 ;
  input \icmp_ln899_46_reg_4073_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [1:0]S;
  wire [13:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_45_reg_4068_reg[0] ;
  wire [0:0]\icmp_ln899_45_reg_4068_reg[0]_0 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_i_2 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[12] ;
  wire \q0_reg[13] ;
  wire \q0_reg[1] ;
  wire \q0_reg[5] ;
  wire [0:0]\q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire [1:0]\q0_reg[5]_2 ;
  wire [1:0]\q0_reg[5]_3 ;
  wire \q0_reg[5]_4 ;
  wire \q0_reg[5]_5 ;
  wire \q0_reg[5]_6 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom_U
       (.CO(CO),
        .DI(DI),
        .S(S),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_45_reg_4068_reg[0] (\icmp_ln899_45_reg_4068_reg[0] ),
        .\icmp_ln899_45_reg_4068_reg[0]_0 (\icmp_ln899_45_reg_4068_reg[0]_0 ),
        .\icmp_ln899_46_reg_4073_reg[0]_i_2 (\icmp_ln899_46_reg_4073_reg[0]_i_2 ),
        .\icmp_ln899_48_reg_4083_reg[0]_i_2 (\icmp_ln899_48_reg_4083_reg[0]_i_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[5]_1 (\q0_reg[5]_0 ),
        .\q0_reg[5]_2 (\q0_reg[5]_1 ),
        .\q0_reg[5]_3 (\q0_reg[5]_2 ),
        .\q0_reg[5]_4 (\q0_reg[5]_3 ),
        .\q0_reg[5]_5 (\q0_reg[5]_4 ),
        .\q0_reg[5]_6 (\q0_reg[5]_5 ),
        .\q0_reg[5]_7 (\q0_reg[5]_6 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .\q0_reg[8]_3 (\q0_reg[8]_2 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA_rom
   (\q0_reg[1]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[12]_0 ,
    CO,
    \q0_reg[5]_1 ,
    \q0_reg[5]_2 ,
    \q0_reg[5]_3 ,
    \q0_reg[5]_4 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[13]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[5]_5 ,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    \q0_reg[8]_3 ,
    nf_assign_fu_262,
    \q0_reg[5]_6 ,
    \q0_reg[5]_7 ,
    DI,
    S,
    \icmp_ln899_45_reg_4068_reg[0] ,
    \icmp_ln899_45_reg_4068_reg[0]_0 ,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_48_reg_4083_reg[0]_i_2 ,
    \icmp_ln899_46_reg_4073_reg[0]_i_2 );
  output \q0_reg[1]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[12]_0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[5]_1 ;
  output [0:0]\q0_reg[5]_2 ;
  output [1:0]\q0_reg[5]_3 ;
  output [1:0]\q0_reg[5]_4 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[13]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[5]_5 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[8]_2 ;
  input \q0_reg[8]_3 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[5]_6 ;
  input \q0_reg[5]_7 ;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\icmp_ln899_45_reg_4068_reg[0] ;
  input [0:0]\icmp_ln899_45_reg_4068_reg[0]_0 ;
  input [13:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_48_reg_4083_reg[0]_i_2 ;
  input \icmp_ln899_46_reg_4073_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [1:0]S;
  wire [13:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_45_reg_4068[0]_i_10_n_1 ;
  wire \icmp_ln899_45_reg_4068[0]_i_11_n_1 ;
  wire \icmp_ln899_45_reg_4068[0]_i_13_n_1 ;
  wire \icmp_ln899_45_reg_4068[0]_i_15_n_1 ;
  wire \icmp_ln899_45_reg_4068[0]_i_17_n_1 ;
  wire \icmp_ln899_45_reg_4068[0]_i_4_n_1 ;
  wire \icmp_ln899_45_reg_4068[0]_i_5_n_1 ;
  wire \icmp_ln899_45_reg_4068[0]_i_6_n_1 ;
  wire \icmp_ln899_45_reg_4068[0]_i_8_n_1 ;
  wire \icmp_ln899_45_reg_4068[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_45_reg_4068_reg[0] ;
  wire [0:0]\icmp_ln899_45_reg_4068_reg[0]_0 ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_i_2 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[10]_i_1__2_n_1 ;
  wire \q0[12]_i_1__4_n_1 ;
  wire \q0[13]_i_1__11_n_1 ;
  wire \q0[1]_i_1__10_n_1 ;
  wire \q0[2]_i_1__5_n_1 ;
  wire \q0[3]_i_1__3_n_1 ;
  wire \q0[5]_i_1__9_n_1 ;
  wire \q0[6]_i_1__3_n_1 ;
  wire \q0[7]_i_1__22_n_1 ;
  wire \q0[8]_i_1__7_n_1 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire [0:0]\q0_reg[5]_2 ;
  wire [1:0]\q0_reg[5]_3 ;
  wire [1:0]\q0_reg[5]_4 ;
  wire \q0_reg[5]_5 ;
  wire \q0_reg[5]_6 ;
  wire \q0_reg[5]_7 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[8]_3 ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[13] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_45_reg_4068_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_45_reg_4068_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_4068[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\q0_reg_n_1_[10] ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\icmp_ln899_45_reg_4068[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_4068[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\icmp_ln899_45_reg_4068[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_4068[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\icmp_ln899_45_reg_4068[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_4068[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\icmp_ln899_45_reg_4068[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_4068[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_45_reg_4068[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_4068[0]_i_4 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(accu_0_3_V_fu_1999_p2[13]),
        .I3(\q0_reg_n_1_[13] ),
        .O(\icmp_ln899_45_reg_4068[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_4068[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\q0_reg[12]_0 ),
        .O(\icmp_ln899_45_reg_4068[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_4068[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\q0_reg_n_1_[10] ),
        .O(\icmp_ln899_45_reg_4068[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_4068[0]_i_8 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(\q0_reg_n_1_[13] ),
        .I3(accu_0_3_V_fu_1999_p2[13]),
        .O(\icmp_ln899_45_reg_4068[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_4068[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\q0_reg[12]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\icmp_ln899_45_reg_4068[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_45_reg_4068_reg[0]_i_1 
       (.CI(\icmp_ln899_45_reg_4068_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_45_reg_4068_reg[0]_i_1_n_2 ,\icmp_ln899_45_reg_4068_reg[0]_i_1_n_3 ,\icmp_ln899_45_reg_4068_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_45_reg_4068_reg[0] ,\icmp_ln899_45_reg_4068[0]_i_4_n_1 ,\icmp_ln899_45_reg_4068[0]_i_5_n_1 ,\icmp_ln899_45_reg_4068[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_45_reg_4068_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_45_reg_4068_reg[0]_0 ,\icmp_ln899_45_reg_4068[0]_i_8_n_1 ,\icmp_ln899_45_reg_4068[0]_i_9_n_1 ,\icmp_ln899_45_reg_4068[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_45_reg_4068_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_45_reg_4068_reg[0]_i_2_n_1 ,\icmp_ln899_45_reg_4068_reg[0]_i_2_n_2 ,\icmp_ln899_45_reg_4068_reg[0]_i_2_n_3 ,\icmp_ln899_45_reg_4068_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_45_reg_4068[0]_i_11_n_1 ,DI[1],\icmp_ln899_45_reg_4068[0]_i_13_n_1 ,DI[0]}),
        .O(\NLW_icmp_ln899_45_reg_4068_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_45_reg_4068[0]_i_15_n_1 ,S[1],\icmp_ln899_45_reg_4068[0]_i_17_n_1 ,S[0]}));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_46_reg_4073[0]_i_12 
       (.I0(accu_0_3_V_fu_1999_p2[4]),
        .I1(accu_0_3_V_fu_1999_p2[5]),
        .I2(\q0_reg[5]_0 ),
        .O(\q0_reg[5]_4 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_4073[0]_i_14 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_46_reg_4073_reg[0]_i_2 ),
        .O(\q0_reg[5]_4 [0]));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_46_reg_4073[0]_i_16 
       (.I0(accu_0_3_V_fu_1999_p2[4]),
        .I1(\q0_reg[5]_0 ),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .O(\q0_reg[5]_3 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_4073[0]_i_18 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_46_reg_4073_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\q0_reg[5]_3 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_4083[0]_i_11 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\icmp_ln899_48_reg_4083_reg[0]_i_2 ),
        .O(\q0_reg[5]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_4083[0]_i_15 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\icmp_ln899_48_reg_4083_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\q0_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h24D0)) 
    \q0[10]_i_1__2 
       (.I0(\q0_reg[13]_0 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[5]_5 ),
        .I3(\q0_reg[8]_1 ),
        .O(\q0[10]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h6C4A)) 
    \q0[12]_i_1__4 
       (.I0(\q0_reg[5]_5 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[8]_1 ),
        .I3(\q0_reg[13]_0 ),
        .O(\q0[12]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'hDD35)) 
    \q0[13]_i_1__11 
       (.I0(\q0_reg[5]_5 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[13]_0 ),
        .I3(\q0_reg[8]_1 ),
        .O(\q0[13]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0848)) 
    \q0[1]_i_1__10 
       (.I0(\q0_reg[5]_6 ),
        .I1(\q0_reg[5]_7 ),
        .I2(\q0_reg[5]_5 ),
        .I3(\q0_reg[8]_2 ),
        .O(\q0[1]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \q0[2]_i_1__5 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[2]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h02C0)) 
    \q0[3]_i_1__3 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[3]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \q0[5]_i_1__9 
       (.I0(\q0_reg[5]_5 ),
        .I1(\q0_reg[5]_7 ),
        .I2(\q0_reg[5]_6 ),
        .O(\q0[5]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \q0[6]_i_1__3 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[3]),
        .O(\q0[6]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hCFBF)) 
    \q0[7]_i_1__22 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[7]_i_1__22_n_1 ));
  LUT4 #(
    .INIT(16'hD32F)) 
    \q0[8]_i_1__7 
       (.I0(\q0_reg[8]_2 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[8]_3 ),
        .I3(\q0_reg[8]_1 ),
        .O(\q0[8]_i_1__7_n_1 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__2_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__4_n_1 ),
        .Q(\q0_reg[12]_0 ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__11_n_1 ),
        .Q(\q0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__10_n_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__5_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__3_n_1 ),
        .Q(\q0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__9_n_1 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__3_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__22_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK
   (\q0_reg[1] ,
    \q0_reg[12] ,
    CO,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    Q,
    threshs_m_thresholds_10_ce0,
    \q0_reg[1]_0 ,
    ap_clk,
    \q0_reg[12]_2 ,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    \q0_reg[7] ,
    \q0_reg[8]_1 ,
    \q0_reg[12]_3 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \icmp_ln899_46_reg_4073_reg[0] ,
    DI,
    S,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_46_reg_4073_reg[0]_0 ,
    \icmp_ln899_46_reg_4073_reg[0]_1 ,
    \icmp_ln899_47_reg_4078_reg[0]_i_2 );
  output \q0_reg[1] ;
  output \q0_reg[12] ;
  output [0:0]CO;
  output [0:0]\q0_reg[12]_0 ;
  output [0:0]\q0_reg[12]_1 ;
  output [0:0]Q;
  input threshs_m_thresholds_10_ce0;
  input \q0_reg[1]_0 ;
  input ap_clk;
  input \q0_reg[12]_2 ;
  input \q0_reg[8] ;
  input \q0_reg[8]_0 ;
  input \q0_reg[7] ;
  input \q0_reg[8]_1 ;
  input \q0_reg[12]_3 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [0:0]\icmp_ln899_46_reg_4073_reg[0] ;
  input [1:0]DI;
  input [1:0]S;
  input [5:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_46_reg_4073_reg[0]_0 ;
  input \icmp_ln899_46_reg_4073_reg[0]_1 ;
  input \icmp_ln899_47_reg_4078_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [5:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_46_reg_4073_reg[0] ;
  wire \icmp_ln899_46_reg_4073_reg[0]_0 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_1 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_2 ;
  wire \q0_reg[12] ;
  wire [0:0]\q0_reg[12]_0 ;
  wire [0:0]\q0_reg[12]_1 ;
  wire \q0_reg[12]_2 ;
  wire \q0_reg[12]_3 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom_U
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_46_reg_4073_reg[0] (\icmp_ln899_46_reg_4073_reg[0] ),
        .\icmp_ln899_46_reg_4073_reg[0]_0 (\icmp_ln899_46_reg_4073_reg[0]_0 ),
        .\icmp_ln899_46_reg_4073_reg[0]_1 (\icmp_ln899_46_reg_4073_reg[0]_1 ),
        .\icmp_ln899_47_reg_4078_reg[0]_i_2 (\icmp_ln899_47_reg_4078_reg[0]_i_2 ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[12]_1 (\q0_reg[12]_0 ),
        .\q0_reg[12]_2 (\q0_reg[12]_1 ),
        .\q0_reg[12]_3 (\q0_reg[12]_2 ),
        .\q0_reg[12]_4 (\q0_reg[12]_3 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK_rom
   (\q0_reg[1]_0 ,
    \q0_reg[12]_0 ,
    CO,
    \q0_reg[12]_1 ,
    \q0_reg[12]_2 ,
    Q,
    threshs_m_thresholds_10_ce0,
    \q0_reg[1]_1 ,
    ap_clk,
    \q0_reg[12]_3 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[8]_2 ,
    \q0_reg[12]_4 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \icmp_ln899_46_reg_4073_reg[0] ,
    DI,
    S,
    accu_0_3_V_fu_1999_p2,
    \icmp_ln899_46_reg_4073_reg[0]_0 ,
    \icmp_ln899_46_reg_4073_reg[0]_1 ,
    \icmp_ln899_47_reg_4078_reg[0]_i_2 );
  output \q0_reg[1]_0 ;
  output \q0_reg[12]_0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[12]_1 ;
  output [0:0]\q0_reg[12]_2 ;
  output [0:0]Q;
  input threshs_m_thresholds_10_ce0;
  input \q0_reg[1]_1 ;
  input ap_clk;
  input \q0_reg[12]_3 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[8]_2 ;
  input \q0_reg[12]_4 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input [0:0]\icmp_ln899_46_reg_4073_reg[0] ;
  input [1:0]DI;
  input [1:0]S;
  input [5:0]accu_0_3_V_fu_1999_p2;
  input \icmp_ln899_46_reg_4073_reg[0]_0 ;
  input \icmp_ln899_46_reg_4073_reg[0]_1 ;
  input \icmp_ln899_47_reg_4078_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [5:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_46_reg_4073[0]_i_10_n_1 ;
  wire \icmp_ln899_46_reg_4073[0]_i_4_n_1 ;
  wire \icmp_ln899_46_reg_4073[0]_i_6_n_1 ;
  wire \icmp_ln899_46_reg_4073[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_46_reg_4073_reg[0] ;
  wire \icmp_ln899_46_reg_4073_reg[0]_0 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_1 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_2 ;
  wire \q0[12]_i_1__6_n_1 ;
  wire \q0[7]_i_1__15_n_1 ;
  wire \q0[8]_i_1__33_n_1 ;
  wire \q0_reg[12]_0 ;
  wire [0:0]\q0_reg[12]_1 ;
  wire [0:0]\q0_reg[12]_2 ;
  wire \q0_reg[12]_3 ;
  wire \q0_reg[12]_4 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_46_reg_4073_reg[0]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_4073[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\icmp_ln899_46_reg_4073_reg[0]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_46_reg_4073[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_4073[0]_i_4 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_46_reg_4073_reg[0]_1 ),
        .O(\icmp_ln899_46_reg_4073[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_4073[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\icmp_ln899_46_reg_4073_reg[0]_0 ),
        .O(\icmp_ln899_46_reg_4073[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_4073[0]_i_8 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_46_reg_4073_reg[0]_1 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\icmp_ln899_46_reg_4073[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_46_reg_4073_reg[0]_i_1 
       (.CI(\icmp_ln899_46_reg_4073_reg[0] ),
        .CO({CO,\icmp_ln899_46_reg_4073_reg[0]_i_1_n_2 ,\icmp_ln899_46_reg_4073_reg[0]_i_1_n_3 ,\icmp_ln899_46_reg_4073_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({DI[1],\icmp_ln899_46_reg_4073[0]_i_4_n_1 ,DI[0],\icmp_ln899_46_reg_4073[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_46_reg_4073_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({S[1],\icmp_ln899_46_reg_4073[0]_i_8_n_1 ,S[0],\icmp_ln899_46_reg_4073[0]_i_10_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_4078[0]_i_14 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_47_reg_4078_reg[0]_i_2 ),
        .O(\q0_reg[12]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_4078[0]_i_18 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_47_reg_4078_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\q0_reg[12]_1 ));
  LUT4 #(
    .INIT(16'h7022)) 
    \q0[12]_i_1__6 
       (.I0(\q0_reg[12]_4 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[8]_2 ),
        .I3(\q0_reg[8]_1 ),
        .O(\q0[12]_i_1__6_n_1 ));
  LUT4 #(
    .INIT(16'hDBFF)) 
    \q0[7]_i_1__15 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[7]_3 ),
        .O(\q0[7]_i_1__15_n_1 ));
  LUT4 #(
    .INIT(16'hA36F)) 
    \q0[8]_i_1__33 
       (.I0(\q0_reg[8]_0 ),
        .I1(\q0_reg[8]_1 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[8]_2 ),
        .O(\q0[8]_i_1__33_n_1 ));
  FDSE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__6_n_1 ),
        .Q(\q0_reg[12]_0 ),
        .S(\q0_reg[12]_3 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[1]_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__15_n_1 ),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__33_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU
   (\q0_reg[7] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 );
  output \q0_reg[7] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;

  wire ap_clk;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom_U
       (.ap_clk(ap_clk),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .\q0_reg[7]_4 (\q0_reg[7]_3 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU_rom
   (\q0_reg[7]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 );
  output \q0_reg[7]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;

  wire ap_clk;
  wire \q0[7]_i_1__17_n_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'hFFDF)) 
    \q0[7]_i_1__17 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_2 ),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_4 ),
        .O(\q0[7]_i_1__17_n_1 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__17_n_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie
   (\q0_reg[7] ,
    \q0_reg[8] ,
    \q0_reg[3] ,
    \q0_reg[1] ,
    \q0_reg[13] ,
    \q0_reg[14] ,
    \q0_reg[15] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    CO,
    O,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[5] ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[12] ,
    \q0_reg[12]_0 ,
    \q0_reg[14]_4 ,
    \q0_reg[14]_5 ,
    \q0_reg[14]_6 ,
    \q0_reg[14]_7 ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[14]_8 ,
    \q0_reg[14]_9 ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 ,
    \q0_reg[5]_0 ,
    \q0_reg[5]_1 ,
    \q0_reg[12]_1 ,
    \q0_reg[12]_2 ,
    \q0_reg[13]_0 ,
    \q0_reg[13]_1 ,
    \q0_reg[3]_2 ,
    \q0_reg[3]_3 ,
    \q0_reg[14]_10 ,
    \q0_reg[14]_11 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[5]_2 ,
    \q0_reg[15]_0 ,
    \q0_reg[15]_1 ,
    \q0_reg[3]_4 ,
    \q0_reg[1]_2 ,
    accu_0_0_V_fu_1945_p2,
    accu_0_3_V_fu_1999_p2,
    accu_0_2_V_fu_1981_p2,
    \q0_reg[9] ,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    DI,
    S,
    \icmp_ln899_52_reg_4103_reg[0] ,
    \icmp_ln899_52_reg_4103_reg[0]_0 ,
    \icmp_ln899_52_reg_4103_reg[0]_1 ,
    \icmp_ln899_48_reg_4083_reg[0] ,
    \icmp_ln899_48_reg_4083_reg[0]_0 ,
    \icmp_ln899_48_reg_4083_reg[0]_1 ,
    \icmp_ln899_48_reg_4083_reg[0]_2 ,
    \icmp_ln899_46_reg_4073_reg[0] ,
    \icmp_ln899_46_reg_4073_reg[0]_0 ,
    \icmp_ln899_44_reg_4063_reg[0] ,
    \icmp_ln899_44_reg_4063_reg[0]_0 ,
    \icmp_ln899_44_reg_4063_reg[0]_1 ,
    \icmp_ln899_44_reg_4063_reg[0]_2 ,
    \icmp_ln899_47_reg_4078_reg[0] ,
    \icmp_ln899_47_reg_4078_reg[0]_0 ,
    \icmp_ln899_47_reg_4078_reg[0]_1 ,
    \icmp_ln899_1_reg_3848_reg[0]_i_2 ,
    \xor_ln899_50_reg_4093_reg[0]_i_3 ,
    \icmp_ln899_53_reg_4108_reg[0] ,
    \icmp_ln899_54_reg_4113_reg[0]_i_2 ,
    Q,
    \icmp_ln899_48_reg_4083_reg[0]_i_2 ,
    \icmp_ln899_48_reg_4083_reg[0]_i_2_0 ,
    \icmp_ln899_46_reg_4073_reg[0]_i_2 ,
    \icmp_ln899_44_reg_4063_reg[0]_i_2 ,
    \icmp_ln899_44_reg_4063_reg[0]_i_2_0 ,
    \icmp_ln899_42_reg_4053_reg[0]_i_2 ,
    \icmp_ln899_45_reg_4068_reg[0]_i_2 ,
    \icmp_ln899_43_reg_4058_reg[0] ,
    \icmp_ln899_47_reg_4078_reg[0]_2 );
  output \q0_reg[7] ;
  output \q0_reg[8] ;
  output \q0_reg[3] ;
  output \q0_reg[1] ;
  output \q0_reg[13] ;
  output \q0_reg[14] ;
  output \q0_reg[15] ;
  output [0:0]\q0_reg[7]_0 ;
  output [0:0]\q0_reg[7]_1 ;
  output [0:0]\q0_reg[7]_2 ;
  output [0:0]\q0_reg[7]_3 ;
  output [0:0]CO;
  output [0:0]O;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[5] ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[14]_3 ;
  output [0:0]\q0_reg[12] ;
  output [0:0]\q0_reg[12]_0 ;
  output [1:0]\q0_reg[14]_4 ;
  output [1:0]\q0_reg[14]_5 ;
  output [0:0]\q0_reg[14]_6 ;
  output [0:0]\q0_reg[14]_7 ;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[14]_8 ;
  output [0:0]\q0_reg[14]_9 ;
  output [0:0]\q0_reg[0] ;
  output [0:0]\q0_reg[0]_0 ;
  output [0:0]\q0_reg[3]_0 ;
  output [0:0]\q0_reg[3]_1 ;
  output [0:0]\q0_reg[5]_0 ;
  output [0:0]\q0_reg[5]_1 ;
  output [0:0]\q0_reg[12]_1 ;
  output [0:0]\q0_reg[12]_2 ;
  output [0:0]\q0_reg[13]_0 ;
  output [0:0]\q0_reg[13]_1 ;
  output [0:0]\q0_reg[3]_2 ;
  output [0:0]\q0_reg[3]_3 ;
  output [0:0]\q0_reg[14]_10 ;
  output [0:0]\q0_reg[14]_11 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[5]_2 ;
  input \q0_reg[15]_0 ;
  input \q0_reg[15]_1 ;
  input \q0_reg[3]_4 ;
  input \q0_reg[1]_2 ;
  input [3:0]accu_0_0_V_fu_1945_p2;
  input [15:0]accu_0_3_V_fu_1999_p2;
  input [1:0]accu_0_2_V_fu_1981_p2;
  input \q0_reg[9] ;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\icmp_ln899_52_reg_4103_reg[0] ;
  input [2:0]\icmp_ln899_52_reg_4103_reg[0]_0 ;
  input [2:0]\icmp_ln899_52_reg_4103_reg[0]_1 ;
  input [1:0]\icmp_ln899_48_reg_4083_reg[0] ;
  input [1:0]\icmp_ln899_48_reg_4083_reg[0]_0 ;
  input [0:0]\icmp_ln899_48_reg_4083_reg[0]_1 ;
  input [0:0]\icmp_ln899_48_reg_4083_reg[0]_2 ;
  input [1:0]\icmp_ln899_46_reg_4073_reg[0] ;
  input [1:0]\icmp_ln899_46_reg_4073_reg[0]_0 ;
  input [1:0]\icmp_ln899_44_reg_4063_reg[0] ;
  input [1:0]\icmp_ln899_44_reg_4063_reg[0]_0 ;
  input [2:0]\icmp_ln899_44_reg_4063_reg[0]_1 ;
  input [2:0]\icmp_ln899_44_reg_4063_reg[0]_2 ;
  input [0:0]\icmp_ln899_47_reg_4078_reg[0] ;
  input [0:0]\icmp_ln899_47_reg_4078_reg[0]_0 ;
  input [0:0]\icmp_ln899_47_reg_4078_reg[0]_1 ;
  input \icmp_ln899_1_reg_3848_reg[0]_i_2 ;
  input [0:0]\xor_ln899_50_reg_4093_reg[0]_i_3 ;
  input \icmp_ln899_53_reg_4108_reg[0] ;
  input \icmp_ln899_54_reg_4113_reg[0]_i_2 ;
  input [0:0]Q;
  input \icmp_ln899_48_reg_4083_reg[0]_i_2 ;
  input \icmp_ln899_48_reg_4083_reg[0]_i_2_0 ;
  input [0:0]\icmp_ln899_46_reg_4073_reg[0]_i_2 ;
  input \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  input [0:0]\icmp_ln899_44_reg_4063_reg[0]_i_2_0 ;
  input \icmp_ln899_42_reg_4053_reg[0]_i_2 ;
  input \icmp_ln899_45_reg_4068_reg[0]_i_2 ;
  input [0:0]\icmp_ln899_43_reg_4058_reg[0] ;
  input \icmp_ln899_47_reg_4078_reg[0]_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [3:0]accu_0_0_V_fu_1945_p2;
  wire [1:0]accu_0_2_V_fu_1981_p2;
  wire [15:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_1_reg_3848_reg[0]_i_2 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_43_reg_4058_reg[0] ;
  wire [1:0]\icmp_ln899_44_reg_4063_reg[0] ;
  wire [1:0]\icmp_ln899_44_reg_4063_reg[0]_0 ;
  wire [2:0]\icmp_ln899_44_reg_4063_reg[0]_1 ;
  wire [2:0]\icmp_ln899_44_reg_4063_reg[0]_2 ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_44_reg_4063_reg[0]_i_2_0 ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_2 ;
  wire [1:0]\icmp_ln899_46_reg_4073_reg[0] ;
  wire [1:0]\icmp_ln899_46_reg_4073_reg[0]_0 ;
  wire [0:0]\icmp_ln899_46_reg_4073_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_47_reg_4078_reg[0] ;
  wire [0:0]\icmp_ln899_47_reg_4078_reg[0]_0 ;
  wire [0:0]\icmp_ln899_47_reg_4078_reg[0]_1 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_2 ;
  wire [1:0]\icmp_ln899_48_reg_4083_reg[0] ;
  wire [1:0]\icmp_ln899_48_reg_4083_reg[0]_0 ;
  wire [0:0]\icmp_ln899_48_reg_4083_reg[0]_1 ;
  wire [0:0]\icmp_ln899_48_reg_4083_reg[0]_2 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2_0 ;
  wire [0:0]\icmp_ln899_52_reg_4103_reg[0] ;
  wire [2:0]\icmp_ln899_52_reg_4103_reg[0]_0 ;
  wire [2:0]\icmp_ln899_52_reg_4103_reg[0]_1 ;
  wire \icmp_ln899_53_reg_4108_reg[0] ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_2 ;
  wire [0:0]\q0_reg[0] ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [0:0]\q0_reg[12] ;
  wire [0:0]\q0_reg[12]_0 ;
  wire [0:0]\q0_reg[12]_1 ;
  wire [0:0]\q0_reg[12]_2 ;
  wire \q0_reg[13] ;
  wire [0:0]\q0_reg[13]_0 ;
  wire [0:0]\q0_reg[13]_1 ;
  wire \q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_10 ;
  wire [0:0]\q0_reg[14]_11 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[14]_3 ;
  wire [1:0]\q0_reg[14]_4 ;
  wire [1:0]\q0_reg[14]_5 ;
  wire [0:0]\q0_reg[14]_6 ;
  wire [0:0]\q0_reg[14]_7 ;
  wire [0:0]\q0_reg[14]_8 ;
  wire [0:0]\q0_reg[14]_9 ;
  wire \q0_reg[15] ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[15]_1 ;
  wire \q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[3] ;
  wire [0:0]\q0_reg[3]_0 ;
  wire [0:0]\q0_reg[3]_1 ;
  wire [0:0]\q0_reg[3]_2 ;
  wire [0:0]\q0_reg[3]_3 ;
  wire \q0_reg[3]_4 ;
  wire [0:0]\q0_reg[5] ;
  wire [0:0]\q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire [0:0]\q0_reg[7]_3 ;
  wire \q0_reg[8] ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire threshs_m_thresholds_10_ce0;
  wire [0:0]\xor_ln899_50_reg_4093_reg[0]_i_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_1_reg_3848_reg[0]_i_2_0 (\icmp_ln899_1_reg_3848_reg[0]_i_2 ),
        .\icmp_ln899_42_reg_4053_reg[0]_i_2 (\icmp_ln899_42_reg_4053_reg[0]_i_2 ),
        .\icmp_ln899_43_reg_4058_reg[0] (\icmp_ln899_43_reg_4058_reg[0] ),
        .\icmp_ln899_44_reg_4063_reg[0] (\icmp_ln899_44_reg_4063_reg[0] ),
        .\icmp_ln899_44_reg_4063_reg[0]_0 (\icmp_ln899_44_reg_4063_reg[0]_0 ),
        .\icmp_ln899_44_reg_4063_reg[0]_1 (\icmp_ln899_44_reg_4063_reg[0]_1 ),
        .\icmp_ln899_44_reg_4063_reg[0]_2 (\icmp_ln899_44_reg_4063_reg[0]_2 ),
        .\icmp_ln899_44_reg_4063_reg[0]_i_2_0 (\icmp_ln899_44_reg_4063_reg[0]_i_2 ),
        .\icmp_ln899_44_reg_4063_reg[0]_i_2_1 (\icmp_ln899_44_reg_4063_reg[0]_i_2_0 ),
        .\icmp_ln899_45_reg_4068_reg[0]_i_2 (\icmp_ln899_45_reg_4068_reg[0]_i_2 ),
        .\icmp_ln899_46_reg_4073_reg[0] (\icmp_ln899_46_reg_4073_reg[0] ),
        .\icmp_ln899_46_reg_4073_reg[0]_0 (\icmp_ln899_46_reg_4073_reg[0]_0 ),
        .\icmp_ln899_46_reg_4073_reg[0]_i_2_0 (\icmp_ln899_46_reg_4073_reg[0]_i_2 ),
        .\icmp_ln899_47_reg_4078_reg[0] (\icmp_ln899_47_reg_4078_reg[0] ),
        .\icmp_ln899_47_reg_4078_reg[0]_0 (\icmp_ln899_47_reg_4078_reg[0]_0 ),
        .\icmp_ln899_47_reg_4078_reg[0]_1 (\icmp_ln899_47_reg_4078_reg[0]_1 ),
        .\icmp_ln899_47_reg_4078_reg[0]_2 (\icmp_ln899_47_reg_4078_reg[0]_2 ),
        .\icmp_ln899_48_reg_4083_reg[0] (\icmp_ln899_48_reg_4083_reg[0] ),
        .\icmp_ln899_48_reg_4083_reg[0]_0 (\icmp_ln899_48_reg_4083_reg[0]_0 ),
        .\icmp_ln899_48_reg_4083_reg[0]_1 (\icmp_ln899_48_reg_4083_reg[0]_1 ),
        .\icmp_ln899_48_reg_4083_reg[0]_2 (\icmp_ln899_48_reg_4083_reg[0]_2 ),
        .\icmp_ln899_48_reg_4083_reg[0]_i_2_0 (\icmp_ln899_48_reg_4083_reg[0]_i_2 ),
        .\icmp_ln899_48_reg_4083_reg[0]_i_2_1 (\icmp_ln899_48_reg_4083_reg[0]_i_2_0 ),
        .\icmp_ln899_52_reg_4103_reg[0] (\icmp_ln899_52_reg_4103_reg[0] ),
        .\icmp_ln899_52_reg_4103_reg[0]_0 (\icmp_ln899_52_reg_4103_reg[0]_0 ),
        .\icmp_ln899_52_reg_4103_reg[0]_1 (\icmp_ln899_52_reg_4103_reg[0]_1 ),
        .\icmp_ln899_53_reg_4108_reg[0] (\icmp_ln899_53_reg_4108_reg[0] ),
        .\icmp_ln899_54_reg_4113_reg[0]_i_2 (\icmp_ln899_54_reg_4113_reg[0]_i_2 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[12]_1 (\q0_reg[12]_0 ),
        .\q0_reg[12]_2 (\q0_reg[12]_1 ),
        .\q0_reg[12]_3 (\q0_reg[12]_2 ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[13]_1 (\q0_reg[13]_0 ),
        .\q0_reg[13]_2 (\q0_reg[13]_1 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[14]_10 (\q0_reg[14]_9 ),
        .\q0_reg[14]_11 (\q0_reg[14]_10 ),
        .\q0_reg[14]_12 (\q0_reg[14]_11 ),
        .\q0_reg[14]_2 (\q0_reg[14]_1 ),
        .\q0_reg[14]_3 (\q0_reg[14]_2 ),
        .\q0_reg[14]_4 (\q0_reg[14]_3 ),
        .\q0_reg[14]_5 (\q0_reg[14]_4 ),
        .\q0_reg[14]_6 (\q0_reg[14]_5 ),
        .\q0_reg[14]_7 (\q0_reg[14]_6 ),
        .\q0_reg[14]_8 (\q0_reg[14]_7 ),
        .\q0_reg[14]_9 (\q0_reg[14]_8 ),
        .\q0_reg[15]_0 (\q0_reg[15] ),
        .\q0_reg[15]_1 (\q0_reg[15]_0 ),
        .\q0_reg[15]_2 (\q0_reg[15]_1 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ),
        .\q0_reg[3]_2 (\q0_reg[3]_1 ),
        .\q0_reg[3]_3 (\q0_reg[3]_2 ),
        .\q0_reg[3]_4 (\q0_reg[3]_3 ),
        .\q0_reg[3]_5 (\q0_reg[3]_4 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[5]_1 (\q0_reg[5]_0 ),
        .\q0_reg[5]_2 (\q0_reg[5]_1 ),
        .\q0_reg[5]_3 (\q0_reg[5]_2 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .\q0_reg[7]_4 (\q0_reg[7]_3 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .\q0_reg[9]_3 (\q0_reg[9]_2 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_50_reg_4093_reg[0]_i_3 (\xor_ln899_50_reg_4093_reg[0]_i_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie_rom
   (\q0_reg[7]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    CO,
    O,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[5]_0 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    \q0_reg[14]_5 ,
    \q0_reg[14]_6 ,
    \q0_reg[14]_7 ,
    \q0_reg[14]_8 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[14]_9 ,
    \q0_reg[14]_10 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[3]_1 ,
    \q0_reg[3]_2 ,
    \q0_reg[5]_1 ,
    \q0_reg[5]_2 ,
    \q0_reg[12]_2 ,
    \q0_reg[12]_3 ,
    \q0_reg[13]_1 ,
    \q0_reg[13]_2 ,
    \q0_reg[3]_3 ,
    \q0_reg[3]_4 ,
    \q0_reg[14]_11 ,
    \q0_reg[14]_12 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[5]_3 ,
    \q0_reg[15]_1 ,
    \q0_reg[15]_2 ,
    \q0_reg[3]_5 ,
    \q0_reg[1]_3 ,
    accu_0_0_V_fu_1945_p2,
    accu_0_3_V_fu_1999_p2,
    accu_0_2_V_fu_1981_p2,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[9]_3 ,
    DI,
    S,
    \icmp_ln899_52_reg_4103_reg[0] ,
    \icmp_ln899_52_reg_4103_reg[0]_0 ,
    \icmp_ln899_52_reg_4103_reg[0]_1 ,
    \icmp_ln899_48_reg_4083_reg[0] ,
    \icmp_ln899_48_reg_4083_reg[0]_0 ,
    \icmp_ln899_48_reg_4083_reg[0]_1 ,
    \icmp_ln899_48_reg_4083_reg[0]_2 ,
    \icmp_ln899_46_reg_4073_reg[0] ,
    \icmp_ln899_46_reg_4073_reg[0]_0 ,
    \icmp_ln899_44_reg_4063_reg[0] ,
    \icmp_ln899_44_reg_4063_reg[0]_0 ,
    \icmp_ln899_44_reg_4063_reg[0]_1 ,
    \icmp_ln899_44_reg_4063_reg[0]_2 ,
    \icmp_ln899_47_reg_4078_reg[0] ,
    \icmp_ln899_47_reg_4078_reg[0]_0 ,
    \icmp_ln899_47_reg_4078_reg[0]_1 ,
    \icmp_ln899_1_reg_3848_reg[0]_i_2_0 ,
    \xor_ln899_50_reg_4093_reg[0]_i_3 ,
    \icmp_ln899_53_reg_4108_reg[0] ,
    \icmp_ln899_54_reg_4113_reg[0]_i_2 ,
    Q,
    \icmp_ln899_48_reg_4083_reg[0]_i_2_0 ,
    \icmp_ln899_48_reg_4083_reg[0]_i_2_1 ,
    \icmp_ln899_46_reg_4073_reg[0]_i_2_0 ,
    \icmp_ln899_44_reg_4063_reg[0]_i_2_0 ,
    \icmp_ln899_44_reg_4063_reg[0]_i_2_1 ,
    \icmp_ln899_42_reg_4053_reg[0]_i_2 ,
    \icmp_ln899_45_reg_4068_reg[0]_i_2 ,
    \icmp_ln899_43_reg_4058_reg[0] ,
    \icmp_ln899_47_reg_4078_reg[0]_2 );
  output \q0_reg[7]_0 ;
  output \q0_reg[8]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[14]_0 ;
  output \q0_reg[15]_0 ;
  output [0:0]\q0_reg[7]_1 ;
  output [0:0]\q0_reg[7]_2 ;
  output [0:0]\q0_reg[7]_3 ;
  output [0:0]\q0_reg[7]_4 ;
  output [0:0]CO;
  output [0:0]O;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[5]_0 ;
  output [0:0]\q0_reg[14]_3 ;
  output [0:0]\q0_reg[14]_4 ;
  output [0:0]\q0_reg[12]_0 ;
  output [0:0]\q0_reg[12]_1 ;
  output [1:0]\q0_reg[14]_5 ;
  output [1:0]\q0_reg[14]_6 ;
  output [0:0]\q0_reg[14]_7 ;
  output [0:0]\q0_reg[14]_8 ;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[1]_2 ;
  output [0:0]\q0_reg[14]_9 ;
  output [0:0]\q0_reg[14]_10 ;
  output [0:0]\q0_reg[0]_0 ;
  output [0:0]\q0_reg[0]_1 ;
  output [0:0]\q0_reg[3]_1 ;
  output [0:0]\q0_reg[3]_2 ;
  output [0:0]\q0_reg[5]_1 ;
  output [0:0]\q0_reg[5]_2 ;
  output [0:0]\q0_reg[12]_2 ;
  output [0:0]\q0_reg[12]_3 ;
  output [0:0]\q0_reg[13]_1 ;
  output [0:0]\q0_reg[13]_2 ;
  output [0:0]\q0_reg[3]_3 ;
  output [0:0]\q0_reg[3]_4 ;
  output [0:0]\q0_reg[14]_11 ;
  output [0:0]\q0_reg[14]_12 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[5]_3 ;
  input \q0_reg[15]_1 ;
  input \q0_reg[15]_2 ;
  input \q0_reg[3]_5 ;
  input \q0_reg[1]_3 ;
  input [3:0]accu_0_0_V_fu_1945_p2;
  input [15:0]accu_0_3_V_fu_1999_p2;
  input [1:0]accu_0_2_V_fu_1981_p2;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input \q0_reg[9]_3 ;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\icmp_ln899_52_reg_4103_reg[0] ;
  input [2:0]\icmp_ln899_52_reg_4103_reg[0]_0 ;
  input [2:0]\icmp_ln899_52_reg_4103_reg[0]_1 ;
  input [1:0]\icmp_ln899_48_reg_4083_reg[0] ;
  input [1:0]\icmp_ln899_48_reg_4083_reg[0]_0 ;
  input [0:0]\icmp_ln899_48_reg_4083_reg[0]_1 ;
  input [0:0]\icmp_ln899_48_reg_4083_reg[0]_2 ;
  input [1:0]\icmp_ln899_46_reg_4073_reg[0] ;
  input [1:0]\icmp_ln899_46_reg_4073_reg[0]_0 ;
  input [1:0]\icmp_ln899_44_reg_4063_reg[0] ;
  input [1:0]\icmp_ln899_44_reg_4063_reg[0]_0 ;
  input [2:0]\icmp_ln899_44_reg_4063_reg[0]_1 ;
  input [2:0]\icmp_ln899_44_reg_4063_reg[0]_2 ;
  input [0:0]\icmp_ln899_47_reg_4078_reg[0] ;
  input [0:0]\icmp_ln899_47_reg_4078_reg[0]_0 ;
  input [0:0]\icmp_ln899_47_reg_4078_reg[0]_1 ;
  input \icmp_ln899_1_reg_3848_reg[0]_i_2_0 ;
  input [0:0]\xor_ln899_50_reg_4093_reg[0]_i_3 ;
  input \icmp_ln899_53_reg_4108_reg[0] ;
  input \icmp_ln899_54_reg_4113_reg[0]_i_2 ;
  input [0:0]Q;
  input \icmp_ln899_48_reg_4083_reg[0]_i_2_0 ;
  input \icmp_ln899_48_reg_4083_reg[0]_i_2_1 ;
  input [0:0]\icmp_ln899_46_reg_4073_reg[0]_i_2_0 ;
  input \icmp_ln899_44_reg_4063_reg[0]_i_2_0 ;
  input [0:0]\icmp_ln899_44_reg_4063_reg[0]_i_2_1 ;
  input \icmp_ln899_42_reg_4053_reg[0]_i_2 ;
  input \icmp_ln899_45_reg_4068_reg[0]_i_2 ;
  input [0:0]\icmp_ln899_43_reg_4058_reg[0] ;
  input \icmp_ln899_47_reg_4078_reg[0]_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [3:0]accu_0_0_V_fu_1945_p2;
  wire [1:0]accu_0_2_V_fu_1981_p2;
  wire [15:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_1_reg_3848[0]_i_11_n_1 ;
  wire \icmp_ln899_1_reg_3848[0]_i_13_n_1 ;
  wire \icmp_ln899_1_reg_3848[0]_i_15_n_1 ;
  wire \icmp_ln899_1_reg_3848[0]_i_17_n_1 ;
  wire \icmp_ln899_1_reg_3848_reg[0]_i_2_0 ;
  wire \icmp_ln899_1_reg_3848_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_1_reg_3848_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_1_reg_3848_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_42_reg_4053_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_43_reg_4058_reg[0] ;
  wire \icmp_ln899_44_reg_4063[0]_i_11_n_1 ;
  wire \icmp_ln899_44_reg_4063[0]_i_14_n_1 ;
  wire \icmp_ln899_44_reg_4063[0]_i_15_n_1 ;
  wire \icmp_ln899_44_reg_4063[0]_i_18_n_1 ;
  wire \icmp_ln899_44_reg_4063[0]_i_4_n_1 ;
  wire \icmp_ln899_44_reg_4063[0]_i_8_n_1 ;
  wire [1:0]\icmp_ln899_44_reg_4063_reg[0] ;
  wire [1:0]\icmp_ln899_44_reg_4063_reg[0]_0 ;
  wire [2:0]\icmp_ln899_44_reg_4063_reg[0]_1 ;
  wire [2:0]\icmp_ln899_44_reg_4063_reg[0]_2 ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2_0 ;
  wire [0:0]\icmp_ln899_44_reg_4063_reg[0]_i_2_1 ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_44_reg_4063_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_45_reg_4068_reg[0]_i_2 ;
  wire \icmp_ln899_46_reg_4073[0]_i_11_n_1 ;
  wire \icmp_ln899_46_reg_4073[0]_i_13_n_1 ;
  wire \icmp_ln899_46_reg_4073[0]_i_15_n_1 ;
  wire \icmp_ln899_46_reg_4073[0]_i_17_n_1 ;
  wire [1:0]\icmp_ln899_46_reg_4073_reg[0] ;
  wire [1:0]\icmp_ln899_46_reg_4073_reg[0]_0 ;
  wire [0:0]\icmp_ln899_46_reg_4073_reg[0]_i_2_0 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_46_reg_4073_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_47_reg_4078[0]_i_10_n_1 ;
  wire \icmp_ln899_47_reg_4078[0]_i_3_n_1 ;
  wire \icmp_ln899_47_reg_4078[0]_i_5_n_1 ;
  wire \icmp_ln899_47_reg_4078[0]_i_6_n_1 ;
  wire \icmp_ln899_47_reg_4078[0]_i_7_n_1 ;
  wire \icmp_ln899_47_reg_4078[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_47_reg_4078_reg[0] ;
  wire [0:0]\icmp_ln899_47_reg_4078_reg[0]_0 ;
  wire [0:0]\icmp_ln899_47_reg_4078_reg[0]_1 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_2 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_48_reg_4083[0]_i_10_n_1 ;
  wire \icmp_ln899_48_reg_4083[0]_i_13_n_1 ;
  wire \icmp_ln899_48_reg_4083[0]_i_14_n_1 ;
  wire \icmp_ln899_48_reg_4083[0]_i_17_n_1 ;
  wire \icmp_ln899_48_reg_4083[0]_i_18_n_1 ;
  wire \icmp_ln899_48_reg_4083[0]_i_3_n_1 ;
  wire \icmp_ln899_48_reg_4083[0]_i_4_n_1 ;
  wire \icmp_ln899_48_reg_4083[0]_i_6_n_1 ;
  wire \icmp_ln899_48_reg_4083[0]_i_7_n_1 ;
  wire \icmp_ln899_48_reg_4083[0]_i_8_n_1 ;
  wire [1:0]\icmp_ln899_48_reg_4083_reg[0] ;
  wire [1:0]\icmp_ln899_48_reg_4083_reg[0]_0 ;
  wire [0:0]\icmp_ln899_48_reg_4083_reg[0]_1 ;
  wire [0:0]\icmp_ln899_48_reg_4083_reg[0]_2 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2_0 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2_1 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_48_reg_4083_reg[0]_i_2_n_4 ;
  wire icmp_ln899_49_fu_2373_p2;
  wire \icmp_ln899_52_reg_4103[0]_i_3_n_1 ;
  wire \icmp_ln899_52_reg_4103[0]_i_7_n_1 ;
  wire [0:0]\icmp_ln899_52_reg_4103_reg[0] ;
  wire [2:0]\icmp_ln899_52_reg_4103_reg[0]_0 ;
  wire [2:0]\icmp_ln899_52_reg_4103_reg[0]_1 ;
  wire \icmp_ln899_52_reg_4103_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_52_reg_4103_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_52_reg_4103_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_53_reg_4108_reg[0] ;
  wire \icmp_ln899_54_reg_4113_reg[0]_i_2 ;
  wire \q0[0]_i_1__6_n_1 ;
  wire \q0[10]_i_1__6_n_1 ;
  wire \q0[12]_i_1__17_n_1 ;
  wire \q0[13]_i_1__6_n_1 ;
  wire \q0[14]_i_1__6_n_1 ;
  wire \q0[15]_i_1_n_1 ;
  wire \q0[1]_i_1__14_n_1 ;
  wire \q0[3]_i_1__10_n_1 ;
  wire \q0[4]_i_1__11_n_1 ;
  wire \q0[7]_i_1__12_n_1 ;
  wire \q0[8]_i_1__32_n_1 ;
  wire \q0[9]_i_1__7_n_1 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire [0:0]\q0_reg[12]_0 ;
  wire [0:0]\q0_reg[12]_1 ;
  wire [0:0]\q0_reg[12]_2 ;
  wire [0:0]\q0_reg[12]_3 ;
  wire \q0_reg[13]_0 ;
  wire [0:0]\q0_reg[13]_1 ;
  wire [0:0]\q0_reg[13]_2 ;
  wire \q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_10 ;
  wire [0:0]\q0_reg[14]_11 ;
  wire [0:0]\q0_reg[14]_12 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[14]_3 ;
  wire [0:0]\q0_reg[14]_4 ;
  wire [1:0]\q0_reg[14]_5 ;
  wire [1:0]\q0_reg[14]_6 ;
  wire [0:0]\q0_reg[14]_7 ;
  wire [0:0]\q0_reg[14]_8 ;
  wire [0:0]\q0_reg[14]_9 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[15]_1 ;
  wire \q0_reg[15]_2 ;
  wire \q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire [0:0]\q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[3]_0 ;
  wire [0:0]\q0_reg[3]_1 ;
  wire [0:0]\q0_reg[3]_2 ;
  wire [0:0]\q0_reg[3]_3 ;
  wire [0:0]\q0_reg[3]_4 ;
  wire \q0_reg[3]_5 ;
  wire [0:0]\q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire [0:0]\q0_reg[5]_2 ;
  wire \q0_reg[5]_3 ;
  wire \q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire [0:0]\q0_reg[7]_3 ;
  wire [0:0]\q0_reg[7]_4 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[5] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_49_reg_4088[0]_i_10_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_11_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_12_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_13_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_14_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_15_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_16_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_17_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_18_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_19_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_4_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_5_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_6_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_7_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_8_n_1 ;
  wire \xor_ln899_49_reg_4088[0]_i_9_n_1 ;
  wire \xor_ln899_49_reg_4088_reg[0]_i_2_n_2 ;
  wire \xor_ln899_49_reg_4088_reg[0]_i_2_n_3 ;
  wire \xor_ln899_49_reg_4088_reg[0]_i_2_n_4 ;
  wire \xor_ln899_49_reg_4088_reg[0]_i_3_n_1 ;
  wire \xor_ln899_49_reg_4088_reg[0]_i_3_n_2 ;
  wire \xor_ln899_49_reg_4088_reg[0]_i_3_n_3 ;
  wire \xor_ln899_49_reg_4088_reg[0]_i_3_n_4 ;
  wire [0:0]\xor_ln899_50_reg_4093_reg[0]_i_3 ;
  wire [3:0]\NLW_icmp_ln899_1_reg_3848_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_44_reg_4063_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_44_reg_4063_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_46_reg_4073_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_47_reg_4078_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_48_reg_4083_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_48_reg_4083_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_52_reg_4103_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_49_reg_4088_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_49_reg_4088_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_49_reg_4088_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_49_reg_4088_reg[0]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_3848[0]_i_11 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\icmp_ln899_1_reg_3848_reg[0]_i_2_0 ),
        .O(\icmp_ln899_1_reg_3848[0]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_1_reg_3848[0]_i_13 
       (.I0(accu_0_0_V_fu_1945_p2[0]),
        .I1(\q0_reg[1]_0 ),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_1_reg_3848[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_3848[0]_i_15 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\icmp_ln899_1_reg_3848_reg[0]_i_2_0 ),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\icmp_ln899_1_reg_3848[0]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_1_reg_3848[0]_i_17 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_1_reg_3848[0]_i_17_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_1_reg_3848_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\icmp_ln899_1_reg_3848_reg[0]_i_2_n_2 ,\icmp_ln899_1_reg_3848_reg[0]_i_2_n_3 ,\icmp_ln899_1_reg_3848_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_1_reg_3848[0]_i_11_n_1 ,DI[1],\icmp_ln899_1_reg_3848[0]_i_13_n_1 ,DI[0]}),
        .O(\NLW_icmp_ln899_1_reg_3848_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_1_reg_3848[0]_i_15_n_1 ,S[1],\icmp_ln899_1_reg_3848[0]_i_17_n_1 ,S[0]}));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_40_reg_4043[0]_i_11 
       (.I0(\q0_reg[7]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[1]),
        .O(\q0_reg[7]_2 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_40_reg_4043[0]_i_15 
       (.I0(\q0_reg[7]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[1]),
        .I2(accu_0_2_V_fu_1981_p2[0]),
        .O(\q0_reg[7]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_41_reg_4048[0]_i_11 
       (.I0(\q0_reg[7]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[1]),
        .O(\q0_reg[7]_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_41_reg_4048[0]_i_15 
       (.I0(\q0_reg[7]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[1]),
        .I2(accu_0_2_V_fu_1981_p2[0]),
        .O(\q0_reg[7]_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_42_reg_4053[0]_i_12 
       (.I0(\q0_reg[3]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_42_reg_4053_reg[0]_i_2 ),
        .O(\q0_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_42_reg_4053[0]_i_16 
       (.I0(\q0_reg[3]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_42_reg_4053_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\q0_reg[3]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_43_reg_4058[0]_i_10 
       (.I0(\q0_reg[13]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\icmp_ln899_43_reg_4058_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\q0_reg[13]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_43_reg_4058[0]_i_6 
       (.I0(\q0_reg[13]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\icmp_ln899_43_reg_4058_reg[0] ),
        .O(\q0_reg[13]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_4063[0]_i_11 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\icmp_ln899_44_reg_4063_reg[0]_i_2_1 ),
        .O(\icmp_ln899_44_reg_4063[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_4063[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_44_reg_4063_reg[0]_i_2_0 ),
        .O(\icmp_ln899_44_reg_4063[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_4063[0]_i_15 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\icmp_ln899_44_reg_4063_reg[0]_i_2_1 ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\icmp_ln899_44_reg_4063[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_4063[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_44_reg_4063_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\icmp_ln899_44_reg_4063[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_44_reg_4063[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(accu_0_3_V_fu_1999_p2[13]),
        .I3(\q0_reg[8]_0 ),
        .O(\icmp_ln899_44_reg_4063[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_44_reg_4063[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(\q0_reg[8]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[13]),
        .O(\icmp_ln899_44_reg_4063[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_44_reg_4063_reg[0]_i_1 
       (.CI(\icmp_ln899_44_reg_4063_reg[0]_i_2_n_1 ),
        .CO({\q0_reg[14]_3 ,\icmp_ln899_44_reg_4063_reg[0]_i_1_n_2 ,\icmp_ln899_44_reg_4063_reg[0]_i_1_n_3 ,\icmp_ln899_44_reg_4063_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_44_reg_4063_reg[0]_1 [2],\icmp_ln899_44_reg_4063[0]_i_4_n_1 ,\icmp_ln899_44_reg_4063_reg[0]_1 [1:0]}),
        .O(\NLW_icmp_ln899_44_reg_4063_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_44_reg_4063_reg[0]_2 [2],\icmp_ln899_44_reg_4063[0]_i_8_n_1 ,\icmp_ln899_44_reg_4063_reg[0]_2 [1:0]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_44_reg_4063_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_44_reg_4063_reg[0]_i_2_n_1 ,\icmp_ln899_44_reg_4063_reg[0]_i_2_n_2 ,\icmp_ln899_44_reg_4063_reg[0]_i_2_n_3 ,\icmp_ln899_44_reg_4063_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_44_reg_4063[0]_i_11_n_1 ,\icmp_ln899_44_reg_4063_reg[0] ,\icmp_ln899_44_reg_4063[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_44_reg_4063_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_44_reg_4063[0]_i_15_n_1 ,\icmp_ln899_44_reg_4063_reg[0]_0 ,\icmp_ln899_44_reg_4063[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_4068[0]_i_12 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_45_reg_4068_reg[0]_i_2 ),
        .O(\q0_reg[5]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_4068[0]_i_16 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_45_reg_4068_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\q0_reg[5]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_45_reg_4068[0]_i_3 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\q0_reg[12]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_45_reg_4068[0]_i_7 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[12]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_4073[0]_i_11 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\icmp_ln899_46_reg_4073_reg[0]_i_2_0 ),
        .O(\icmp_ln899_46_reg_4073[0]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_46_reg_4073[0]_i_13 
       (.I0(accu_0_3_V_fu_1999_p2[2]),
        .I1(\q0_reg[3]_0 ),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_46_reg_4073[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_4073[0]_i_15 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\icmp_ln899_46_reg_4073_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\icmp_ln899_46_reg_4073[0]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_46_reg_4073[0]_i_17 
       (.I0(\q0_reg[3]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_46_reg_4073[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_46_reg_4073[0]_i_3 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\q0_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_46_reg_4073[0]_i_7 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[0]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_46_reg_4073_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[5]_0 ,\icmp_ln899_46_reg_4073_reg[0]_i_2_n_2 ,\icmp_ln899_46_reg_4073_reg[0]_i_2_n_3 ,\icmp_ln899_46_reg_4073_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_46_reg_4073[0]_i_11_n_1 ,\icmp_ln899_46_reg_4073_reg[0] [1],\icmp_ln899_46_reg_4073[0]_i_13_n_1 ,\icmp_ln899_46_reg_4073_reg[0] [0]}),
        .O(\NLW_icmp_ln899_46_reg_4073_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_46_reg_4073[0]_i_15_n_1 ,\icmp_ln899_46_reg_4073_reg[0]_0 [1],\icmp_ln899_46_reg_4073[0]_i_17_n_1 ,\icmp_ln899_46_reg_4073_reg[0]_0 [0]}));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_4078[0]_i_10 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\icmp_ln899_47_reg_4078_reg[0]_2 ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\icmp_ln899_47_reg_4078[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_4078[0]_i_12 
       (.I0(\q0_reg[3]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\icmp_ln899_48_reg_4083_reg[0]_i_2_0 ),
        .O(\q0_reg[3]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_4078[0]_i_16 
       (.I0(\q0_reg[3]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\icmp_ln899_48_reg_4083_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\q0_reg[3]_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_4078[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\icmp_ln899_47_reg_4078[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_4078[0]_i_5 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\q0_reg_n_1_[12] ),
        .O(\icmp_ln899_47_reg_4078[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_4078[0]_i_6 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\icmp_ln899_47_reg_4078_reg[0]_2 ),
        .O(\icmp_ln899_47_reg_4078[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_4078[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_47_reg_4078[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_4078[0]_i_9 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\q0_reg_n_1_[12] ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\icmp_ln899_47_reg_4078[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_47_reg_4078_reg[0]_i_1 
       (.CI(\icmp_ln899_47_reg_4078_reg[0] ),
        .CO({\q0_reg[14]_4 ,\icmp_ln899_47_reg_4078_reg[0]_i_1_n_2 ,\icmp_ln899_47_reg_4078_reg[0]_i_1_n_3 ,\icmp_ln899_47_reg_4078_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_47_reg_4078[0]_i_3_n_1 ,\icmp_ln899_47_reg_4078_reg[0]_0 ,\icmp_ln899_47_reg_4078[0]_i_5_n_1 ,\icmp_ln899_47_reg_4078[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_47_reg_4078_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_47_reg_4078[0]_i_7_n_1 ,\icmp_ln899_47_reg_4078_reg[0]_1 ,\icmp_ln899_47_reg_4078[0]_i_9_n_1 ,\icmp_ln899_47_reg_4078[0]_i_10_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_4083[0]_i_10 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\q0_reg_n_1_[12] ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\icmp_ln899_48_reg_4083[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_4083[0]_i_13 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\icmp_ln899_48_reg_4083_reg[0]_i_2_1 ),
        .O(\icmp_ln899_48_reg_4083[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_4083[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_48_reg_4083_reg[0]_i_2_0 ),
        .O(\icmp_ln899_48_reg_4083[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_4083[0]_i_17 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\icmp_ln899_48_reg_4083_reg[0]_i_2_1 ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\icmp_ln899_48_reg_4083[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_4083[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_48_reg_4083_reg[0]_i_2_0 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\icmp_ln899_48_reg_4083[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_4083[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\icmp_ln899_48_reg_4083[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_4083[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(accu_0_3_V_fu_1999_p2[13]),
        .I3(\q0_reg[13]_0 ),
        .O(\icmp_ln899_48_reg_4083[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_48_reg_4083[0]_i_6 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\q0_reg_n_1_[12] ),
        .O(\icmp_ln899_48_reg_4083[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_4083[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_48_reg_4083[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_48_reg_4083[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(\q0_reg[13]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[13]),
        .O(\icmp_ln899_48_reg_4083[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_48_reg_4083_reg[0]_i_1 
       (.CI(\icmp_ln899_48_reg_4083_reg[0]_i_2_n_1 ),
        .CO({\q0_reg[14]_2 ,\icmp_ln899_48_reg_4083_reg[0]_i_1_n_2 ,\icmp_ln899_48_reg_4083_reg[0]_i_1_n_3 ,\icmp_ln899_48_reg_4083_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_48_reg_4083[0]_i_3_n_1 ,\icmp_ln899_48_reg_4083[0]_i_4_n_1 ,\icmp_ln899_48_reg_4083_reg[0]_1 ,\icmp_ln899_48_reg_4083[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_48_reg_4083_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_48_reg_4083[0]_i_7_n_1 ,\icmp_ln899_48_reg_4083[0]_i_8_n_1 ,\icmp_ln899_48_reg_4083_reg[0]_2 ,\icmp_ln899_48_reg_4083[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_48_reg_4083_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_48_reg_4083_reg[0]_i_2_n_1 ,\icmp_ln899_48_reg_4083_reg[0]_i_2_n_2 ,\icmp_ln899_48_reg_4083_reg[0]_i_2_n_3 ,\icmp_ln899_48_reg_4083_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_48_reg_4083_reg[0] ,\icmp_ln899_48_reg_4083[0]_i_13_n_1 ,\icmp_ln899_48_reg_4083[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_48_reg_4083_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_48_reg_4083_reg[0]_0 ,\icmp_ln899_48_reg_4083[0]_i_17_n_1 ,\icmp_ln899_48_reg_4083[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_4103[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\icmp_ln899_52_reg_4103[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_4103[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_52_reg_4103[0]_i_7_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_52_reg_4103_reg[0]_i_1 
       (.CI(\icmp_ln899_52_reg_4103_reg[0] ),
        .CO({\q0_reg[14]_1 ,\icmp_ln899_52_reg_4103_reg[0]_i_1_n_2 ,\icmp_ln899_52_reg_4103_reg[0]_i_1_n_3 ,\icmp_ln899_52_reg_4103_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_52_reg_4103[0]_i_3_n_1 ,\icmp_ln899_52_reg_4103_reg[0]_0 }),
        .O(\NLW_icmp_ln899_52_reg_4103_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_52_reg_4103[0]_i_7_n_1 ,\icmp_ln899_52_reg_4103_reg[0]_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_53_reg_4108[0]_i_5 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\icmp_ln899_53_reg_4108_reg[0] ),
        .O(\q0_reg[14]_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_53_reg_4108[0]_i_9 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\icmp_ln899_53_reg_4108_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\q0_reg[14]_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_4113[0]_i_13 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\icmp_ln899_54_reg_4113_reg[0]_i_2 ),
        .O(\q0_reg[1]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_4113[0]_i_17 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\icmp_ln899_54_reg_4113_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\q0_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_4113[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(accu_0_3_V_fu_1999_p2[13]),
        .I3(Q),
        .O(\q0_reg[14]_9 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_4113[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(Q),
        .I3(accu_0_3_V_fu_1999_p2[13]),
        .O(\q0_reg[14]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h1AE2)) 
    \q0[0]_i_1__6 
       (.I0(\q0_reg[3]_5 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[1]_3 ),
        .I3(\q0_reg[9]_2 ),
        .O(\q0[0]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6D58)) 
    \q0[10]_i_1__6 
       (.I0(\q0_reg[15]_1 ),
        .I1(\q0_reg[1]_3 ),
        .I2(\q0_reg[3]_5 ),
        .I3(\q0_reg[15]_2 ),
        .O(\q0[10]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h5B40)) 
    \q0[12]_i_1__17 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[1]_3 ),
        .I3(\q0_reg[3]_5 ),
        .O(\q0[12]_i_1__17_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hA14F)) 
    \q0[13]_i_1__6 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[3]_5 ),
        .I3(\q0_reg[1]_3 ),
        .O(\q0[13]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h66AC)) 
    \q0[14]_i_1__6 
       (.I0(\q0_reg[1]_3 ),
        .I1(\q0_reg[3]_5 ),
        .I2(\q0_reg[9]_0 ),
        .I3(\q0_reg[9]_2 ),
        .O(\q0[14]_i_1__6_n_1 ));
  LUT4 #(
    .INIT(16'hC277)) 
    \q0[15]_i_1 
       (.I0(\q0_reg[15]_2 ),
        .I1(\q0_reg[1]_3 ),
        .I2(\q0_reg[15]_1 ),
        .I3(\q0_reg[3]_5 ),
        .O(\q0[15]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \q0[1]_i_1__14 
       (.I0(\q0_reg[9]_3 ),
        .I1(\q0_reg[1]_3 ),
        .I2(\q0_reg[9]_2 ),
        .I3(\q0_reg[9]_0 ),
        .O(\q0[1]_i_1__14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \q0[3]_i_1__10 
       (.I0(\q0_reg[9]_0 ),
        .I1(\q0_reg[1]_3 ),
        .I2(\q0_reg[3]_5 ),
        .I3(\q0_reg[9]_2 ),
        .O(\q0[3]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0410)) 
    \q0[4]_i_1__11 
       (.I0(\q0_reg[1]_3 ),
        .I1(\q0_reg[9]_2 ),
        .I2(\q0_reg[9]_0 ),
        .I3(\q0_reg[9]_3 ),
        .O(\q0[4]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \q0[7]_i_1__12 
       (.I0(\q0_reg[9]_2 ),
        .I1(\q0_reg[9]_0 ),
        .I2(\q0_reg[1]_3 ),
        .I3(\q0_reg[3]_5 ),
        .O(\q0[7]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hAB6F)) 
    \q0[8]_i_1__32 
       (.I0(\q0_reg[15]_1 ),
        .I1(\q0_reg[15]_2 ),
        .I2(\q0_reg[3]_5 ),
        .I3(\q0_reg[1]_3 ),
        .O(\q0[8]_i_1__32_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h2D8A)) 
    \q0[9]_i_1__7 
       (.I0(\q0_reg[9]_0 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[9]_2 ),
        .I3(\q0_reg[9]_3 ),
        .O(\q0[9]_i_1__7_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__6_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__6_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__17_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__6_n_1 ),
        .Q(\q0_reg[13]_0 ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__6_n_1 ),
        .Q(\q0_reg[14]_0 ),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[15]_i_1_n_1 ),
        .Q(\q0_reg[15]_0 ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__14_n_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__10_n_1 ),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[4]_i_1__11_n_1 ),
        .Q(\q0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[5]_3 ),
        .Q(\q0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__12_n_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__32_n_1 ),
        .Q(\q0_reg[8]_0 ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_49_reg_4088[0]_i_10 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(\q0_reg[14]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[11]),
        .O(\xor_ln899_49_reg_4088[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_49_reg_4088[0]_i_11 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\xor_ln899_49_reg_4088[0]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln899_49_reg_4088[0]_i_12 
       (.I0(\q0_reg[7]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[7]),
        .O(\xor_ln899_49_reg_4088[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_49_reg_4088[0]_i_13 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\q0_reg_n_1_[5] ),
        .O(\xor_ln899_49_reg_4088[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_49_reg_4088[0]_i_14 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\q0_reg[3]_0 ),
        .O(\xor_ln899_49_reg_4088[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_49_reg_4088[0]_i_15 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\q0_reg[1]_0 ),
        .O(\xor_ln899_49_reg_4088[0]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \xor_ln899_49_reg_4088[0]_i_16 
       (.I0(\q0_reg[7]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[7]),
        .I2(accu_0_3_V_fu_1999_p2[6]),
        .O(\xor_ln899_49_reg_4088[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_49_reg_4088[0]_i_17 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\q0_reg_n_1_[5] ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\xor_ln899_49_reg_4088[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_49_reg_4088[0]_i_18 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\q0_reg[3]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\xor_ln899_49_reg_4088[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_49_reg_4088[0]_i_19 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\q0_reg[1]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\xor_ln899_49_reg_4088[0]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_49_reg_4088[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\xor_ln899_49_reg_4088[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_49_reg_4088[0]_i_5 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(accu_0_3_V_fu_1999_p2[13]),
        .I3(\q0_reg[13]_0 ),
        .O(\xor_ln899_49_reg_4088[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_49_reg_4088[0]_i_6 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[10]),
        .I2(accu_0_3_V_fu_1999_p2[11]),
        .I3(\q0_reg[14]_0 ),
        .O(\xor_ln899_49_reg_4088[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_49_reg_4088[0]_i_7 
       (.I0(\q0_reg[8]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\xor_ln899_49_reg_4088[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_49_reg_4088[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_49_reg_4088[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_49_reg_4088[0]_i_9 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(\q0_reg[13]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[13]),
        .O(\xor_ln899_49_reg_4088[0]_i_9_n_1 ));
  CARRY4 \xor_ln899_49_reg_4088_reg[0]_i_1 
       (.CI(icmp_ln899_49_fu_2373_p2),
        .CO(\NLW_xor_ln899_49_reg_4088_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_49_reg_4088_reg[0]_i_1_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_49_reg_4088_reg[0]_i_2 
       (.CI(\xor_ln899_49_reg_4088_reg[0]_i_3_n_1 ),
        .CO({icmp_ln899_49_fu_2373_p2,\xor_ln899_49_reg_4088_reg[0]_i_2_n_2 ,\xor_ln899_49_reg_4088_reg[0]_i_2_n_3 ,\xor_ln899_49_reg_4088_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_49_reg_4088[0]_i_4_n_1 ,\xor_ln899_49_reg_4088[0]_i_5_n_1 ,\xor_ln899_49_reg_4088[0]_i_6_n_1 ,\xor_ln899_49_reg_4088[0]_i_7_n_1 }),
        .O(\NLW_xor_ln899_49_reg_4088_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_49_reg_4088[0]_i_8_n_1 ,\xor_ln899_49_reg_4088[0]_i_9_n_1 ,\xor_ln899_49_reg_4088[0]_i_10_n_1 ,\xor_ln899_49_reg_4088[0]_i_11_n_1 }));
  CARRY4 \xor_ln899_49_reg_4088_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\xor_ln899_49_reg_4088_reg[0]_i_3_n_1 ,\xor_ln899_49_reg_4088_reg[0]_i_3_n_2 ,\xor_ln899_49_reg_4088_reg[0]_i_3_n_3 ,\xor_ln899_49_reg_4088_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_49_reg_4088[0]_i_12_n_1 ,\xor_ln899_49_reg_4088[0]_i_13_n_1 ,\xor_ln899_49_reg_4088[0]_i_14_n_1 ,\xor_ln899_49_reg_4088[0]_i_15_n_1 }),
        .O(\NLW_xor_ln899_49_reg_4088_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_49_reg_4088[0]_i_16_n_1 ,\xor_ln899_49_reg_4088[0]_i_17_n_1 ,\xor_ln899_49_reg_4088[0]_i_18_n_1 ,\xor_ln899_49_reg_4088[0]_i_19_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_50_reg_4093[0]_i_15 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\xor_ln899_50_reg_4093_reg[0]_i_3 ),
        .O(\q0_reg[12]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_50_reg_4093[0]_i_19 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\xor_ln899_50_reg_4093_reg[0]_i_3 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\q0_reg[12]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_50_reg_4093[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\q0_reg[14]_5 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_50_reg_4093[0]_i_5 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(accu_0_3_V_fu_1999_p2[13]),
        .I3(\q0_reg[13]_0 ),
        .O(\q0_reg[14]_5 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_50_reg_4093[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_6 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_50_reg_4093[0]_i_9 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[12]),
        .I2(\q0_reg[13]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[13]),
        .O(\q0_reg[14]_6 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_51_reg_4098[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_3_V_fu_1999_p2[15]),
        .O(\q0_reg[14]_12 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_51_reg_4098[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[14]),
        .I2(accu_0_3_V_fu_1999_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_11 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio
   (\q0_reg[4] ,
    S,
    DI,
    CO,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    \q0_reg[7] ,
    \q0_reg[4]_3 ,
    \q0_reg[7]_0 ,
    O,
    \q0_reg[4]_4 ,
    \q0_reg[4]_5 ,
    \q0_reg[10] ,
    \q0_reg[10]_0 ,
    \q0_reg[4]_6 ,
    \q0_reg[4]_7 ,
    \q0_reg[4]_8 ,
    \q0_reg[4]_9 ,
    \q0_reg[1] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_1_V_fu_1963_p2,
    accu_0_3_V_fu_1999_p2,
    accu_0_2_V_fu_1981_p2,
    nf_assign_fu_262,
    \q0_reg[11] ,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[4]_10 ,
    \q0_reg[4]_11 ,
    \icmp_ln899_20_reg_3943_reg[0] ,
    \icmp_ln899_20_reg_3943_reg[0]_0 ,
    \xor_ln899_37_reg_4028_reg[0]_i_2 ,
    \xor_ln899_37_reg_4028_reg[0]_i_2_0 ,
    \xor_ln899_36_reg_4023_reg[0]_i_2 ,
    \xor_ln899_36_reg_4023_reg[0]_i_2_0 ,
    \icmp_ln899_39_reg_4038_reg[0] ,
    \icmp_ln899_39_reg_4038_reg[0]_0 ,
    \icmp_ln899_41_reg_4048_reg[0] ,
    \icmp_ln899_41_reg_4048_reg[0]_0 ,
    \icmp_ln899_38_reg_4033_reg[0] ,
    \icmp_ln899_38_reg_4033_reg[0]_0 ,
    \icmp_ln899_40_reg_4043_reg[0] ,
    \icmp_ln899_40_reg_4043_reg[0]_0 ,
    \xor_ln899_50_reg_4093_reg[0]_i_2 ,
    \xor_ln899_50_reg_4093_reg[0]_i_2_0 ,
    \xor_ln899_50_reg_4093_reg[0] ,
    \xor_ln899_50_reg_4093_reg[0]_0 ,
    \icmp_ln899_25_reg_3968_reg[0]_i_2 ,
    \xor_ln899_50_reg_4093_reg[0]_i_3 ,
    \xor_ln899_50_reg_4093_reg[0]_i_3_0 ,
    \icmp_ln899_52_reg_4103_reg[0] ,
    Q,
    \icmp_ln899_47_reg_4078_reg[0]_i_2 ,
    \icmp_ln899_38_reg_4033_reg[0]_i_2 );
  output \q0_reg[4] ;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]CO;
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[4]_2 ;
  output [0:0]\q0_reg[7] ;
  output [0:0]\q0_reg[4]_3 ;
  output [0:0]\q0_reg[7]_0 ;
  output [0:0]O;
  output [0:0]\q0_reg[4]_4 ;
  output [0:0]\q0_reg[4]_5 ;
  output [0:0]\q0_reg[10] ;
  output [0:0]\q0_reg[10]_0 ;
  output [0:0]\q0_reg[4]_6 ;
  output [0:0]\q0_reg[4]_7 ;
  output [0:0]\q0_reg[4]_8 ;
  output [0:0]\q0_reg[4]_9 ;
  output [0:0]\q0_reg[1] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [3:0]accu_0_1_V_fu_1963_p2;
  input [9:0]accu_0_3_V_fu_1999_p2;
  input [5:0]accu_0_2_V_fu_1981_p2;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[11] ;
  input \q0_reg[11]_0 ;
  input \q0_reg[11]_1 ;
  input \q0_reg[11]_2 ;
  input \q0_reg[4]_10 ;
  input \q0_reg[4]_11 ;
  input [2:0]\icmp_ln899_20_reg_3943_reg[0] ;
  input [2:0]\icmp_ln899_20_reg_3943_reg[0]_0 ;
  input [0:0]\xor_ln899_37_reg_4028_reg[0]_i_2 ;
  input [1:0]\xor_ln899_37_reg_4028_reg[0]_i_2_0 ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2 ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2_0 ;
  input [0:0]\icmp_ln899_39_reg_4038_reg[0] ;
  input [2:0]\icmp_ln899_39_reg_4038_reg[0]_0 ;
  input [1:0]\icmp_ln899_41_reg_4048_reg[0] ;
  input [1:0]\icmp_ln899_41_reg_4048_reg[0]_0 ;
  input [0:0]\icmp_ln899_38_reg_4033_reg[0] ;
  input [1:0]\icmp_ln899_38_reg_4033_reg[0]_0 ;
  input [1:0]\icmp_ln899_40_reg_4043_reg[0] ;
  input [1:0]\icmp_ln899_40_reg_4043_reg[0]_0 ;
  input [0:0]\xor_ln899_50_reg_4093_reg[0]_i_2 ;
  input [0:0]\xor_ln899_50_reg_4093_reg[0]_i_2_0 ;
  input [1:0]\xor_ln899_50_reg_4093_reg[0] ;
  input [1:0]\xor_ln899_50_reg_4093_reg[0]_0 ;
  input \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  input \xor_ln899_50_reg_4093_reg[0]_i_3 ;
  input \xor_ln899_50_reg_4093_reg[0]_i_3_0 ;
  input \icmp_ln899_52_reg_4103_reg[0] ;
  input [0:0]Q;
  input \icmp_ln899_47_reg_4078_reg[0]_i_2 ;
  input \icmp_ln899_38_reg_4033_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [3:0]accu_0_1_V_fu_1963_p2;
  wire [5:0]accu_0_2_V_fu_1981_p2;
  wire [9:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire [2:0]\icmp_ln899_20_reg_3943_reg[0] ;
  wire [2:0]\icmp_ln899_20_reg_3943_reg[0]_0 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_38_reg_4033_reg[0] ;
  wire [1:0]\icmp_ln899_38_reg_4033_reg[0]_0 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_39_reg_4038_reg[0] ;
  wire [2:0]\icmp_ln899_39_reg_4038_reg[0]_0 ;
  wire [1:0]\icmp_ln899_40_reg_4043_reg[0] ;
  wire [1:0]\icmp_ln899_40_reg_4043_reg[0]_0 ;
  wire [1:0]\icmp_ln899_41_reg_4048_reg[0] ;
  wire [1:0]\icmp_ln899_41_reg_4048_reg[0]_0 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_2 ;
  wire \icmp_ln899_52_reg_4103_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire [0:0]\q0_reg[10] ;
  wire [0:0]\q0_reg[10]_0 ;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire [0:0]\q0_reg[1] ;
  wire \q0_reg[4] ;
  wire [0:0]\q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire \q0_reg[4]_10 ;
  wire \q0_reg[4]_11 ;
  wire [0:0]\q0_reg[4]_2 ;
  wire [0:0]\q0_reg[4]_3 ;
  wire [0:0]\q0_reg[4]_4 ;
  wire [0:0]\q0_reg[4]_5 ;
  wire [0:0]\q0_reg[4]_6 ;
  wire [0:0]\q0_reg[4]_7 ;
  wire [0:0]\q0_reg[4]_8 ;
  wire [0:0]\q0_reg[4]_9 ;
  wire [0:0]\q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire threshs_m_thresholds_10_ce0;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2 ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2_0 ;
  wire [0:0]\xor_ln899_37_reg_4028_reg[0]_i_2 ;
  wire [1:0]\xor_ln899_37_reg_4028_reg[0]_i_2_0 ;
  wire [1:0]\xor_ln899_50_reg_4093_reg[0] ;
  wire [1:0]\xor_ln899_50_reg_4093_reg[0]_0 ;
  wire [0:0]\xor_ln899_50_reg_4093_reg[0]_i_2 ;
  wire [0:0]\xor_ln899_50_reg_4093_reg[0]_i_2_0 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_3 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_3_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_20_reg_3943_reg[0] (\icmp_ln899_20_reg_3943_reg[0] ),
        .\icmp_ln899_20_reg_3943_reg[0]_0 (\icmp_ln899_20_reg_3943_reg[0]_0 ),
        .\icmp_ln899_25_reg_3968_reg[0]_i_2 (\icmp_ln899_25_reg_3968_reg[0]_i_2 ),
        .\icmp_ln899_38_reg_4033_reg[0] (\icmp_ln899_38_reg_4033_reg[0] ),
        .\icmp_ln899_38_reg_4033_reg[0]_0 (\icmp_ln899_38_reg_4033_reg[0]_0 ),
        .\icmp_ln899_38_reg_4033_reg[0]_i_2_0 (\icmp_ln899_38_reg_4033_reg[0]_i_2 ),
        .\icmp_ln899_39_reg_4038_reg[0] (\icmp_ln899_39_reg_4038_reg[0] ),
        .\icmp_ln899_39_reg_4038_reg[0]_0 (\icmp_ln899_39_reg_4038_reg[0]_0 ),
        .\icmp_ln899_40_reg_4043_reg[0] (\icmp_ln899_40_reg_4043_reg[0] ),
        .\icmp_ln899_40_reg_4043_reg[0]_0 (\icmp_ln899_40_reg_4043_reg[0]_0 ),
        .\icmp_ln899_41_reg_4048_reg[0] (\icmp_ln899_41_reg_4048_reg[0] ),
        .\icmp_ln899_41_reg_4048_reg[0]_0 (\icmp_ln899_41_reg_4048_reg[0]_0 ),
        .\icmp_ln899_47_reg_4078_reg[0]_i_2 (\icmp_ln899_47_reg_4078_reg[0]_i_2 ),
        .\icmp_ln899_52_reg_4103_reg[0] (\icmp_ln899_52_reg_4103_reg[0] ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[11]_3 (\q0_reg[11]_2 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[4]_10 (\q0_reg[4]_9 ),
        .\q0_reg[4]_11 (\q0_reg[4]_10 ),
        .\q0_reg[4]_12 (\q0_reg[4]_11 ),
        .\q0_reg[4]_2 (\q0_reg[4]_1 ),
        .\q0_reg[4]_3 (\q0_reg[4]_2 ),
        .\q0_reg[4]_4 (\q0_reg[4]_3 ),
        .\q0_reg[4]_5 (\q0_reg[4]_4 ),
        .\q0_reg[4]_6 (\q0_reg[4]_5 ),
        .\q0_reg[4]_7 (\q0_reg[4]_6 ),
        .\q0_reg[4]_8 (\q0_reg[4]_7 ),
        .\q0_reg[4]_9 (\q0_reg[4]_8 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_36_reg_4023_reg[0]_i_2 (\xor_ln899_36_reg_4023_reg[0]_i_2 ),
        .\xor_ln899_36_reg_4023_reg[0]_i_2_0 (\xor_ln899_36_reg_4023_reg[0]_i_2_0 ),
        .\xor_ln899_37_reg_4028_reg[0]_i_2 (\xor_ln899_37_reg_4028_reg[0]_i_2 ),
        .\xor_ln899_37_reg_4028_reg[0]_i_2_0 (\xor_ln899_37_reg_4028_reg[0]_i_2_0 ),
        .\xor_ln899_50_reg_4093_reg[0] (\xor_ln899_50_reg_4093_reg[0] ),
        .\xor_ln899_50_reg_4093_reg[0]_0 (\xor_ln899_50_reg_4093_reg[0]_0 ),
        .\xor_ln899_50_reg_4093_reg[0]_i_2_0 (\xor_ln899_50_reg_4093_reg[0]_i_2 ),
        .\xor_ln899_50_reg_4093_reg[0]_i_2_1 (\xor_ln899_50_reg_4093_reg[0]_i_2_0 ),
        .\xor_ln899_50_reg_4093_reg[0]_i_3_0 (\xor_ln899_50_reg_4093_reg[0]_i_3 ),
        .\xor_ln899_50_reg_4093_reg[0]_i_3_1 (\xor_ln899_50_reg_4093_reg[0]_i_3_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio_rom
   (\q0_reg[4]_0 ,
    S,
    DI,
    CO,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    \q0_reg[4]_3 ,
    \q0_reg[7]_0 ,
    \q0_reg[4]_4 ,
    \q0_reg[7]_1 ,
    O,
    \q0_reg[4]_5 ,
    \q0_reg[4]_6 ,
    \q0_reg[10]_0 ,
    \q0_reg[10]_1 ,
    \q0_reg[4]_7 ,
    \q0_reg[4]_8 ,
    \q0_reg[4]_9 ,
    \q0_reg[4]_10 ,
    \q0_reg[1]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    accu_0_1_V_fu_1963_p2,
    accu_0_3_V_fu_1999_p2,
    accu_0_2_V_fu_1981_p2,
    nf_assign_fu_262,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[11]_3 ,
    \q0_reg[4]_11 ,
    \q0_reg[4]_12 ,
    \icmp_ln899_20_reg_3943_reg[0] ,
    \icmp_ln899_20_reg_3943_reg[0]_0 ,
    \xor_ln899_37_reg_4028_reg[0]_i_2 ,
    \xor_ln899_37_reg_4028_reg[0]_i_2_0 ,
    \xor_ln899_36_reg_4023_reg[0]_i_2 ,
    \xor_ln899_36_reg_4023_reg[0]_i_2_0 ,
    \icmp_ln899_39_reg_4038_reg[0] ,
    \icmp_ln899_39_reg_4038_reg[0]_0 ,
    \icmp_ln899_41_reg_4048_reg[0] ,
    \icmp_ln899_41_reg_4048_reg[0]_0 ,
    \icmp_ln899_38_reg_4033_reg[0] ,
    \icmp_ln899_38_reg_4033_reg[0]_0 ,
    \icmp_ln899_40_reg_4043_reg[0] ,
    \icmp_ln899_40_reg_4043_reg[0]_0 ,
    \xor_ln899_50_reg_4093_reg[0]_i_2_0 ,
    \xor_ln899_50_reg_4093_reg[0]_i_2_1 ,
    \xor_ln899_50_reg_4093_reg[0] ,
    \xor_ln899_50_reg_4093_reg[0]_0 ,
    \icmp_ln899_25_reg_3968_reg[0]_i_2 ,
    \xor_ln899_50_reg_4093_reg[0]_i_3_0 ,
    \xor_ln899_50_reg_4093_reg[0]_i_3_1 ,
    \icmp_ln899_52_reg_4103_reg[0] ,
    Q,
    \icmp_ln899_47_reg_4078_reg[0]_i_2 ,
    \icmp_ln899_38_reg_4033_reg[0]_i_2_0 );
  output \q0_reg[4]_0 ;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]CO;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[4]_2 ;
  output [0:0]\q0_reg[4]_3 ;
  output [0:0]\q0_reg[7]_0 ;
  output [0:0]\q0_reg[4]_4 ;
  output [0:0]\q0_reg[7]_1 ;
  output [0:0]O;
  output [0:0]\q0_reg[4]_5 ;
  output [0:0]\q0_reg[4]_6 ;
  output [0:0]\q0_reg[10]_0 ;
  output [0:0]\q0_reg[10]_1 ;
  output [0:0]\q0_reg[4]_7 ;
  output [0:0]\q0_reg[4]_8 ;
  output [0:0]\q0_reg[4]_9 ;
  output [0:0]\q0_reg[4]_10 ;
  output [0:0]\q0_reg[1]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [3:0]accu_0_1_V_fu_1963_p2;
  input [9:0]accu_0_3_V_fu_1999_p2;
  input [5:0]accu_0_2_V_fu_1981_p2;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[11]_0 ;
  input \q0_reg[11]_1 ;
  input \q0_reg[11]_2 ;
  input \q0_reg[11]_3 ;
  input \q0_reg[4]_11 ;
  input \q0_reg[4]_12 ;
  input [2:0]\icmp_ln899_20_reg_3943_reg[0] ;
  input [2:0]\icmp_ln899_20_reg_3943_reg[0]_0 ;
  input [0:0]\xor_ln899_37_reg_4028_reg[0]_i_2 ;
  input [1:0]\xor_ln899_37_reg_4028_reg[0]_i_2_0 ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2 ;
  input [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2_0 ;
  input [0:0]\icmp_ln899_39_reg_4038_reg[0] ;
  input [2:0]\icmp_ln899_39_reg_4038_reg[0]_0 ;
  input [1:0]\icmp_ln899_41_reg_4048_reg[0] ;
  input [1:0]\icmp_ln899_41_reg_4048_reg[0]_0 ;
  input [0:0]\icmp_ln899_38_reg_4033_reg[0] ;
  input [1:0]\icmp_ln899_38_reg_4033_reg[0]_0 ;
  input [1:0]\icmp_ln899_40_reg_4043_reg[0] ;
  input [1:0]\icmp_ln899_40_reg_4043_reg[0]_0 ;
  input [0:0]\xor_ln899_50_reg_4093_reg[0]_i_2_0 ;
  input [0:0]\xor_ln899_50_reg_4093_reg[0]_i_2_1 ;
  input [1:0]\xor_ln899_50_reg_4093_reg[0] ;
  input [1:0]\xor_ln899_50_reg_4093_reg[0]_0 ;
  input \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  input \xor_ln899_50_reg_4093_reg[0]_i_3_0 ;
  input \xor_ln899_50_reg_4093_reg[0]_i_3_1 ;
  input \icmp_ln899_52_reg_4103_reg[0] ;
  input [0:0]Q;
  input \icmp_ln899_47_reg_4078_reg[0]_i_2 ;
  input \icmp_ln899_38_reg_4033_reg[0]_i_2_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [3:0]accu_0_1_V_fu_1963_p2;
  wire [5:0]accu_0_2_V_fu_1981_p2;
  wire [9:0]accu_0_3_V_fu_1999_p2;
  wire ap_clk;
  wire \icmp_ln899_20_reg_3943[0]_i_11_n_1 ;
  wire \icmp_ln899_20_reg_3943[0]_i_15_n_1 ;
  wire [2:0]\icmp_ln899_20_reg_3943_reg[0] ;
  wire [2:0]\icmp_ln899_20_reg_3943_reg[0]_0 ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  wire \icmp_ln899_38_reg_4033[0]_i_11_n_1 ;
  wire \icmp_ln899_38_reg_4033[0]_i_12_n_1 ;
  wire \icmp_ln899_38_reg_4033[0]_i_14_n_1 ;
  wire \icmp_ln899_38_reg_4033[0]_i_15_n_1 ;
  wire [0:0]\icmp_ln899_38_reg_4033_reg[0] ;
  wire [1:0]\icmp_ln899_38_reg_4033_reg[0]_0 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_2_0 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_38_reg_4033_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_39_reg_4038[0]_i_11_n_1 ;
  wire \icmp_ln899_39_reg_4038[0]_i_13_n_1 ;
  wire [0:0]\icmp_ln899_39_reg_4038_reg[0] ;
  wire [2:0]\icmp_ln899_39_reg_4038_reg[0]_0 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_39_reg_4038_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_40_reg_4043[0]_i_12_n_1 ;
  wire \icmp_ln899_40_reg_4043[0]_i_13_n_1 ;
  wire \icmp_ln899_40_reg_4043[0]_i_16_n_1 ;
  wire \icmp_ln899_40_reg_4043[0]_i_17_n_1 ;
  wire [1:0]\icmp_ln899_40_reg_4043_reg[0] ;
  wire [1:0]\icmp_ln899_40_reg_4043_reg[0]_0 ;
  wire \icmp_ln899_40_reg_4043_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_40_reg_4043_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_40_reg_4043_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_41_reg_4048[0]_i_12_n_1 ;
  wire \icmp_ln899_41_reg_4048[0]_i_13_n_1 ;
  wire \icmp_ln899_41_reg_4048[0]_i_16_n_1 ;
  wire \icmp_ln899_41_reg_4048[0]_i_17_n_1 ;
  wire [1:0]\icmp_ln899_41_reg_4048_reg[0] ;
  wire [1:0]\icmp_ln899_41_reg_4048_reg[0]_0 ;
  wire \icmp_ln899_41_reg_4048_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_41_reg_4048_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_41_reg_4048_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_47_reg_4078_reg[0]_i_2 ;
  wire icmp_ln899_50_fu_2385_p2;
  wire \icmp_ln899_52_reg_4103_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[10]_i_1__5_n_1 ;
  wire \q0[11]_i_1__16_n_1 ;
  wire \q0[1]_i_1__0_n_1 ;
  wire \q0[2]_i_1__10_n_1 ;
  wire \q0[4]_i_1__1_n_1 ;
  wire \q0[6]_i_1__8_n_1 ;
  wire \q0[7]_i_1__10_n_1 ;
  wire \q0[8]_i_1__10_n_1 ;
  wire \q0[9]_i_1__15_n_1 ;
  wire [0:0]\q0_reg[10]_0 ;
  wire [0:0]\q0_reg[10]_1 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire [0:0]\q0_reg[1]_0 ;
  wire \q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire [0:0]\q0_reg[4]_10 ;
  wire \q0_reg[4]_11 ;
  wire \q0_reg[4]_12 ;
  wire [0:0]\q0_reg[4]_2 ;
  wire [0:0]\q0_reg[4]_3 ;
  wire [0:0]\q0_reg[4]_4 ;
  wire [0:0]\q0_reg[4]_5 ;
  wire [0:0]\q0_reg[4]_6 ;
  wire [0:0]\q0_reg[4]_7 ;
  wire [0:0]\q0_reg[4]_8 ;
  wire [0:0]\q0_reg[4]_9 ;
  wire [0:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_36_reg_4023[0]_i_12_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_13_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_14_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_16_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_17_n_1 ;
  wire \xor_ln899_36_reg_4023[0]_i_18_n_1 ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2 ;
  wire [0:0]\xor_ln899_36_reg_4023_reg[0]_i_2_0 ;
  wire \xor_ln899_36_reg_4023_reg[0]_i_3_n_2 ;
  wire \xor_ln899_36_reg_4023_reg[0]_i_3_n_3 ;
  wire \xor_ln899_36_reg_4023_reg[0]_i_3_n_4 ;
  wire \xor_ln899_37_reg_4028[0]_i_12_n_1 ;
  wire \xor_ln899_37_reg_4028[0]_i_13_n_1 ;
  wire \xor_ln899_37_reg_4028[0]_i_15_n_1 ;
  wire \xor_ln899_37_reg_4028[0]_i_16_n_1 ;
  wire [0:0]\xor_ln899_37_reg_4028_reg[0]_i_2 ;
  wire [1:0]\xor_ln899_37_reg_4028_reg[0]_i_2_0 ;
  wire \xor_ln899_37_reg_4028_reg[0]_i_3_n_2 ;
  wire \xor_ln899_37_reg_4028_reg[0]_i_3_n_3 ;
  wire \xor_ln899_37_reg_4028_reg[0]_i_3_n_4 ;
  wire \xor_ln899_50_reg_4093[0]_i_10_n_1 ;
  wire \xor_ln899_50_reg_4093[0]_i_11_n_1 ;
  wire \xor_ln899_50_reg_4093[0]_i_12_n_1 ;
  wire \xor_ln899_50_reg_4093[0]_i_13_n_1 ;
  wire \xor_ln899_50_reg_4093[0]_i_14_n_1 ;
  wire \xor_ln899_50_reg_4093[0]_i_16_n_1 ;
  wire \xor_ln899_50_reg_4093[0]_i_17_n_1 ;
  wire \xor_ln899_50_reg_4093[0]_i_18_n_1 ;
  wire \xor_ln899_50_reg_4093[0]_i_6_n_1 ;
  wire \xor_ln899_50_reg_4093[0]_i_7_n_1 ;
  wire [1:0]\xor_ln899_50_reg_4093_reg[0] ;
  wire [1:0]\xor_ln899_50_reg_4093_reg[0]_0 ;
  wire [0:0]\xor_ln899_50_reg_4093_reg[0]_i_2_0 ;
  wire [0:0]\xor_ln899_50_reg_4093_reg[0]_i_2_1 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_2_n_2 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_2_n_3 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_2_n_4 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_3_0 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_3_1 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_3_n_1 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_3_n_2 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_3_n_3 ;
  wire \xor_ln899_50_reg_4093_reg[0]_i_3_n_4 ;
  wire [3:0]\NLW_icmp_ln899_20_reg_3943_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_38_reg_4033_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_39_reg_4038_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_40_reg_4043_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_41_reg_4048_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_36_reg_4023_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_37_reg_4028_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_50_reg_4093_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_50_reg_4093_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_50_reg_4093_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_50_reg_4093_reg[0]_i_3_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2F)) 
    \icmp_ln899_20_reg_3943[0]_i_11 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_20_reg_3943[0]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \icmp_ln899_20_reg_3943[0]_i_15 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_20_reg_3943[0]_i_15_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_20_reg_3943_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\icmp_ln899_20_reg_3943_reg[0]_i_2_n_2 ,\icmp_ln899_20_reg_3943_reg[0]_i_2_n_3 ,\icmp_ln899_20_reg_3943_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_20_reg_3943[0]_i_11_n_1 ,\icmp_ln899_20_reg_3943_reg[0] }),
        .O(\NLW_icmp_ln899_20_reg_3943_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_20_reg_3943[0]_i_15_n_1 ,\icmp_ln899_20_reg_3943_reg[0]_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_3968[0]_i_13 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_25_reg_3968_reg[0]_i_2 ),
        .O(\q0_reg[4]_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_3968[0]_i_17 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_25_reg_3968_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[4]_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_38_reg_4033[0]_i_11 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .I3(\icmp_ln899_38_reg_4033_reg[0]_i_2_0 ),
        .O(\icmp_ln899_38_reg_4033[0]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_38_reg_4033[0]_i_12 
       (.I0(accu_0_2_V_fu_1981_p2[2]),
        .I1(\q0_reg[4]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_38_reg_4033[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_38_reg_4033[0]_i_14 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(\icmp_ln899_38_reg_4033_reg[0]_i_2_0 ),
        .I3(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_38_reg_4033[0]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_38_reg_4033[0]_i_15 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[2]),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_38_reg_4033[0]_i_15_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_38_reg_4033_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[4]_4 ,\icmp_ln899_38_reg_4033_reg[0]_i_2_n_2 ,\icmp_ln899_38_reg_4033_reg[0]_i_2_n_3 ,\icmp_ln899_38_reg_4033_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_38_reg_4033[0]_i_11_n_1 ,\icmp_ln899_38_reg_4033[0]_i_12_n_1 ,1'b0,\icmp_ln899_38_reg_4033_reg[0] }),
        .O(\NLW_icmp_ln899_38_reg_4033_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_38_reg_4033[0]_i_14_n_1 ,\icmp_ln899_38_reg_4033[0]_i_15_n_1 ,\icmp_ln899_38_reg_4033_reg[0]_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_39_reg_4038[0]_i_11 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .I3(\icmp_ln899_38_reg_4033_reg[0]_i_2_0 ),
        .O(\icmp_ln899_39_reg_4038[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_39_reg_4038[0]_i_13 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(\icmp_ln899_38_reg_4033_reg[0]_i_2_0 ),
        .I3(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_39_reg_4038[0]_i_13_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_39_reg_4038_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[4]_3 ,\icmp_ln899_39_reg_4038_reg[0]_i_2_n_2 ,\icmp_ln899_39_reg_4038_reg[0]_i_2_n_3 ,\icmp_ln899_39_reg_4038_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_39_reg_4038[0]_i_11_n_1 ,1'b0,1'b0,\icmp_ln899_39_reg_4038_reg[0] }),
        .O(\NLW_icmp_ln899_39_reg_4038_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_39_reg_4038[0]_i_13_n_1 ,\icmp_ln899_39_reg_4038_reg[0]_0 }));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_40_reg_4043[0]_i_12 
       (.I0(accu_0_2_V_fu_1981_p2[2]),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .I2(\q0_reg[4]_0 ),
        .O(\icmp_ln899_40_reg_4043[0]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_40_reg_4043[0]_i_13 
       (.I0(accu_0_2_V_fu_1981_p2[0]),
        .I1(\q0_reg[4]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_40_reg_4043[0]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_40_reg_4043[0]_i_16 
       (.I0(accu_0_2_V_fu_1981_p2[2]),
        .I1(\q0_reg[4]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_40_reg_4043[0]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_40_reg_4043[0]_i_17 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_40_reg_4043[0]_i_17_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_40_reg_4043_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[7]_1 ,\icmp_ln899_40_reg_4043_reg[0]_i_2_n_2 ,\icmp_ln899_40_reg_4043_reg[0]_i_2_n_3 ,\icmp_ln899_40_reg_4043_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_40_reg_4043_reg[0] [1],\icmp_ln899_40_reg_4043[0]_i_12_n_1 ,\icmp_ln899_40_reg_4043[0]_i_13_n_1 ,\icmp_ln899_40_reg_4043_reg[0] [0]}),
        .O(\NLW_icmp_ln899_40_reg_4043_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_40_reg_4043_reg[0]_0 [1],\icmp_ln899_40_reg_4043[0]_i_16_n_1 ,\icmp_ln899_40_reg_4043[0]_i_17_n_1 ,\icmp_ln899_40_reg_4043_reg[0]_0 [0]}));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_41_reg_4048[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_41_reg_4048[0]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_41_reg_4048[0]_i_13 
       (.I0(accu_0_2_V_fu_1981_p2[0]),
        .I1(\q0_reg[4]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_41_reg_4048[0]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_41_reg_4048[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .I2(accu_0_2_V_fu_1981_p2[2]),
        .O(\icmp_ln899_41_reg_4048[0]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_41_reg_4048[0]_i_17 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[0]),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\icmp_ln899_41_reg_4048[0]_i_17_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_41_reg_4048_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[7]_0 ,\icmp_ln899_41_reg_4048_reg[0]_i_2_n_2 ,\icmp_ln899_41_reg_4048_reg[0]_i_2_n_3 ,\icmp_ln899_41_reg_4048_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_41_reg_4048_reg[0] [1],\icmp_ln899_41_reg_4048[0]_i_12_n_1 ,\icmp_ln899_41_reg_4048[0]_i_13_n_1 ,\icmp_ln899_41_reg_4048_reg[0] [0]}),
        .O(\NLW_icmp_ln899_41_reg_4048_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_41_reg_4048_reg[0]_0 [1],\icmp_ln899_41_reg_4048[0]_i_16_n_1 ,\icmp_ln899_41_reg_4048[0]_i_17_n_1 ,\icmp_ln899_41_reg_4048_reg[0]_0 [0]}));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_47_reg_4078[0]_i_13 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\icmp_ln899_47_reg_4078_reg[0]_i_2 ),
        .O(\q0_reg[4]_10 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_47_reg_4078[0]_i_17 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\icmp_ln899_47_reg_4078_reg[0]_i_2 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\q0_reg[4]_9 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_48_reg_4083[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[3]),
        .O(DI));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_48_reg_4083[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[3]),
        .I2(accu_0_3_V_fu_1999_p2[2]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_52_reg_4103[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\icmp_ln899_52_reg_4103_reg[0] ),
        .O(\q0_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_52_reg_4103[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\icmp_ln899_52_reg_4103_reg[0] ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\q0_reg[10]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_54_reg_4113[0]_i_11 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(Q),
        .O(\q0_reg[4]_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_54_reg_4113[0]_i_15 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(Q),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\q0_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h3D8A)) 
    \q0[10]_i_1__5 
       (.I0(\q0_reg[11]_0 ),
        .I1(\q0_reg[11]_1 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[11]_3 ),
        .O(\q0[10]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0EC6)) 
    \q0[11]_i_1__16 
       (.I0(\q0_reg[11]_0 ),
        .I1(\q0_reg[11]_3 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[11]_1 ),
        .O(\q0[11]_i_1__16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \q0[1]_i_1__0 
       (.I0(\q0_reg[11]_0 ),
        .I1(\q0_reg[4]_11 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[4]_12 ),
        .O(\q0[1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \q0[2]_i_1__10 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[2]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \q0[4]_i_1__1 
       (.I0(\q0_reg[4]_11 ),
        .I1(\q0_reg[4]_12 ),
        .I2(\q0_reg[11]_0 ),
        .I3(\q0_reg[11]_2 ),
        .O(\q0[4]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h4410)) 
    \q0[6]_i_1__8 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[6]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF6FF)) 
    \q0[7]_i_1__10 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[7]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA493)) 
    \q0[8]_i_1__10 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[8]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0EE6)) 
    \q0[9]_i_1__15 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[9]_i_1__15_n_1 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__5_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__16_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__0_n_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__10_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[4]_i_1__1_n_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__8_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__10_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__10_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__15_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_36_reg_4023[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .I3(\icmp_ln899_38_reg_4033_reg[0]_i_2_0 ),
        .O(\xor_ln899_36_reg_4023[0]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln899_36_reg_4023[0]_i_13 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .O(\xor_ln899_36_reg_4023[0]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \xor_ln899_36_reg_4023[0]_i_14 
       (.I0(accu_0_2_V_fu_1981_p2[0]),
        .I1(accu_0_2_V_fu_1981_p2[1]),
        .I2(\q0_reg[4]_0 ),
        .O(\xor_ln899_36_reg_4023[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_36_reg_4023[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(\icmp_ln899_38_reg_4033_reg[0]_i_2_0 ),
        .I3(accu_0_2_V_fu_1981_p2[5]),
        .O(\xor_ln899_36_reg_4023[0]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \xor_ln899_36_reg_4023[0]_i_17 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .I2(accu_0_2_V_fu_1981_p2[2]),
        .O(\xor_ln899_36_reg_4023[0]_i_17_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \xor_ln899_36_reg_4023[0]_i_18 
       (.I0(accu_0_2_V_fu_1981_p2[0]),
        .I1(\q0_reg[4]_0 ),
        .I2(accu_0_2_V_fu_1981_p2[1]),
        .O(\xor_ln899_36_reg_4023[0]_i_18_n_1 ));
  CARRY4 \xor_ln899_36_reg_4023_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\q0_reg[4]_2 ,\xor_ln899_36_reg_4023_reg[0]_i_3_n_2 ,\xor_ln899_36_reg_4023_reg[0]_i_3_n_3 ,\xor_ln899_36_reg_4023_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_36_reg_4023[0]_i_12_n_1 ,\xor_ln899_36_reg_4023[0]_i_13_n_1 ,\xor_ln899_36_reg_4023[0]_i_14_n_1 ,\xor_ln899_36_reg_4023_reg[0]_i_2 }),
        .O(\NLW_xor_ln899_36_reg_4023_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_36_reg_4023[0]_i_16_n_1 ,\xor_ln899_36_reg_4023[0]_i_17_n_1 ,\xor_ln899_36_reg_4023[0]_i_18_n_1 ,\xor_ln899_36_reg_4023_reg[0]_i_2_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_37_reg_4028[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(accu_0_2_V_fu_1981_p2[5]),
        .I3(\icmp_ln899_38_reg_4033_reg[0]_i_2_0 ),
        .O(\xor_ln899_37_reg_4028[0]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln899_37_reg_4028[0]_i_13 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .O(\xor_ln899_37_reg_4028[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_37_reg_4028[0]_i_15 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[4]),
        .I2(\icmp_ln899_38_reg_4033_reg[0]_i_2_0 ),
        .I3(accu_0_2_V_fu_1981_p2[5]),
        .O(\xor_ln899_37_reg_4028[0]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \xor_ln899_37_reg_4028[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .I2(accu_0_2_V_fu_1981_p2[2]),
        .O(\xor_ln899_37_reg_4028[0]_i_16_n_1 ));
  CARRY4 \xor_ln899_37_reg_4028_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\q0_reg[4]_1 ,\xor_ln899_37_reg_4028_reg[0]_i_3_n_2 ,\xor_ln899_37_reg_4028_reg[0]_i_3_n_3 ,\xor_ln899_37_reg_4028_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_37_reg_4028[0]_i_12_n_1 ,\xor_ln899_37_reg_4028[0]_i_13_n_1 ,1'b0,\xor_ln899_37_reg_4028_reg[0]_i_2 }),
        .O(\NLW_xor_ln899_37_reg_4028_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_37_reg_4028[0]_i_15_n_1 ,\xor_ln899_37_reg_4028[0]_i_16_n_1 ,\xor_ln899_37_reg_4028_reg[0]_i_2_0 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_50_reg_4093[0]_i_10 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_3_V_fu_1999_p2[9]),
        .O(\xor_ln899_50_reg_4093[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_50_reg_4093[0]_i_11 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_3_V_fu_1999_p2[7]),
        .O(\xor_ln899_50_reg_4093[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_50_reg_4093[0]_i_12 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(accu_0_3_V_fu_1999_p2[5]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\xor_ln899_50_reg_4093[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_50_reg_4093[0]_i_13 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(accu_0_3_V_fu_1999_p2[3]),
        .I3(\xor_ln899_50_reg_4093_reg[0]_i_3_1 ),
        .O(\xor_ln899_50_reg_4093[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_50_reg_4093[0]_i_14 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(accu_0_3_V_fu_1999_p2[1]),
        .I3(\xor_ln899_50_reg_4093_reg[0]_i_3_0 ),
        .O(\xor_ln899_50_reg_4093[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_50_reg_4093[0]_i_16 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_3_V_fu_1999_p2[4]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_3_V_fu_1999_p2[5]),
        .O(\xor_ln899_50_reg_4093[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_50_reg_4093[0]_i_17 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_3_V_fu_1999_p2[2]),
        .I2(\xor_ln899_50_reg_4093_reg[0]_i_3_1 ),
        .I3(accu_0_3_V_fu_1999_p2[3]),
        .O(\xor_ln899_50_reg_4093[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_50_reg_4093[0]_i_18 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_3_V_fu_1999_p2[0]),
        .I2(\xor_ln899_50_reg_4093_reg[0]_i_3_0 ),
        .I3(accu_0_3_V_fu_1999_p2[1]),
        .O(\xor_ln899_50_reg_4093[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_50_reg_4093[0]_i_6 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_3_V_fu_1999_p2[8]),
        .I2(accu_0_3_V_fu_1999_p2[9]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\xor_ln899_50_reg_4093[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_50_reg_4093[0]_i_7 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_3_V_fu_1999_p2[6]),
        .I2(accu_0_3_V_fu_1999_p2[7]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\xor_ln899_50_reg_4093[0]_i_7_n_1 ));
  CARRY4 \xor_ln899_50_reg_4093_reg[0]_i_1 
       (.CI(icmp_ln899_50_fu_2385_p2),
        .CO(\NLW_xor_ln899_50_reg_4093_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_50_reg_4093_reg[0]_i_1_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_50_reg_4093_reg[0]_i_2 
       (.CI(\xor_ln899_50_reg_4093_reg[0]_i_3_n_1 ),
        .CO({icmp_ln899_50_fu_2385_p2,\xor_ln899_50_reg_4093_reg[0]_i_2_n_2 ,\xor_ln899_50_reg_4093_reg[0]_i_2_n_3 ,\xor_ln899_50_reg_4093_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_50_reg_4093_reg[0] ,\xor_ln899_50_reg_4093[0]_i_6_n_1 ,\xor_ln899_50_reg_4093[0]_i_7_n_1 }),
        .O(\NLW_xor_ln899_50_reg_4093_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_50_reg_4093_reg[0]_0 ,\xor_ln899_50_reg_4093[0]_i_10_n_1 ,\xor_ln899_50_reg_4093[0]_i_11_n_1 }));
  CARRY4 \xor_ln899_50_reg_4093_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\xor_ln899_50_reg_4093_reg[0]_i_3_n_1 ,\xor_ln899_50_reg_4093_reg[0]_i_3_n_2 ,\xor_ln899_50_reg_4093_reg[0]_i_3_n_3 ,\xor_ln899_50_reg_4093_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_50_reg_4093[0]_i_12_n_1 ,\xor_ln899_50_reg_4093[0]_i_13_n_1 ,\xor_ln899_50_reg_4093[0]_i_14_n_1 ,\xor_ln899_50_reg_4093_reg[0]_i_2_0 }),
        .O(\NLW_xor_ln899_50_reg_4093_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_50_reg_4093[0]_i_16_n_1 ,\xor_ln899_50_reg_4093[0]_i_17_n_1 ,\xor_ln899_50_reg_4093[0]_i_18_n_1 ,\xor_ln899_50_reg_4093_reg[0]_i_2_1 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb
   (\q0_reg[13] ,
    CO,
    \q0_reg[3] ,
    \q0_reg[12] ,
    \q0_reg[4] ,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[10] ,
    \q0_reg[10]_0 ,
    \q0_reg[6] ,
    \q0_reg[6]_0 ,
    \q0_reg[9] ,
    \q0_reg[9]_0 ,
    \q0_reg[11] ,
    \q0_reg[11]_0 ,
    \q0_reg[10]_1 ,
    \q0_reg[10]_2 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[4]_2 ,
    \q0_reg[10]_3 ,
    \q0_reg[11]_1 ,
    \q0_reg[3]_0 ,
    \q0_reg[10]_4 ,
    accu_0_0_V_fu_1945_p2,
    \q0_reg[5] ,
    \q0_reg[10]_5 ,
    \q0_reg[10]_6 ,
    \icmp_ln899_6_reg_3873_reg[0] ,
    DI,
    S,
    \icmp_ln899_4_reg_3863_reg[0] ,
    \icmp_ln899_4_reg_3863_reg[0]_0 ,
    \icmp_ln899_reg_3843_reg[0] ,
    \icmp_ln899_reg_3843_reg[0]_0 ,
    \icmp_ln899_3_reg_3858_reg[0] ,
    \icmp_ln899_3_reg_3858_reg[0]_0 ,
    Q,
    \icmp_ln899_6_reg_3873_reg[0]_0 ,
    \icmp_ln899_6_reg_3873_reg[0]_1 ,
    \icmp_ln899_4_reg_3863_reg[0]_i_2 ,
    \icmp_ln899_4_reg_3863_reg[0]_1 ,
    \icmp_ln899_2_reg_3853_reg[0]_i_2 ,
    \icmp_ln899_1_reg_3848_reg[0] );
  output [5:0]\q0_reg[13] ;
  output [0:0]CO;
  output [0:0]\q0_reg[3] ;
  output [0:0]\q0_reg[12] ;
  output [0:0]\q0_reg[4] ;
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[10] ;
  output [0:0]\q0_reg[10]_0 ;
  output [0:0]\q0_reg[6] ;
  output [0:0]\q0_reg[6]_0 ;
  output [0:0]\q0_reg[9] ;
  output [0:0]\q0_reg[9]_0 ;
  output [0:0]\q0_reg[11] ;
  output [0:0]\q0_reg[11]_0 ;
  output [1:0]\q0_reg[10]_1 ;
  output [1:0]\q0_reg[10]_2 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[4]_2 ;
  input \q0_reg[10]_3 ;
  input \q0_reg[11]_1 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[10]_4 ;
  input [15:0]accu_0_0_V_fu_1945_p2;
  input \q0_reg[5] ;
  input \q0_reg[10]_5 ;
  input \q0_reg[10]_6 ;
  input [0:0]\icmp_ln899_6_reg_3873_reg[0] ;
  input [0:0]DI;
  input [0:0]S;
  input [1:0]\icmp_ln899_4_reg_3863_reg[0] ;
  input [1:0]\icmp_ln899_4_reg_3863_reg[0]_0 ;
  input [0:0]\icmp_ln899_reg_3843_reg[0] ;
  input [0:0]\icmp_ln899_reg_3843_reg[0]_0 ;
  input [0:0]\icmp_ln899_3_reg_3858_reg[0] ;
  input [0:0]\icmp_ln899_3_reg_3858_reg[0]_0 ;
  input [0:0]Q;
  input \icmp_ln899_6_reg_3873_reg[0]_0 ;
  input \icmp_ln899_6_reg_3873_reg[0]_1 ;
  input \icmp_ln899_4_reg_3863_reg[0]_i_2 ;
  input \icmp_ln899_4_reg_3863_reg[0]_1 ;
  input \icmp_ln899_2_reg_3853_reg[0]_i_2 ;
  input \icmp_ln899_1_reg_3848_reg[0] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_1_reg_3848_reg[0] ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_3_reg_3858_reg[0] ;
  wire [0:0]\icmp_ln899_3_reg_3858_reg[0]_0 ;
  wire [1:0]\icmp_ln899_4_reg_3863_reg[0] ;
  wire [1:0]\icmp_ln899_4_reg_3863_reg[0]_0 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_1 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_6_reg_3873_reg[0] ;
  wire \icmp_ln899_6_reg_3873_reg[0]_0 ;
  wire \icmp_ln899_6_reg_3873_reg[0]_1 ;
  wire [0:0]\icmp_ln899_reg_3843_reg[0] ;
  wire [0:0]\icmp_ln899_reg_3843_reg[0]_0 ;
  wire [0:0]\q0_reg[10] ;
  wire [0:0]\q0_reg[10]_0 ;
  wire [1:0]\q0_reg[10]_1 ;
  wire [1:0]\q0_reg[10]_2 ;
  wire \q0_reg[10]_3 ;
  wire \q0_reg[10]_4 ;
  wire \q0_reg[10]_5 ;
  wire \q0_reg[10]_6 ;
  wire [0:0]\q0_reg[11] ;
  wire [0:0]\q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire [0:0]\q0_reg[12] ;
  wire [5:0]\q0_reg[13] ;
  wire [0:0]\q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire [0:0]\q0_reg[4] ;
  wire [0:0]\q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire \q0_reg[5] ;
  wire [0:0]\q0_reg[6] ;
  wire [0:0]\q0_reg[6]_0 ;
  wire [0:0]\q0_reg[9] ;
  wire [0:0]\q0_reg[9]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom_U
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_1_reg_3848_reg[0] (\icmp_ln899_1_reg_3848_reg[0] ),
        .\icmp_ln899_2_reg_3853_reg[0]_i_2 (\icmp_ln899_2_reg_3853_reg[0]_i_2 ),
        .\icmp_ln899_3_reg_3858_reg[0] (\icmp_ln899_3_reg_3858_reg[0] ),
        .\icmp_ln899_3_reg_3858_reg[0]_0 (\icmp_ln899_3_reg_3858_reg[0]_0 ),
        .\icmp_ln899_4_reg_3863_reg[0] (\icmp_ln899_4_reg_3863_reg[0] ),
        .\icmp_ln899_4_reg_3863_reg[0]_0 (\icmp_ln899_4_reg_3863_reg[0]_0 ),
        .\icmp_ln899_4_reg_3863_reg[0]_1 (\icmp_ln899_4_reg_3863_reg[0]_1 ),
        .\icmp_ln899_4_reg_3863_reg[0]_i_2_0 (\icmp_ln899_4_reg_3863_reg[0]_i_2 ),
        .\icmp_ln899_6_reg_3873_reg[0] (\icmp_ln899_6_reg_3873_reg[0] ),
        .\icmp_ln899_6_reg_3873_reg[0]_0 (\icmp_ln899_6_reg_3873_reg[0]_0 ),
        .\icmp_ln899_6_reg_3873_reg[0]_1 (\icmp_ln899_6_reg_3873_reg[0]_1 ),
        .\icmp_ln899_reg_3843_reg[0] (\icmp_ln899_reg_3843_reg[0] ),
        .\icmp_ln899_reg_3843_reg[0]_0 (\icmp_ln899_reg_3843_reg[0]_0 ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[10]_2 (\q0_reg[10]_1 ),
        .\q0_reg[10]_3 (\q0_reg[10]_2 ),
        .\q0_reg[10]_4 (\q0_reg[10]_3 ),
        .\q0_reg[10]_5 (\q0_reg[10]_4 ),
        .\q0_reg[10]_6 (\q0_reg[10]_5 ),
        .\q0_reg[10]_7 (\q0_reg[10]_6 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[4]_2 (\q0_reg[4]_1 ),
        .\q0_reg[4]_3 (\q0_reg[4]_2 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb_rom
   (\q0_reg[13]_0 ,
    CO,
    \q0_reg[3]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    \q0_reg[10]_0 ,
    \q0_reg[10]_1 ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[10]_2 ,
    \q0_reg[10]_3 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[4]_3 ,
    \q0_reg[10]_4 ,
    \q0_reg[11]_2 ,
    \q0_reg[3]_1 ,
    \q0_reg[10]_5 ,
    accu_0_0_V_fu_1945_p2,
    \q0_reg[5]_0 ,
    \q0_reg[10]_6 ,
    \q0_reg[10]_7 ,
    \icmp_ln899_6_reg_3873_reg[0] ,
    DI,
    S,
    \icmp_ln899_4_reg_3863_reg[0] ,
    \icmp_ln899_4_reg_3863_reg[0]_0 ,
    \icmp_ln899_reg_3843_reg[0] ,
    \icmp_ln899_reg_3843_reg[0]_0 ,
    \icmp_ln899_3_reg_3858_reg[0] ,
    \icmp_ln899_3_reg_3858_reg[0]_0 ,
    Q,
    \icmp_ln899_6_reg_3873_reg[0]_0 ,
    \icmp_ln899_6_reg_3873_reg[0]_1 ,
    \icmp_ln899_4_reg_3863_reg[0]_i_2_0 ,
    \icmp_ln899_4_reg_3863_reg[0]_1 ,
    \icmp_ln899_2_reg_3853_reg[0]_i_2 ,
    \icmp_ln899_1_reg_3848_reg[0] );
  output [5:0]\q0_reg[13]_0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[3]_0 ;
  output [0:0]\q0_reg[12]_0 ;
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[4]_2 ;
  output [0:0]\q0_reg[10]_0 ;
  output [0:0]\q0_reg[10]_1 ;
  output [0:0]\q0_reg[6]_0 ;
  output [0:0]\q0_reg[6]_1 ;
  output [0:0]\q0_reg[9]_0 ;
  output [0:0]\q0_reg[9]_1 ;
  output [0:0]\q0_reg[11]_0 ;
  output [0:0]\q0_reg[11]_1 ;
  output [1:0]\q0_reg[10]_2 ;
  output [1:0]\q0_reg[10]_3 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[4]_3 ;
  input \q0_reg[10]_4 ;
  input \q0_reg[11]_2 ;
  input \q0_reg[3]_1 ;
  input \q0_reg[10]_5 ;
  input [15:0]accu_0_0_V_fu_1945_p2;
  input \q0_reg[5]_0 ;
  input \q0_reg[10]_6 ;
  input \q0_reg[10]_7 ;
  input [0:0]\icmp_ln899_6_reg_3873_reg[0] ;
  input [0:0]DI;
  input [0:0]S;
  input [1:0]\icmp_ln899_4_reg_3863_reg[0] ;
  input [1:0]\icmp_ln899_4_reg_3863_reg[0]_0 ;
  input [0:0]\icmp_ln899_reg_3843_reg[0] ;
  input [0:0]\icmp_ln899_reg_3843_reg[0]_0 ;
  input [0:0]\icmp_ln899_3_reg_3858_reg[0] ;
  input [0:0]\icmp_ln899_3_reg_3858_reg[0]_0 ;
  input [0:0]Q;
  input \icmp_ln899_6_reg_3873_reg[0]_0 ;
  input \icmp_ln899_6_reg_3873_reg[0]_1 ;
  input \icmp_ln899_4_reg_3863_reg[0]_i_2_0 ;
  input \icmp_ln899_4_reg_3863_reg[0]_1 ;
  input \icmp_ln899_2_reg_3853_reg[0]_i_2 ;
  input \icmp_ln899_1_reg_3848_reg[0] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_1_reg_3848_reg[0] ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_2 ;
  wire \icmp_ln899_3_reg_3858[0]_i_11_n_1 ;
  wire \icmp_ln899_3_reg_3858[0]_i_13_n_1 ;
  wire \icmp_ln899_3_reg_3858[0]_i_14_n_1 ;
  wire \icmp_ln899_3_reg_3858[0]_i_15_n_1 ;
  wire \icmp_ln899_3_reg_3858[0]_i_17_n_1 ;
  wire \icmp_ln899_3_reg_3858[0]_i_18_n_1 ;
  wire [0:0]\icmp_ln899_3_reg_3858_reg[0] ;
  wire [0:0]\icmp_ln899_3_reg_3858_reg[0]_0 ;
  wire \icmp_ln899_3_reg_3858_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_3_reg_3858_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_3_reg_3858_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_4_reg_3863[0]_i_11_n_1 ;
  wire \icmp_ln899_4_reg_3863[0]_i_13_n_1 ;
  wire \icmp_ln899_4_reg_3863[0]_i_15_n_1 ;
  wire \icmp_ln899_4_reg_3863[0]_i_17_n_1 ;
  wire [1:0]\icmp_ln899_4_reg_3863_reg[0] ;
  wire [1:0]\icmp_ln899_4_reg_3863_reg[0]_0 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_1 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_2_0 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_6_reg_3873[0]_i_3_n_1 ;
  wire \icmp_ln899_6_reg_3873[0]_i_4_n_1 ;
  wire \icmp_ln899_6_reg_3873[0]_i_5_n_1 ;
  wire \icmp_ln899_6_reg_3873[0]_i_7_n_1 ;
  wire \icmp_ln899_6_reg_3873[0]_i_8_n_1 ;
  wire \icmp_ln899_6_reg_3873[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_6_reg_3873_reg[0] ;
  wire \icmp_ln899_6_reg_3873_reg[0]_0 ;
  wire \icmp_ln899_6_reg_3873_reg[0]_1 ;
  wire \icmp_ln899_6_reg_3873_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_6_reg_3873_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_6_reg_3873_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_reg_3843[0]_i_10_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_11_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_12_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_13_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_14_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_15_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_16_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_17_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_18_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_4_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_5_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_6_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_8_n_1 ;
  wire \icmp_ln899_reg_3843[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_reg_3843_reg[0] ;
  wire [0:0]\icmp_ln899_reg_3843_reg[0]_0 ;
  wire \icmp_ln899_reg_3843_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_reg_3843_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_reg_3843_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_reg_3843_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_reg_3843_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_reg_3843_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_reg_3843_reg[0]_i_2_n_4 ;
  wire [11:0]q0;
  wire \q0[0]_i_1__3_n_1 ;
  wire \q0[10]_i_1__11_n_1 ;
  wire \q0[11]_i_1__7_n_1 ;
  wire \q0[12]_i_1__10_n_1 ;
  wire \q0[13]_i_1__3_n_1 ;
  wire \q0[2]_i_1__8_n_1 ;
  wire \q0[3]_i_1__2_n_1 ;
  wire \q0[5]_i_1__8_n_1 ;
  wire \q0[6]_i_1__16_n_1 ;
  wire \q0[7]_i_1__4_n_1 ;
  wire \q0[8]_i_1__16_n_1 ;
  wire \q0[9]_i_1__11_n_1 ;
  wire [0:0]\q0_reg[10]_0 ;
  wire [0:0]\q0_reg[10]_1 ;
  wire [1:0]\q0_reg[10]_2 ;
  wire [1:0]\q0_reg[10]_3 ;
  wire \q0_reg[10]_4 ;
  wire \q0_reg[10]_5 ;
  wire \q0_reg[10]_6 ;
  wire \q0_reg[10]_7 ;
  wire [0:0]\q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire [0:0]\q0_reg[12]_0 ;
  wire [5:0]\q0_reg[13]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire [0:0]\q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire [0:0]\q0_reg[4]_2 ;
  wire \q0_reg[4]_3 ;
  wire \q0_reg[5]_0 ;
  wire [0:0]\q0_reg[6]_0 ;
  wire [0:0]\q0_reg[6]_1 ;
  wire [0:0]\q0_reg[9]_0 ;
  wire [0:0]\q0_reg[9]_1 ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_3_reg_3858_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_4_reg_3863_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_6_reg_3873_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_reg_3843_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_reg_3843_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_3848[0]_i_4 
       (.I0(\q0_reg[13]_0 [3]),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(\q0_reg[13]_0 [5]),
        .O(\q0_reg[10]_3 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_3848[0]_i_5 
       (.I0(q0[0]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\icmp_ln899_1_reg_3848_reg[0] ),
        .O(\q0_reg[10]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_3848[0]_i_8 
       (.I0(\q0_reg[13]_0 [3]),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(\q0_reg[13]_0 [5]),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\q0_reg[10]_2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_3848[0]_i_9 
       (.I0(q0[0]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\icmp_ln899_1_reg_3848_reg[0] ),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\q0_reg[10]_2 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_3853[0]_i_13 
       (.I0(q0[6]),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\icmp_ln899_2_reg_3853_reg[0]_i_2 ),
        .O(\q0_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_3853[0]_i_17 
       (.I0(q0[6]),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\icmp_ln899_2_reg_3853_reg[0]_i_2 ),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\q0_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_3853[0]_i_5 
       (.I0(\q0_reg[13]_0 [2]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\q0_reg[13]_0 [3]),
        .O(\q0_reg[9]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_3853[0]_i_9 
       (.I0(\q0_reg[13]_0 [2]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\q0_reg[13]_0 [3]),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\q0_reg[9]_0 ));
  LUT3 #(
    .INIT(8'h2F)) 
    \icmp_ln899_3_reg_3858[0]_i_11 
       (.I0(\q0_reg[13]_0 [1]),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_3_reg_3858[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_3858[0]_i_13 
       (.I0(q0[5]),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\q0_reg[13]_0 [1]),
        .O(\icmp_ln899_3_reg_3858[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_3858[0]_i_14 
       (.I0(q0[0]),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(q0[5]),
        .O(\icmp_ln899_3_reg_3858[0]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \icmp_ln899_3_reg_3858[0]_i_15 
       (.I0(\q0_reg[13]_0 [1]),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_3_reg_3858[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_3858[0]_i_17 
       (.I0(q0[5]),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\q0_reg[13]_0 [1]),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\icmp_ln899_3_reg_3858[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_3858[0]_i_18 
       (.I0(q0[0]),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(q0[5]),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_3_reg_3858[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_3858[0]_i_5 
       (.I0(q0[11]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\q0_reg[13]_0 [3]),
        .O(\q0_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_3858[0]_i_9 
       (.I0(q0[11]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\q0_reg[13]_0 [3]),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\q0_reg[11]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_3_reg_3858_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[4]_0 ,\icmp_ln899_3_reg_3858_reg[0]_i_2_n_2 ,\icmp_ln899_3_reg_3858_reg[0]_i_2_n_3 ,\icmp_ln899_3_reg_3858_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_3_reg_3858[0]_i_11_n_1 ,\icmp_ln899_3_reg_3858_reg[0] ,\icmp_ln899_3_reg_3858[0]_i_13_n_1 ,\icmp_ln899_3_reg_3858[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_3_reg_3858_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_3_reg_3858[0]_i_15_n_1 ,\icmp_ln899_3_reg_3858_reg[0]_0 ,\icmp_ln899_3_reg_3858[0]_i_17_n_1 ,\icmp_ln899_3_reg_3858[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_3863[0]_i_11 
       (.I0(q0[3]),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\icmp_ln899_4_reg_3863_reg[0]_i_2_0 ),
        .O(\icmp_ln899_4_reg_3863[0]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_4_reg_3863[0]_i_13 
       (.I0(accu_0_0_V_fu_1945_p2[2]),
        .I1(accu_0_0_V_fu_1945_p2[3]),
        .I2(\q0_reg[13]_0 [1]),
        .O(\icmp_ln899_4_reg_3863[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_3863[0]_i_15 
       (.I0(q0[3]),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\icmp_ln899_4_reg_3863_reg[0]_i_2_0 ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_4_reg_3863[0]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_4_reg_3863[0]_i_17 
       (.I0(accu_0_0_V_fu_1945_p2[2]),
        .I1(\q0_reg[13]_0 [1]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .O(\icmp_ln899_4_reg_3863[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_3863[0]_i_5 
       (.I0(\q0_reg[13]_0 [3]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\icmp_ln899_4_reg_3863_reg[0]_1 ),
        .O(\q0_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_3863[0]_i_9 
       (.I0(\q0_reg[13]_0 [3]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\icmp_ln899_4_reg_3863_reg[0]_1 ),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\q0_reg[10]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_4_reg_3863_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[3]_0 ,\icmp_ln899_4_reg_3863_reg[0]_i_2_n_2 ,\icmp_ln899_4_reg_3863_reg[0]_i_2_n_3 ,\icmp_ln899_4_reg_3863_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_4_reg_3863[0]_i_11_n_1 ,\icmp_ln899_4_reg_3863_reg[0] [1],\icmp_ln899_4_reg_3863[0]_i_13_n_1 ,\icmp_ln899_4_reg_3863_reg[0] [0]}),
        .O(\NLW_icmp_ln899_4_reg_3863_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_4_reg_3863[0]_i_15_n_1 ,\icmp_ln899_4_reg_3863_reg[0]_0 [1],\icmp_ln899_4_reg_3863[0]_i_17_n_1 ,\icmp_ln899_4_reg_3863_reg[0]_0 [0]}));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_3873[0]_i_12 
       (.I0(\q0_reg[13]_0 [1]),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(Q),
        .O(\q0_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_3873[0]_i_16 
       (.I0(\q0_reg[13]_0 [1]),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(Q),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\q0_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_3873[0]_i_3 
       (.I0(\q0_reg[13]_0 [3]),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\icmp_ln899_6_reg_3873_reg[0]_1 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\icmp_ln899_6_reg_3873[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_3873[0]_i_4 
       (.I0(q0[11]),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(\icmp_ln899_6_reg_3873_reg[0]_1 ),
        .O(\icmp_ln899_6_reg_3873[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_3873[0]_i_5 
       (.I0(q0[11]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\icmp_ln899_6_reg_3873_reg[0]_0 ),
        .O(\icmp_ln899_6_reg_3873[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_3873[0]_i_7 
       (.I0(\q0_reg[13]_0 [3]),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\icmp_ln899_6_reg_3873_reg[0]_1 ),
        .O(\icmp_ln899_6_reg_3873[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_3873[0]_i_8 
       (.I0(q0[11]),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(\icmp_ln899_6_reg_3873_reg[0]_1 ),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\icmp_ln899_6_reg_3873[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_3873[0]_i_9 
       (.I0(q0[11]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\icmp_ln899_6_reg_3873_reg[0]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\icmp_ln899_6_reg_3873[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_6_reg_3873_reg[0]_i_1 
       (.CI(\icmp_ln899_6_reg_3873_reg[0] ),
        .CO({CO,\icmp_ln899_6_reg_3873_reg[0]_i_1_n_2 ,\icmp_ln899_6_reg_3873_reg[0]_i_1_n_3 ,\icmp_ln899_6_reg_3873_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_6_reg_3873[0]_i_3_n_1 ,\icmp_ln899_6_reg_3873[0]_i_4_n_1 ,\icmp_ln899_6_reg_3873[0]_i_5_n_1 ,DI}),
        .O(\NLW_icmp_ln899_6_reg_3873_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_6_reg_3873[0]_i_7_n_1 ,\icmp_ln899_6_reg_3873[0]_i_8_n_1 ,\icmp_ln899_6_reg_3873[0]_i_9_n_1 ,S}));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_3843[0]_i_10 
       (.I0(q0[8]),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(\q0_reg[13]_0 [2]),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\icmp_ln899_reg_3843[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_3843[0]_i_11 
       (.I0(q0[6]),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(q0[7]),
        .O(\icmp_ln899_reg_3843[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_3843[0]_i_12 
       (.I0(\q0_reg[13]_0 [1]),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(q0[5]),
        .O(\icmp_ln899_reg_3843[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_3843[0]_i_13 
       (.I0(\q0_reg[13]_0 [0]),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(q0[3]),
        .O(\icmp_ln899_reg_3843[0]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_reg_3843[0]_i_14 
       (.I0(accu_0_0_V_fu_1945_p2[0]),
        .I1(q0[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_reg_3843[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_3843[0]_i_15 
       (.I0(q0[6]),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(q0[7]),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_reg_3843[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_3843[0]_i_16 
       (.I0(\q0_reg[13]_0 [1]),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(q0[5]),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\icmp_ln899_reg_3843[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_3843[0]_i_17 
       (.I0(\q0_reg[13]_0 [0]),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(q0[3]),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\icmp_ln899_reg_3843[0]_i_17_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_reg_3843[0]_i_18 
       (.I0(q0[0]),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_reg_3843[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_3843[0]_i_4 
       (.I0(\q0_reg[13]_0 [4]),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(\q0_reg[13]_0 [5]),
        .O(\icmp_ln899_reg_3843[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_3843[0]_i_5 
       (.I0(\q0_reg[13]_0 [3]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(q0[11]),
        .O(\icmp_ln899_reg_3843[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_3843[0]_i_6 
       (.I0(q0[8]),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(\q0_reg[13]_0 [2]),
        .O(\icmp_ln899_reg_3843[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_3843[0]_i_8 
       (.I0(\q0_reg[13]_0 [4]),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(\q0_reg[13]_0 [5]),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\icmp_ln899_reg_3843[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_3843[0]_i_9 
       (.I0(\q0_reg[13]_0 [3]),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(q0[11]),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\icmp_ln899_reg_3843[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_reg_3843_reg[0]_i_1 
       (.CI(\icmp_ln899_reg_3843_reg[0]_i_2_n_1 ),
        .CO({\q0_reg[12]_0 ,\icmp_ln899_reg_3843_reg[0]_i_1_n_2 ,\icmp_ln899_reg_3843_reg[0]_i_1_n_3 ,\icmp_ln899_reg_3843_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_reg_3843_reg[0] ,\icmp_ln899_reg_3843[0]_i_4_n_1 ,\icmp_ln899_reg_3843[0]_i_5_n_1 ,\icmp_ln899_reg_3843[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_reg_3843_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_reg_3843_reg[0]_0 ,\icmp_ln899_reg_3843[0]_i_8_n_1 ,\icmp_ln899_reg_3843[0]_i_9_n_1 ,\icmp_ln899_reg_3843[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_reg_3843_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_reg_3843_reg[0]_i_2_n_1 ,\icmp_ln899_reg_3843_reg[0]_i_2_n_2 ,\icmp_ln899_reg_3843_reg[0]_i_2_n_3 ,\icmp_ln899_reg_3843_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_reg_3843[0]_i_11_n_1 ,\icmp_ln899_reg_3843[0]_i_12_n_1 ,\icmp_ln899_reg_3843[0]_i_13_n_1 ,\icmp_ln899_reg_3843[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_reg_3843_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_reg_3843[0]_i_15_n_1 ,\icmp_ln899_reg_3843[0]_i_16_n_1 ,\icmp_ln899_reg_3843[0]_i_17_n_1 ,\icmp_ln899_reg_3843[0]_i_18_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h3693)) 
    \q0[0]_i_1__3 
       (.I0(\q0_reg[5]_0 ),
        .I1(\q0_reg[11]_2 ),
        .I2(\q0_reg[10]_5 ),
        .I3(\q0_reg[3]_1 ),
        .O(\q0[0]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h5687)) 
    \q0[10]_i_1__11 
       (.I0(\q0_reg[10]_7 ),
        .I1(\q0_reg[10]_4 ),
        .I2(\q0_reg[10]_5 ),
        .I3(\q0_reg[10]_6 ),
        .O(\q0[10]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0B3D)) 
    \q0[11]_i_1__7 
       (.I0(\q0_reg[10]_6 ),
        .I1(\q0_reg[10]_5 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[10]_4 ),
        .O(\q0[11]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h3683)) 
    \q0[12]_i_1__10 
       (.I0(\q0_reg[10]_4 ),
        .I1(\q0_reg[11]_2 ),
        .I2(\q0_reg[10]_5 ),
        .I3(\q0_reg[10]_6 ),
        .O(\q0[12]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hF2A6)) 
    \q0[13]_i_1__3 
       (.I0(\q0_reg[10]_5 ),
        .I1(\q0_reg[10]_6 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[10]_4 ),
        .O(\q0[13]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h0900)) 
    \q0[2]_i_1__8 
       (.I0(\q0_reg[10]_5 ),
        .I1(\q0_reg[10]_4 ),
        .I2(\q0_reg[10]_6 ),
        .I3(\q0_reg[10]_7 ),
        .O(\q0[2]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \q0[3]_i_1__2 
       (.I0(\q0_reg[10]_5 ),
        .I1(\q0_reg[3]_1 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[10]_4 ),
        .O(\q0[3]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h0110)) 
    \q0[5]_i_1__8 
       (.I0(\q0_reg[5]_0 ),
        .I1(\q0_reg[3]_1 ),
        .I2(\q0_reg[10]_5 ),
        .I3(\q0_reg[11]_2 ),
        .O(\q0[5]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0904)) 
    \q0[6]_i_1__16 
       (.I0(\q0_reg[10]_4 ),
        .I1(\q0_reg[11]_2 ),
        .I2(\q0_reg[3]_1 ),
        .I3(\q0_reg[10]_5 ),
        .O(\q0[6]_i_1__16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hDFED)) 
    \q0[7]_i_1__4 
       (.I0(\q0_reg[10]_5 ),
        .I1(\q0_reg[3]_1 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[10]_4 ),
        .O(\q0[7]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hB4D6)) 
    \q0[8]_i_1__16 
       (.I0(\q0_reg[10]_6 ),
        .I1(\q0_reg[10]_5 ),
        .I2(\q0_reg[11]_2 ),
        .I3(\q0_reg[10]_4 ),
        .O(\q0[8]_i_1__16_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h3603)) 
    \q0[9]_i_1__11 
       (.I0(\q0_reg[10]_4 ),
        .I1(\q0_reg[11]_2 ),
        .I2(\q0_reg[10]_5 ),
        .I3(\q0_reg[10]_6 ),
        .O(\q0[9]_i_1__11_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__3_n_1 ),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__11_n_1 ),
        .Q(\q0_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__7_n_1 ),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__10_n_1 ),
        .Q(\q0_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__3_n_1 ),
        .Q(\q0_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__8_n_1 ),
        .Q(\q0_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__2_n_1 ),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[4]_3 ),
        .Q(\q0_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__8_n_1 ),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__16_n_1 ),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__4_n_1 ),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__16_n_1 ),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__11_n_1 ),
        .Q(\q0_reg[13]_0 [2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud
   (\q0_reg[11] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[11]_3 );
  output \q0_reg[11] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[11]_0 ;
  input \q0_reg[11]_1 ;
  input \q0_reg[11]_2 ;
  input \q0_reg[11]_3 ;

  wire ap_clk;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom_U
       (.ap_clk(ap_clk),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[11]_3 (\q0_reg[11]_2 ),
        .\q0_reg[11]_4 (\q0_reg[11]_3 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud_rom
   (\q0_reg[11]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[11]_3 ,
    \q0_reg[11]_4 );
  output \q0_reg[11]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[11]_1 ;
  input \q0_reg[11]_2 ;
  input \q0_reg[11]_3 ;
  input \q0_reg[11]_4 ;

  wire ap_clk;
  wire \q0[11]_i_1__17_n_1 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire \q0_reg[11]_4 ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h2339)) 
    \q0[11]_i_1__17 
       (.I0(\q0_reg[11]_1 ),
        .I1(\q0_reg[11]_2 ),
        .I2(\q0_reg[11]_3 ),
        .I3(\q0_reg[11]_4 ),
        .O(\q0[11]_i_1__17_n_1 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__17_n_1 ),
        .Q(\q0_reg[11]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe
   (\q0_reg[7] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 );
  output \q0_reg[7] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;

  wire ap_clk;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom_U
       (.ap_clk(ap_clk),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .\q0_reg[7]_4 (\q0_reg[7]_3 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe_rom
   (\q0_reg[7]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 );
  output \q0_reg[7]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;

  wire ap_clk;
  wire \q0[7]_i_1__32_n_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'hFFFD)) 
    \q0[7]_i_1__32 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_2 ),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_4 ),
        .O(\q0[7]_i_1__32_n_1 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__32_n_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg
   (\q0_reg[8] ,
    \q0_reg[8]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    \q0_reg[8]_3 ,
    \q0_reg[8]_4 ,
    accu_0_0_V_fu_1945_p2,
    q0);
  output [0:0]\q0_reg[8] ;
  output [0:0]\q0_reg[8]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[8]_1 ;
  input \q0_reg[8]_2 ;
  input \q0_reg[8]_3 ;
  input \q0_reg[8]_4 ;
  input [1:0]accu_0_0_V_fu_1945_p2;
  input [0:0]q0;

  wire [1:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire [0:0]q0;
  wire [0:0]\q0_reg[8] ;
  wire [0:0]\q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[8]_3 ;
  wire \q0_reg[8]_4 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom_U
       (.accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .q0(q0),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .\q0_reg[8]_3 (\q0_reg[8]_2 ),
        .\q0_reg[8]_4 (\q0_reg[8]_3 ),
        .\q0_reg[8]_5 (\q0_reg[8]_4 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg_rom
   (\q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[8]_2 ,
    \q0_reg[8]_3 ,
    \q0_reg[8]_4 ,
    \q0_reg[8]_5 ,
    accu_0_0_V_fu_1945_p2,
    q0);
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]\q0_reg[8]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[8]_2 ;
  input \q0_reg[8]_3 ;
  input \q0_reg[8]_4 ;
  input \q0_reg[8]_5 ;
  input [1:0]accu_0_0_V_fu_1945_p2;
  input [0:0]q0;

  wire [1:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire [0:0]q0;
  wire \q0[8]_i_1__14_n_1 ;
  wire [0:0]\q0_reg[8]_0 ;
  wire [0:0]\q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[8]_3 ;
  wire \q0_reg[8]_4 ;
  wire \q0_reg[8]_5 ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_3858[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(q0),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_3858[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(q0),
        .O(\q0_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hB4D2)) 
    \q0[8]_i_1__14 
       (.I0(\q0_reg[8]_2 ),
        .I1(\q0_reg[8]_3 ),
        .I2(\q0_reg[8]_4 ),
        .I3(\q0_reg[8]_5 ),
        .O(\q0[8]_i_1__14_n_1 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__14_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi
   (\q0_reg[4] ,
    S,
    DI,
    threshs_m_thresholds_10_ce0,
    \q0_reg[4]_0 ,
    ap_clk,
    accu_0_0_V_fu_1945_p2,
    q0);
  output \q0_reg[4] ;
  output [0:0]S;
  output [0:0]DI;
  input threshs_m_thresholds_10_ce0;
  input \q0_reg[4]_0 ;
  input ap_clk;
  input [1:0]accu_0_0_V_fu_1945_p2;
  input [0:0]q0;

  wire [0:0]DI;
  wire [0:0]S;
  wire [1:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire [0:0]q0;
  wire \q0_reg[4] ;
  wire \q0_reg[4]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom_U
       (.DI(DI),
        .S(S),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .q0(q0),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi_rom
   (\q0_reg[4]_0 ,
    S,
    DI,
    threshs_m_thresholds_10_ce0,
    \q0_reg[4]_1 ,
    ap_clk,
    accu_0_0_V_fu_1945_p2,
    q0);
  output \q0_reg[4]_0 ;
  output [0:0]S;
  output [0:0]DI;
  input threshs_m_thresholds_10_ce0;
  input \q0_reg[4]_1 ;
  input ap_clk;
  input [1:0]accu_0_0_V_fu_1945_p2;
  input [0:0]q0;

  wire [0:0]DI;
  wire [0:0]S;
  wire [1:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire [0:0]q0;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_3863[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(q0),
        .O(DI));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_3863[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(q0),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(S));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j
   (\q0_reg[4] ,
    \q0_reg[4]_0 ,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    Q,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    \q0_reg[4]_3 ,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_5_reg_3868_reg[0]_i_2 ,
    q0,
    threshs_m_thresholds_10_ce0,
    ap_clk);
  output [0:0]\q0_reg[4] ;
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[8] ;
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]Q;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[4]_1 ;
  input \q0_reg[4]_2 ;
  input \q0_reg[4]_3 ;
  input [3:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  input [0:0]q0;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;

  wire [0:0]Q;
  wire [3:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  wire [0:0]q0;
  wire [0:0]\q0_reg[4] ;
  wire [0:0]\q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire \q0_reg[4]_3 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[8] ;
  wire [0:0]\q0_reg[8]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom_U
       (.Q(Q),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_5_reg_3868_reg[0]_i_2 (\icmp_ln899_5_reg_3868_reg[0]_i_2 ),
        .q0(q0),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[4]_2 (\q0_reg[4]_1 ),
        .\q0_reg[4]_3 (\q0_reg[4]_2 ),
        .\q0_reg[4]_4 (\q0_reg[4]_3 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j_rom
   (\q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    Q,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[4]_2 ,
    \q0_reg[4]_3 ,
    \q0_reg[4]_4 ,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_5_reg_3868_reg[0]_i_2 ,
    q0,
    threshs_m_thresholds_10_ce0,
    ap_clk);
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]\q0_reg[8]_1 ;
  output [0:0]Q;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[4]_2 ;
  input \q0_reg[4]_3 ;
  input \q0_reg[4]_4 ;
  input [3:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  input [0:0]q0;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;

  wire [0:0]Q;
  wire [3:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  wire [0:0]q0;
  wire \q0[4]_i_1__9_n_1 ;
  wire \q0[7]_i_1__5_n_1 ;
  wire \q0[8]_i_1_n_1 ;
  wire [0:0]\q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire \q0_reg[4]_3 ;
  wire \q0_reg[4]_4 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [0:0]\q0_reg[8]_0 ;
  wire [0:0]\q0_reg[8]_1 ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_3868[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(q0),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\q0_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_3868[0]_i_12 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\icmp_ln899_5_reg_3868_reg[0]_i_2 ),
        .O(\q0_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_3868[0]_i_16 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\icmp_ln899_5_reg_3868_reg[0]_i_2 ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_3868[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(q0),
        .O(\q0_reg[8]_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    \q0[4]_i_1__9 
       (.I0(\q0_reg[4]_2 ),
        .I1(\q0_reg[4]_3 ),
        .I2(\q0_reg[4]_4 ),
        .O(\q0[4]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hF6FF)) 
    \q0[7]_i_1__5 
       (.I0(\q0_reg[4]_2 ),
        .I1(\q0_reg[7]_2 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_1 ),
        .O(\q0[7]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hE4C2)) 
    \q0[8]_i_1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[4]_2 ),
        .O(\q0[8]_i_1_n_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[4]_i_1__9_n_1 ),
        .Q(\q0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__5_n_1 ),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi
   (S,
    DI,
    Q,
    nf_assign_fu_262,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    accu_0_0_V_fu_1945_p2,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    D);
  output [0:0]S;
  output [0:0]DI;
  output [2:0]Q;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [1:0]accu_0_0_V_fu_1945_p2;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire [1:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi_rom
   (S,
    DI,
    Q,
    nf_assign_fu_262,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    accu_0_0_V_fu_1945_p2,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    D);
  output [0:0]S;
  output [0:0]DI;
  output [2:0]Q;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input [1:0]accu_0_0_V_fu_1945_p2;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [0:0]S;
  wire [1:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire [3:0]nf_assign_fu_262;
  wire \q0[7]_i_1__27_n_1 ;
  wire \q0[8]_i_1__12_n_1 ;
  wire \q0[9]_i_1__1_n_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_3873[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_3873[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\q0_reg_n_1_[9] ),
        .O(DI));
  LUT3 #(
    .INIT(8'hBF)) 
    \q0[7]_i_1__27 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[7]_2 ),
        .O(\q0[7]_i_1__27_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h5D82)) 
    \q0[8]_i_1__12 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[8]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hD617)) 
    \q0[9]_i_1__1 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[9]_i_1__1_n_1 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__27_n_1 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__12_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__1_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs
   (threshs_m_thresholds_10_ce0,
    \q0_reg[1] ,
    \q0_reg[0] ,
    \q0_reg[13] ,
    \q0_reg[14] ,
    \q0_reg[15] ,
    \q0_reg[3] ,
    \q0_reg[2] ,
    \nf_assign_fu_262_reg[3]_rep ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    S,
    DI,
    \odata_reg[24] ,
    \nf_assign_fu_262_reg[0]_rep ,
    ap_enable_reg_pp0_iter0_reg,
    \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] ,
    \nf_assign_fu_262_reg[16] ,
    \nf_assign_fu_262_reg[24] ,
    \nf_assign_fu_262_reg[20] ,
    \nf_assign_fu_262_reg[28] ,
    i_0_reg_1049_reg_2_sp_1,
    O,
    \xor_ln899_8_reg_3883_reg[0]_i_2 ,
    \q0_reg[6] ,
    \q0_reg[1]_0 ,
    \q0_reg[12] ,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    \q0_reg[12]_2 ,
    \q0_reg[12]_3 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[14]_4 ,
    \q0_reg[14]_5 ,
    \q0_reg[14]_6 ,
    \q0_reg[14]_7 ,
    \q0_reg[14]_8 ,
    \q0_reg[14]_9 ,
    \q0_reg[14]_10 ,
    \q0_reg[14]_11 ,
    \q0_reg[12]_4 ,
    \q0_reg[12]_5 ,
    \q0_reg[14]_12 ,
    \q0_reg[14]_13 ,
    ap_clk,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[12]_6 ,
    \q0_reg[13]_0 ,
    \q0_reg[10] ,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    \q0_reg[6]_0 ,
    accu_0_0_V_fu_1945_p2,
    Q,
    \q0_reg[2]_2 ,
    \q0_reg[2]_3 ,
    \q0_reg[2]_4 ,
    icmp_ln289_reg_3519_pp0_iter2_reg,
    \inputBuf_8_V_1_fu_266[23]_i_2 ,
    \inputBuf_8_V_1_fu_266[23]_i_2_0 ,
    ap_rst_n,
    \inputBuf_8_V_1_fu_266[23]_i_2_1 ,
    icmp_ln289_reg_3519,
    nf_fu_1868_p2,
    nf_assign_fu_262,
    \q0_reg[13]_1 ,
    ap_enable_reg_pp0_iter0,
    i_0_reg_1049_reg,
    \q0_reg[6]_1 ,
    CO,
    \icmp_ln899_11_reg_3898_reg[0] ,
    \icmp_ln899_11_reg_3898_reg[0]_0 ,
    \icmp_ln899_6_reg_3873_reg[0] ,
    \icmp_ln899_6_reg_3873_reg[0]_0 ,
    \icmp_ln899_4_reg_3863_reg[0] ,
    \icmp_ln899_4_reg_3863_reg[0]_0 ,
    \icmp_ln899_4_reg_3863_reg[0]_1 ,
    \icmp_ln899_2_reg_3853_reg[0] ,
    \icmp_ln899_2_reg_3853_reg[0]_0 ,
    \icmp_ln899_2_reg_3853_reg[0]_1 ,
    \icmp_ln899_3_reg_3858_reg[0] ,
    \icmp_ln899_3_reg_3858_reg[0]_0 ,
    \icmp_ln899_3_reg_3858_reg[0]_1 ,
    \icmp_ln899_1_reg_3848_reg[0] ,
    \icmp_ln899_1_reg_3848_reg[0]_0 ,
    \icmp_ln899_1_reg_3848_reg[0]_1 ,
    \icmp_ln899_5_reg_3868_reg[0] ,
    \icmp_ln899_5_reg_3868_reg[0]_0 ,
    \icmp_ln899_5_reg_3868_reg[0]_1 ,
    \xor_ln899_8_reg_3883_reg[0]_i_2_0 ,
    \xor_ln899_8_reg_3883_reg[0]_i_2_1 ,
    \icmp_ln899_11_reg_3898_reg[0]_i_2 ,
    \icmp_ln899_6_reg_3873_reg[0]_i_2 ,
    \icmp_ln899_4_reg_3863_reg[0]_i_2 ,
    q0,
    \icmp_ln899_5_reg_3868_reg[0]_i_2 ,
    D);
  output threshs_m_thresholds_10_ce0;
  output \q0_reg[1] ;
  output \q0_reg[0] ;
  output \q0_reg[13] ;
  output \q0_reg[14] ;
  output \q0_reg[15] ;
  output \q0_reg[3] ;
  output \q0_reg[2] ;
  output \nf_assign_fu_262_reg[3]_rep ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]S;
  output [0:0]DI;
  output \odata_reg[24] ;
  output \nf_assign_fu_262_reg[0]_rep ;
  output ap_enable_reg_pp0_iter0_reg;
  output \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] ;
  output \nf_assign_fu_262_reg[16] ;
  output \nf_assign_fu_262_reg[24] ;
  output \nf_assign_fu_262_reg[20] ;
  output \nf_assign_fu_262_reg[28] ;
  output i_0_reg_1049_reg_2_sp_1;
  output [0:0]O;
  output [0:0]\xor_ln899_8_reg_3883_reg[0]_i_2 ;
  output [0:0]\q0_reg[6] ;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]\q0_reg[12] ;
  output [0:0]\q0_reg[12]_0 ;
  output [0:0]\q0_reg[12]_1 ;
  output [0:0]\q0_reg[12]_2 ;
  output [0:0]\q0_reg[12]_3 ;
  output [1:0]\q0_reg[14]_2 ;
  output [1:0]\q0_reg[14]_3 ;
  output [0:0]\q0_reg[0]_0 ;
  output [0:0]\q0_reg[0]_1 ;
  output [0:0]\q0_reg[14]_4 ;
  output [0:0]\q0_reg[14]_5 ;
  output [0:0]\q0_reg[14]_6 ;
  output [0:0]\q0_reg[14]_7 ;
  output [0:0]\q0_reg[14]_8 ;
  output [0:0]\q0_reg[14]_9 ;
  output [0:0]\q0_reg[14]_10 ;
  output [0:0]\q0_reg[14]_11 ;
  output [0:0]\q0_reg[12]_4 ;
  output [0:0]\q0_reg[12]_5 ;
  output [0:0]\q0_reg[14]_12 ;
  output [0:0]\q0_reg[14]_13 ;
  input ap_clk;
  input \q0_reg[2]_0 ;
  input \q0_reg[2]_1 ;
  input \q0_reg[12]_6 ;
  input \q0_reg[13]_0 ;
  input \q0_reg[10] ;
  input \q0_reg[8] ;
  input \q0_reg[8]_0 ;
  input \q0_reg[6]_0 ;
  input [15:0]accu_0_0_V_fu_1945_p2;
  input [0:0]Q;
  input \q0_reg[2]_2 ;
  input [0:0]\q0_reg[2]_3 ;
  input [0:0]\q0_reg[2]_4 ;
  input icmp_ln289_reg_3519_pp0_iter2_reg;
  input \inputBuf_8_V_1_fu_266[23]_i_2 ;
  input [0:0]\inputBuf_8_V_1_fu_266[23]_i_2_0 ;
  input ap_rst_n;
  input [0:0]\inputBuf_8_V_1_fu_266[23]_i_2_1 ;
  input icmp_ln289_reg_3519;
  input [30:0]nf_fu_1868_p2;
  input [29:0]nf_assign_fu_262;
  input \q0_reg[13]_1 ;
  input ap_enable_reg_pp0_iter0;
  input [16:0]i_0_reg_1049_reg;
  input \q0_reg[6]_1 ;
  input [0:0]CO;
  input [2:0]\icmp_ln899_11_reg_3898_reg[0] ;
  input [2:0]\icmp_ln899_11_reg_3898_reg[0]_0 ;
  input [1:0]\icmp_ln899_6_reg_3873_reg[0] ;
  input [1:0]\icmp_ln899_6_reg_3873_reg[0]_0 ;
  input [0:0]\icmp_ln899_4_reg_3863_reg[0] ;
  input [0:0]\icmp_ln899_4_reg_3863_reg[0]_0 ;
  input [0:0]\icmp_ln899_4_reg_3863_reg[0]_1 ;
  input [0:0]\icmp_ln899_2_reg_3853_reg[0] ;
  input [0:0]\icmp_ln899_2_reg_3853_reg[0]_0 ;
  input [0:0]\icmp_ln899_2_reg_3853_reg[0]_1 ;
  input [0:0]\icmp_ln899_3_reg_3858_reg[0] ;
  input [1:0]\icmp_ln899_3_reg_3858_reg[0]_0 ;
  input [1:0]\icmp_ln899_3_reg_3858_reg[0]_1 ;
  input [0:0]\icmp_ln899_1_reg_3848_reg[0] ;
  input [1:0]\icmp_ln899_1_reg_3848_reg[0]_0 ;
  input [1:0]\icmp_ln899_1_reg_3848_reg[0]_1 ;
  input [0:0]\icmp_ln899_5_reg_3868_reg[0] ;
  input [0:0]\icmp_ln899_5_reg_3868_reg[0]_0 ;
  input [0:0]\icmp_ln899_5_reg_3868_reg[0]_1 ;
  input [0:0]\xor_ln899_8_reg_3883_reg[0]_i_2_0 ;
  input \xor_ln899_8_reg_3883_reg[0]_i_2_1 ;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  input [0:0]\icmp_ln899_6_reg_3873_reg[0]_i_2 ;
  input \icmp_ln899_4_reg_3863_reg[0]_i_2 ;
  input [2:0]q0;
  input \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_rst_n;
  wire [16:0]i_0_reg_1049_reg;
  wire i_0_reg_1049_reg_2_sn_1;
  wire icmp_ln289_reg_3519;
  wire icmp_ln289_reg_3519_pp0_iter2_reg;
  wire \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] ;
  wire [2:0]\icmp_ln899_11_reg_3898_reg[0] ;
  wire [2:0]\icmp_ln899_11_reg_3898_reg[0]_0 ;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_1_reg_3848_reg[0] ;
  wire [1:0]\icmp_ln899_1_reg_3848_reg[0]_0 ;
  wire [1:0]\icmp_ln899_1_reg_3848_reg[0]_1 ;
  wire [0:0]\icmp_ln899_2_reg_3853_reg[0] ;
  wire [0:0]\icmp_ln899_2_reg_3853_reg[0]_0 ;
  wire [0:0]\icmp_ln899_2_reg_3853_reg[0]_1 ;
  wire [0:0]\icmp_ln899_3_reg_3858_reg[0] ;
  wire [1:0]\icmp_ln899_3_reg_3858_reg[0]_0 ;
  wire [1:0]\icmp_ln899_3_reg_3858_reg[0]_1 ;
  wire [0:0]\icmp_ln899_4_reg_3863_reg[0] ;
  wire [0:0]\icmp_ln899_4_reg_3863_reg[0]_0 ;
  wire [0:0]\icmp_ln899_4_reg_3863_reg[0]_1 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_5_reg_3868_reg[0] ;
  wire [0:0]\icmp_ln899_5_reg_3868_reg[0]_0 ;
  wire [0:0]\icmp_ln899_5_reg_3868_reg[0]_1 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  wire [1:0]\icmp_ln899_6_reg_3873_reg[0] ;
  wire [1:0]\icmp_ln899_6_reg_3873_reg[0]_0 ;
  wire [0:0]\icmp_ln899_6_reg_3873_reg[0]_i_2 ;
  wire \inputBuf_8_V_1_fu_266[23]_i_2 ;
  wire [0:0]\inputBuf_8_V_1_fu_266[23]_i_2_0 ;
  wire [0:0]\inputBuf_8_V_1_fu_266[23]_i_2_1 ;
  wire [29:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[0]_rep ;
  wire \nf_assign_fu_262_reg[16] ;
  wire \nf_assign_fu_262_reg[20] ;
  wire \nf_assign_fu_262_reg[24] ;
  wire \nf_assign_fu_262_reg[28] ;
  wire \nf_assign_fu_262_reg[3]_rep ;
  wire [30:0]nf_fu_1868_p2;
  wire \odata_reg[24] ;
  wire [2:0]q0;
  wire \q0_reg[0] ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[10] ;
  wire [0:0]\q0_reg[12] ;
  wire [0:0]\q0_reg[12]_0 ;
  wire [0:0]\q0_reg[12]_1 ;
  wire [0:0]\q0_reg[12]_2 ;
  wire [0:0]\q0_reg[12]_3 ;
  wire [0:0]\q0_reg[12]_4 ;
  wire [0:0]\q0_reg[12]_5 ;
  wire \q0_reg[12]_6 ;
  wire \q0_reg[13] ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[13]_1 ;
  wire \q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_10 ;
  wire [0:0]\q0_reg[14]_11 ;
  wire [0:0]\q0_reg[14]_12 ;
  wire [0:0]\q0_reg[14]_13 ;
  wire [1:0]\q0_reg[14]_2 ;
  wire [1:0]\q0_reg[14]_3 ;
  wire [0:0]\q0_reg[14]_4 ;
  wire [0:0]\q0_reg[14]_5 ;
  wire [0:0]\q0_reg[14]_6 ;
  wire [0:0]\q0_reg[14]_7 ;
  wire [0:0]\q0_reg[14]_8 ;
  wire [0:0]\q0_reg[14]_9 ;
  wire \q0_reg[15] ;
  wire \q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire \q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire [0:0]\q0_reg[2]_3 ;
  wire [0:0]\q0_reg[2]_4 ;
  wire \q0_reg[3] ;
  wire [0:0]\q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire threshs_m_thresholds_10_ce0;
  wire [0:0]\xor_ln899_8_reg_3883_reg[0]_i_2 ;
  wire [0:0]\xor_ln899_8_reg_3883_reg[0]_i_2_0 ;
  wire \xor_ln899_8_reg_3883_reg[0]_i_2_1 ;

  assign i_0_reg_1049_reg_2_sp_1 = i_0_reg_1049_reg_2_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .\ap_CS_fsm_reg[1] (threshs_m_thresholds_10_ce0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_rst_n(ap_rst_n),
        .i_0_reg_1049_reg(i_0_reg_1049_reg),
        .i_0_reg_1049_reg_2_sp_1(i_0_reg_1049_reg_2_sn_1),
        .icmp_ln289_reg_3519(icmp_ln289_reg_3519),
        .icmp_ln289_reg_3519_pp0_iter2_reg(icmp_ln289_reg_3519_pp0_iter2_reg),
        .\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] (\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] ),
        .\icmp_ln899_11_reg_3898_reg[0] (\icmp_ln899_11_reg_3898_reg[0] ),
        .\icmp_ln899_11_reg_3898_reg[0]_0 (\icmp_ln899_11_reg_3898_reg[0]_0 ),
        .\icmp_ln899_11_reg_3898_reg[0]_i_2_0 (\icmp_ln899_11_reg_3898_reg[0]_i_2 ),
        .\icmp_ln899_1_reg_3848_reg[0] (\icmp_ln899_1_reg_3848_reg[0] ),
        .\icmp_ln899_1_reg_3848_reg[0]_0 (\icmp_ln899_1_reg_3848_reg[0]_0 ),
        .\icmp_ln899_1_reg_3848_reg[0]_1 (\icmp_ln899_1_reg_3848_reg[0]_1 ),
        .\icmp_ln899_2_reg_3853_reg[0] (\icmp_ln899_2_reg_3853_reg[0] ),
        .\icmp_ln899_2_reg_3853_reg[0]_0 (\icmp_ln899_2_reg_3853_reg[0]_0 ),
        .\icmp_ln899_2_reg_3853_reg[0]_1 (\icmp_ln899_2_reg_3853_reg[0]_1 ),
        .\icmp_ln899_3_reg_3858_reg[0] (\icmp_ln899_3_reg_3858_reg[0] ),
        .\icmp_ln899_3_reg_3858_reg[0]_0 (\icmp_ln899_3_reg_3858_reg[0]_0 ),
        .\icmp_ln899_3_reg_3858_reg[0]_1 (\icmp_ln899_3_reg_3858_reg[0]_1 ),
        .\icmp_ln899_4_reg_3863_reg[0] (\icmp_ln899_4_reg_3863_reg[0] ),
        .\icmp_ln899_4_reg_3863_reg[0]_0 (\icmp_ln899_4_reg_3863_reg[0]_0 ),
        .\icmp_ln899_4_reg_3863_reg[0]_1 (\icmp_ln899_4_reg_3863_reg[0]_1 ),
        .\icmp_ln899_4_reg_3863_reg[0]_i_2 (\icmp_ln899_4_reg_3863_reg[0]_i_2 ),
        .\icmp_ln899_5_reg_3868_reg[0] (\icmp_ln899_5_reg_3868_reg[0] ),
        .\icmp_ln899_5_reg_3868_reg[0]_0 (\icmp_ln899_5_reg_3868_reg[0]_0 ),
        .\icmp_ln899_5_reg_3868_reg[0]_1 (\icmp_ln899_5_reg_3868_reg[0]_1 ),
        .\icmp_ln899_5_reg_3868_reg[0]_i_2 (\icmp_ln899_5_reg_3868_reg[0]_i_2 ),
        .\icmp_ln899_6_reg_3873_reg[0] (\icmp_ln899_6_reg_3873_reg[0] ),
        .\icmp_ln899_6_reg_3873_reg[0]_0 (\icmp_ln899_6_reg_3873_reg[0]_0 ),
        .\icmp_ln899_6_reg_3873_reg[0]_i_2_0 (\icmp_ln899_6_reg_3873_reg[0]_i_2 ),
        .\inputBuf_8_V_1_fu_266[23]_i_2 (\inputBuf_8_V_1_fu_266[23]_i_2 ),
        .\inputBuf_8_V_1_fu_266[23]_i_2_0 (\inputBuf_8_V_1_fu_266[23]_i_2_0 ),
        .\inputBuf_8_V_1_fu_266[23]_i_2_1 (\inputBuf_8_V_1_fu_266[23]_i_2_1 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\nf_assign_fu_262_reg[0]_rep (\nf_assign_fu_262_reg[0]_rep ),
        .\nf_assign_fu_262_reg[16] (\nf_assign_fu_262_reg[16] ),
        .\nf_assign_fu_262_reg[20] (\nf_assign_fu_262_reg[20] ),
        .\nf_assign_fu_262_reg[24] (\nf_assign_fu_262_reg[24] ),
        .\nf_assign_fu_262_reg[28] (\nf_assign_fu_262_reg[28] ),
        .\nf_assign_fu_262_reg[3]_rep (\nf_assign_fu_262_reg[3]_rep ),
        .nf_fu_1868_p2(nf_fu_1868_p2),
        .\odata_reg[24] (\odata_reg[24] ),
        .q0(q0),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[12]_1 (\q0_reg[12]_0 ),
        .\q0_reg[12]_2 (\q0_reg[12]_1 ),
        .\q0_reg[12]_3 (\q0_reg[12]_2 ),
        .\q0_reg[12]_4 (\q0_reg[12]_3 ),
        .\q0_reg[12]_5 (\q0_reg[12]_4 ),
        .\q0_reg[12]_6 (\q0_reg[12]_5 ),
        .\q0_reg[12]_7 (\q0_reg[12]_6 ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[13]_1 (\q0_reg[13]_0 ),
        .\q0_reg[13]_2 (\q0_reg[13]_1 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[14]_10 (\q0_reg[14]_9 ),
        .\q0_reg[14]_11 (\q0_reg[14]_10 ),
        .\q0_reg[14]_12 (\q0_reg[14]_11 ),
        .\q0_reg[14]_13 (\q0_reg[14]_12 ),
        .\q0_reg[14]_14 (\q0_reg[14]_13 ),
        .\q0_reg[14]_2 (\q0_reg[14]_1 ),
        .\q0_reg[14]_3 (\q0_reg[14]_2 ),
        .\q0_reg[14]_4 (\q0_reg[14]_3 ),
        .\q0_reg[14]_5 (\q0_reg[14]_4 ),
        .\q0_reg[14]_6 (\q0_reg[14]_5 ),
        .\q0_reg[14]_7 (\q0_reg[14]_6 ),
        .\q0_reg[14]_8 (\q0_reg[14]_7 ),
        .\q0_reg[14]_9 (\q0_reg[14]_8 ),
        .\q0_reg[15]_0 (\q0_reg[15] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[2]_2 (\q0_reg[2]_1 ),
        .\q0_reg[2]_3 (\q0_reg[2]_2 ),
        .\q0_reg[2]_4 (\q0_reg[2]_3 ),
        .\q0_reg[2]_5 (\q0_reg[2]_4 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (\q0_reg[6]_1 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\xor_ln899_8_reg_3883_reg[0]_i_2_0 (\xor_ln899_8_reg_3883_reg[0]_i_2 ),
        .\xor_ln899_8_reg_3883_reg[0]_i_2_1 (\xor_ln899_8_reg_3883_reg[0]_i_2_0 ),
        .\xor_ln899_8_reg_3883_reg[0]_i_2_2 (\xor_ln899_8_reg_3883_reg[0]_i_2_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs_rom
   (\ap_CS_fsm_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \nf_assign_fu_262_reg[3]_rep ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    S,
    DI,
    \odata_reg[24] ,
    \nf_assign_fu_262_reg[0]_rep ,
    ap_enable_reg_pp0_iter0_reg,
    \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] ,
    \nf_assign_fu_262_reg[16] ,
    \nf_assign_fu_262_reg[24] ,
    \nf_assign_fu_262_reg[20] ,
    \nf_assign_fu_262_reg[28] ,
    i_0_reg_1049_reg_2_sp_1,
    O,
    \xor_ln899_8_reg_3883_reg[0]_i_2_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    \q0_reg[12]_2 ,
    \q0_reg[12]_3 ,
    \q0_reg[12]_4 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[14]_5 ,
    \q0_reg[14]_6 ,
    \q0_reg[14]_7 ,
    \q0_reg[14]_8 ,
    \q0_reg[14]_9 ,
    \q0_reg[14]_10 ,
    \q0_reg[14]_11 ,
    \q0_reg[14]_12 ,
    \q0_reg[12]_5 ,
    \q0_reg[12]_6 ,
    \q0_reg[14]_13 ,
    \q0_reg[14]_14 ,
    ap_clk,
    \q0_reg[2]_1 ,
    \q0_reg[2]_2 ,
    \q0_reg[12]_7 ,
    \q0_reg[13]_1 ,
    \q0_reg[10]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[6]_1 ,
    accu_0_0_V_fu_1945_p2,
    Q,
    \q0_reg[2]_3 ,
    \q0_reg[2]_4 ,
    \q0_reg[2]_5 ,
    icmp_ln289_reg_3519_pp0_iter2_reg,
    \inputBuf_8_V_1_fu_266[23]_i_2 ,
    \inputBuf_8_V_1_fu_266[23]_i_2_0 ,
    ap_rst_n,
    \inputBuf_8_V_1_fu_266[23]_i_2_1 ,
    icmp_ln289_reg_3519,
    nf_fu_1868_p2,
    nf_assign_fu_262,
    \q0_reg[13]_2 ,
    ap_enable_reg_pp0_iter0,
    i_0_reg_1049_reg,
    \q0_reg[6]_2 ,
    CO,
    \icmp_ln899_11_reg_3898_reg[0] ,
    \icmp_ln899_11_reg_3898_reg[0]_0 ,
    \icmp_ln899_6_reg_3873_reg[0] ,
    \icmp_ln899_6_reg_3873_reg[0]_0 ,
    \icmp_ln899_4_reg_3863_reg[0] ,
    \icmp_ln899_4_reg_3863_reg[0]_0 ,
    \icmp_ln899_4_reg_3863_reg[0]_1 ,
    \icmp_ln899_2_reg_3853_reg[0] ,
    \icmp_ln899_2_reg_3853_reg[0]_0 ,
    \icmp_ln899_2_reg_3853_reg[0]_1 ,
    \icmp_ln899_3_reg_3858_reg[0] ,
    \icmp_ln899_3_reg_3858_reg[0]_0 ,
    \icmp_ln899_3_reg_3858_reg[0]_1 ,
    \icmp_ln899_1_reg_3848_reg[0] ,
    \icmp_ln899_1_reg_3848_reg[0]_0 ,
    \icmp_ln899_1_reg_3848_reg[0]_1 ,
    \icmp_ln899_5_reg_3868_reg[0] ,
    \icmp_ln899_5_reg_3868_reg[0]_0 ,
    \icmp_ln899_5_reg_3868_reg[0]_1 ,
    \xor_ln899_8_reg_3883_reg[0]_i_2_1 ,
    \xor_ln899_8_reg_3883_reg[0]_i_2_2 ,
    \icmp_ln899_11_reg_3898_reg[0]_i_2_0 ,
    \icmp_ln899_6_reg_3873_reg[0]_i_2_0 ,
    \icmp_ln899_4_reg_3863_reg[0]_i_2 ,
    q0,
    \icmp_ln899_5_reg_3868_reg[0]_i_2 ,
    D);
  output \ap_CS_fsm_reg[1] ;
  output \q0_reg[1]_0 ;
  output \q0_reg[0]_0 ;
  output \q0_reg[13]_0 ;
  output \q0_reg[14]_0 ;
  output \q0_reg[15]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[2]_0 ;
  output \nf_assign_fu_262_reg[3]_rep ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]S;
  output [0:0]DI;
  output \odata_reg[24] ;
  output \nf_assign_fu_262_reg[0]_rep ;
  output ap_enable_reg_pp0_iter0_reg;
  output \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] ;
  output \nf_assign_fu_262_reg[16] ;
  output \nf_assign_fu_262_reg[24] ;
  output \nf_assign_fu_262_reg[20] ;
  output \nf_assign_fu_262_reg[28] ;
  output i_0_reg_1049_reg_2_sp_1;
  output [0:0]O;
  output [0:0]\xor_ln899_8_reg_3883_reg[0]_i_2_0 ;
  output [0:0]\q0_reg[6]_0 ;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[12]_0 ;
  output [0:0]\q0_reg[12]_1 ;
  output [0:0]\q0_reg[12]_2 ;
  output [0:0]\q0_reg[12]_3 ;
  output [0:0]\q0_reg[12]_4 ;
  output [1:0]\q0_reg[14]_3 ;
  output [1:0]\q0_reg[14]_4 ;
  output [0:0]\q0_reg[0]_1 ;
  output [0:0]\q0_reg[0]_2 ;
  output [0:0]\q0_reg[14]_5 ;
  output [0:0]\q0_reg[14]_6 ;
  output [0:0]\q0_reg[14]_7 ;
  output [0:0]\q0_reg[14]_8 ;
  output [0:0]\q0_reg[14]_9 ;
  output [0:0]\q0_reg[14]_10 ;
  output [0:0]\q0_reg[14]_11 ;
  output [0:0]\q0_reg[14]_12 ;
  output [0:0]\q0_reg[12]_5 ;
  output [0:0]\q0_reg[12]_6 ;
  output [0:0]\q0_reg[14]_13 ;
  output [0:0]\q0_reg[14]_14 ;
  input ap_clk;
  input \q0_reg[2]_1 ;
  input \q0_reg[2]_2 ;
  input \q0_reg[12]_7 ;
  input \q0_reg[13]_1 ;
  input \q0_reg[10]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[6]_1 ;
  input [15:0]accu_0_0_V_fu_1945_p2;
  input [0:0]Q;
  input \q0_reg[2]_3 ;
  input [0:0]\q0_reg[2]_4 ;
  input [0:0]\q0_reg[2]_5 ;
  input icmp_ln289_reg_3519_pp0_iter2_reg;
  input \inputBuf_8_V_1_fu_266[23]_i_2 ;
  input [0:0]\inputBuf_8_V_1_fu_266[23]_i_2_0 ;
  input ap_rst_n;
  input [0:0]\inputBuf_8_V_1_fu_266[23]_i_2_1 ;
  input icmp_ln289_reg_3519;
  input [30:0]nf_fu_1868_p2;
  input [29:0]nf_assign_fu_262;
  input \q0_reg[13]_2 ;
  input ap_enable_reg_pp0_iter0;
  input [16:0]i_0_reg_1049_reg;
  input \q0_reg[6]_2 ;
  input [0:0]CO;
  input [2:0]\icmp_ln899_11_reg_3898_reg[0] ;
  input [2:0]\icmp_ln899_11_reg_3898_reg[0]_0 ;
  input [1:0]\icmp_ln899_6_reg_3873_reg[0] ;
  input [1:0]\icmp_ln899_6_reg_3873_reg[0]_0 ;
  input [0:0]\icmp_ln899_4_reg_3863_reg[0] ;
  input [0:0]\icmp_ln899_4_reg_3863_reg[0]_0 ;
  input [0:0]\icmp_ln899_4_reg_3863_reg[0]_1 ;
  input [0:0]\icmp_ln899_2_reg_3853_reg[0] ;
  input [0:0]\icmp_ln899_2_reg_3853_reg[0]_0 ;
  input [0:0]\icmp_ln899_2_reg_3853_reg[0]_1 ;
  input [0:0]\icmp_ln899_3_reg_3858_reg[0] ;
  input [1:0]\icmp_ln899_3_reg_3858_reg[0]_0 ;
  input [1:0]\icmp_ln899_3_reg_3858_reg[0]_1 ;
  input [0:0]\icmp_ln899_1_reg_3848_reg[0] ;
  input [1:0]\icmp_ln899_1_reg_3848_reg[0]_0 ;
  input [1:0]\icmp_ln899_1_reg_3848_reg[0]_1 ;
  input [0:0]\icmp_ln899_5_reg_3868_reg[0] ;
  input [0:0]\icmp_ln899_5_reg_3868_reg[0]_0 ;
  input [0:0]\icmp_ln899_5_reg_3868_reg[0]_1 ;
  input [0:0]\xor_ln899_8_reg_3883_reg[0]_i_2_1 ;
  input \xor_ln899_8_reg_3883_reg[0]_i_2_2 ;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0]_i_2_0 ;
  input [0:0]\icmp_ln899_6_reg_3873_reg[0]_i_2_0 ;
  input \icmp_ln899_4_reg_3863_reg[0]_i_2 ;
  input [2:0]q0;
  input \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_0_V_fu_1945_p2;
  wire \ap_CS_fsm[2]_i_4_n_1 ;
  wire \ap_CS_fsm[2]_i_5_n_1 ;
  wire \ap_CS_fsm[2]_i_6_n_1 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_10_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_14_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_16_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_17_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_18_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_19_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_20_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_21_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_22_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_23_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_25_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_26_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_27_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_28_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_29_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_30_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_5_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_6_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_7_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_8_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_9_n_1 ;
  wire ap_rst_n;
  wire [16:0]i_0_reg_1049_reg;
  wire i_0_reg_1049_reg_2_sn_1;
  wire icmp_ln289_reg_3519;
  wire icmp_ln289_reg_3519_pp0_iter2_reg;
  wire \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] ;
  wire \icmp_ln899_11_reg_3898[0]_i_11_n_1 ;
  wire \icmp_ln899_11_reg_3898[0]_i_15_n_1 ;
  wire [2:0]\icmp_ln899_11_reg_3898_reg[0] ;
  wire [2:0]\icmp_ln899_11_reg_3898_reg[0]_0 ;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0]_i_2_0 ;
  wire \icmp_ln899_11_reg_3898_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_11_reg_3898_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_11_reg_3898_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_1_reg_3848[0]_i_10_n_1 ;
  wire \icmp_ln899_1_reg_3848[0]_i_3_n_1 ;
  wire \icmp_ln899_1_reg_3848[0]_i_6_n_1 ;
  wire \icmp_ln899_1_reg_3848[0]_i_7_n_1 ;
  wire [0:0]\icmp_ln899_1_reg_3848_reg[0] ;
  wire [1:0]\icmp_ln899_1_reg_3848_reg[0]_0 ;
  wire [1:0]\icmp_ln899_1_reg_3848_reg[0]_1 ;
  wire \icmp_ln899_1_reg_3848_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_1_reg_3848_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_1_reg_3848_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_2_reg_3853[0]_i_10_n_1 ;
  wire \icmp_ln899_2_reg_3853[0]_i_3_n_1 ;
  wire \icmp_ln899_2_reg_3853[0]_i_4_n_1 ;
  wire \icmp_ln899_2_reg_3853[0]_i_6_n_1 ;
  wire \icmp_ln899_2_reg_3853[0]_i_7_n_1 ;
  wire \icmp_ln899_2_reg_3853[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_2_reg_3853_reg[0] ;
  wire [0:0]\icmp_ln899_2_reg_3853_reg[0]_0 ;
  wire [0:0]\icmp_ln899_2_reg_3853_reg[0]_1 ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_2_reg_3853_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_3_reg_3858[0]_i_3_n_1 ;
  wire \icmp_ln899_3_reg_3858[0]_i_4_n_1 ;
  wire \icmp_ln899_3_reg_3858[0]_i_7_n_1 ;
  wire \icmp_ln899_3_reg_3858[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_3_reg_3858_reg[0] ;
  wire [1:0]\icmp_ln899_3_reg_3858_reg[0]_0 ;
  wire [1:0]\icmp_ln899_3_reg_3858_reg[0]_1 ;
  wire \icmp_ln899_3_reg_3858_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_3_reg_3858_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_3_reg_3858_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_4_reg_3863[0]_i_10_n_1 ;
  wire \icmp_ln899_4_reg_3863[0]_i_3_n_1 ;
  wire \icmp_ln899_4_reg_3863[0]_i_4_n_1 ;
  wire \icmp_ln899_4_reg_3863[0]_i_6_n_1 ;
  wire \icmp_ln899_4_reg_3863[0]_i_7_n_1 ;
  wire \icmp_ln899_4_reg_3863[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_4_reg_3863_reg[0] ;
  wire [0:0]\icmp_ln899_4_reg_3863_reg[0]_0 ;
  wire [0:0]\icmp_ln899_4_reg_3863_reg[0]_1 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_4_reg_3863_reg[0]_i_2 ;
  wire \icmp_ln899_5_reg_3868[0]_i_3_n_1 ;
  wire \icmp_ln899_5_reg_3868[0]_i_4_n_1 ;
  wire \icmp_ln899_5_reg_3868[0]_i_5_n_1 ;
  wire \icmp_ln899_5_reg_3868[0]_i_7_n_1 ;
  wire \icmp_ln899_5_reg_3868[0]_i_8_n_1 ;
  wire \icmp_ln899_5_reg_3868[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_5_reg_3868_reg[0] ;
  wire [0:0]\icmp_ln899_5_reg_3868_reg[0]_0 ;
  wire [0:0]\icmp_ln899_5_reg_3868_reg[0]_1 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  wire \icmp_ln899_6_reg_3873[0]_i_11_n_1 ;
  wire \icmp_ln899_6_reg_3873[0]_i_14_n_1 ;
  wire \icmp_ln899_6_reg_3873[0]_i_15_n_1 ;
  wire \icmp_ln899_6_reg_3873[0]_i_18_n_1 ;
  wire [1:0]\icmp_ln899_6_reg_3873_reg[0] ;
  wire [1:0]\icmp_ln899_6_reg_3873_reg[0]_0 ;
  wire [0:0]\icmp_ln899_6_reg_3873_reg[0]_i_2_0 ;
  wire \icmp_ln899_6_reg_3873_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_6_reg_3873_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_6_reg_3873_reg[0]_i_2_n_4 ;
  wire icmp_ln899_7_fu_2067_p2;
  wire icmp_ln899_8_fu_2079_p2;
  wire \inputBuf_8_V_1_fu_266[23]_i_2 ;
  wire [0:0]\inputBuf_8_V_1_fu_266[23]_i_2_0 ;
  wire [0:0]\inputBuf_8_V_1_fu_266[23]_i_2_1 ;
  wire [29:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[0]_rep ;
  wire \nf_assign_fu_262_reg[16] ;
  wire \nf_assign_fu_262_reg[20] ;
  wire \nf_assign_fu_262_reg[24] ;
  wire \nf_assign_fu_262_reg[28] ;
  wire \nf_assign_fu_262_reg[3]_rep ;
  wire [30:0]nf_fu_1868_p2;
  wire \odata_reg[24] ;
  wire [2:0]q0;
  wire \q0[0]_i_1__8_n_1 ;
  wire \q0[10]_i_1__19_n_1 ;
  wire \q0[11]_i_1__6_n_1 ;
  wire \q0[12]_i_1__12_n_1 ;
  wire \q0[13]_i_1__7_n_1 ;
  wire \q0[14]_i_1__7_n_1 ;
  wire \q0[15]_i_1__2_n_1 ;
  wire \q0[1]_i_1__12_n_1 ;
  wire \q0[3]_i_1__12_n_1 ;
  wire \q0[5]_i_1__12_n_1 ;
  wire \q0[6]_i_1__13_n_1 ;
  wire \q0[7]_i_1__16_n_1 ;
  wire \q0[8]_i_1__34_n_1 ;
  wire \q0[9]_i_1_n_1 ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire [0:0]\q0_reg[0]_2 ;
  wire \q0_reg[10]_0 ;
  wire [0:0]\q0_reg[12]_0 ;
  wire [0:0]\q0_reg[12]_1 ;
  wire [0:0]\q0_reg[12]_2 ;
  wire [0:0]\q0_reg[12]_3 ;
  wire [0:0]\q0_reg[12]_4 ;
  wire [0:0]\q0_reg[12]_5 ;
  wire [0:0]\q0_reg[12]_6 ;
  wire \q0_reg[12]_7 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[13]_1 ;
  wire \q0_reg[13]_2 ;
  wire \q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_10 ;
  wire [0:0]\q0_reg[14]_11 ;
  wire [0:0]\q0_reg[14]_12 ;
  wire [0:0]\q0_reg[14]_13 ;
  wire [0:0]\q0_reg[14]_14 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [1:0]\q0_reg[14]_3 ;
  wire [1:0]\q0_reg[14]_4 ;
  wire [0:0]\q0_reg[14]_5 ;
  wire [0:0]\q0_reg[14]_6 ;
  wire [0:0]\q0_reg[14]_7 ;
  wire [0:0]\q0_reg[14]_8 ;
  wire [0:0]\q0_reg[14]_9 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire \q0_reg[2]_3 ;
  wire [0:0]\q0_reg[2]_4 ;
  wire [0:0]\q0_reg[2]_5 ;
  wire \q0_reg[3]_0 ;
  wire [0:0]\q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[5] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire \xor_ln899_7_reg_3878[0]_i_10_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_11_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_12_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_13_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_14_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_15_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_16_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_17_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_18_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_19_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_4_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_5_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_6_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_7_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_8_n_1 ;
  wire \xor_ln899_7_reg_3878[0]_i_9_n_1 ;
  wire \xor_ln899_7_reg_3878_reg[0]_i_2_n_2 ;
  wire \xor_ln899_7_reg_3878_reg[0]_i_2_n_3 ;
  wire \xor_ln899_7_reg_3878_reg[0]_i_2_n_4 ;
  wire \xor_ln899_7_reg_3878_reg[0]_i_3_n_1 ;
  wire \xor_ln899_7_reg_3878_reg[0]_i_3_n_2 ;
  wire \xor_ln899_7_reg_3878_reg[0]_i_3_n_3 ;
  wire \xor_ln899_7_reg_3878_reg[0]_i_3_n_4 ;
  wire \xor_ln899_8_reg_3883[0]_i_10_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_11_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_4_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_5_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_6_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_7_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_8_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_9_n_1 ;
  wire [0:0]\xor_ln899_8_reg_3883_reg[0]_i_2_0 ;
  wire [0:0]\xor_ln899_8_reg_3883_reg[0]_i_2_1 ;
  wire \xor_ln899_8_reg_3883_reg[0]_i_2_2 ;
  wire \xor_ln899_8_reg_3883_reg[0]_i_2_n_2 ;
  wire \xor_ln899_8_reg_3883_reg[0]_i_2_n_3 ;
  wire \xor_ln899_8_reg_3883_reg[0]_i_2_n_4 ;
  wire [3:0]\NLW_icmp_ln899_11_reg_3898_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_1_reg_3848_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_2_reg_3853_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_3_reg_3858_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_4_reg_3863_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_5_reg_3868_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_6_reg_3873_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_7_reg_3878_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_7_reg_3878_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_7_reg_3878_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_7_reg_3878_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_8_reg_3883_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_8_reg_3883_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_8_reg_3883_reg[0]_i_2_O_UNCONNECTED ;

  assign i_0_reg_1049_reg_2_sp_1 = i_0_reg_1049_reg_2_sn_1;
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(i_0_reg_1049_reg[2]),
        .I1(i_0_reg_1049_reg[1]),
        .I2(i_0_reg_1049_reg[0]),
        .I3(\ap_CS_fsm[2]_i_4_n_1 ),
        .I4(\ap_CS_fsm[2]_i_5_n_1 ),
        .I5(\ap_CS_fsm[2]_i_6_n_1 ),
        .O(i_0_reg_1049_reg_2_sn_1));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(i_0_reg_1049_reg[5]),
        .I1(i_0_reg_1049_reg[6]),
        .I2(i_0_reg_1049_reg[4]),
        .I3(i_0_reg_1049_reg[3]),
        .O(\ap_CS_fsm[2]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(i_0_reg_1049_reg[10]),
        .I1(i_0_reg_1049_reg[9]),
        .I2(i_0_reg_1049_reg[8]),
        .I3(i_0_reg_1049_reg[7]),
        .O(\ap_CS_fsm[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(i_0_reg_1049_reg[11]),
        .I1(i_0_reg_1049_reg[12]),
        .I2(i_0_reg_1049_reg[13]),
        .I3(i_0_reg_1049_reg[14]),
        .I4(i_0_reg_1049_reg[16]),
        .I5(i_0_reg_1049_reg[15]),
        .O(\ap_CS_fsm[2]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_10 
       (.I0(Q),
        .I1(\q0_reg[2]_3 ),
        .I2(icmp_ln289_reg_3519),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13_n_1 ),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_25_n_1 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_26_n_1 ),
        .I1(nf_assign_fu_262[8]),
        .I2(nf_assign_fu_262[7]),
        .I3(nf_assign_fu_262[19]),
        .I4(nf_assign_fu_262[18]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_27_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_14 
       (.I0(nf_fu_1868_p2[17]),
        .I1(nf_fu_1868_p2[18]),
        .I2(nf_fu_1868_p2[19]),
        .I3(nf_fu_1868_p2[20]),
        .I4(nf_fu_1868_p2[22]),
        .I5(nf_fu_1868_p2[21]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15 
       (.I0(nf_assign_fu_262[28]),
        .I1(nf_assign_fu_262[29]),
        .I2(nf_assign_fu_262[27]),
        .I3(nf_assign_fu_262[26]),
        .I4(nf_assign_fu_262[25]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_16 
       (.I0(nf_fu_1868_p2[2]),
        .I1(nf_fu_1868_p2[3]),
        .I2(nf_fu_1868_p2[6]),
        .I3(nf_fu_1868_p2[4]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_17 
       (.I0(nf_fu_1868_p2[27]),
        .I1(nf_fu_1868_p2[28]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_17_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_18 
       (.I0(nf_fu_1868_p2[0]),
        .I1(nf_fu_1868_p2[1]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_19 
       (.I0(nf_fu_1868_p2[29]),
        .I1(nf_fu_1868_p2[25]),
        .I2(nf_fu_1868_p2[24]),
        .I3(nf_fu_1868_p2[23]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_20 
       (.I0(nf_fu_1868_p2[15]),
        .I1(nf_fu_1868_p2[16]),
        .I2(nf_fu_1868_p2[23]),
        .I3(nf_fu_1868_p2[24]),
        .I4(nf_fu_1868_p2[25]),
        .I5(\q0_reg[10]_0 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_21 
       (.I0(nf_fu_1868_p2[14]),
        .I1(nf_fu_1868_p2[13]),
        .I2(nf_fu_1868_p2[12]),
        .I3(nf_fu_1868_p2[11]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_21_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_22 
       (.I0(nf_fu_1868_p2[7]),
        .I1(nf_fu_1868_p2[6]),
        .I2(nf_fu_1868_p2[5]),
        .I3(nf_fu_1868_p2[4]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_22_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_23 
       (.I0(nf_fu_1868_p2[1]),
        .I1(nf_fu_1868_p2[0]),
        .I2(nf_fu_1868_p2[3]),
        .I3(nf_fu_1868_p2[2]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_23_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24 
       (.I0(icmp_ln289_reg_3519),
        .I1(\q0_reg[2]_3 ),
        .I2(Q),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_25 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_28_n_1 ),
        .I1(nf_assign_fu_262[2]),
        .I2(\q0_reg[12]_7 ),
        .I3(nf_assign_fu_262[4]),
        .I4(nf_assign_fu_262[3]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_29_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_25_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_26 
       (.I0(nf_assign_fu_262[17]),
        .I1(nf_assign_fu_262[16]),
        .I2(Q),
        .I3(\q0_reg[2]_3 ),
        .I4(icmp_ln289_reg_3519),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_27 
       (.I0(nf_assign_fu_262[9]),
        .I1(nf_assign_fu_262[11]),
        .I2(nf_assign_fu_262[20]),
        .I3(nf_assign_fu_262[21]),
        .I4(nf_assign_fu_262[12]),
        .I5(nf_assign_fu_262[10]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_27_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_28 
       (.I0(nf_assign_fu_262[1]),
        .I1(\q0_reg[6]_1 ),
        .I2(nf_assign_fu_262[0]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_29 
       (.I0(nf_assign_fu_262[15]),
        .I1(nf_assign_fu_262[22]),
        .I2(nf_assign_fu_262[23]),
        .I3(nf_assign_fu_262[24]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_30_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0EEE0FFF)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_5_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_6_n_1 ),
        .I2(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_7_n_1 ),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_8_n_1 ),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_9_n_1 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_10_n_1 ),
        .O(\nf_assign_fu_262_reg[0]_rep ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_30 
       (.I0(nf_assign_fu_262[14]),
        .I1(nf_assign_fu_262[13]),
        .I2(nf_assign_fu_262[6]),
        .I3(nf_assign_fu_262[5]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_30_n_1 ));
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_13_n_1 ),
        .I1(nf_fu_1868_p2[10]),
        .I2(nf_fu_1868_p2[9]),
        .I3(nf_fu_1868_p2[8]),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_14_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_6 
       (.I0(nf_fu_1868_p2[27]),
        .I1(nf_fu_1868_p2[28]),
        .I2(nf_fu_1868_p2[29]),
        .I3(nf_fu_1868_p2[26]),
        .I4(nf_fu_1868_p2[30]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_15_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_7 
       (.I0(\nf_assign_fu_262_reg[20] ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_16_n_1 ),
        .I2(\nf_assign_fu_262_reg[28] ),
        .I3(nf_fu_1868_p2[30]),
        .I4(\q0_reg[10]_0 ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_17_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_8 
       (.I0(\nf_assign_fu_262_reg[16] ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_18_n_1 ),
        .I2(nf_fu_1868_p2[7]),
        .I3(nf_fu_1868_p2[5]),
        .I4(\nf_assign_fu_262_reg[24] ),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_19_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_20_n_1 ),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_21_n_1 ),
        .I2(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_22_n_1 ),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_23_n_1 ),
        .I4(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_24_n_1 ),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_3893[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\q0_reg[14]_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_3893[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_8 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_3898[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\icmp_ln899_11_reg_3898_reg[0]_i_2_0 ),
        .O(\icmp_ln899_11_reg_3898[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_3898[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\icmp_ln899_11_reg_3898_reg[0]_i_2_0 ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_11_reg_3898[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_3898[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\q0_reg[14]_12 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_3898[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_11 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_11_reg_3898_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[6]_0 ,\icmp_ln899_11_reg_3898_reg[0]_i_2_n_2 ,\icmp_ln899_11_reg_3898_reg[0]_i_2_n_3 ,\icmp_ln899_11_reg_3898_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_11_reg_3898[0]_i_11_n_1 ,\icmp_ln899_11_reg_3898_reg[0] }),
        .O(\NLW_icmp_ln899_11_reg_3898_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_11_reg_3898[0]_i_15_n_1 ,\icmp_ln899_11_reg_3898_reg[0]_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_3908[0]_i_3 
       (.I0(\q0_reg[0]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\q0_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_3908[0]_i_7 
       (.I0(\q0_reg[0]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_3848[0]_i_10 
       (.I0(\q0_reg[15]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(q0[1]),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\icmp_ln899_1_reg_3848[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_3848[0]_i_14 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\icmp_ln899_5_reg_3868_reg[0]_i_2 ),
        .O(\q0_reg[14]_14 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_3848[0]_i_18 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\icmp_ln899_5_reg_3868_reg[0]_i_2 ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[14]_13 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_3848[0]_i_3 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\icmp_ln899_1_reg_3848[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_1_reg_3848[0]_i_6 
       (.I0(\q0_reg[15]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(q0[1]),
        .O(\icmp_ln899_1_reg_3848[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_1_reg_3848[0]_i_7 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_1_reg_3848[0]_i_7_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_1_reg_3848_reg[0]_i_1 
       (.CI(\icmp_ln899_1_reg_3848_reg[0] ),
        .CO({\q0_reg[12]_3 ,\icmp_ln899_1_reg_3848_reg[0]_i_1_n_2 ,\icmp_ln899_1_reg_3848_reg[0]_i_1_n_3 ,\icmp_ln899_1_reg_3848_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_1_reg_3848[0]_i_3_n_1 ,\icmp_ln899_1_reg_3848_reg[0]_0 ,\icmp_ln899_1_reg_3848[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_1_reg_3848_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_1_reg_3848[0]_i_7_n_1 ,\icmp_ln899_1_reg_3848_reg[0]_1 ,\icmp_ln899_1_reg_3848[0]_i_10_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_3853[0]_i_10 
       (.I0(\q0_reg[13]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(q0[0]),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\icmp_ln899_2_reg_3853[0]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_2_reg_3853[0]_i_14 
       (.I0(accu_0_0_V_fu_1945_p2[0]),
        .I1(\q0_reg[14]_0 ),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[14]_2 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_2_reg_3853[0]_i_18 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[14]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_3853[0]_i_3 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\icmp_ln899_2_reg_3853[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_3853[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(q0[2]),
        .O(\icmp_ln899_2_reg_3853[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_2_reg_3853[0]_i_6 
       (.I0(\q0_reg[13]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(q0[0]),
        .O(\icmp_ln899_2_reg_3853[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_3853[0]_i_7 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_2_reg_3853[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_2_reg_3853[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(q0[2]),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\icmp_ln899_2_reg_3853[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_2_reg_3853_reg[0]_i_1 
       (.CI(\icmp_ln899_2_reg_3853_reg[0] ),
        .CO({\q0_reg[12]_1 ,\icmp_ln899_2_reg_3853_reg[0]_i_1_n_2 ,\icmp_ln899_2_reg_3853_reg[0]_i_1_n_3 ,\icmp_ln899_2_reg_3853_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_2_reg_3853[0]_i_3_n_1 ,\icmp_ln899_2_reg_3853[0]_i_4_n_1 ,\icmp_ln899_2_reg_3853_reg[0]_0 ,\icmp_ln899_2_reg_3853[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_2_reg_3853_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_2_reg_3853[0]_i_7_n_1 ,\icmp_ln899_2_reg_3853[0]_i_8_n_1 ,\icmp_ln899_2_reg_3853_reg[0]_1 ,\icmp_ln899_2_reg_3853[0]_i_10_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_3858[0]_i_3 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\icmp_ln899_3_reg_3858[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_3_reg_3858[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(q0[2]),
        .O(\icmp_ln899_3_reg_3858[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_3858[0]_i_7 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_3_reg_3858[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_3_reg_3858[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(q0[2]),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\icmp_ln899_3_reg_3858[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_3_reg_3858_reg[0]_i_1 
       (.CI(\icmp_ln899_3_reg_3858_reg[0] ),
        .CO({\q0_reg[12]_2 ,\icmp_ln899_3_reg_3858_reg[0]_i_1_n_2 ,\icmp_ln899_3_reg_3858_reg[0]_i_1_n_3 ,\icmp_ln899_3_reg_3858_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_3_reg_3858[0]_i_3_n_1 ,\icmp_ln899_3_reg_3858[0]_i_4_n_1 ,\icmp_ln899_3_reg_3858_reg[0]_0 }),
        .O(\NLW_icmp_ln899_3_reg_3858_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_3_reg_3858[0]_i_7_n_1 ,\icmp_ln899_3_reg_3858[0]_i_8_n_1 ,\icmp_ln899_3_reg_3858_reg[0]_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_3863[0]_i_10 
       (.I0(\q0_reg[13]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(\q0_reg_n_1_[12] ),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\icmp_ln899_4_reg_3863[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_3863[0]_i_14 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\icmp_ln899_4_reg_3863_reg[0]_i_2 ),
        .O(\q0_reg[14]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_3863[0]_i_18 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\icmp_ln899_4_reg_3863_reg[0]_i_2 ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[14]_6 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_3863[0]_i_3 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\icmp_ln899_4_reg_3863[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_3863[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(q0[2]),
        .O(\icmp_ln899_4_reg_3863[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_4_reg_3863[0]_i_6 
       (.I0(\q0_reg[13]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(\q0_reg_n_1_[12] ),
        .O(\icmp_ln899_4_reg_3863[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_3863[0]_i_7 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_4_reg_3863[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_4_reg_3863[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(q0[2]),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\icmp_ln899_4_reg_3863[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_4_reg_3863_reg[0]_i_1 
       (.CI(\icmp_ln899_4_reg_3863_reg[0] ),
        .CO({\q0_reg[12]_0 ,\icmp_ln899_4_reg_3863_reg[0]_i_1_n_2 ,\icmp_ln899_4_reg_3863_reg[0]_i_1_n_3 ,\icmp_ln899_4_reg_3863_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_4_reg_3863[0]_i_3_n_1 ,\icmp_ln899_4_reg_3863[0]_i_4_n_1 ,\icmp_ln899_4_reg_3863_reg[0]_0 ,\icmp_ln899_4_reg_3863[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_4_reg_3863_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_4_reg_3863[0]_i_7_n_1 ,\icmp_ln899_4_reg_3863[0]_i_8_n_1 ,\icmp_ln899_4_reg_3863_reg[0]_1 ,\icmp_ln899_4_reg_3863[0]_i_10_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_3868[0]_i_14 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\icmp_ln899_5_reg_3868_reg[0]_i_2 ),
        .O(\q0_reg[14]_10 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_3868[0]_i_18 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\icmp_ln899_5_reg_3868_reg[0]_i_2 ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[14]_9 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_3868[0]_i_3 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\icmp_ln899_5_reg_3868[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_3868[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(q0[2]),
        .O(\icmp_ln899_5_reg_3868[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_3868[0]_i_5 
       (.I0(\q0_reg_n_1_[9] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\q0_reg[14]_0 ),
        .O(\icmp_ln899_5_reg_3868[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_3868[0]_i_7 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_5_reg_3868[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_3868[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(q0[2]),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\icmp_ln899_5_reg_3868[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_3868[0]_i_9 
       (.I0(\q0_reg_n_1_[9] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\q0_reg[14]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\icmp_ln899_5_reg_3868[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_5_reg_3868_reg[0]_i_1 
       (.CI(\icmp_ln899_5_reg_3868_reg[0] ),
        .CO({\q0_reg[12]_4 ,\icmp_ln899_5_reg_3868_reg[0]_i_1_n_2 ,\icmp_ln899_5_reg_3868_reg[0]_i_1_n_3 ,\icmp_ln899_5_reg_3868_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_5_reg_3868[0]_i_3_n_1 ,\icmp_ln899_5_reg_3868[0]_i_4_n_1 ,\icmp_ln899_5_reg_3868[0]_i_5_n_1 ,\icmp_ln899_5_reg_3868_reg[0]_0 }),
        .O(\NLW_icmp_ln899_5_reg_3868_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_5_reg_3868[0]_i_7_n_1 ,\icmp_ln899_5_reg_3868[0]_i_8_n_1 ,\icmp_ln899_5_reg_3868[0]_i_9_n_1 ,\icmp_ln899_5_reg_3868_reg[0]_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_3873[0]_i_11 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\icmp_ln899_6_reg_3873_reg[0]_i_2_0 ),
        .O(\icmp_ln899_6_reg_3873[0]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_6_reg_3873[0]_i_14 
       (.I0(accu_0_0_V_fu_1945_p2[0]),
        .I1(\q0_reg[0]_0 ),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_6_reg_3873[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_3873[0]_i_15 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\icmp_ln899_6_reg_3873_reg[0]_i_2_0 ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_6_reg_3873[0]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_6_reg_3873[0]_i_18 
       (.I0(\q0_reg[0]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_6_reg_3873[0]_i_18_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_6_reg_3873_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[1]_1 ,\icmp_ln899_6_reg_3873_reg[0]_i_2_n_2 ,\icmp_ln899_6_reg_3873_reg[0]_i_2_n_3 ,\icmp_ln899_6_reg_3873_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_6_reg_3873[0]_i_11_n_1 ,\icmp_ln899_6_reg_3873_reg[0] ,\icmp_ln899_6_reg_3873[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_6_reg_3873_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_6_reg_3873[0]_i_15_n_1 ,\icmp_ln899_6_reg_3873_reg[0]_0 ,\icmp_ln899_6_reg_3873[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_reg_3843[0]_i_3 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\q0_reg[12]_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_reg_3843[0]_i_7 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[12]_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \nf_assign_fu_262[4]_i_6 
       (.I0(nf_fu_1868_p2[21]),
        .I1(nf_fu_1868_p2[17]),
        .I2(nf_fu_1868_p2[15]),
        .I3(nf_fu_1868_p2[14]),
        .O(\nf_assign_fu_262_reg[24] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \nf_assign_fu_262[4]_i_7 
       (.I0(nf_fu_1868_p2[13]),
        .I1(nf_fu_1868_p2[12]),
        .I2(nf_fu_1868_p2[9]),
        .I3(nf_fu_1868_p2[8]),
        .O(\nf_assign_fu_262_reg[16] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \nf_assign_fu_262[4]_i_8 
       (.I0(nf_fu_1868_p2[26]),
        .I1(nf_fu_1868_p2[22]),
        .I2(nf_fu_1868_p2[20]),
        .I3(nf_fu_1868_p2[19]),
        .O(\nf_assign_fu_262_reg[28] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \nf_assign_fu_262[4]_i_9 
       (.I0(nf_fu_1868_p2[18]),
        .I1(nf_fu_1868_p2[16]),
        .I2(nf_fu_1868_p2[11]),
        .I3(nf_fu_1868_p2[10]),
        .O(\nf_assign_fu_262_reg[20] ));
  LUT5 #(
    .INIT(32'hFFFF1F00)) 
    \odata[16]_i_2 
       (.I0(\nf_assign_fu_262_reg[0]_rep ),
        .I1(\q0_reg[2]_4 ),
        .I2(\q0_reg[2]_5 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] ),
        .O(\odata_reg[24] ));
  LUT2 #(
    .INIT(4'h2)) 
    \odata[16]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(i_0_reg_1049_reg_2_sn_1),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT5 #(
    .INIT(32'h80888888)) 
    \odata[16]_i_4 
       (.I0(icmp_ln289_reg_3519_pp0_iter2_reg),
        .I1(\inputBuf_8_V_1_fu_266[23]_i_2 ),
        .I2(\inputBuf_8_V_1_fu_266[23]_i_2_0 ),
        .I3(ap_rst_n),
        .I4(\inputBuf_8_V_1_fu_266[23]_i_2_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hE57B)) 
    \q0[0]_i_1__8 
       (.I0(\q0_reg[8]_0 ),
        .I1(\q0_reg[8]_1 ),
        .I2(\q0_reg[13]_2 ),
        .I3(\q0_reg[13]_1 ),
        .O(\q0[0]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h03BB)) 
    \q0[10]_i_1__19 
       (.I0(\q0_reg[10]_0 ),
        .I1(\q0_reg[13]_1 ),
        .I2(\q0_reg[13]_2 ),
        .I3(\q0_reg[12]_7 ),
        .O(\q0[10]_i_1__19_n_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \q0[11]_i_1 
       (.I0(\odata_reg[24] ),
        .I1(Q),
        .I2(\q0_reg[2]_3 ),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h9E55)) 
    \q0[11]_i_1__6 
       (.I0(\q0_reg[13]_1 ),
        .I1(\q0_reg[13]_2 ),
        .I2(\q0_reg[12]_7 ),
        .I3(\q0_reg[10]_0 ),
        .O(\q0[11]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h3067)) 
    \q0[12]_i_1__12 
       (.I0(\q0_reg[13]_2 ),
        .I1(\q0_reg[12]_7 ),
        .I2(\q0_reg[8]_1 ),
        .I3(\q0_reg[13]_1 ),
        .O(\q0[12]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h9AA4)) 
    \q0[13]_i_1__7 
       (.I0(\q0_reg[8]_0 ),
        .I1(\q0_reg[8]_1 ),
        .I2(\q0_reg[13]_2 ),
        .I3(\q0_reg[13]_1 ),
        .O(\q0[13]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h19E7)) 
    \q0[14]_i_1__7 
       (.I0(\q0_reg[13]_1 ),
        .I1(\q0_reg[13]_2 ),
        .I2(\q0_reg[8]_1 ),
        .I3(\q0_reg[8]_0 ),
        .O(\q0[14]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hBC46)) 
    \q0[15]_i_1__2 
       (.I0(\q0_reg[8]_1 ),
        .I1(\q0_reg[13]_1 ),
        .I2(\q0_reg[13]_2 ),
        .I3(\q0_reg[8]_0 ),
        .O(\q0[15]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h8410)) 
    \q0[1]_i_1__12 
       (.I0(\q0_reg[8]_1 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[13]_1 ),
        .I3(\q0_reg[13]_2 ),
        .O(\q0[1]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h01A4)) 
    \q0[3]_i_1__12 
       (.I0(\q0_reg[12]_7 ),
        .I1(\q0_reg[13]_1 ),
        .I2(\q0_reg[2]_2 ),
        .I3(\q0_reg[10]_0 ),
        .O(\q0[3]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0018)) 
    \q0[4]_i_1__10 
       (.I0(\q0_reg[12]_7 ),
        .I1(\q0_reg[2]_2 ),
        .I2(\q0_reg[13]_1 ),
        .I3(\q0_reg[10]_0 ),
        .O(\nf_assign_fu_262_reg[3]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \q0[5]_i_1__12 
       (.I0(\q0_reg[2]_2 ),
        .I1(\q0_reg[12]_7 ),
        .I2(\q0_reg[13]_1 ),
        .I3(\q0_reg[10]_0 ),
        .O(\q0[5]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h5004)) 
    \q0[6]_i_1__13 
       (.I0(\q0_reg[6]_2 ),
        .I1(\q0_reg[6]_1 ),
        .I2(\q0_reg[2]_2 ),
        .I3(\q0_reg[12]_7 ),
        .O(\q0[6]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF6EF)) 
    \q0[7]_i_1__16 
       (.I0(\q0_reg[12]_7 ),
        .I1(\q0_reg[2]_2 ),
        .I2(\q0_reg[6]_2 ),
        .I3(\q0_reg[6]_1 ),
        .O(\q0[7]_i_1__16_n_1 ));
  LUT4 #(
    .INIT(16'h4F88)) 
    \q0[8]_i_1__34 
       (.I0(\q0_reg[2]_2 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[8]_1 ),
        .I3(\q0_reg[6]_1 ),
        .O(\q0[8]_i_1__34_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h569F)) 
    \q0[9]_i_1 
       (.I0(\q0_reg[12]_7 ),
        .I1(\q0_reg[13]_2 ),
        .I2(\q0_reg[13]_1 ),
        .I3(\q0_reg[10]_0 ),
        .O(\q0[9]_i_1_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[0]_i_1__8_n_1 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[10]_i_1__19_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[11]_i_1__6_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[12]_i_1__12_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[13]_i_1__7_n_1 ),
        .Q(\q0_reg[13]_0 ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[14]_i_1__7_n_1 ),
        .Q(\q0_reg[14]_0 ),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[15]_i_1__2_n_1 ),
        .Q(\q0_reg[15]_0 ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[1]_i_1__12_n_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDSE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\nf_assign_fu_262_reg[3]_rep ),
        .Q(\q0_reg[2]_0 ),
        .S(\q0_reg[2]_1 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[3]_i_1__12_n_1 ),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(D),
        .Q(\q0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[5]_i_1__12_n_1 ),
        .Q(\q0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[6]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[7]_i_1__16_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[8]_i_1__34_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1] ),
        .D(\q0[9]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_7_reg_3878[0]_i_10 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\xor_ln899_7_reg_3878[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_7_reg_3878[0]_i_11 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\xor_ln899_7_reg_3878[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_7_reg_3878[0]_i_12 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\xor_ln899_7_reg_3878[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_7_reg_3878[0]_i_13 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(\q0_reg_n_1_[5] ),
        .O(\xor_ln899_7_reg_3878[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_7_reg_3878[0]_i_14 
       (.I0(\q0_reg[2]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\q0_reg[3]_0 ),
        .O(\xor_ln899_7_reg_3878[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_7_reg_3878[0]_i_15 
       (.I0(\q0_reg[0]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\q0_reg[1]_0 ),
        .O(\xor_ln899_7_reg_3878[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_7_reg_3878[0]_i_16 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\xor_ln899_7_reg_3878[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_7_reg_3878[0]_i_17 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(\q0_reg_n_1_[5] ),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\xor_ln899_7_reg_3878[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_7_reg_3878[0]_i_18 
       (.I0(\q0_reg[2]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\q0_reg[3]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\xor_ln899_7_reg_3878[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_7_reg_3878[0]_i_19 
       (.I0(\q0_reg[0]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\q0_reg[1]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\xor_ln899_7_reg_3878[0]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_7_reg_3878[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\xor_ln899_7_reg_3878[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_7_reg_3878[0]_i_5 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(\q0_reg[13]_0 ),
        .O(\xor_ln899_7_reg_3878[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_7_reg_3878[0]_i_6 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\xor_ln899_7_reg_3878[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_7_reg_3878[0]_i_7 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\xor_ln899_7_reg_3878[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_7_reg_3878[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_7_reg_3878[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_7_reg_3878[0]_i_9 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(\q0_reg[13]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\xor_ln899_7_reg_3878[0]_i_9_n_1 ));
  CARRY4 \xor_ln899_7_reg_3878_reg[0]_i_1 
       (.CI(icmp_ln899_7_fu_2067_p2),
        .CO(\NLW_xor_ln899_7_reg_3878_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_7_reg_3878_reg[0]_i_1_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_7_reg_3878_reg[0]_i_2 
       (.CI(\xor_ln899_7_reg_3878_reg[0]_i_3_n_1 ),
        .CO({icmp_ln899_7_fu_2067_p2,\xor_ln899_7_reg_3878_reg[0]_i_2_n_2 ,\xor_ln899_7_reg_3878_reg[0]_i_2_n_3 ,\xor_ln899_7_reg_3878_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_7_reg_3878[0]_i_4_n_1 ,\xor_ln899_7_reg_3878[0]_i_5_n_1 ,\xor_ln899_7_reg_3878[0]_i_6_n_1 ,\xor_ln899_7_reg_3878[0]_i_7_n_1 }),
        .O(\NLW_xor_ln899_7_reg_3878_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_7_reg_3878[0]_i_8_n_1 ,\xor_ln899_7_reg_3878[0]_i_9_n_1 ,\xor_ln899_7_reg_3878[0]_i_10_n_1 ,\xor_ln899_7_reg_3878[0]_i_11_n_1 }));
  CARRY4 \xor_ln899_7_reg_3878_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\xor_ln899_7_reg_3878_reg[0]_i_3_n_1 ,\xor_ln899_7_reg_3878_reg[0]_i_3_n_2 ,\xor_ln899_7_reg_3878_reg[0]_i_3_n_3 ,\xor_ln899_7_reg_3878_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_7_reg_3878[0]_i_12_n_1 ,\xor_ln899_7_reg_3878[0]_i_13_n_1 ,\xor_ln899_7_reg_3878[0]_i_14_n_1 ,\xor_ln899_7_reg_3878[0]_i_15_n_1 }),
        .O(\NLW_xor_ln899_7_reg_3878_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_7_reg_3878[0]_i_16_n_1 ,\xor_ln899_7_reg_3878[0]_i_17_n_1 ,\xor_ln899_7_reg_3878[0]_i_18_n_1 ,\xor_ln899_7_reg_3878[0]_i_19_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_8_reg_3883[0]_i_10 
       (.I0(\q0_reg[0]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\xor_ln899_8_reg_3883_reg[0]_i_2_2 ),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\xor_ln899_8_reg_3883[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_8_reg_3883[0]_i_11 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(\xor_ln899_8_reg_3883_reg[0]_i_2_1 ),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\xor_ln899_8_reg_3883[0]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \xor_ln899_8_reg_3883[0]_i_15 
       (.I0(accu_0_0_V_fu_1945_p2[0]),
        .I1(\q0_reg[14]_0 ),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(DI));
  LUT3 #(
    .INIT(8'h09)) 
    \xor_ln899_8_reg_3883[0]_i_19 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_8_reg_3883[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\xor_ln899_8_reg_3883[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_8_reg_3883[0]_i_5 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(\q0_reg[13]_0 ),
        .O(\xor_ln899_8_reg_3883[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_8_reg_3883[0]_i_6 
       (.I0(\q0_reg[0]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\xor_ln899_8_reg_3883_reg[0]_i_2_2 ),
        .O(\xor_ln899_8_reg_3883[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_8_reg_3883[0]_i_7 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(\xor_ln899_8_reg_3883_reg[0]_i_2_1 ),
        .O(\xor_ln899_8_reg_3883[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_8_reg_3883[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_8_reg_3883[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_8_reg_3883[0]_i_9 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(\q0_reg[13]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\xor_ln899_8_reg_3883[0]_i_9_n_1 ));
  CARRY4 \xor_ln899_8_reg_3883_reg[0]_i_1 
       (.CI(icmp_ln899_8_fu_2079_p2),
        .CO(\NLW_xor_ln899_8_reg_3883_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_8_reg_3883_reg[0]_i_1_O_UNCONNECTED [3:1],\xor_ln899_8_reg_3883_reg[0]_i_2_0 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_8_reg_3883_reg[0]_i_2 
       (.CI(CO),
        .CO({icmp_ln899_8_fu_2079_p2,\xor_ln899_8_reg_3883_reg[0]_i_2_n_2 ,\xor_ln899_8_reg_3883_reg[0]_i_2_n_3 ,\xor_ln899_8_reg_3883_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_8_reg_3883[0]_i_4_n_1 ,\xor_ln899_8_reg_3883[0]_i_5_n_1 ,\xor_ln899_8_reg_3883[0]_i_6_n_1 ,\xor_ln899_8_reg_3883[0]_i_7_n_1 }),
        .O(\NLW_xor_ln899_8_reg_3883_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_8_reg_3883[0]_i_8_n_1 ,\xor_ln899_8_reg_3883[0]_i_9_n_1 ,\xor_ln899_8_reg_3883[0]_i_10_n_1 ,\xor_ln899_8_reg_3883[0]_i_11_n_1 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_9_reg_3888[0]_i_10 
       (.I0(\q0_reg_n_1_[11] ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(\q0_reg[13]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\q0_reg[14]_3 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_9_reg_3888[0]_i_5 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[15]),
        .O(\q0_reg[14]_4 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_9_reg_3888[0]_i_6 
       (.I0(\q0_reg_n_1_[11] ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(\q0_reg[13]_0 ),
        .O(\q0_reg[14]_4 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_9_reg_3888[0]_i_9 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[14]),
        .I2(accu_0_0_V_fu_1945_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_3 [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Activa
   (D,
    \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 ,
    \odata_reg[24] ,
    out_V_V_TREADY_0,
    \odata_reg[48] ,
    \ap_CS_fsm_reg[1]_0 ,
    \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 ,
    \ap_CS_fsm_reg[1]_1 ,
    ap_enable_reg_pp0_iter3_reg_0,
    Q,
    ap_NS_fsm10_out,
    grp_Matrix_Vector_Activa_fu_140_ap_start_reg,
    \odata_reg[16] ,
    \odata_reg[0] ,
    out_V_V_TREADY,
    \count_reg[1] ,
    \count_reg[1]_0 ,
    \q0_reg[2] ,
    \q0_reg[2]_0 ,
    ap_clk,
    SR,
    ap_rst_n);
  output [1:0]D;
  output [11:0]\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 ;
  output \odata_reg[24] ;
  output out_V_V_TREADY_0;
  output \odata_reg[48] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [16:0]\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output ap_enable_reg_pp0_iter3_reg_0;
  input [2:0]Q;
  input ap_NS_fsm10_out;
  input grp_Matrix_Vector_Activa_fu_140_ap_start_reg;
  input [11:0]\odata_reg[16] ;
  input \odata_reg[0] ;
  input out_V_V_TREADY;
  input \count_reg[1] ;
  input \count_reg[1]_0 ;
  input [24:0]\q0_reg[2] ;
  input [48:0]\q0_reg[2]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire StreamingFCLayer_6jw_U10_n_1;
  wire StreamingFCLayer_6jw_U13_n_1;
  wire StreamingFCLayer_6jw_U4_n_1;
  wire StreamingFCLayer_6jw_U7_n_1;
  wire [15:0]accu_0_0_V_fu_1945_p2;
  wire [15:0]accu_0_1_V_fu_1963_p2;
  wire [15:0]accu_0_2_V_fu_1981_p2;
  wire [15:0]accu_0_3_V_fu_1999_p2;
  wire [15:0]accu_V_0_0_0_fu_242;
  wire accu_V_0_0_0_fu_2420;
  wire \accu_V_0_0_0_fu_242[11]_i_10_n_1 ;
  wire \accu_V_0_0_0_fu_242[11]_i_2_n_1 ;
  wire \accu_V_0_0_0_fu_242[11]_i_3_n_1 ;
  wire \accu_V_0_0_0_fu_242[11]_i_4_n_1 ;
  wire \accu_V_0_0_0_fu_242[11]_i_5_n_1 ;
  wire \accu_V_0_0_0_fu_242[11]_i_6_n_1 ;
  wire \accu_V_0_0_0_fu_242[11]_i_7_n_1 ;
  wire \accu_V_0_0_0_fu_242[11]_i_8_n_1 ;
  wire \accu_V_0_0_0_fu_242[11]_i_9_n_1 ;
  wire \accu_V_0_0_0_fu_242[15]_i_4_n_1 ;
  wire \accu_V_0_0_0_fu_242[15]_i_5_n_1 ;
  wire \accu_V_0_0_0_fu_242[15]_i_6_n_1 ;
  wire \accu_V_0_0_0_fu_242[15]_i_7_n_1 ;
  wire \accu_V_0_0_0_fu_242[15]_i_8_n_1 ;
  wire \accu_V_0_0_0_fu_242[15]_i_9_n_1 ;
  wire \accu_V_0_0_0_fu_242[3]_i_2_n_1 ;
  wire \accu_V_0_0_0_fu_242[3]_i_3_n_1 ;
  wire \accu_V_0_0_0_fu_242[3]_i_4_n_1 ;
  wire \accu_V_0_0_0_fu_242[3]_i_5_n_1 ;
  wire \accu_V_0_0_0_fu_242[3]_i_6_n_1 ;
  wire \accu_V_0_0_0_fu_242[3]_i_7_n_1 ;
  wire \accu_V_0_0_0_fu_242[3]_i_8_n_1 ;
  wire \accu_V_0_0_0_fu_242[7]_i_2_n_1 ;
  wire \accu_V_0_0_0_fu_242[7]_i_3_n_1 ;
  wire \accu_V_0_0_0_fu_242[7]_i_4_n_1 ;
  wire \accu_V_0_0_0_fu_242[7]_i_5_n_1 ;
  wire \accu_V_0_0_0_fu_242[7]_i_6_n_1 ;
  wire \accu_V_0_0_0_fu_242[7]_i_7_n_1 ;
  wire \accu_V_0_0_0_fu_242[7]_i_8_n_1 ;
  wire \accu_V_0_0_0_fu_242[7]_i_9_n_1 ;
  wire \accu_V_0_0_0_fu_242_reg[11]_i_1_n_1 ;
  wire \accu_V_0_0_0_fu_242_reg[11]_i_1_n_2 ;
  wire \accu_V_0_0_0_fu_242_reg[11]_i_1_n_3 ;
  wire \accu_V_0_0_0_fu_242_reg[11]_i_1_n_4 ;
  wire \accu_V_0_0_0_fu_242_reg[15]_i_2_n_2 ;
  wire \accu_V_0_0_0_fu_242_reg[15]_i_2_n_3 ;
  wire \accu_V_0_0_0_fu_242_reg[15]_i_2_n_4 ;
  wire \accu_V_0_0_0_fu_242_reg[3]_i_1_n_1 ;
  wire \accu_V_0_0_0_fu_242_reg[3]_i_1_n_2 ;
  wire \accu_V_0_0_0_fu_242_reg[3]_i_1_n_3 ;
  wire \accu_V_0_0_0_fu_242_reg[3]_i_1_n_4 ;
  wire \accu_V_0_0_0_fu_242_reg[7]_i_1_n_1 ;
  wire \accu_V_0_0_0_fu_242_reg[7]_i_1_n_2 ;
  wire \accu_V_0_0_0_fu_242_reg[7]_i_1_n_3 ;
  wire \accu_V_0_0_0_fu_242_reg[7]_i_1_n_4 ;
  wire [15:0]accu_V_0_1_0_fu_246;
  wire \accu_V_0_1_0_fu_246[11]_i_10_n_1 ;
  wire \accu_V_0_1_0_fu_246[11]_i_2_n_1 ;
  wire \accu_V_0_1_0_fu_246[11]_i_3_n_1 ;
  wire \accu_V_0_1_0_fu_246[11]_i_4_n_1 ;
  wire \accu_V_0_1_0_fu_246[11]_i_5_n_1 ;
  wire \accu_V_0_1_0_fu_246[11]_i_6_n_1 ;
  wire \accu_V_0_1_0_fu_246[11]_i_7_n_1 ;
  wire \accu_V_0_1_0_fu_246[11]_i_8_n_1 ;
  wire \accu_V_0_1_0_fu_246[11]_i_9_n_1 ;
  wire \accu_V_0_1_0_fu_246[15]_i_3_n_1 ;
  wire \accu_V_0_1_0_fu_246[15]_i_4_n_1 ;
  wire \accu_V_0_1_0_fu_246[15]_i_5_n_1 ;
  wire \accu_V_0_1_0_fu_246[15]_i_6_n_1 ;
  wire \accu_V_0_1_0_fu_246[15]_i_7_n_1 ;
  wire \accu_V_0_1_0_fu_246[15]_i_8_n_1 ;
  wire \accu_V_0_1_0_fu_246[3]_i_2_n_1 ;
  wire \accu_V_0_1_0_fu_246[3]_i_3_n_1 ;
  wire \accu_V_0_1_0_fu_246[3]_i_4_n_1 ;
  wire \accu_V_0_1_0_fu_246[3]_i_5_n_1 ;
  wire \accu_V_0_1_0_fu_246[3]_i_6_n_1 ;
  wire \accu_V_0_1_0_fu_246[3]_i_7_n_1 ;
  wire \accu_V_0_1_0_fu_246[3]_i_8_n_1 ;
  wire \accu_V_0_1_0_fu_246[7]_i_2_n_1 ;
  wire \accu_V_0_1_0_fu_246[7]_i_3_n_1 ;
  wire \accu_V_0_1_0_fu_246[7]_i_4_n_1 ;
  wire \accu_V_0_1_0_fu_246[7]_i_5_n_1 ;
  wire \accu_V_0_1_0_fu_246[7]_i_6_n_1 ;
  wire \accu_V_0_1_0_fu_246[7]_i_7_n_1 ;
  wire \accu_V_0_1_0_fu_246[7]_i_8_n_1 ;
  wire \accu_V_0_1_0_fu_246[7]_i_9_n_1 ;
  wire \accu_V_0_1_0_fu_246_reg[11]_i_1_n_1 ;
  wire \accu_V_0_1_0_fu_246_reg[11]_i_1_n_2 ;
  wire \accu_V_0_1_0_fu_246_reg[11]_i_1_n_3 ;
  wire \accu_V_0_1_0_fu_246_reg[11]_i_1_n_4 ;
  wire \accu_V_0_1_0_fu_246_reg[15]_i_1_n_2 ;
  wire \accu_V_0_1_0_fu_246_reg[15]_i_1_n_3 ;
  wire \accu_V_0_1_0_fu_246_reg[15]_i_1_n_4 ;
  wire \accu_V_0_1_0_fu_246_reg[3]_i_1_n_1 ;
  wire \accu_V_0_1_0_fu_246_reg[3]_i_1_n_2 ;
  wire \accu_V_0_1_0_fu_246_reg[3]_i_1_n_3 ;
  wire \accu_V_0_1_0_fu_246_reg[3]_i_1_n_4 ;
  wire \accu_V_0_1_0_fu_246_reg[7]_i_1_n_1 ;
  wire \accu_V_0_1_0_fu_246_reg[7]_i_1_n_2 ;
  wire \accu_V_0_1_0_fu_246_reg[7]_i_1_n_3 ;
  wire \accu_V_0_1_0_fu_246_reg[7]_i_1_n_4 ;
  wire [15:0]accu_V_0_2_0_fu_250;
  wire \accu_V_0_2_0_fu_250[11]_i_10_n_1 ;
  wire \accu_V_0_2_0_fu_250[11]_i_2_n_1 ;
  wire \accu_V_0_2_0_fu_250[11]_i_3_n_1 ;
  wire \accu_V_0_2_0_fu_250[11]_i_4_n_1 ;
  wire \accu_V_0_2_0_fu_250[11]_i_5_n_1 ;
  wire \accu_V_0_2_0_fu_250[11]_i_6_n_1 ;
  wire \accu_V_0_2_0_fu_250[11]_i_7_n_1 ;
  wire \accu_V_0_2_0_fu_250[11]_i_8_n_1 ;
  wire \accu_V_0_2_0_fu_250[11]_i_9_n_1 ;
  wire \accu_V_0_2_0_fu_250[15]_i_3_n_1 ;
  wire \accu_V_0_2_0_fu_250[15]_i_4_n_1 ;
  wire \accu_V_0_2_0_fu_250[15]_i_5_n_1 ;
  wire \accu_V_0_2_0_fu_250[15]_i_6_n_1 ;
  wire \accu_V_0_2_0_fu_250[15]_i_7_n_1 ;
  wire \accu_V_0_2_0_fu_250[15]_i_8_n_1 ;
  wire \accu_V_0_2_0_fu_250[3]_i_2_n_1 ;
  wire \accu_V_0_2_0_fu_250[3]_i_3_n_1 ;
  wire \accu_V_0_2_0_fu_250[3]_i_4_n_1 ;
  wire \accu_V_0_2_0_fu_250[3]_i_5_n_1 ;
  wire \accu_V_0_2_0_fu_250[3]_i_6_n_1 ;
  wire \accu_V_0_2_0_fu_250[3]_i_7_n_1 ;
  wire \accu_V_0_2_0_fu_250[3]_i_8_n_1 ;
  wire \accu_V_0_2_0_fu_250[7]_i_2_n_1 ;
  wire \accu_V_0_2_0_fu_250[7]_i_3_n_1 ;
  wire \accu_V_0_2_0_fu_250[7]_i_4_n_1 ;
  wire \accu_V_0_2_0_fu_250[7]_i_5_n_1 ;
  wire \accu_V_0_2_0_fu_250[7]_i_6_n_1 ;
  wire \accu_V_0_2_0_fu_250[7]_i_7_n_1 ;
  wire \accu_V_0_2_0_fu_250[7]_i_8_n_1 ;
  wire \accu_V_0_2_0_fu_250[7]_i_9_n_1 ;
  wire \accu_V_0_2_0_fu_250_reg[11]_i_1_n_1 ;
  wire \accu_V_0_2_0_fu_250_reg[11]_i_1_n_2 ;
  wire \accu_V_0_2_0_fu_250_reg[11]_i_1_n_3 ;
  wire \accu_V_0_2_0_fu_250_reg[11]_i_1_n_4 ;
  wire \accu_V_0_2_0_fu_250_reg[15]_i_1_n_2 ;
  wire \accu_V_0_2_0_fu_250_reg[15]_i_1_n_3 ;
  wire \accu_V_0_2_0_fu_250_reg[15]_i_1_n_4 ;
  wire \accu_V_0_2_0_fu_250_reg[3]_i_1_n_1 ;
  wire \accu_V_0_2_0_fu_250_reg[3]_i_1_n_2 ;
  wire \accu_V_0_2_0_fu_250_reg[3]_i_1_n_3 ;
  wire \accu_V_0_2_0_fu_250_reg[3]_i_1_n_4 ;
  wire \accu_V_0_2_0_fu_250_reg[7]_i_1_n_1 ;
  wire \accu_V_0_2_0_fu_250_reg[7]_i_1_n_2 ;
  wire \accu_V_0_2_0_fu_250_reg[7]_i_1_n_3 ;
  wire \accu_V_0_2_0_fu_250_reg[7]_i_1_n_4 ;
  wire [15:0]accu_V_0_3_0_fu_254;
  wire \accu_V_0_3_0_fu_254[11]_i_10_n_1 ;
  wire \accu_V_0_3_0_fu_254[11]_i_2_n_1 ;
  wire \accu_V_0_3_0_fu_254[11]_i_3_n_1 ;
  wire \accu_V_0_3_0_fu_254[11]_i_4_n_1 ;
  wire \accu_V_0_3_0_fu_254[11]_i_5_n_1 ;
  wire \accu_V_0_3_0_fu_254[11]_i_6_n_1 ;
  wire \accu_V_0_3_0_fu_254[11]_i_7_n_1 ;
  wire \accu_V_0_3_0_fu_254[11]_i_8_n_1 ;
  wire \accu_V_0_3_0_fu_254[11]_i_9_n_1 ;
  wire \accu_V_0_3_0_fu_254[15]_i_3_n_1 ;
  wire \accu_V_0_3_0_fu_254[15]_i_4_n_1 ;
  wire \accu_V_0_3_0_fu_254[15]_i_5_n_1 ;
  wire \accu_V_0_3_0_fu_254[15]_i_6_n_1 ;
  wire \accu_V_0_3_0_fu_254[15]_i_7_n_1 ;
  wire \accu_V_0_3_0_fu_254[15]_i_8_n_1 ;
  wire \accu_V_0_3_0_fu_254[3]_i_2_n_1 ;
  wire \accu_V_0_3_0_fu_254[3]_i_3_n_1 ;
  wire \accu_V_0_3_0_fu_254[3]_i_4_n_1 ;
  wire \accu_V_0_3_0_fu_254[3]_i_5_n_1 ;
  wire \accu_V_0_3_0_fu_254[3]_i_6_n_1 ;
  wire \accu_V_0_3_0_fu_254[3]_i_7_n_1 ;
  wire \accu_V_0_3_0_fu_254[3]_i_8_n_1 ;
  wire \accu_V_0_3_0_fu_254[7]_i_2_n_1 ;
  wire \accu_V_0_3_0_fu_254[7]_i_3_n_1 ;
  wire \accu_V_0_3_0_fu_254[7]_i_4_n_1 ;
  wire \accu_V_0_3_0_fu_254[7]_i_5_n_1 ;
  wire \accu_V_0_3_0_fu_254[7]_i_6_n_1 ;
  wire \accu_V_0_3_0_fu_254[7]_i_7_n_1 ;
  wire \accu_V_0_3_0_fu_254[7]_i_8_n_1 ;
  wire \accu_V_0_3_0_fu_254[7]_i_9_n_1 ;
  wire \accu_V_0_3_0_fu_254_reg[11]_i_1_n_1 ;
  wire \accu_V_0_3_0_fu_254_reg[11]_i_1_n_2 ;
  wire \accu_V_0_3_0_fu_254_reg[11]_i_1_n_3 ;
  wire \accu_V_0_3_0_fu_254_reg[11]_i_1_n_4 ;
  wire \accu_V_0_3_0_fu_254_reg[15]_i_1_n_2 ;
  wire \accu_V_0_3_0_fu_254_reg[15]_i_1_n_3 ;
  wire \accu_V_0_3_0_fu_254_reg[15]_i_1_n_4 ;
  wire \accu_V_0_3_0_fu_254_reg[3]_i_1_n_1 ;
  wire \accu_V_0_3_0_fu_254_reg[3]_i_1_n_2 ;
  wire \accu_V_0_3_0_fu_254_reg[3]_i_1_n_3 ;
  wire \accu_V_0_3_0_fu_254_reg[3]_i_1_n_4 ;
  wire \accu_V_0_3_0_fu_254_reg[7]_i_1_n_1 ;
  wire \accu_V_0_3_0_fu_254_reg[7]_i_1_n_2 ;
  wire \accu_V_0_3_0_fu_254_reg[7]_i_1_n_3 ;
  wire \accu_V_0_3_0_fu_254_reg[7]_i_1_n_4 ;
  wire [12:0]add_ln700_10_fu_1799_p2;
  wire [12:0]add_ln700_10_reg_3558;
  wire add_ln700_10_reg_35580;
  wire \add_ln700_10_reg_3558[11]_i_2_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_5_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_6_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_7_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_3_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_4_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_5_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_6_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_3_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_4_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_5_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_6_n_1 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_1_n_1 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_1_n_2 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_1_n_3 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_1_n_4 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_1_n_1 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_1_n_2 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_1_n_3 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_1_n_4 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_1_n_1 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_1_n_2 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_1_n_3 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_1_n_4 ;
  wire [12:0]add_ln700_1_fu_1676_p2;
  wire [12:0]add_ln700_1_reg_3528;
  wire \add_ln700_1_reg_3528[11]_i_2_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_5_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_6_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_7_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_3_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_4_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_5_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_6_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_3_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_4_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_5_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_6_n_1 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_1_n_1 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_1_n_2 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_1_n_3 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_1_n_4 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_1_n_1 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_1_n_2 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_1_n_3 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_1_n_4 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_1_n_1 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_1_n_2 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_1_n_3 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_1_n_4 ;
  wire [12:0]add_ln700_4_fu_1717_p2;
  wire [12:0]add_ln700_4_reg_3538;
  wire \add_ln700_4_reg_3538[11]_i_2_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_5_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_6_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_7_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_3_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_4_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_5_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_6_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_3_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_4_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_5_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_6_n_1 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_1_n_1 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_1_n_2 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_1_n_3 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_1_n_4 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_1_n_1 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_1_n_2 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_1_n_3 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_1_n_4 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_1_n_1 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_1_n_2 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_1_n_3 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_1_n_4 ;
  wire [12:0]add_ln700_7_fu_1758_p2;
  wire [12:0]add_ln700_7_reg_3548;
  wire \add_ln700_7_reg_3548[11]_i_2_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_5_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_6_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_7_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_3_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_4_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_5_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_6_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_3_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_4_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_5_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_6_n_1 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_1_n_1 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_1_n_2 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_1_n_3 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_1_n_4 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_1_n_1 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_1_n_2 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_1_n_3 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_1_n_4 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_1_n_1 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_1_n_2 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_1_n_3 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_1_n_4 ;
  wire \ap_CS_fsm[1]_i_2_n_1 ;
  wire \ap_CS_fsm[1]_i_3_n_1 ;
  wire \ap_CS_fsm[2]_i_2_n_1 ;
  wire \ap_CS_fsm[3]_i_2_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_1;
  wire ap_enable_reg_pp0_iter1_i_1_n_1;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_1;
  wire ap_enable_reg_pp0_iter3_i_1_n_1;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_n_1;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_2_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_1_n_1 ;
  wire \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_1_n_1 ;
  wire ap_rst_n;
  wire \count_reg[1] ;
  wire \count_reg[1]_0 ;
  wire grp_Matrix_Vector_Activa_fu_140_ap_ready;
  wire grp_Matrix_Vector_Activa_fu_140_ap_start_reg;
  wire grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY;
  wire i_0_reg_1049;
  wire \i_0_reg_1049[0]_i_5_n_1 ;
  wire [16:0]i_0_reg_1049_reg;
  wire \i_0_reg_1049_reg[0]_i_3_n_1 ;
  wire \i_0_reg_1049_reg[0]_i_3_n_2 ;
  wire \i_0_reg_1049_reg[0]_i_3_n_3 ;
  wire \i_0_reg_1049_reg[0]_i_3_n_4 ;
  wire \i_0_reg_1049_reg[0]_i_3_n_5 ;
  wire \i_0_reg_1049_reg[0]_i_3_n_6 ;
  wire \i_0_reg_1049_reg[0]_i_3_n_7 ;
  wire \i_0_reg_1049_reg[0]_i_3_n_8 ;
  wire \i_0_reg_1049_reg[12]_i_1_n_1 ;
  wire \i_0_reg_1049_reg[12]_i_1_n_2 ;
  wire \i_0_reg_1049_reg[12]_i_1_n_3 ;
  wire \i_0_reg_1049_reg[12]_i_1_n_4 ;
  wire \i_0_reg_1049_reg[12]_i_1_n_5 ;
  wire \i_0_reg_1049_reg[12]_i_1_n_6 ;
  wire \i_0_reg_1049_reg[12]_i_1_n_7 ;
  wire \i_0_reg_1049_reg[12]_i_1_n_8 ;
  wire \i_0_reg_1049_reg[16]_i_1_n_8 ;
  wire \i_0_reg_1049_reg[4]_i_1_n_1 ;
  wire \i_0_reg_1049_reg[4]_i_1_n_2 ;
  wire \i_0_reg_1049_reg[4]_i_1_n_3 ;
  wire \i_0_reg_1049_reg[4]_i_1_n_4 ;
  wire \i_0_reg_1049_reg[4]_i_1_n_5 ;
  wire \i_0_reg_1049_reg[4]_i_1_n_6 ;
  wire \i_0_reg_1049_reg[4]_i_1_n_7 ;
  wire \i_0_reg_1049_reg[4]_i_1_n_8 ;
  wire \i_0_reg_1049_reg[8]_i_1_n_1 ;
  wire \i_0_reg_1049_reg[8]_i_1_n_2 ;
  wire \i_0_reg_1049_reg[8]_i_1_n_3 ;
  wire \i_0_reg_1049_reg[8]_i_1_n_4 ;
  wire \i_0_reg_1049_reg[8]_i_1_n_5 ;
  wire \i_0_reg_1049_reg[8]_i_1_n_6 ;
  wire \i_0_reg_1049_reg[8]_i_1_n_7 ;
  wire \i_0_reg_1049_reg[8]_i_1_n_8 ;
  wire icmp_ln271_reg_34510;
  wire \icmp_ln271_reg_3451[0]_i_1_n_1 ;
  wire \icmp_ln271_reg_3451[0]_i_2_n_1 ;
  wire \icmp_ln271_reg_3451[0]_i_3_n_1 ;
  wire \icmp_ln271_reg_3451[0]_i_4_n_1 ;
  wire \icmp_ln271_reg_3451[0]_i_5_n_1 ;
  wire \icmp_ln271_reg_3451[0]_i_6_n_1 ;
  wire \icmp_ln271_reg_3451[0]_i_7_n_1 ;
  wire \icmp_ln271_reg_3451[0]_i_8_n_1 ;
  wire \icmp_ln271_reg_3451[0]_i_9_n_1 ;
  wire icmp_ln271_reg_3451_pp0_iter1_reg;
  wire \icmp_ln271_reg_3451_reg_n_1_[0] ;
  wire icmp_ln289_fu_1594_p2;
  wire icmp_ln289_reg_3519;
  wire \icmp_ln289_reg_3519[0]_i_13_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_16_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_17_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_18_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_19_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_3_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_4_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_5_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_6_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_7_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_8_n_1 ;
  wire \icmp_ln289_reg_3519[0]_i_9_n_1 ;
  wire icmp_ln289_reg_3519_pp0_iter1_reg;
  wire icmp_ln289_reg_3519_pp0_iter2_reg;
  wire \icmp_ln289_reg_3519_pp0_iter2_reg[0]_i_1_n_1 ;
  wire [11:0]\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 ;
  wire [16:0]\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_10_n_1 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_10_n_2 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_10_n_3 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_10_n_4 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_11_n_1 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_11_n_2 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_11_n_3 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_11_n_4 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_12_n_3 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_12_n_4 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_14_n_1 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_14_n_2 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_14_n_3 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_14_n_4 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_15_n_1 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_15_n_2 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_15_n_3 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_15_n_4 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_20_n_1 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_20_n_2 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_20_n_3 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_20_n_4 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_21_n_1 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_21_n_2 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_21_n_3 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_21_n_4 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_22_n_1 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_22_n_2 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_22_n_3 ;
  wire \icmp_ln289_reg_3519_reg[0]_i_22_n_4 ;
  wire icmp_ln899_10_fu_2103_p2;
  wire icmp_ln899_10_reg_3893;
  wire icmp_ln899_10_reg_38930;
  wire icmp_ln899_11_fu_2109_p2;
  wire icmp_ln899_11_reg_3898;
  wire icmp_ln899_12_fu_2115_p2;
  wire icmp_ln899_12_reg_3903;
  wire icmp_ln899_13_fu_2121_p2;
  wire icmp_ln899_13_reg_3908;
  wire icmp_ln899_14_fu_2127_p2;
  wire icmp_ln899_14_reg_3913;
  wire icmp_ln899_15_fu_2133_p2;
  wire icmp_ln899_15_reg_3918;
  wire icmp_ln899_16_fu_2139_p2;
  wire icmp_ln899_16_reg_3923;
  wire icmp_ln899_17_fu_2145_p2;
  wire icmp_ln899_17_reg_3928;
  wire icmp_ln899_18_fu_2151_p2;
  wire icmp_ln899_18_reg_3933;
  wire icmp_ln899_19_fu_2157_p2;
  wire icmp_ln899_19_reg_3938;
  wire icmp_ln899_1_fu_2031_p2;
  wire icmp_ln899_1_reg_3848;
  wire icmp_ln899_20_fu_2163_p2;
  wire icmp_ln899_20_reg_3943;
  wire icmp_ln899_24_fu_2205_p2;
  wire icmp_ln899_24_reg_3963;
  wire icmp_ln899_25_fu_2211_p2;
  wire icmp_ln899_25_reg_3968;
  wire icmp_ln899_26_fu_2217_p2;
  wire icmp_ln899_26_reg_3973;
  wire icmp_ln899_27_fu_2223_p2;
  wire icmp_ln899_27_reg_3978;
  wire icmp_ln899_28_fu_2229_p2;
  wire icmp_ln899_28_reg_3983;
  wire icmp_ln899_29_fu_2235_p2;
  wire icmp_ln899_29_reg_3988;
  wire icmp_ln899_2_fu_2037_p2;
  wire icmp_ln899_2_reg_3853;
  wire icmp_ln899_30_fu_2241_p2;
  wire icmp_ln899_30_reg_3993;
  wire icmp_ln899_31_fu_2247_p2;
  wire icmp_ln899_31_reg_3998;
  wire \icmp_ln899_31_reg_3998[0]_i_15_n_1 ;
  wire icmp_ln899_33_reg_4008;
  wire \icmp_ln899_34_reg_4013[0]_i_11_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_13_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_14_n_1 ;
  wire \icmp_ln899_34_reg_4013[0]_i_15_n_1 ;
  wire icmp_ln899_35_fu_2271_p2;
  wire icmp_ln899_38_fu_2307_p2;
  wire icmp_ln899_38_reg_4033;
  wire \icmp_ln899_38_reg_4033[0]_i_16_n_1 ;
  wire icmp_ln899_39_fu_2313_p2;
  wire icmp_ln899_39_reg_4038;
  wire \icmp_ln899_39_reg_4038[0]_i_14_n_1 ;
  wire \icmp_ln899_39_reg_4038[0]_i_15_n_1 ;
  wire icmp_ln899_3_fu_2043_p2;
  wire icmp_ln899_3_reg_3858;
  wire icmp_ln899_40_fu_2319_p2;
  wire icmp_ln899_40_reg_4043;
  wire icmp_ln899_41_fu_2325_p2;
  wire icmp_ln899_41_reg_4048;
  wire icmp_ln899_42_fu_2331_p2;
  wire icmp_ln899_42_reg_4053;
  wire icmp_ln899_43_fu_2337_p2;
  wire icmp_ln899_43_reg_4058;
  wire icmp_ln899_44_fu_2343_p2;
  wire icmp_ln899_44_reg_4063;
  wire icmp_ln899_45_fu_2349_p2;
  wire icmp_ln899_45_reg_4068;
  wire icmp_ln899_46_fu_2355_p2;
  wire icmp_ln899_46_reg_4073;
  wire icmp_ln899_47_fu_2361_p2;
  wire icmp_ln899_47_reg_4078;
  wire icmp_ln899_48_fu_2367_p2;
  wire icmp_ln899_48_reg_4083;
  wire icmp_ln899_4_fu_2049_p2;
  wire icmp_ln899_4_reg_3863;
  wire icmp_ln899_52_fu_2409_p2;
  wire icmp_ln899_52_reg_4103;
  wire icmp_ln899_53_fu_2415_p2;
  wire icmp_ln899_53_reg_4108;
  wire icmp_ln899_54_fu_2421_p2;
  wire icmp_ln899_54_reg_4113;
  wire icmp_ln899_55_fu_2427_p2;
  wire icmp_ln899_55_reg_4118;
  wire icmp_ln899_5_fu_2055_p2;
  wire icmp_ln899_5_reg_3868;
  wire icmp_ln899_6_fu_2061_p2;
  wire icmp_ln899_6_reg_3873;
  wire icmp_ln899_fu_2025_p2;
  wire icmp_ln899_reg_3843;
  wire inputBuf_8_V_1_fu_266;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[0] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[10] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[11] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[12] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[13] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[14] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[15] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[16] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[17] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[18] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[19] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[1] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[20] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[21] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[22] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[23] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[2] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[3] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[4] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[5] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[6] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[7] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[8] ;
  wire \inputBuf_8_V_1_fu_266_reg_n_1_[9] ;
  wire inputBuf_8_V_2_fu_270;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[0] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[10] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[11] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[12] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[13] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[14] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[15] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[16] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[17] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[18] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[19] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[1] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[20] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[21] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[22] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[23] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[2] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[3] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[4] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[5] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[6] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[7] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[8] ;
  wire \inputBuf_8_V_2_fu_270_reg_n_1_[9] ;
  wire inputBuf_8_V_3_fu_290;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[0] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[10] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[11] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[12] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[13] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[14] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[15] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[16] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[17] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[18] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[19] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[1] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[20] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[21] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[22] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[23] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[2] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[3] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[4] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[5] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[6] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[7] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[8] ;
  wire \inputBuf_8_V_3_fu_290_reg_n_1_[9] ;
  wire inputBuf_8_V_4_fu_274;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[0] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[10] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[11] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[12] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[13] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[14] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[15] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[16] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[17] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[18] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[19] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[1] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[20] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[21] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[22] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[23] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[2] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[3] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[4] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[5] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[6] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[7] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[8] ;
  wire \inputBuf_8_V_4_fu_274_reg_n_1_[9] ;
  wire inputBuf_8_V_5_fu_286;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[0] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[10] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[11] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[12] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[13] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[14] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[15] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[16] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[17] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[18] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[19] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[1] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[20] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[21] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[22] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[23] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[2] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[3] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[4] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[5] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[6] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[7] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[8] ;
  wire \inputBuf_8_V_5_fu_286_reg_n_1_[9] ;
  wire inputBuf_8_V_6_fu_278;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[0] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[10] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[11] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[12] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[13] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[14] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[15] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[16] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[17] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[18] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[19] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[1] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[20] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[21] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[22] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[23] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[2] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[3] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[4] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[5] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[6] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[7] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[8] ;
  wire \inputBuf_8_V_6_fu_278_reg_n_1_[9] ;
  wire \inputBuf_8_V_7_fu_282[23]_i_1_n_1 ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[0] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[10] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[11] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[12] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[13] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[14] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[15] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[16] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[17] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[18] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[19] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[1] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[20] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[21] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[22] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[23] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[2] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[3] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[4] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[5] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[6] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[7] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[8] ;
  wire \inputBuf_8_V_7_fu_282_reg_n_1_[9] ;
  wire inputBuf_8_V_8_fu_294;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[0] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[10] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[11] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[12] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[13] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[14] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[15] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[16] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[17] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[18] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[19] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[1] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[20] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[21] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[22] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[23] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[2] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[3] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[4] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[5] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[6] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[7] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[8] ;
  wire \inputBuf_8_V_8_fu_294_reg_n_1_[9] ;
  wire inputBuf_8_V_9_fu_298;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[0] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[10] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[11] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[12] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[13] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[14] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[15] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[16] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[17] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[18] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[19] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[1] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[20] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[21] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[22] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[23] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[2] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[3] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[4] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[5] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[6] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[7] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[8] ;
  wire \inputBuf_8_V_9_fu_298_reg_n_1_[9] ;
  wire \ireg[11]_i_3_n_1 ;
  wire \ireg[11]_i_4_n_1 ;
  wire \ireg[11]_i_5_n_1 ;
  wire \ireg[11]_i_6_n_1 ;
  wire \ireg[15]_i_2_n_1 ;
  wire \ireg[15]_i_3_n_1 ;
  wire \ireg[15]_i_4_n_1 ;
  wire \ireg[3]_i_2_n_1 ;
  wire \ireg[3]_i_3_n_1 ;
  wire \ireg[3]_i_4_n_1 ;
  wire \ireg[7]_i_2_n_1 ;
  wire \ireg[7]_i_3_n_1 ;
  wire \ireg[7]_i_4_n_1 ;
  wire \ireg[9]_i_2_n_1 ;
  wire \ireg[9]_i_3_n_1 ;
  wire [11:0]mul_ln1352_10_fu_1776_p2;
  wire [11:0]mul_ln1352_11_fu_1789_p2;
  wire [11:0]mul_ln1352_1_fu_1639_p2;
  wire [11:0]mul_ln1352_2_fu_1666_p2;
  wire [11:0]mul_ln1352_3_fu_1685_p2;
  wire [11:0]mul_ln1352_3_reg_3533;
  wire [11:0]mul_ln1352_4_fu_1694_p2;
  wire [11:0]mul_ln1352_5_fu_1707_p2;
  wire [11:0]mul_ln1352_6_fu_1726_p2;
  wire [11:0]mul_ln1352_6_reg_3543;
  wire [11:0]mul_ln1352_7_fu_1735_p2;
  wire [11:0]mul_ln1352_8_fu_1748_p2;
  wire [11:0]mul_ln1352_9_fu_1767_p2;
  wire [11:0]mul_ln1352_9_reg_3553;
  wire [11:0]mul_ln1352_fu_1616_p2;
  wire [11:0]mul_ln1352_reg_3523;
  wire [23:0]mux_3_0;
  wire [31:0]nf_assign_fu_262;
  wire \nf_assign_fu_262[0]_i_1_n_1 ;
  wire \nf_assign_fu_262[0]_rep_i_1__0_n_1 ;
  wire \nf_assign_fu_262[0]_rep_i_1__1_n_1 ;
  wire \nf_assign_fu_262[0]_rep_i_1_n_1 ;
  wire \nf_assign_fu_262[31]_i_1_n_1 ;
  wire \nf_assign_fu_262[31]_i_2_n_1 ;
  wire \nf_assign_fu_262[4]_i_1_n_1 ;
  wire \nf_assign_fu_262[4]_i_2_n_1 ;
  wire \nf_assign_fu_262[4]_i_3_n_1 ;
  wire \nf_assign_fu_262[4]_i_4_n_1 ;
  wire \nf_assign_fu_262[4]_i_5_n_1 ;
  wire \nf_assign_fu_262_reg[0]_rep__0_n_1 ;
  wire \nf_assign_fu_262_reg[0]_rep__1_n_1 ;
  wire \nf_assign_fu_262_reg[0]_rep_n_1 ;
  wire \nf_assign_fu_262_reg[12]_i_1_n_1 ;
  wire \nf_assign_fu_262_reg[12]_i_1_n_2 ;
  wire \nf_assign_fu_262_reg[12]_i_1_n_3 ;
  wire \nf_assign_fu_262_reg[12]_i_1_n_4 ;
  wire \nf_assign_fu_262_reg[16]_i_1_n_1 ;
  wire \nf_assign_fu_262_reg[16]_i_1_n_2 ;
  wire \nf_assign_fu_262_reg[16]_i_1_n_3 ;
  wire \nf_assign_fu_262_reg[16]_i_1_n_4 ;
  wire \nf_assign_fu_262_reg[1]_rep__0_n_1 ;
  wire \nf_assign_fu_262_reg[1]_rep_n_1 ;
  wire \nf_assign_fu_262_reg[20]_i_1_n_1 ;
  wire \nf_assign_fu_262_reg[20]_i_1_n_2 ;
  wire \nf_assign_fu_262_reg[20]_i_1_n_3 ;
  wire \nf_assign_fu_262_reg[20]_i_1_n_4 ;
  wire \nf_assign_fu_262_reg[24]_i_1_n_1 ;
  wire \nf_assign_fu_262_reg[24]_i_1_n_2 ;
  wire \nf_assign_fu_262_reg[24]_i_1_n_3 ;
  wire \nf_assign_fu_262_reg[24]_i_1_n_4 ;
  wire \nf_assign_fu_262_reg[28]_i_1_n_1 ;
  wire \nf_assign_fu_262_reg[28]_i_1_n_2 ;
  wire \nf_assign_fu_262_reg[28]_i_1_n_3 ;
  wire \nf_assign_fu_262_reg[28]_i_1_n_4 ;
  wire \nf_assign_fu_262_reg[2]_rep__0_n_1 ;
  wire \nf_assign_fu_262_reg[2]_rep_n_1 ;
  wire \nf_assign_fu_262_reg[31]_i_3_n_3 ;
  wire \nf_assign_fu_262_reg[31]_i_3_n_4 ;
  wire \nf_assign_fu_262_reg[3]_i_1_n_1 ;
  wire \nf_assign_fu_262_reg[3]_i_1_n_2 ;
  wire \nf_assign_fu_262_reg[3]_i_1_n_3 ;
  wire \nf_assign_fu_262_reg[3]_i_1_n_4 ;
  wire \nf_assign_fu_262_reg[3]_rep__0_n_1 ;
  wire \nf_assign_fu_262_reg[3]_rep_n_1 ;
  wire \nf_assign_fu_262_reg[8]_i_1_n_1 ;
  wire \nf_assign_fu_262_reg[8]_i_1_n_2 ;
  wire \nf_assign_fu_262_reg[8]_i_1_n_3 ;
  wire \nf_assign_fu_262_reg[8]_i_1_n_4 ;
  wire [31:1]nf_fu_1868_p2;
  wire \odata[0]_i_2_n_1 ;
  wire \odata[10]_i_2_n_1 ;
  wire \odata[10]_i_3_n_1 ;
  wire \odata[10]_i_4_n_1 ;
  wire \odata[12]_i_2_n_1 ;
  wire \odata[13]_i_2_n_1 ;
  wire \odata[13]_i_3_n_1 ;
  wire \odata[13]_i_4_n_1 ;
  wire \odata[13]_i_5_n_1 ;
  wire \odata[14]_i_10_n_1 ;
  wire \odata[14]_i_2_n_1 ;
  wire \odata[14]_i_3_n_1 ;
  wire \odata[14]_i_4_n_1 ;
  wire \odata[14]_i_5_n_1 ;
  wire \odata[14]_i_6_n_1 ;
  wire \odata[14]_i_7_n_1 ;
  wire \odata[14]_i_8_n_1 ;
  wire \odata[14]_i_9_n_1 ;
  wire \odata[1]_i_2_n_1 ;
  wire \odata[1]_i_3_n_1 ;
  wire \odata[1]_i_4_n_1 ;
  wire \odata[1]_i_5_n_1 ;
  wire \odata[2]_i_10_n_1 ;
  wire \odata[2]_i_2_n_1 ;
  wire \odata[2]_i_3_n_1 ;
  wire \odata[2]_i_4_n_1 ;
  wire \odata[2]_i_5_n_1 ;
  wire \odata[2]_i_6_n_1 ;
  wire \odata[2]_i_7_n_1 ;
  wire \odata[2]_i_8_n_1 ;
  wire \odata[2]_i_9_n_1 ;
  wire \odata[4]_i_2_n_1 ;
  wire \odata[5]_i_2_n_1 ;
  wire \odata[5]_i_3_n_1 ;
  wire \odata[5]_i_4_n_1 ;
  wire \odata[5]_i_5_n_1 ;
  wire \odata[6]_i_10_n_1 ;
  wire \odata[6]_i_2_n_1 ;
  wire \odata[6]_i_3_n_1 ;
  wire \odata[6]_i_4_n_1 ;
  wire \odata[6]_i_5_n_1 ;
  wire \odata[6]_i_6_n_1 ;
  wire \odata[6]_i_7_n_1 ;
  wire \odata[6]_i_8_n_1 ;
  wire \odata[6]_i_9_n_1 ;
  wire \odata[8]_i_3_n_1 ;
  wire \odata[8]_i_4_n_1 ;
  wire \odata_reg[0] ;
  wire [11:0]\odata_reg[16] ;
  wire \odata_reg[24] ;
  wire \odata_reg[48] ;
  wire out_V_V_TREADY;
  wire out_V_V_TREADY_0;
  wire p_14_in;
  wire [3:0]p_Result_1_0_1_reg_3464;
  wire [3:0]p_Result_1_0_2_reg_3469;
  wire [3:0]p_Result_1_1_1_reg_3479;
  wire [3:0]p_Result_1_1_2_reg_3484;
  wire [3:0]p_Result_1_1_reg_3474;
  wire [3:0]p_Result_1_2_1_reg_3494;
  wire [3:0]p_Result_1_2_2_reg_3499;
  wire [3:0]p_Result_1_2_reg_3489;
  wire [3:0]p_Result_1_3_1_reg_3509;
  wire [3:0]p_Result_1_3_2_reg_3514;
  wire [3:0]p_Result_1_3_reg_3504;
  wire [13:2]q0;
  wire [24:0]\q0_reg[2] ;
  wire [48:0]\q0_reg[2]_0 ;
  wire [13:13]select_ln271_1_fu_1912_p3;
  wire [13:13]select_ln271_2_fu_1919_p3;
  wire [13:13]select_ln271_3_fu_1926_p3;
  wire [13:13]select_ln271_fu_1905_p3;
  wire [7:0]sext_ln215_1_fu_1612_p1;
  wire [7:0]sext_ln215_3_fu_1635_p1;
  wire [7:0]sext_ln215_5_fu_1662_p1;
  wire sf_1_fu_258;
  wire sf_1_fu_2580;
  wire [3:0]sf_1_fu_258_reg;
  wire \sf_1_fu_258_reg[0]_i_3_n_1 ;
  wire \sf_1_fu_258_reg[0]_i_3_n_2 ;
  wire \sf_1_fu_258_reg[0]_i_3_n_3 ;
  wire \sf_1_fu_258_reg[0]_i_3_n_4 ;
  wire \sf_1_fu_258_reg[0]_i_3_n_5 ;
  wire \sf_1_fu_258_reg[0]_i_3_n_6 ;
  wire \sf_1_fu_258_reg[0]_i_3_n_7 ;
  wire \sf_1_fu_258_reg[0]_i_3_n_8 ;
  wire \sf_1_fu_258_reg[12]_i_1_n_1 ;
  wire \sf_1_fu_258_reg[12]_i_1_n_2 ;
  wire \sf_1_fu_258_reg[12]_i_1_n_3 ;
  wire \sf_1_fu_258_reg[12]_i_1_n_4 ;
  wire \sf_1_fu_258_reg[12]_i_1_n_5 ;
  wire \sf_1_fu_258_reg[12]_i_1_n_6 ;
  wire \sf_1_fu_258_reg[12]_i_1_n_7 ;
  wire \sf_1_fu_258_reg[12]_i_1_n_8 ;
  wire \sf_1_fu_258_reg[16]_i_1_n_1 ;
  wire \sf_1_fu_258_reg[16]_i_1_n_2 ;
  wire \sf_1_fu_258_reg[16]_i_1_n_3 ;
  wire \sf_1_fu_258_reg[16]_i_1_n_4 ;
  wire \sf_1_fu_258_reg[16]_i_1_n_5 ;
  wire \sf_1_fu_258_reg[16]_i_1_n_6 ;
  wire \sf_1_fu_258_reg[16]_i_1_n_7 ;
  wire \sf_1_fu_258_reg[16]_i_1_n_8 ;
  wire \sf_1_fu_258_reg[20]_i_1_n_1 ;
  wire \sf_1_fu_258_reg[20]_i_1_n_2 ;
  wire \sf_1_fu_258_reg[20]_i_1_n_3 ;
  wire \sf_1_fu_258_reg[20]_i_1_n_4 ;
  wire \sf_1_fu_258_reg[20]_i_1_n_5 ;
  wire \sf_1_fu_258_reg[20]_i_1_n_6 ;
  wire \sf_1_fu_258_reg[20]_i_1_n_7 ;
  wire \sf_1_fu_258_reg[20]_i_1_n_8 ;
  wire \sf_1_fu_258_reg[24]_i_1_n_1 ;
  wire \sf_1_fu_258_reg[24]_i_1_n_2 ;
  wire \sf_1_fu_258_reg[24]_i_1_n_3 ;
  wire \sf_1_fu_258_reg[24]_i_1_n_4 ;
  wire \sf_1_fu_258_reg[24]_i_1_n_5 ;
  wire \sf_1_fu_258_reg[24]_i_1_n_6 ;
  wire \sf_1_fu_258_reg[24]_i_1_n_7 ;
  wire \sf_1_fu_258_reg[24]_i_1_n_8 ;
  wire \sf_1_fu_258_reg[28]_i_1_n_2 ;
  wire \sf_1_fu_258_reg[28]_i_1_n_3 ;
  wire \sf_1_fu_258_reg[28]_i_1_n_4 ;
  wire \sf_1_fu_258_reg[28]_i_1_n_5 ;
  wire \sf_1_fu_258_reg[28]_i_1_n_6 ;
  wire \sf_1_fu_258_reg[28]_i_1_n_7 ;
  wire \sf_1_fu_258_reg[28]_i_1_n_8 ;
  wire \sf_1_fu_258_reg[4]_i_1_n_1 ;
  wire \sf_1_fu_258_reg[4]_i_1_n_2 ;
  wire \sf_1_fu_258_reg[4]_i_1_n_3 ;
  wire \sf_1_fu_258_reg[4]_i_1_n_4 ;
  wire \sf_1_fu_258_reg[4]_i_1_n_5 ;
  wire \sf_1_fu_258_reg[4]_i_1_n_6 ;
  wire \sf_1_fu_258_reg[4]_i_1_n_7 ;
  wire \sf_1_fu_258_reg[4]_i_1_n_8 ;
  wire \sf_1_fu_258_reg[8]_i_1_n_1 ;
  wire \sf_1_fu_258_reg[8]_i_1_n_2 ;
  wire \sf_1_fu_258_reg[8]_i_1_n_3 ;
  wire \sf_1_fu_258_reg[8]_i_1_n_4 ;
  wire \sf_1_fu_258_reg[8]_i_1_n_5 ;
  wire \sf_1_fu_258_reg[8]_i_1_n_6 ;
  wire \sf_1_fu_258_reg[8]_i_1_n_7 ;
  wire \sf_1_fu_258_reg[8]_i_1_n_8 ;
  wire [31:4]sf_1_fu_258_reg__0;
  wire [31:0]sf_fu_1588_p2;
  wire threshs_m_thresholds_10_U_n_2;
  wire threshs_m_thresholds_10_U_n_3;
  wire threshs_m_thresholds_10_ce0;
  wire threshs_m_thresholds_11_U_n_1;
  wire threshs_m_thresholds_11_U_n_2;
  wire threshs_m_thresholds_11_U_n_3;
  wire threshs_m_thresholds_11_U_n_4;
  wire threshs_m_thresholds_11_U_n_5;
  wire threshs_m_thresholds_11_U_n_6;
  wire threshs_m_thresholds_12_U_n_1;
  wire threshs_m_thresholds_12_U_n_10;
  wire threshs_m_thresholds_12_U_n_11;
  wire threshs_m_thresholds_12_U_n_12;
  wire threshs_m_thresholds_12_U_n_13;
  wire threshs_m_thresholds_12_U_n_14;
  wire threshs_m_thresholds_12_U_n_15;
  wire threshs_m_thresholds_12_U_n_16;
  wire threshs_m_thresholds_12_U_n_17;
  wire threshs_m_thresholds_12_U_n_18;
  wire threshs_m_thresholds_12_U_n_19;
  wire threshs_m_thresholds_12_U_n_2;
  wire threshs_m_thresholds_12_U_n_20;
  wire threshs_m_thresholds_12_U_n_21;
  wire threshs_m_thresholds_12_U_n_22;
  wire threshs_m_thresholds_12_U_n_23;
  wire threshs_m_thresholds_12_U_n_24;
  wire threshs_m_thresholds_12_U_n_3;
  wire threshs_m_thresholds_12_U_n_4;
  wire threshs_m_thresholds_12_U_n_5;
  wire threshs_m_thresholds_12_U_n_7;
  wire threshs_m_thresholds_12_U_n_8;
  wire threshs_m_thresholds_12_U_n_9;
  wire threshs_m_thresholds_13_U_n_1;
  wire threshs_m_thresholds_13_U_n_10;
  wire threshs_m_thresholds_13_U_n_11;
  wire threshs_m_thresholds_13_U_n_12;
  wire threshs_m_thresholds_13_U_n_13;
  wire threshs_m_thresholds_13_U_n_2;
  wire threshs_m_thresholds_13_U_n_3;
  wire threshs_m_thresholds_13_U_n_4;
  wire threshs_m_thresholds_13_U_n_6;
  wire threshs_m_thresholds_13_U_n_7;
  wire threshs_m_thresholds_13_U_n_8;
  wire threshs_m_thresholds_13_U_n_9;
  wire threshs_m_thresholds_19_U_n_1;
  wire threshs_m_thresholds_19_U_n_13;
  wire threshs_m_thresholds_19_U_n_14;
  wire threshs_m_thresholds_19_U_n_15;
  wire threshs_m_thresholds_19_U_n_16;
  wire threshs_m_thresholds_19_U_n_17;
  wire threshs_m_thresholds_19_U_n_18;
  wire threshs_m_thresholds_19_U_n_19;
  wire threshs_m_thresholds_19_U_n_2;
  wire threshs_m_thresholds_19_U_n_20;
  wire threshs_m_thresholds_19_U_n_21;
  wire threshs_m_thresholds_19_U_n_22;
  wire threshs_m_thresholds_19_U_n_23;
  wire threshs_m_thresholds_19_U_n_24;
  wire threshs_m_thresholds_19_U_n_25;
  wire threshs_m_thresholds_19_U_n_26;
  wire threshs_m_thresholds_19_U_n_3;
  wire threshs_m_thresholds_19_U_n_4;
  wire threshs_m_thresholds_1_U_n_1;
  wire threshs_m_thresholds_1_U_n_10;
  wire threshs_m_thresholds_1_U_n_12;
  wire threshs_m_thresholds_1_U_n_13;
  wire threshs_m_thresholds_1_U_n_14;
  wire threshs_m_thresholds_1_U_n_15;
  wire threshs_m_thresholds_1_U_n_16;
  wire threshs_m_thresholds_1_U_n_17;
  wire threshs_m_thresholds_1_U_n_18;
  wire threshs_m_thresholds_1_U_n_19;
  wire threshs_m_thresholds_1_U_n_2;
  wire threshs_m_thresholds_1_U_n_20;
  wire threshs_m_thresholds_1_U_n_3;
  wire threshs_m_thresholds_1_U_n_4;
  wire threshs_m_thresholds_1_U_n_5;
  wire threshs_m_thresholds_1_U_n_6;
  wire threshs_m_thresholds_1_U_n_7;
  wire threshs_m_thresholds_1_U_n_8;
  wire threshs_m_thresholds_1_U_n_9;
  wire threshs_m_thresholds_20_U_n_1;
  wire threshs_m_thresholds_20_U_n_2;
  wire threshs_m_thresholds_20_U_n_3;
  wire threshs_m_thresholds_20_U_n_4;
  wire threshs_m_thresholds_20_U_n_5;
  wire threshs_m_thresholds_20_U_n_6;
  wire threshs_m_thresholds_20_U_n_7;
  wire threshs_m_thresholds_21_U_n_1;
  wire threshs_m_thresholds_21_U_n_2;
  wire threshs_m_thresholds_23_U_n_1;
  wire threshs_m_thresholds_23_U_n_10;
  wire threshs_m_thresholds_23_U_n_11;
  wire threshs_m_thresholds_23_U_n_12;
  wire threshs_m_thresholds_23_U_n_13;
  wire threshs_m_thresholds_23_U_n_14;
  wire threshs_m_thresholds_23_U_n_15;
  wire threshs_m_thresholds_23_U_n_16;
  wire threshs_m_thresholds_23_U_n_17;
  wire threshs_m_thresholds_23_U_n_18;
  wire threshs_m_thresholds_23_U_n_19;
  wire threshs_m_thresholds_23_U_n_2;
  wire threshs_m_thresholds_23_U_n_20;
  wire threshs_m_thresholds_23_U_n_21;
  wire threshs_m_thresholds_23_U_n_22;
  wire threshs_m_thresholds_23_U_n_23;
  wire threshs_m_thresholds_23_U_n_24;
  wire threshs_m_thresholds_23_U_n_3;
  wire threshs_m_thresholds_23_U_n_4;
  wire threshs_m_thresholds_23_U_n_7;
  wire threshs_m_thresholds_23_U_n_8;
  wire threshs_m_thresholds_23_U_n_9;
  wire threshs_m_thresholds_26_U_n_1;
  wire threshs_m_thresholds_26_U_n_2;
  wire threshs_m_thresholds_27_U_n_1;
  wire threshs_m_thresholds_27_U_n_2;
  wire threshs_m_thresholds_27_U_n_3;
  wire threshs_m_thresholds_27_U_n_4;
  wire threshs_m_thresholds_27_U_n_6;
  wire threshs_m_thresholds_28_U_n_1;
  wire threshs_m_thresholds_28_U_n_11;
  wire threshs_m_thresholds_28_U_n_12;
  wire threshs_m_thresholds_28_U_n_14;
  wire threshs_m_thresholds_28_U_n_15;
  wire threshs_m_thresholds_28_U_n_16;
  wire threshs_m_thresholds_28_U_n_2;
  wire threshs_m_thresholds_28_U_n_3;
  wire threshs_m_thresholds_28_U_n_4;
  wire threshs_m_thresholds_28_U_n_5;
  wire threshs_m_thresholds_28_U_n_6;
  wire threshs_m_thresholds_28_U_n_7;
  wire threshs_m_thresholds_28_U_n_8;
  wire threshs_m_thresholds_28_U_n_9;
  wire threshs_m_thresholds_29_U_n_1;
  wire threshs_m_thresholds_29_U_n_10;
  wire threshs_m_thresholds_29_U_n_11;
  wire threshs_m_thresholds_29_U_n_12;
  wire threshs_m_thresholds_29_U_n_13;
  wire threshs_m_thresholds_29_U_n_14;
  wire threshs_m_thresholds_29_U_n_15;
  wire threshs_m_thresholds_29_U_n_16;
  wire threshs_m_thresholds_29_U_n_17;
  wire threshs_m_thresholds_29_U_n_18;
  wire threshs_m_thresholds_29_U_n_2;
  wire threshs_m_thresholds_29_U_n_3;
  wire threshs_m_thresholds_29_U_n_7;
  wire threshs_m_thresholds_29_U_n_8;
  wire threshs_m_thresholds_29_U_n_9;
  wire threshs_m_thresholds_2_U_n_1;
  wire threshs_m_thresholds_2_U_n_10;
  wire threshs_m_thresholds_2_U_n_11;
  wire threshs_m_thresholds_2_U_n_12;
  wire threshs_m_thresholds_2_U_n_16;
  wire threshs_m_thresholds_2_U_n_19;
  wire threshs_m_thresholds_2_U_n_2;
  wire threshs_m_thresholds_2_U_n_20;
  wire threshs_m_thresholds_2_U_n_21;
  wire threshs_m_thresholds_2_U_n_22;
  wire threshs_m_thresholds_2_U_n_23;
  wire threshs_m_thresholds_2_U_n_24;
  wire threshs_m_thresholds_2_U_n_25;
  wire threshs_m_thresholds_2_U_n_26;
  wire threshs_m_thresholds_2_U_n_27;
  wire threshs_m_thresholds_2_U_n_28;
  wire threshs_m_thresholds_2_U_n_29;
  wire threshs_m_thresholds_2_U_n_3;
  wire threshs_m_thresholds_2_U_n_30;
  wire threshs_m_thresholds_2_U_n_31;
  wire threshs_m_thresholds_2_U_n_32;
  wire threshs_m_thresholds_2_U_n_33;
  wire threshs_m_thresholds_2_U_n_34;
  wire threshs_m_thresholds_2_U_n_35;
  wire threshs_m_thresholds_2_U_n_36;
  wire threshs_m_thresholds_2_U_n_37;
  wire threshs_m_thresholds_2_U_n_38;
  wire threshs_m_thresholds_2_U_n_39;
  wire threshs_m_thresholds_2_U_n_4;
  wire threshs_m_thresholds_2_U_n_40;
  wire threshs_m_thresholds_2_U_n_41;
  wire threshs_m_thresholds_2_U_n_42;
  wire threshs_m_thresholds_2_U_n_43;
  wire threshs_m_thresholds_2_U_n_44;
  wire threshs_m_thresholds_2_U_n_5;
  wire threshs_m_thresholds_2_U_n_6;
  wire threshs_m_thresholds_2_U_n_7;
  wire threshs_m_thresholds_2_U_n_8;
  wire threshs_m_thresholds_2_U_n_9;
  wire threshs_m_thresholds_30_U_n_1;
  wire threshs_m_thresholds_30_U_n_10;
  wire threshs_m_thresholds_30_U_n_11;
  wire threshs_m_thresholds_30_U_n_12;
  wire threshs_m_thresholds_30_U_n_13;
  wire threshs_m_thresholds_30_U_n_14;
  wire threshs_m_thresholds_30_U_n_15;
  wire threshs_m_thresholds_30_U_n_16;
  wire threshs_m_thresholds_30_U_n_17;
  wire threshs_m_thresholds_30_U_n_18;
  wire threshs_m_thresholds_30_U_n_19;
  wire threshs_m_thresholds_30_U_n_2;
  wire threshs_m_thresholds_30_U_n_20;
  wire threshs_m_thresholds_30_U_n_21;
  wire threshs_m_thresholds_30_U_n_22;
  wire threshs_m_thresholds_30_U_n_23;
  wire threshs_m_thresholds_30_U_n_24;
  wire threshs_m_thresholds_30_U_n_25;
  wire threshs_m_thresholds_30_U_n_26;
  wire threshs_m_thresholds_30_U_n_27;
  wire threshs_m_thresholds_30_U_n_28;
  wire threshs_m_thresholds_30_U_n_29;
  wire threshs_m_thresholds_30_U_n_3;
  wire threshs_m_thresholds_30_U_n_30;
  wire threshs_m_thresholds_30_U_n_4;
  wire threshs_m_thresholds_30_U_n_5;
  wire threshs_m_thresholds_30_U_n_6;
  wire threshs_m_thresholds_30_U_n_9;
  wire threshs_m_thresholds_31_U_n_1;
  wire threshs_m_thresholds_31_U_n_10;
  wire threshs_m_thresholds_31_U_n_11;
  wire threshs_m_thresholds_31_U_n_12;
  wire threshs_m_thresholds_31_U_n_2;
  wire threshs_m_thresholds_31_U_n_3;
  wire threshs_m_thresholds_31_U_n_4;
  wire threshs_m_thresholds_31_U_n_5;
  wire threshs_m_thresholds_31_U_n_6;
  wire threshs_m_thresholds_31_U_n_7;
  wire threshs_m_thresholds_31_U_n_8;
  wire threshs_m_thresholds_31_U_n_9;
  wire threshs_m_thresholds_32_U_n_2;
  wire threshs_m_thresholds_33_U_n_1;
  wire threshs_m_thresholds_33_U_n_10;
  wire threshs_m_thresholds_33_U_n_11;
  wire threshs_m_thresholds_33_U_n_12;
  wire threshs_m_thresholds_33_U_n_13;
  wire threshs_m_thresholds_33_U_n_2;
  wire threshs_m_thresholds_33_U_n_3;
  wire threshs_m_thresholds_33_U_n_5;
  wire threshs_m_thresholds_33_U_n_6;
  wire threshs_m_thresholds_33_U_n_7;
  wire threshs_m_thresholds_33_U_n_8;
  wire threshs_m_thresholds_33_U_n_9;
  wire threshs_m_thresholds_34_U_n_1;
  wire threshs_m_thresholds_34_U_n_10;
  wire threshs_m_thresholds_34_U_n_11;
  wire threshs_m_thresholds_34_U_n_12;
  wire threshs_m_thresholds_34_U_n_13;
  wire threshs_m_thresholds_34_U_n_14;
  wire threshs_m_thresholds_34_U_n_15;
  wire threshs_m_thresholds_34_U_n_16;
  wire threshs_m_thresholds_34_U_n_17;
  wire threshs_m_thresholds_34_U_n_18;
  wire threshs_m_thresholds_34_U_n_2;
  wire threshs_m_thresholds_34_U_n_3;
  wire threshs_m_thresholds_34_U_n_4;
  wire threshs_m_thresholds_34_U_n_5;
  wire threshs_m_thresholds_34_U_n_6;
  wire threshs_m_thresholds_34_U_n_8;
  wire threshs_m_thresholds_34_U_n_9;
  wire threshs_m_thresholds_35_U_n_1;
  wire threshs_m_thresholds_35_U_n_2;
  wire threshs_m_thresholds_35_U_n_4;
  wire threshs_m_thresholds_36_U_n_1;
  wire threshs_m_thresholds_36_U_n_2;
  wire threshs_m_thresholds_36_U_n_3;
  wire threshs_m_thresholds_36_U_n_4;
  wire threshs_m_thresholds_36_U_n_5;
  wire threshs_m_thresholds_36_U_n_6;
  wire threshs_m_thresholds_36_U_n_7;
  wire threshs_m_thresholds_37_U_n_1;
  wire threshs_m_thresholds_37_U_n_10;
  wire threshs_m_thresholds_37_U_n_11;
  wire threshs_m_thresholds_37_U_n_12;
  wire threshs_m_thresholds_37_U_n_13;
  wire threshs_m_thresholds_37_U_n_2;
  wire threshs_m_thresholds_37_U_n_3;
  wire threshs_m_thresholds_37_U_n_4;
  wire threshs_m_thresholds_37_U_n_5;
  wire threshs_m_thresholds_37_U_n_6;
  wire threshs_m_thresholds_37_U_n_7;
  wire threshs_m_thresholds_37_U_n_8;
  wire threshs_m_thresholds_37_U_n_9;
  wire threshs_m_thresholds_38_U_n_1;
  wire threshs_m_thresholds_38_U_n_2;
  wire threshs_m_thresholds_39_U_n_1;
  wire threshs_m_thresholds_40_U_n_1;
  wire threshs_m_thresholds_40_U_n_10;
  wire threshs_m_thresholds_40_U_n_2;
  wire threshs_m_thresholds_40_U_n_3;
  wire threshs_m_thresholds_40_U_n_5;
  wire threshs_m_thresholds_40_U_n_6;
  wire threshs_m_thresholds_40_U_n_7;
  wire threshs_m_thresholds_40_U_n_8;
  wire threshs_m_thresholds_40_U_n_9;
  wire threshs_m_thresholds_41_U_n_2;
  wire threshs_m_thresholds_41_U_n_3;
  wire threshs_m_thresholds_41_U_n_4;
  wire threshs_m_thresholds_41_U_n_5;
  wire threshs_m_thresholds_42_U_n_1;
  wire threshs_m_thresholds_42_U_n_10;
  wire threshs_m_thresholds_42_U_n_11;
  wire threshs_m_thresholds_42_U_n_12;
  wire threshs_m_thresholds_42_U_n_2;
  wire threshs_m_thresholds_42_U_n_3;
  wire threshs_m_thresholds_42_U_n_4;
  wire threshs_m_thresholds_42_U_n_6;
  wire threshs_m_thresholds_42_U_n_7;
  wire threshs_m_thresholds_42_U_n_8;
  wire threshs_m_thresholds_42_U_n_9;
  wire threshs_m_thresholds_43_U_n_1;
  wire threshs_m_thresholds_43_U_n_2;
  wire threshs_m_thresholds_43_U_n_3;
  wire threshs_m_thresholds_43_U_n_4;
  wire threshs_m_thresholds_43_U_n_5;
  wire threshs_m_thresholds_43_U_n_6;
  wire threshs_m_thresholds_43_U_n_7;
  wire threshs_m_thresholds_43_U_n_8;
  wire threshs_m_thresholds_43_U_n_9;
  wire threshs_m_thresholds_44_U_n_10;
  wire threshs_m_thresholds_44_U_n_11;
  wire threshs_m_thresholds_44_U_n_12;
  wire threshs_m_thresholds_44_U_n_13;
  wire threshs_m_thresholds_44_U_n_15;
  wire threshs_m_thresholds_44_U_n_16;
  wire threshs_m_thresholds_44_U_n_17;
  wire threshs_m_thresholds_44_U_n_18;
  wire threshs_m_thresholds_44_U_n_19;
  wire threshs_m_thresholds_44_U_n_2;
  wire threshs_m_thresholds_44_U_n_20;
  wire threshs_m_thresholds_44_U_n_21;
  wire threshs_m_thresholds_44_U_n_22;
  wire threshs_m_thresholds_44_U_n_25;
  wire threshs_m_thresholds_44_U_n_26;
  wire threshs_m_thresholds_44_U_n_3;
  wire threshs_m_thresholds_44_U_n_32;
  wire threshs_m_thresholds_44_U_n_33;
  wire threshs_m_thresholds_44_U_n_34;
  wire threshs_m_thresholds_44_U_n_35;
  wire threshs_m_thresholds_44_U_n_36;
  wire threshs_m_thresholds_44_U_n_37;
  wire threshs_m_thresholds_44_U_n_38;
  wire threshs_m_thresholds_44_U_n_39;
  wire threshs_m_thresholds_44_U_n_4;
  wire threshs_m_thresholds_44_U_n_40;
  wire threshs_m_thresholds_44_U_n_41;
  wire threshs_m_thresholds_44_U_n_42;
  wire threshs_m_thresholds_44_U_n_43;
  wire threshs_m_thresholds_44_U_n_44;
  wire threshs_m_thresholds_44_U_n_45;
  wire threshs_m_thresholds_44_U_n_46;
  wire threshs_m_thresholds_44_U_n_47;
  wire threshs_m_thresholds_44_U_n_48;
  wire threshs_m_thresholds_44_U_n_49;
  wire threshs_m_thresholds_44_U_n_5;
  wire threshs_m_thresholds_44_U_n_6;
  wire threshs_m_thresholds_44_U_n_7;
  wire threshs_m_thresholds_44_U_n_8;
  wire threshs_m_thresholds_44_U_n_9;
  wire threshs_m_thresholds_45_U_n_1;
  wire threshs_m_thresholds_45_U_n_2;
  wire threshs_m_thresholds_45_U_n_3;
  wire threshs_m_thresholds_45_U_n_4;
  wire threshs_m_thresholds_45_U_n_5;
  wire threshs_m_thresholds_46_U_n_1;
  wire threshs_m_thresholds_46_U_n_2;
  wire threshs_m_thresholds_46_U_n_3;
  wire threshs_m_thresholds_46_U_n_4;
  wire threshs_m_thresholds_46_U_n_5;
  wire threshs_m_thresholds_47_U_n_1;
  wire threshs_m_thresholds_47_U_n_2;
  wire threshs_m_thresholds_47_U_n_3;
  wire threshs_m_thresholds_48_U_n_1;
  wire threshs_m_thresholds_48_U_n_2;
  wire threshs_m_thresholds_49_U_n_1;
  wire threshs_m_thresholds_4_U_n_1;
  wire threshs_m_thresholds_50_U_n_2;
  wire threshs_m_thresholds_50_U_n_3;
  wire threshs_m_thresholds_51_U_n_1;
  wire threshs_m_thresholds_51_U_n_2;
  wire threshs_m_thresholds_51_U_n_4;
  wire threshs_m_thresholds_51_U_n_5;
  wire threshs_m_thresholds_52_U_n_1;
  wire threshs_m_thresholds_52_U_n_3;
  wire threshs_m_thresholds_52_U_n_4;
  wire threshs_m_thresholds_52_U_n_5;
  wire threshs_m_thresholds_52_U_n_6;
  wire threshs_m_thresholds_53_U_n_1;
  wire threshs_m_thresholds_54_U_n_1;
  wire threshs_m_thresholds_55_U_n_10;
  wire threshs_m_thresholds_55_U_n_11;
  wire threshs_m_thresholds_55_U_n_12;
  wire threshs_m_thresholds_55_U_n_13;
  wire threshs_m_thresholds_55_U_n_14;
  wire threshs_m_thresholds_55_U_n_15;
  wire threshs_m_thresholds_55_U_n_16;
  wire threshs_m_thresholds_55_U_n_17;
  wire threshs_m_thresholds_55_U_n_18;
  wire threshs_m_thresholds_55_U_n_19;
  wire threshs_m_thresholds_55_U_n_20;
  wire threshs_m_thresholds_55_U_n_21;
  wire threshs_m_thresholds_55_U_n_22;
  wire threshs_m_thresholds_55_U_n_23;
  wire threshs_m_thresholds_55_U_n_24;
  wire threshs_m_thresholds_55_U_n_8;
  wire threshs_m_thresholds_5_U_n_1;
  wire threshs_m_thresholds_5_U_n_2;
  wire threshs_m_thresholds_5_U_n_4;
  wire threshs_m_thresholds_5_U_n_5;
  wire threshs_m_thresholds_5_U_n_6;
  wire threshs_m_thresholds_6_U_n_1;
  wire threshs_m_thresholds_6_U_n_10;
  wire threshs_m_thresholds_6_U_n_2;
  wire threshs_m_thresholds_6_U_n_3;
  wire threshs_m_thresholds_6_U_n_5;
  wire threshs_m_thresholds_6_U_n_6;
  wire threshs_m_thresholds_6_U_n_7;
  wire threshs_m_thresholds_6_U_n_8;
  wire threshs_m_thresholds_6_U_n_9;
  wire threshs_m_thresholds_7_U_n_1;
  wire threshs_m_thresholds_7_U_n_2;
  wire threshs_m_thresholds_7_U_n_3;
  wire threshs_m_thresholds_7_U_n_4;
  wire threshs_m_thresholds_7_U_n_5;
  wire threshs_m_thresholds_7_U_n_6;
  wire threshs_m_thresholds_8_U_n_1;
  wire threshs_m_thresholds_8_U_n_3;
  wire threshs_m_thresholds_9_U_n_1;
  wire threshs_m_thresholds_9_U_n_10;
  wire threshs_m_thresholds_9_U_n_11;
  wire threshs_m_thresholds_9_U_n_12;
  wire threshs_m_thresholds_9_U_n_13;
  wire threshs_m_thresholds_9_U_n_14;
  wire threshs_m_thresholds_9_U_n_2;
  wire threshs_m_thresholds_9_U_n_3;
  wire threshs_m_thresholds_9_U_n_4;
  wire threshs_m_thresholds_9_U_n_6;
  wire threshs_m_thresholds_9_U_n_7;
  wire threshs_m_thresholds_9_U_n_8;
  wire threshs_m_thresholds_9_U_n_9;
  wire threshs_m_thresholds_U_n_1;
  wire threshs_m_thresholds_U_n_10;
  wire threshs_m_thresholds_U_n_11;
  wire threshs_m_thresholds_U_n_12;
  wire threshs_m_thresholds_U_n_13;
  wire threshs_m_thresholds_U_n_14;
  wire threshs_m_thresholds_U_n_15;
  wire threshs_m_thresholds_U_n_16;
  wire threshs_m_thresholds_U_n_17;
  wire threshs_m_thresholds_U_n_18;
  wire threshs_m_thresholds_U_n_19;
  wire threshs_m_thresholds_U_n_2;
  wire threshs_m_thresholds_U_n_20;
  wire threshs_m_thresholds_U_n_21;
  wire threshs_m_thresholds_U_n_3;
  wire threshs_m_thresholds_U_n_4;
  wire threshs_m_thresholds_U_n_5;
  wire threshs_m_thresholds_U_n_6;
  wire threshs_m_thresholds_U_n_8;
  wire threshs_m_thresholds_U_n_9;
  wire [3:0]trunc_ln647_reg_3459;
  wire xor_ln899_21_fu_2175_p2;
  wire xor_ln899_21_reg_3948;
  wire xor_ln899_22_fu_2187_p2;
  wire xor_ln899_22_reg_3953;
  wire xor_ln899_23_fu_2199_p2;
  wire xor_ln899_23_reg_3958;
  wire xor_ln899_35_fu_2277_p2;
  wire xor_ln899_35_reg_4018;
  wire xor_ln899_36_fu_2289_p2;
  wire xor_ln899_36_reg_4023;
  wire xor_ln899_37_fu_2301_p2;
  wire xor_ln899_37_reg_4028;
  wire \xor_ln899_37_reg_4028[0]_i_17_n_1 ;
  wire xor_ln899_49_fu_2379_p2;
  wire xor_ln899_49_reg_4088;
  wire xor_ln899_50_fu_2391_p2;
  wire xor_ln899_50_reg_4093;
  wire xor_ln899_51_fu_2403_p2;
  wire xor_ln899_51_reg_4098;
  wire xor_ln899_7_fu_2073_p2;
  wire xor_ln899_7_reg_3878;
  wire xor_ln899_8_fu_2085_p2;
  wire xor_ln899_8_reg_3883;
  wire xor_ln899_9_fu_2097_p2;
  wire xor_ln899_9_reg_3888;
  wire [2:0]zext_ln700_26_fu_3089_p1;
  wire [3:3]\NLW_accu_V_0_0_0_fu_242_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_accu_V_0_1_0_fu_246_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_accu_V_0_2_0_fu_250_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_accu_V_0_3_0_fu_254_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_10_reg_3558_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_10_reg_3558_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_1_reg_3528_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_1_reg_3528_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_4_reg_3538_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_4_reg_3538_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_7_reg_3548_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_7_reg_3548_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_i_0_reg_1049_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_0_reg_1049_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_icmp_ln289_reg_3519_reg[0]_i_12_CO_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln289_reg_3519_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_nf_assign_fu_262_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_nf_assign_fu_262_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_sf_1_fu_258_reg[28]_i_1_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_5jm StreamingFCLayer_5jm_U1
       (.Q({\inputBuf_8_V_8_fu_294_reg_n_1_[23] ,\inputBuf_8_V_8_fu_294_reg_n_1_[22] ,\inputBuf_8_V_8_fu_294_reg_n_1_[21] ,\inputBuf_8_V_8_fu_294_reg_n_1_[20] ,\inputBuf_8_V_8_fu_294_reg_n_1_[19] ,\inputBuf_8_V_8_fu_294_reg_n_1_[18] ,\inputBuf_8_V_8_fu_294_reg_n_1_[17] ,\inputBuf_8_V_8_fu_294_reg_n_1_[16] ,\inputBuf_8_V_8_fu_294_reg_n_1_[15] ,\inputBuf_8_V_8_fu_294_reg_n_1_[14] ,\inputBuf_8_V_8_fu_294_reg_n_1_[13] ,\inputBuf_8_V_8_fu_294_reg_n_1_[12] ,\inputBuf_8_V_8_fu_294_reg_n_1_[11] ,\inputBuf_8_V_8_fu_294_reg_n_1_[10] ,\inputBuf_8_V_8_fu_294_reg_n_1_[9] ,\inputBuf_8_V_8_fu_294_reg_n_1_[8] ,\inputBuf_8_V_8_fu_294_reg_n_1_[7] ,\inputBuf_8_V_8_fu_294_reg_n_1_[6] ,\inputBuf_8_V_8_fu_294_reg_n_1_[5] ,\inputBuf_8_V_8_fu_294_reg_n_1_[4] ,\inputBuf_8_V_8_fu_294_reg_n_1_[3] ,\inputBuf_8_V_8_fu_294_reg_n_1_[2] ,\inputBuf_8_V_8_fu_294_reg_n_1_[1] ,\inputBuf_8_V_8_fu_294_reg_n_1_[0] }),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 ({\inputBuf_8_V_3_fu_290_reg_n_1_[23] ,\inputBuf_8_V_3_fu_290_reg_n_1_[22] ,\inputBuf_8_V_3_fu_290_reg_n_1_[21] ,\inputBuf_8_V_3_fu_290_reg_n_1_[20] ,\inputBuf_8_V_3_fu_290_reg_n_1_[19] ,\inputBuf_8_V_3_fu_290_reg_n_1_[18] ,\inputBuf_8_V_3_fu_290_reg_n_1_[17] ,\inputBuf_8_V_3_fu_290_reg_n_1_[16] ,\inputBuf_8_V_3_fu_290_reg_n_1_[15] ,\inputBuf_8_V_3_fu_290_reg_n_1_[14] ,\inputBuf_8_V_3_fu_290_reg_n_1_[13] ,\inputBuf_8_V_3_fu_290_reg_n_1_[12] ,\inputBuf_8_V_3_fu_290_reg_n_1_[11] ,\inputBuf_8_V_3_fu_290_reg_n_1_[10] ,\inputBuf_8_V_3_fu_290_reg_n_1_[9] ,\inputBuf_8_V_3_fu_290_reg_n_1_[8] ,\inputBuf_8_V_3_fu_290_reg_n_1_[7] ,\inputBuf_8_V_3_fu_290_reg_n_1_[6] ,\inputBuf_8_V_3_fu_290_reg_n_1_[5] ,\inputBuf_8_V_3_fu_290_reg_n_1_[4] ,\inputBuf_8_V_3_fu_290_reg_n_1_[3] ,\inputBuf_8_V_3_fu_290_reg_n_1_[2] ,\inputBuf_8_V_3_fu_290_reg_n_1_[1] ,\inputBuf_8_V_3_fu_290_reg_n_1_[0] }),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 ({\inputBuf_8_V_5_fu_286_reg_n_1_[23] ,\inputBuf_8_V_5_fu_286_reg_n_1_[22] ,\inputBuf_8_V_5_fu_286_reg_n_1_[21] ,\inputBuf_8_V_5_fu_286_reg_n_1_[20] ,\inputBuf_8_V_5_fu_286_reg_n_1_[19] ,\inputBuf_8_V_5_fu_286_reg_n_1_[18] ,\inputBuf_8_V_5_fu_286_reg_n_1_[17] ,\inputBuf_8_V_5_fu_286_reg_n_1_[16] ,\inputBuf_8_V_5_fu_286_reg_n_1_[15] ,\inputBuf_8_V_5_fu_286_reg_n_1_[14] ,\inputBuf_8_V_5_fu_286_reg_n_1_[13] ,\inputBuf_8_V_5_fu_286_reg_n_1_[12] ,\inputBuf_8_V_5_fu_286_reg_n_1_[11] ,\inputBuf_8_V_5_fu_286_reg_n_1_[10] ,\inputBuf_8_V_5_fu_286_reg_n_1_[9] ,\inputBuf_8_V_5_fu_286_reg_n_1_[8] ,\inputBuf_8_V_5_fu_286_reg_n_1_[7] ,\inputBuf_8_V_5_fu_286_reg_n_1_[6] ,\inputBuf_8_V_5_fu_286_reg_n_1_[5] ,\inputBuf_8_V_5_fu_286_reg_n_1_[4] ,\inputBuf_8_V_5_fu_286_reg_n_1_[3] ,\inputBuf_8_V_5_fu_286_reg_n_1_[2] ,\inputBuf_8_V_5_fu_286_reg_n_1_[1] ,\inputBuf_8_V_5_fu_286_reg_n_1_[0] }),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 ({\inputBuf_8_V_7_fu_282_reg_n_1_[23] ,\inputBuf_8_V_7_fu_282_reg_n_1_[22] ,\inputBuf_8_V_7_fu_282_reg_n_1_[21] ,\inputBuf_8_V_7_fu_282_reg_n_1_[20] ,\inputBuf_8_V_7_fu_282_reg_n_1_[19] ,\inputBuf_8_V_7_fu_282_reg_n_1_[18] ,\inputBuf_8_V_7_fu_282_reg_n_1_[17] ,\inputBuf_8_V_7_fu_282_reg_n_1_[16] ,\inputBuf_8_V_7_fu_282_reg_n_1_[15] ,\inputBuf_8_V_7_fu_282_reg_n_1_[14] ,\inputBuf_8_V_7_fu_282_reg_n_1_[13] ,\inputBuf_8_V_7_fu_282_reg_n_1_[12] ,\inputBuf_8_V_7_fu_282_reg_n_1_[11] ,\inputBuf_8_V_7_fu_282_reg_n_1_[10] ,\inputBuf_8_V_7_fu_282_reg_n_1_[9] ,\inputBuf_8_V_7_fu_282_reg_n_1_[8] ,\inputBuf_8_V_7_fu_282_reg_n_1_[7] ,\inputBuf_8_V_7_fu_282_reg_n_1_[6] ,\inputBuf_8_V_7_fu_282_reg_n_1_[5] ,\inputBuf_8_V_7_fu_282_reg_n_1_[4] ,\inputBuf_8_V_7_fu_282_reg_n_1_[3] ,\inputBuf_8_V_7_fu_282_reg_n_1_[2] ,\inputBuf_8_V_7_fu_282_reg_n_1_[1] ,\inputBuf_8_V_7_fu_282_reg_n_1_[0] }),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 ({\inputBuf_8_V_6_fu_278_reg_n_1_[23] ,\inputBuf_8_V_6_fu_278_reg_n_1_[22] ,\inputBuf_8_V_6_fu_278_reg_n_1_[21] ,\inputBuf_8_V_6_fu_278_reg_n_1_[20] ,\inputBuf_8_V_6_fu_278_reg_n_1_[19] ,\inputBuf_8_V_6_fu_278_reg_n_1_[18] ,\inputBuf_8_V_6_fu_278_reg_n_1_[17] ,\inputBuf_8_V_6_fu_278_reg_n_1_[16] ,\inputBuf_8_V_6_fu_278_reg_n_1_[15] ,\inputBuf_8_V_6_fu_278_reg_n_1_[14] ,\inputBuf_8_V_6_fu_278_reg_n_1_[13] ,\inputBuf_8_V_6_fu_278_reg_n_1_[12] ,\inputBuf_8_V_6_fu_278_reg_n_1_[11] ,\inputBuf_8_V_6_fu_278_reg_n_1_[10] ,\inputBuf_8_V_6_fu_278_reg_n_1_[9] ,\inputBuf_8_V_6_fu_278_reg_n_1_[8] ,\inputBuf_8_V_6_fu_278_reg_n_1_[7] ,\inputBuf_8_V_6_fu_278_reg_n_1_[6] ,\inputBuf_8_V_6_fu_278_reg_n_1_[5] ,\inputBuf_8_V_6_fu_278_reg_n_1_[4] ,\inputBuf_8_V_6_fu_278_reg_n_1_[3] ,\inputBuf_8_V_6_fu_278_reg_n_1_[2] ,\inputBuf_8_V_6_fu_278_reg_n_1_[1] ,\inputBuf_8_V_6_fu_278_reg_n_1_[0] }),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 ({\inputBuf_8_V_4_fu_274_reg_n_1_[23] ,\inputBuf_8_V_4_fu_274_reg_n_1_[22] ,\inputBuf_8_V_4_fu_274_reg_n_1_[21] ,\inputBuf_8_V_4_fu_274_reg_n_1_[20] ,\inputBuf_8_V_4_fu_274_reg_n_1_[19] ,\inputBuf_8_V_4_fu_274_reg_n_1_[18] ,\inputBuf_8_V_4_fu_274_reg_n_1_[17] ,\inputBuf_8_V_4_fu_274_reg_n_1_[16] ,\inputBuf_8_V_4_fu_274_reg_n_1_[15] ,\inputBuf_8_V_4_fu_274_reg_n_1_[14] ,\inputBuf_8_V_4_fu_274_reg_n_1_[13] ,\inputBuf_8_V_4_fu_274_reg_n_1_[12] ,\inputBuf_8_V_4_fu_274_reg_n_1_[11] ,\inputBuf_8_V_4_fu_274_reg_n_1_[10] ,\inputBuf_8_V_4_fu_274_reg_n_1_[9] ,\inputBuf_8_V_4_fu_274_reg_n_1_[8] ,\inputBuf_8_V_4_fu_274_reg_n_1_[7] ,\inputBuf_8_V_4_fu_274_reg_n_1_[6] ,\inputBuf_8_V_4_fu_274_reg_n_1_[5] ,\inputBuf_8_V_4_fu_274_reg_n_1_[4] ,\inputBuf_8_V_4_fu_274_reg_n_1_[3] ,\inputBuf_8_V_4_fu_274_reg_n_1_[2] ,\inputBuf_8_V_4_fu_274_reg_n_1_[1] ,\inputBuf_8_V_4_fu_274_reg_n_1_[0] }),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 ({\inputBuf_8_V_2_fu_270_reg_n_1_[23] ,\inputBuf_8_V_2_fu_270_reg_n_1_[22] ,\inputBuf_8_V_2_fu_270_reg_n_1_[21] ,\inputBuf_8_V_2_fu_270_reg_n_1_[20] ,\inputBuf_8_V_2_fu_270_reg_n_1_[19] ,\inputBuf_8_V_2_fu_270_reg_n_1_[18] ,\inputBuf_8_V_2_fu_270_reg_n_1_[17] ,\inputBuf_8_V_2_fu_270_reg_n_1_[16] ,\inputBuf_8_V_2_fu_270_reg_n_1_[15] ,\inputBuf_8_V_2_fu_270_reg_n_1_[14] ,\inputBuf_8_V_2_fu_270_reg_n_1_[13] ,\inputBuf_8_V_2_fu_270_reg_n_1_[12] ,\inputBuf_8_V_2_fu_270_reg_n_1_[11] ,\inputBuf_8_V_2_fu_270_reg_n_1_[10] ,\inputBuf_8_V_2_fu_270_reg_n_1_[9] ,\inputBuf_8_V_2_fu_270_reg_n_1_[8] ,\inputBuf_8_V_2_fu_270_reg_n_1_[7] ,\inputBuf_8_V_2_fu_270_reg_n_1_[6] ,\inputBuf_8_V_2_fu_270_reg_n_1_[5] ,\inputBuf_8_V_2_fu_270_reg_n_1_[4] ,\inputBuf_8_V_2_fu_270_reg_n_1_[3] ,\inputBuf_8_V_2_fu_270_reg_n_1_[2] ,\inputBuf_8_V_2_fu_270_reg_n_1_[1] ,\inputBuf_8_V_2_fu_270_reg_n_1_[0] }),
        .\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 ({\inputBuf_8_V_1_fu_266_reg_n_1_[23] ,\inputBuf_8_V_1_fu_266_reg_n_1_[22] ,\inputBuf_8_V_1_fu_266_reg_n_1_[21] ,\inputBuf_8_V_1_fu_266_reg_n_1_[20] ,\inputBuf_8_V_1_fu_266_reg_n_1_[19] ,\inputBuf_8_V_1_fu_266_reg_n_1_[18] ,\inputBuf_8_V_1_fu_266_reg_n_1_[17] ,\inputBuf_8_V_1_fu_266_reg_n_1_[16] ,\inputBuf_8_V_1_fu_266_reg_n_1_[15] ,\inputBuf_8_V_1_fu_266_reg_n_1_[14] ,\inputBuf_8_V_1_fu_266_reg_n_1_[13] ,\inputBuf_8_V_1_fu_266_reg_n_1_[12] ,\inputBuf_8_V_1_fu_266_reg_n_1_[11] ,\inputBuf_8_V_1_fu_266_reg_n_1_[10] ,\inputBuf_8_V_1_fu_266_reg_n_1_[9] ,\inputBuf_8_V_1_fu_266_reg_n_1_[8] ,\inputBuf_8_V_1_fu_266_reg_n_1_[7] ,\inputBuf_8_V_1_fu_266_reg_n_1_[6] ,\inputBuf_8_V_1_fu_266_reg_n_1_[5] ,\inputBuf_8_V_1_fu_266_reg_n_1_[4] ,\inputBuf_8_V_1_fu_266_reg_n_1_[3] ,\inputBuf_8_V_1_fu_266_reg_n_1_[2] ,\inputBuf_8_V_1_fu_266_reg_n_1_[1] ,\inputBuf_8_V_1_fu_266_reg_n_1_[0] }),
        .mux_3_0(mux_3_0),
        .out(sf_1_fu_258_reg[2:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw StreamingFCLayer_6jw_U10
       (.Q(sext_ln215_5_fu_1662_p1),
        .S(StreamingFCLayer_6jw_U10_n_1),
        .\add_ln700_7_reg_3548_reg[11] (mul_ln1352_7_fu_1735_p2[11]),
        .\add_ln700_7_reg_3548_reg[7]_i_2 (p_Result_1_2_2_reg_3499),
        .p(mul_ln1352_8_fu_1748_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_0 StreamingFCLayer_6jw_U11
       (.Q(sext_ln215_1_fu_1612_p1),
        .\mul_ln1352_9_reg_3553_reg[11] (p_Result_1_3_reg_3504),
        .p(mul_ln1352_9_fu_1767_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_1 StreamingFCLayer_6jw_U12
       (.Q(sext_ln215_3_fu_1635_p1),
        .\add_ln700_10_reg_3558_reg[7]_i_14 (p_Result_1_3_1_reg_3509),
        .p(mul_ln1352_10_fu_1776_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_2 StreamingFCLayer_6jw_U13
       (.Q(sext_ln215_5_fu_1662_p1),
        .S(StreamingFCLayer_6jw_U13_n_1),
        .\add_ln700_10_reg_3558_reg[11] (mul_ln1352_10_fu_1776_p2[11]),
        .\add_ln700_10_reg_3558_reg[7]_i_2 (p_Result_1_3_2_reg_3514),
        .p(mul_ln1352_11_fu_1789_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_3 StreamingFCLayer_6jw_U2
       (.Q(sext_ln215_1_fu_1612_p1),
        .\mul_ln1352_reg_3523_reg[11] (trunc_ln647_reg_3459),
        .p(mul_ln1352_fu_1616_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_4 StreamingFCLayer_6jw_U3
       (.Q(sext_ln215_3_fu_1635_p1),
        .\add_ln700_1_reg_3528_reg[7]_i_14 (p_Result_1_0_1_reg_3464),
        .p(mul_ln1352_1_fu_1639_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_5 StreamingFCLayer_6jw_U4
       (.Q(sext_ln215_5_fu_1662_p1),
        .S(StreamingFCLayer_6jw_U4_n_1),
        .\add_ln700_1_reg_3528_reg[11] (mul_ln1352_1_fu_1639_p2[11]),
        .\add_ln700_1_reg_3528_reg[7]_i_2 (p_Result_1_0_2_reg_3469),
        .p(mul_ln1352_2_fu_1666_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_6 StreamingFCLayer_6jw_U5
       (.Q(sext_ln215_1_fu_1612_p1),
        .\mul_ln1352_3_reg_3533_reg[11] (p_Result_1_1_reg_3474),
        .p(mul_ln1352_3_fu_1685_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_7 StreamingFCLayer_6jw_U6
       (.Q(sext_ln215_3_fu_1635_p1),
        .\add_ln700_4_reg_3538_reg[7]_i_14 (p_Result_1_1_1_reg_3479),
        .p(mul_ln1352_4_fu_1694_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_8 StreamingFCLayer_6jw_U7
       (.Q(sext_ln215_5_fu_1662_p1),
        .S(StreamingFCLayer_6jw_U7_n_1),
        .\add_ln700_4_reg_3538_reg[11] (mul_ln1352_4_fu_1694_p2[11]),
        .\add_ln700_4_reg_3538_reg[7]_i_2 (p_Result_1_1_2_reg_3484),
        .p(mul_ln1352_5_fu_1707_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_9 StreamingFCLayer_6jw_U8
       (.Q(sext_ln215_1_fu_1612_p1),
        .\mul_ln1352_6_reg_3543_reg[11] (p_Result_1_2_reg_3489),
        .p(mul_ln1352_6_fu_1726_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_10 StreamingFCLayer_6jw_U9
       (.Q(sext_ln215_3_fu_1635_p1),
        .\add_ln700_7_reg_3548_reg[7]_i_14 (p_Result_1_2_1_reg_3494),
        .p(mul_ln1352_7_fu_1735_p2));
  LUT4 #(
    .INIT(16'hD22D)) 
    \accu_V_0_0_0_fu_242[11]_i_10 
       (.I0(accu_V_0_0_0_fu_242[11]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(add_ln700_1_reg_3528[11]),
        .I3(mul_ln1352_reg_3523[11]),
        .O(\accu_V_0_0_0_fu_242[11]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \accu_V_0_0_0_fu_242[11]_i_2 
       (.I0(mul_ln1352_reg_3523[11]),
        .I1(add_ln700_1_reg_3528[11]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_0_0_fu_242[11]),
        .O(\accu_V_0_0_0_fu_242[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[11]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[9]),
        .I2(add_ln700_1_reg_3528[9]),
        .I3(mul_ln1352_reg_3523[9]),
        .O(\accu_V_0_0_0_fu_242[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[11]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[8]),
        .I2(add_ln700_1_reg_3528[8]),
        .I3(mul_ln1352_reg_3523[8]),
        .O(\accu_V_0_0_0_fu_242[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[11]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[7]),
        .I2(add_ln700_1_reg_3528[7]),
        .I3(mul_ln1352_reg_3523[7]),
        .O(\accu_V_0_0_0_fu_242[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h9595A995)) 
    \accu_V_0_0_0_fu_242[11]_i_6 
       (.I0(\accu_V_0_0_0_fu_242[11]_i_10_n_1 ),
        .I1(mul_ln1352_reg_3523[10]),
        .I2(add_ln700_1_reg_3528[10]),
        .I3(accu_V_0_0_0_fu_242[10]),
        .I4(icmp_ln271_reg_3451_pp0_iter1_reg),
        .O(\accu_V_0_0_0_fu_242[11]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \accu_V_0_0_0_fu_242[11]_i_7 
       (.I0(\accu_V_0_0_0_fu_242[11]_i_3_n_1 ),
        .I1(add_ln700_1_reg_3528[10]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_0_0_fu_242[10]),
        .I4(mul_ln1352_reg_3523[10]),
        .O(\accu_V_0_0_0_fu_242[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_0_0_fu_242[11]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[9]),
        .I2(add_ln700_1_reg_3528[9]),
        .I3(mul_ln1352_reg_3523[9]),
        .I4(\accu_V_0_0_0_fu_242[11]_i_4_n_1 ),
        .O(\accu_V_0_0_0_fu_242[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_0_0_fu_242[11]_i_9 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[8]),
        .I2(add_ln700_1_reg_3528[8]),
        .I3(mul_ln1352_reg_3523[8]),
        .I4(\accu_V_0_0_0_fu_242[11]_i_5_n_1 ),
        .O(\accu_V_0_0_0_fu_242[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_0_0_fu_242[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\odata_reg[24] ),
        .O(accu_V_0_0_0_fu_2420));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_0_0_fu_242[15]_i_3 
       (.I0(accu_V_0_0_0_fu_242[13]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .O(select_ln271_3_fu_1926_p3));
  LUT5 #(
    .INIT(32'h75753110)) 
    \accu_V_0_0_0_fu_242[15]_i_4 
       (.I0(add_ln700_1_reg_3528[12]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_242[12]),
        .I3(accu_V_0_0_0_fu_242[11]),
        .I4(add_ln700_1_reg_3528[11]),
        .O(\accu_V_0_0_0_fu_242[15]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h002D)) 
    \accu_V_0_0_0_fu_242[15]_i_5 
       (.I0(accu_V_0_0_0_fu_242[11]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(add_ln700_1_reg_3528[11]),
        .I3(mul_ln1352_reg_3523[11]),
        .O(\accu_V_0_0_0_fu_242[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_0_0_fu_242[15]_i_6 
       (.I0(accu_V_0_0_0_fu_242[14]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_242[15]),
        .O(\accu_V_0_0_0_fu_242[15]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_0_0_fu_242[15]_i_7 
       (.I0(accu_V_0_0_0_fu_242[13]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_0_0_fu_242[14]),
        .O(\accu_V_0_0_0_fu_242[15]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFF55E0FEFF551F01)) 
    \accu_V_0_0_0_fu_242[15]_i_8 
       (.I0(add_ln700_1_reg_3528[11]),
        .I1(accu_V_0_0_0_fu_242[11]),
        .I2(accu_V_0_0_0_fu_242[12]),
        .I3(add_ln700_1_reg_3528[12]),
        .I4(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I5(accu_V_0_0_0_fu_242[13]),
        .O(\accu_V_0_0_0_fu_242[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hC6C9636CC3CC6966)) 
    \accu_V_0_0_0_fu_242[15]_i_9 
       (.I0(mul_ln1352_reg_3523[11]),
        .I1(add_ln700_1_reg_3528[12]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_0_0_fu_242[12]),
        .I4(add_ln700_1_reg_3528[11]),
        .I5(accu_V_0_0_0_fu_242[11]),
        .O(\accu_V_0_0_0_fu_242[15]_i_9_n_1 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[3]_i_2 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[2]),
        .I2(add_ln700_1_reg_3528[2]),
        .I3(mul_ln1352_reg_3523[2]),
        .O(\accu_V_0_0_0_fu_242[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[3]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[1]),
        .I2(add_ln700_1_reg_3528[1]),
        .I3(mul_ln1352_reg_3523[1]),
        .O(\accu_V_0_0_0_fu_242[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[3]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[0]),
        .I2(add_ln700_1_reg_3528[0]),
        .I3(mul_ln1352_reg_3523[0]),
        .O(\accu_V_0_0_0_fu_242[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_0_0_fu_242[3]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[3]),
        .I2(add_ln700_1_reg_3528[3]),
        .I3(mul_ln1352_reg_3523[3]),
        .I4(\accu_V_0_0_0_fu_242[3]_i_2_n_1 ),
        .O(\accu_V_0_0_0_fu_242[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_0_0_fu_242[3]_i_6 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[2]),
        .I2(add_ln700_1_reg_3528[2]),
        .I3(mul_ln1352_reg_3523[2]),
        .I4(\accu_V_0_0_0_fu_242[3]_i_3_n_1 ),
        .O(\accu_V_0_0_0_fu_242[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_0_0_fu_242[3]_i_7 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[1]),
        .I2(add_ln700_1_reg_3528[1]),
        .I3(mul_ln1352_reg_3523[1]),
        .I4(\accu_V_0_0_0_fu_242[3]_i_4_n_1 ),
        .O(\accu_V_0_0_0_fu_242[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \accu_V_0_0_0_fu_242[3]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[0]),
        .I2(add_ln700_1_reg_3528[0]),
        .I3(mul_ln1352_reg_3523[0]),
        .O(\accu_V_0_0_0_fu_242[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[7]_i_2 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[6]),
        .I2(add_ln700_1_reg_3528[6]),
        .I3(mul_ln1352_reg_3523[6]),
        .O(\accu_V_0_0_0_fu_242[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[7]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[5]),
        .I2(add_ln700_1_reg_3528[5]),
        .I3(mul_ln1352_reg_3523[5]),
        .O(\accu_V_0_0_0_fu_242[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[7]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[4]),
        .I2(add_ln700_1_reg_3528[4]),
        .I3(mul_ln1352_reg_3523[4]),
        .O(\accu_V_0_0_0_fu_242[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_0_0_fu_242[7]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[3]),
        .I2(add_ln700_1_reg_3528[3]),
        .I3(mul_ln1352_reg_3523[3]),
        .O(\accu_V_0_0_0_fu_242[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_0_0_fu_242[7]_i_6 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[7]),
        .I2(add_ln700_1_reg_3528[7]),
        .I3(mul_ln1352_reg_3523[7]),
        .I4(\accu_V_0_0_0_fu_242[7]_i_2_n_1 ),
        .O(\accu_V_0_0_0_fu_242[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_0_0_fu_242[7]_i_7 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[6]),
        .I2(add_ln700_1_reg_3528[6]),
        .I3(mul_ln1352_reg_3523[6]),
        .I4(\accu_V_0_0_0_fu_242[7]_i_3_n_1 ),
        .O(\accu_V_0_0_0_fu_242[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_0_0_fu_242[7]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[5]),
        .I2(add_ln700_1_reg_3528[5]),
        .I3(mul_ln1352_reg_3523[5]),
        .I4(\accu_V_0_0_0_fu_242[7]_i_4_n_1 ),
        .O(\accu_V_0_0_0_fu_242[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_0_0_fu_242[7]_i_9 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_0_0_fu_242[4]),
        .I2(add_ln700_1_reg_3528[4]),
        .I3(mul_ln1352_reg_3523[4]),
        .I4(\accu_V_0_0_0_fu_242[7]_i_5_n_1 ),
        .O(\accu_V_0_0_0_fu_242[7]_i_9_n_1 ));
  FDRE \accu_V_0_0_0_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[0]),
        .Q(accu_V_0_0_0_fu_242[0]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[10]),
        .Q(accu_V_0_0_0_fu_242[10]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[11]),
        .Q(accu_V_0_0_0_fu_242[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_0_0_fu_242_reg[11]_i_1 
       (.CI(\accu_V_0_0_0_fu_242_reg[7]_i_1_n_1 ),
        .CO({\accu_V_0_0_0_fu_242_reg[11]_i_1_n_1 ,\accu_V_0_0_0_fu_242_reg[11]_i_1_n_2 ,\accu_V_0_0_0_fu_242_reg[11]_i_1_n_3 ,\accu_V_0_0_0_fu_242_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_0_0_fu_242[11]_i_2_n_1 ,\accu_V_0_0_0_fu_242[11]_i_3_n_1 ,\accu_V_0_0_0_fu_242[11]_i_4_n_1 ,\accu_V_0_0_0_fu_242[11]_i_5_n_1 }),
        .O(accu_0_0_V_fu_1945_p2[11:8]),
        .S({\accu_V_0_0_0_fu_242[11]_i_6_n_1 ,\accu_V_0_0_0_fu_242[11]_i_7_n_1 ,\accu_V_0_0_0_fu_242[11]_i_8_n_1 ,\accu_V_0_0_0_fu_242[11]_i_9_n_1 }));
  FDRE \accu_V_0_0_0_fu_242_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[12]),
        .Q(accu_V_0_0_0_fu_242[12]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[13]),
        .Q(accu_V_0_0_0_fu_242[13]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[14]),
        .Q(accu_V_0_0_0_fu_242[14]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[15]),
        .Q(accu_V_0_0_0_fu_242[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_0_0_fu_242_reg[15]_i_2 
       (.CI(\accu_V_0_0_0_fu_242_reg[11]_i_1_n_1 ),
        .CO({\NLW_accu_V_0_0_0_fu_242_reg[15]_i_2_CO_UNCONNECTED [3],\accu_V_0_0_0_fu_242_reg[15]_i_2_n_2 ,\accu_V_0_0_0_fu_242_reg[15]_i_2_n_3 ,\accu_V_0_0_0_fu_242_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln271_3_fu_1926_p3,\accu_V_0_0_0_fu_242[15]_i_4_n_1 ,\accu_V_0_0_0_fu_242[15]_i_5_n_1 }),
        .O(accu_0_0_V_fu_1945_p2[15:12]),
        .S({\accu_V_0_0_0_fu_242[15]_i_6_n_1 ,\accu_V_0_0_0_fu_242[15]_i_7_n_1 ,\accu_V_0_0_0_fu_242[15]_i_8_n_1 ,\accu_V_0_0_0_fu_242[15]_i_9_n_1 }));
  FDRE \accu_V_0_0_0_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[1]),
        .Q(accu_V_0_0_0_fu_242[1]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[2]),
        .Q(accu_V_0_0_0_fu_242[2]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[3]),
        .Q(accu_V_0_0_0_fu_242[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_0_0_fu_242_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_0_0_0_fu_242_reg[3]_i_1_n_1 ,\accu_V_0_0_0_fu_242_reg[3]_i_1_n_2 ,\accu_V_0_0_0_fu_242_reg[3]_i_1_n_3 ,\accu_V_0_0_0_fu_242_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_0_0_fu_242[3]_i_2_n_1 ,\accu_V_0_0_0_fu_242[3]_i_3_n_1 ,\accu_V_0_0_0_fu_242[3]_i_4_n_1 ,1'b0}),
        .O(accu_0_0_V_fu_1945_p2[3:0]),
        .S({\accu_V_0_0_0_fu_242[3]_i_5_n_1 ,\accu_V_0_0_0_fu_242[3]_i_6_n_1 ,\accu_V_0_0_0_fu_242[3]_i_7_n_1 ,\accu_V_0_0_0_fu_242[3]_i_8_n_1 }));
  FDRE \accu_V_0_0_0_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[4]),
        .Q(accu_V_0_0_0_fu_242[4]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[5]),
        .Q(accu_V_0_0_0_fu_242[5]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[6]),
        .Q(accu_V_0_0_0_fu_242[6]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[7]),
        .Q(accu_V_0_0_0_fu_242[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_0_0_fu_242_reg[7]_i_1 
       (.CI(\accu_V_0_0_0_fu_242_reg[3]_i_1_n_1 ),
        .CO({\accu_V_0_0_0_fu_242_reg[7]_i_1_n_1 ,\accu_V_0_0_0_fu_242_reg[7]_i_1_n_2 ,\accu_V_0_0_0_fu_242_reg[7]_i_1_n_3 ,\accu_V_0_0_0_fu_242_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_0_0_fu_242[7]_i_2_n_1 ,\accu_V_0_0_0_fu_242[7]_i_3_n_1 ,\accu_V_0_0_0_fu_242[7]_i_4_n_1 ,\accu_V_0_0_0_fu_242[7]_i_5_n_1 }),
        .O(accu_0_0_V_fu_1945_p2[7:4]),
        .S({\accu_V_0_0_0_fu_242[7]_i_6_n_1 ,\accu_V_0_0_0_fu_242[7]_i_7_n_1 ,\accu_V_0_0_0_fu_242[7]_i_8_n_1 ,\accu_V_0_0_0_fu_242[7]_i_9_n_1 }));
  FDRE \accu_V_0_0_0_fu_242_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[8]),
        .Q(accu_V_0_0_0_fu_242[8]),
        .R(1'b0));
  FDRE \accu_V_0_0_0_fu_242_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_0_V_fu_1945_p2[9]),
        .Q(accu_V_0_0_0_fu_242[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hD22D)) 
    \accu_V_0_1_0_fu_246[11]_i_10 
       (.I0(accu_V_0_1_0_fu_246[11]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(add_ln700_4_reg_3538[11]),
        .I3(mul_ln1352_3_reg_3533[11]),
        .O(\accu_V_0_1_0_fu_246[11]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \accu_V_0_1_0_fu_246[11]_i_2 
       (.I0(mul_ln1352_3_reg_3533[11]),
        .I1(add_ln700_4_reg_3538[11]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_1_0_fu_246[11]),
        .O(\accu_V_0_1_0_fu_246[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[11]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[9]),
        .I2(add_ln700_4_reg_3538[9]),
        .I3(mul_ln1352_3_reg_3533[9]),
        .O(\accu_V_0_1_0_fu_246[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[11]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[8]),
        .I2(add_ln700_4_reg_3538[8]),
        .I3(mul_ln1352_3_reg_3533[8]),
        .O(\accu_V_0_1_0_fu_246[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[11]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[7]),
        .I2(add_ln700_4_reg_3538[7]),
        .I3(mul_ln1352_3_reg_3533[7]),
        .O(\accu_V_0_1_0_fu_246[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h9595A995)) 
    \accu_V_0_1_0_fu_246[11]_i_6 
       (.I0(\accu_V_0_1_0_fu_246[11]_i_10_n_1 ),
        .I1(mul_ln1352_3_reg_3533[10]),
        .I2(add_ln700_4_reg_3538[10]),
        .I3(accu_V_0_1_0_fu_246[10]),
        .I4(icmp_ln271_reg_3451_pp0_iter1_reg),
        .O(\accu_V_0_1_0_fu_246[11]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \accu_V_0_1_0_fu_246[11]_i_7 
       (.I0(\accu_V_0_1_0_fu_246[11]_i_3_n_1 ),
        .I1(add_ln700_4_reg_3538[10]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_1_0_fu_246[10]),
        .I4(mul_ln1352_3_reg_3533[10]),
        .O(\accu_V_0_1_0_fu_246[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_1_0_fu_246[11]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[9]),
        .I2(add_ln700_4_reg_3538[9]),
        .I3(mul_ln1352_3_reg_3533[9]),
        .I4(\accu_V_0_1_0_fu_246[11]_i_4_n_1 ),
        .O(\accu_V_0_1_0_fu_246[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair18" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_1_0_fu_246[11]_i_9 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[8]),
        .I2(add_ln700_4_reg_3538[8]),
        .I3(mul_ln1352_3_reg_3533[8]),
        .I4(\accu_V_0_1_0_fu_246[11]_i_5_n_1 ),
        .O(\accu_V_0_1_0_fu_246[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_1_0_fu_246[15]_i_2 
       (.I0(accu_V_0_1_0_fu_246[13]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .O(select_ln271_2_fu_1919_p3));
  LUT5 #(
    .INIT(32'h75753110)) 
    \accu_V_0_1_0_fu_246[15]_i_3 
       (.I0(add_ln700_4_reg_3538[12]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_246[12]),
        .I3(accu_V_0_1_0_fu_246[11]),
        .I4(add_ln700_4_reg_3538[11]),
        .O(\accu_V_0_1_0_fu_246[15]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h002D)) 
    \accu_V_0_1_0_fu_246[15]_i_4 
       (.I0(accu_V_0_1_0_fu_246[11]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(add_ln700_4_reg_3538[11]),
        .I3(mul_ln1352_3_reg_3533[11]),
        .O(\accu_V_0_1_0_fu_246[15]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_1_0_fu_246[15]_i_5 
       (.I0(accu_V_0_1_0_fu_246[14]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_246[15]),
        .O(\accu_V_0_1_0_fu_246[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_1_0_fu_246[15]_i_6 
       (.I0(accu_V_0_1_0_fu_246[13]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_1_0_fu_246[14]),
        .O(\accu_V_0_1_0_fu_246[15]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFF55E0FEFF551F01)) 
    \accu_V_0_1_0_fu_246[15]_i_7 
       (.I0(add_ln700_4_reg_3538[11]),
        .I1(accu_V_0_1_0_fu_246[11]),
        .I2(accu_V_0_1_0_fu_246[12]),
        .I3(add_ln700_4_reg_3538[12]),
        .I4(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I5(accu_V_0_1_0_fu_246[13]),
        .O(\accu_V_0_1_0_fu_246[15]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hC6C9636CC3CC6966)) 
    \accu_V_0_1_0_fu_246[15]_i_8 
       (.I0(mul_ln1352_3_reg_3533[11]),
        .I1(add_ln700_4_reg_3538[12]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_1_0_fu_246[12]),
        .I4(add_ln700_4_reg_3538[11]),
        .I5(accu_V_0_1_0_fu_246[11]),
        .O(\accu_V_0_1_0_fu_246[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[3]_i_2 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[2]),
        .I2(add_ln700_4_reg_3538[2]),
        .I3(mul_ln1352_3_reg_3533[2]),
        .O(\accu_V_0_1_0_fu_246[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[3]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[1]),
        .I2(add_ln700_4_reg_3538[1]),
        .I3(mul_ln1352_3_reg_3533[1]),
        .O(\accu_V_0_1_0_fu_246[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[3]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[0]),
        .I2(add_ln700_4_reg_3538[0]),
        .I3(mul_ln1352_3_reg_3533[0]),
        .O(\accu_V_0_1_0_fu_246[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair13" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_1_0_fu_246[3]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[3]),
        .I2(add_ln700_4_reg_3538[3]),
        .I3(mul_ln1352_3_reg_3533[3]),
        .I4(\accu_V_0_1_0_fu_246[3]_i_2_n_1 ),
        .O(\accu_V_0_1_0_fu_246[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair12" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_1_0_fu_246[3]_i_6 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[2]),
        .I2(add_ln700_4_reg_3538[2]),
        .I3(mul_ln1352_3_reg_3533[2]),
        .I4(\accu_V_0_1_0_fu_246[3]_i_3_n_1 ),
        .O(\accu_V_0_1_0_fu_246[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair11" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_1_0_fu_246[3]_i_7 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[1]),
        .I2(add_ln700_4_reg_3538[1]),
        .I3(mul_ln1352_3_reg_3533[1]),
        .I4(\accu_V_0_1_0_fu_246[3]_i_4_n_1 ),
        .O(\accu_V_0_1_0_fu_246[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \accu_V_0_1_0_fu_246[3]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[0]),
        .I2(add_ln700_4_reg_3538[0]),
        .I3(mul_ln1352_3_reg_3533[0]),
        .O(\accu_V_0_1_0_fu_246[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[7]_i_2 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[6]),
        .I2(add_ln700_4_reg_3538[6]),
        .I3(mul_ln1352_3_reg_3533[6]),
        .O(\accu_V_0_1_0_fu_246[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[7]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[5]),
        .I2(add_ln700_4_reg_3538[5]),
        .I3(mul_ln1352_3_reg_3533[5]),
        .O(\accu_V_0_1_0_fu_246[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[7]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[4]),
        .I2(add_ln700_4_reg_3538[4]),
        .I3(mul_ln1352_3_reg_3533[4]),
        .O(\accu_V_0_1_0_fu_246[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_1_0_fu_246[7]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[3]),
        .I2(add_ln700_4_reg_3538[3]),
        .I3(mul_ln1352_3_reg_3533[3]),
        .O(\accu_V_0_1_0_fu_246[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair17" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_1_0_fu_246[7]_i_6 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[7]),
        .I2(add_ln700_4_reg_3538[7]),
        .I3(mul_ln1352_3_reg_3533[7]),
        .I4(\accu_V_0_1_0_fu_246[7]_i_2_n_1 ),
        .O(\accu_V_0_1_0_fu_246[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair16" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_1_0_fu_246[7]_i_7 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[6]),
        .I2(add_ln700_4_reg_3538[6]),
        .I3(mul_ln1352_3_reg_3533[6]),
        .I4(\accu_V_0_1_0_fu_246[7]_i_3_n_1 ),
        .O(\accu_V_0_1_0_fu_246[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair15" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_1_0_fu_246[7]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[5]),
        .I2(add_ln700_4_reg_3538[5]),
        .I3(mul_ln1352_3_reg_3533[5]),
        .I4(\accu_V_0_1_0_fu_246[7]_i_4_n_1 ),
        .O(\accu_V_0_1_0_fu_246[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair14" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_1_0_fu_246[7]_i_9 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_1_0_fu_246[4]),
        .I2(add_ln700_4_reg_3538[4]),
        .I3(mul_ln1352_3_reg_3533[4]),
        .I4(\accu_V_0_1_0_fu_246[7]_i_5_n_1 ),
        .O(\accu_V_0_1_0_fu_246[7]_i_9_n_1 ));
  FDRE \accu_V_0_1_0_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[0]),
        .Q(accu_V_0_1_0_fu_246[0]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[10]),
        .Q(accu_V_0_1_0_fu_246[10]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[11]),
        .Q(accu_V_0_1_0_fu_246[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_1_0_fu_246_reg[11]_i_1 
       (.CI(\accu_V_0_1_0_fu_246_reg[7]_i_1_n_1 ),
        .CO({\accu_V_0_1_0_fu_246_reg[11]_i_1_n_1 ,\accu_V_0_1_0_fu_246_reg[11]_i_1_n_2 ,\accu_V_0_1_0_fu_246_reg[11]_i_1_n_3 ,\accu_V_0_1_0_fu_246_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_1_0_fu_246[11]_i_2_n_1 ,\accu_V_0_1_0_fu_246[11]_i_3_n_1 ,\accu_V_0_1_0_fu_246[11]_i_4_n_1 ,\accu_V_0_1_0_fu_246[11]_i_5_n_1 }),
        .O(accu_0_1_V_fu_1963_p2[11:8]),
        .S({\accu_V_0_1_0_fu_246[11]_i_6_n_1 ,\accu_V_0_1_0_fu_246[11]_i_7_n_1 ,\accu_V_0_1_0_fu_246[11]_i_8_n_1 ,\accu_V_0_1_0_fu_246[11]_i_9_n_1 }));
  FDRE \accu_V_0_1_0_fu_246_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[12]),
        .Q(accu_V_0_1_0_fu_246[12]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[13]),
        .Q(accu_V_0_1_0_fu_246[13]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[14]),
        .Q(accu_V_0_1_0_fu_246[14]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[15]),
        .Q(accu_V_0_1_0_fu_246[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_1_0_fu_246_reg[15]_i_1 
       (.CI(\accu_V_0_1_0_fu_246_reg[11]_i_1_n_1 ),
        .CO({\NLW_accu_V_0_1_0_fu_246_reg[15]_i_1_CO_UNCONNECTED [3],\accu_V_0_1_0_fu_246_reg[15]_i_1_n_2 ,\accu_V_0_1_0_fu_246_reg[15]_i_1_n_3 ,\accu_V_0_1_0_fu_246_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln271_2_fu_1919_p3,\accu_V_0_1_0_fu_246[15]_i_3_n_1 ,\accu_V_0_1_0_fu_246[15]_i_4_n_1 }),
        .O(accu_0_1_V_fu_1963_p2[15:12]),
        .S({\accu_V_0_1_0_fu_246[15]_i_5_n_1 ,\accu_V_0_1_0_fu_246[15]_i_6_n_1 ,\accu_V_0_1_0_fu_246[15]_i_7_n_1 ,\accu_V_0_1_0_fu_246[15]_i_8_n_1 }));
  FDRE \accu_V_0_1_0_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[1]),
        .Q(accu_V_0_1_0_fu_246[1]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[2]),
        .Q(accu_V_0_1_0_fu_246[2]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[3]),
        .Q(accu_V_0_1_0_fu_246[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_1_0_fu_246_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_0_1_0_fu_246_reg[3]_i_1_n_1 ,\accu_V_0_1_0_fu_246_reg[3]_i_1_n_2 ,\accu_V_0_1_0_fu_246_reg[3]_i_1_n_3 ,\accu_V_0_1_0_fu_246_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_1_0_fu_246[3]_i_2_n_1 ,\accu_V_0_1_0_fu_246[3]_i_3_n_1 ,\accu_V_0_1_0_fu_246[3]_i_4_n_1 ,1'b0}),
        .O(accu_0_1_V_fu_1963_p2[3:0]),
        .S({\accu_V_0_1_0_fu_246[3]_i_5_n_1 ,\accu_V_0_1_0_fu_246[3]_i_6_n_1 ,\accu_V_0_1_0_fu_246[3]_i_7_n_1 ,\accu_V_0_1_0_fu_246[3]_i_8_n_1 }));
  FDRE \accu_V_0_1_0_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[4]),
        .Q(accu_V_0_1_0_fu_246[4]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[5]),
        .Q(accu_V_0_1_0_fu_246[5]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[6]),
        .Q(accu_V_0_1_0_fu_246[6]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[7]),
        .Q(accu_V_0_1_0_fu_246[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_1_0_fu_246_reg[7]_i_1 
       (.CI(\accu_V_0_1_0_fu_246_reg[3]_i_1_n_1 ),
        .CO({\accu_V_0_1_0_fu_246_reg[7]_i_1_n_1 ,\accu_V_0_1_0_fu_246_reg[7]_i_1_n_2 ,\accu_V_0_1_0_fu_246_reg[7]_i_1_n_3 ,\accu_V_0_1_0_fu_246_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_1_0_fu_246[7]_i_2_n_1 ,\accu_V_0_1_0_fu_246[7]_i_3_n_1 ,\accu_V_0_1_0_fu_246[7]_i_4_n_1 ,\accu_V_0_1_0_fu_246[7]_i_5_n_1 }),
        .O(accu_0_1_V_fu_1963_p2[7:4]),
        .S({\accu_V_0_1_0_fu_246[7]_i_6_n_1 ,\accu_V_0_1_0_fu_246[7]_i_7_n_1 ,\accu_V_0_1_0_fu_246[7]_i_8_n_1 ,\accu_V_0_1_0_fu_246[7]_i_9_n_1 }));
  FDRE \accu_V_0_1_0_fu_246_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[8]),
        .Q(accu_V_0_1_0_fu_246[8]),
        .R(1'b0));
  FDRE \accu_V_0_1_0_fu_246_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_1_V_fu_1963_p2[9]),
        .Q(accu_V_0_1_0_fu_246[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hD22D)) 
    \accu_V_0_2_0_fu_250[11]_i_10 
       (.I0(accu_V_0_2_0_fu_250[11]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(add_ln700_7_reg_3548[11]),
        .I3(mul_ln1352_6_reg_3543[11]),
        .O(\accu_V_0_2_0_fu_250[11]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \accu_V_0_2_0_fu_250[11]_i_2 
       (.I0(mul_ln1352_6_reg_3543[11]),
        .I1(add_ln700_7_reg_3548[11]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_2_0_fu_250[11]),
        .O(\accu_V_0_2_0_fu_250[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[11]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[9]),
        .I2(add_ln700_7_reg_3548[9]),
        .I3(mul_ln1352_6_reg_3543[9]),
        .O(\accu_V_0_2_0_fu_250[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[11]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[8]),
        .I2(add_ln700_7_reg_3548[8]),
        .I3(mul_ln1352_6_reg_3543[8]),
        .O(\accu_V_0_2_0_fu_250[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[11]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[7]),
        .I2(add_ln700_7_reg_3548[7]),
        .I3(mul_ln1352_6_reg_3543[7]),
        .O(\accu_V_0_2_0_fu_250[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h9595A995)) 
    \accu_V_0_2_0_fu_250[11]_i_6 
       (.I0(\accu_V_0_2_0_fu_250[11]_i_10_n_1 ),
        .I1(mul_ln1352_6_reg_3543[10]),
        .I2(add_ln700_7_reg_3548[10]),
        .I3(accu_V_0_2_0_fu_250[10]),
        .I4(icmp_ln271_reg_3451_pp0_iter1_reg),
        .O(\accu_V_0_2_0_fu_250[11]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \accu_V_0_2_0_fu_250[11]_i_7 
       (.I0(\accu_V_0_2_0_fu_250[11]_i_3_n_1 ),
        .I1(add_ln700_7_reg_3548[10]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_2_0_fu_250[10]),
        .I4(mul_ln1352_6_reg_3543[10]),
        .O(\accu_V_0_2_0_fu_250[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair29" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_2_0_fu_250[11]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[9]),
        .I2(add_ln700_7_reg_3548[9]),
        .I3(mul_ln1352_6_reg_3543[9]),
        .I4(\accu_V_0_2_0_fu_250[11]_i_4_n_1 ),
        .O(\accu_V_0_2_0_fu_250[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair28" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_2_0_fu_250[11]_i_9 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[8]),
        .I2(add_ln700_7_reg_3548[8]),
        .I3(mul_ln1352_6_reg_3543[8]),
        .I4(\accu_V_0_2_0_fu_250[11]_i_5_n_1 ),
        .O(\accu_V_0_2_0_fu_250[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_2_0_fu_250[15]_i_2 
       (.I0(accu_V_0_2_0_fu_250[13]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .O(select_ln271_1_fu_1912_p3));
  LUT5 #(
    .INIT(32'h75753110)) 
    \accu_V_0_2_0_fu_250[15]_i_3 
       (.I0(add_ln700_7_reg_3548[12]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_250[12]),
        .I3(accu_V_0_2_0_fu_250[11]),
        .I4(add_ln700_7_reg_3548[11]),
        .O(\accu_V_0_2_0_fu_250[15]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h002D)) 
    \accu_V_0_2_0_fu_250[15]_i_4 
       (.I0(accu_V_0_2_0_fu_250[11]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(add_ln700_7_reg_3548[11]),
        .I3(mul_ln1352_6_reg_3543[11]),
        .O(\accu_V_0_2_0_fu_250[15]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_2_0_fu_250[15]_i_5 
       (.I0(accu_V_0_2_0_fu_250[14]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_250[15]),
        .O(\accu_V_0_2_0_fu_250[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_2_0_fu_250[15]_i_6 
       (.I0(accu_V_0_2_0_fu_250[13]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_2_0_fu_250[14]),
        .O(\accu_V_0_2_0_fu_250[15]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFF55E0FEFF551F01)) 
    \accu_V_0_2_0_fu_250[15]_i_7 
       (.I0(add_ln700_7_reg_3548[11]),
        .I1(accu_V_0_2_0_fu_250[11]),
        .I2(accu_V_0_2_0_fu_250[12]),
        .I3(add_ln700_7_reg_3548[12]),
        .I4(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I5(accu_V_0_2_0_fu_250[13]),
        .O(\accu_V_0_2_0_fu_250[15]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hC6C9636CC3CC6966)) 
    \accu_V_0_2_0_fu_250[15]_i_8 
       (.I0(mul_ln1352_6_reg_3543[11]),
        .I1(add_ln700_7_reg_3548[12]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_2_0_fu_250[12]),
        .I4(add_ln700_7_reg_3548[11]),
        .I5(accu_V_0_2_0_fu_250[11]),
        .O(\accu_V_0_2_0_fu_250[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[3]_i_2 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[2]),
        .I2(add_ln700_7_reg_3548[2]),
        .I3(mul_ln1352_6_reg_3543[2]),
        .O(\accu_V_0_2_0_fu_250[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[3]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[1]),
        .I2(add_ln700_7_reg_3548[1]),
        .I3(mul_ln1352_6_reg_3543[1]),
        .O(\accu_V_0_2_0_fu_250[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[3]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[0]),
        .I2(add_ln700_7_reg_3548[0]),
        .I3(mul_ln1352_6_reg_3543[0]),
        .O(\accu_V_0_2_0_fu_250[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair23" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_2_0_fu_250[3]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[3]),
        .I2(add_ln700_7_reg_3548[3]),
        .I3(mul_ln1352_6_reg_3543[3]),
        .I4(\accu_V_0_2_0_fu_250[3]_i_2_n_1 ),
        .O(\accu_V_0_2_0_fu_250[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair22" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_2_0_fu_250[3]_i_6 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[2]),
        .I2(add_ln700_7_reg_3548[2]),
        .I3(mul_ln1352_6_reg_3543[2]),
        .I4(\accu_V_0_2_0_fu_250[3]_i_3_n_1 ),
        .O(\accu_V_0_2_0_fu_250[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair21" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_2_0_fu_250[3]_i_7 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[1]),
        .I2(add_ln700_7_reg_3548[1]),
        .I3(mul_ln1352_6_reg_3543[1]),
        .I4(\accu_V_0_2_0_fu_250[3]_i_4_n_1 ),
        .O(\accu_V_0_2_0_fu_250[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \accu_V_0_2_0_fu_250[3]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[0]),
        .I2(add_ln700_7_reg_3548[0]),
        .I3(mul_ln1352_6_reg_3543[0]),
        .O(\accu_V_0_2_0_fu_250[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[7]_i_2 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[6]),
        .I2(add_ln700_7_reg_3548[6]),
        .I3(mul_ln1352_6_reg_3543[6]),
        .O(\accu_V_0_2_0_fu_250[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[7]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[5]),
        .I2(add_ln700_7_reg_3548[5]),
        .I3(mul_ln1352_6_reg_3543[5]),
        .O(\accu_V_0_2_0_fu_250[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[7]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[4]),
        .I2(add_ln700_7_reg_3548[4]),
        .I3(mul_ln1352_6_reg_3543[4]),
        .O(\accu_V_0_2_0_fu_250[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_2_0_fu_250[7]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[3]),
        .I2(add_ln700_7_reg_3548[3]),
        .I3(mul_ln1352_6_reg_3543[3]),
        .O(\accu_V_0_2_0_fu_250[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair27" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_2_0_fu_250[7]_i_6 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[7]),
        .I2(add_ln700_7_reg_3548[7]),
        .I3(mul_ln1352_6_reg_3543[7]),
        .I4(\accu_V_0_2_0_fu_250[7]_i_2_n_1 ),
        .O(\accu_V_0_2_0_fu_250[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair26" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_2_0_fu_250[7]_i_7 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[6]),
        .I2(add_ln700_7_reg_3548[6]),
        .I3(mul_ln1352_6_reg_3543[6]),
        .I4(\accu_V_0_2_0_fu_250[7]_i_3_n_1 ),
        .O(\accu_V_0_2_0_fu_250[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair25" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_2_0_fu_250[7]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[5]),
        .I2(add_ln700_7_reg_3548[5]),
        .I3(mul_ln1352_6_reg_3543[5]),
        .I4(\accu_V_0_2_0_fu_250[7]_i_4_n_1 ),
        .O(\accu_V_0_2_0_fu_250[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair24" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_2_0_fu_250[7]_i_9 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_2_0_fu_250[4]),
        .I2(add_ln700_7_reg_3548[4]),
        .I3(mul_ln1352_6_reg_3543[4]),
        .I4(\accu_V_0_2_0_fu_250[7]_i_5_n_1 ),
        .O(\accu_V_0_2_0_fu_250[7]_i_9_n_1 ));
  FDRE \accu_V_0_2_0_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[0]),
        .Q(accu_V_0_2_0_fu_250[0]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[10]),
        .Q(accu_V_0_2_0_fu_250[10]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[11]),
        .Q(accu_V_0_2_0_fu_250[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_2_0_fu_250_reg[11]_i_1 
       (.CI(\accu_V_0_2_0_fu_250_reg[7]_i_1_n_1 ),
        .CO({\accu_V_0_2_0_fu_250_reg[11]_i_1_n_1 ,\accu_V_0_2_0_fu_250_reg[11]_i_1_n_2 ,\accu_V_0_2_0_fu_250_reg[11]_i_1_n_3 ,\accu_V_0_2_0_fu_250_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_2_0_fu_250[11]_i_2_n_1 ,\accu_V_0_2_0_fu_250[11]_i_3_n_1 ,\accu_V_0_2_0_fu_250[11]_i_4_n_1 ,\accu_V_0_2_0_fu_250[11]_i_5_n_1 }),
        .O(accu_0_2_V_fu_1981_p2[11:8]),
        .S({\accu_V_0_2_0_fu_250[11]_i_6_n_1 ,\accu_V_0_2_0_fu_250[11]_i_7_n_1 ,\accu_V_0_2_0_fu_250[11]_i_8_n_1 ,\accu_V_0_2_0_fu_250[11]_i_9_n_1 }));
  FDRE \accu_V_0_2_0_fu_250_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[12]),
        .Q(accu_V_0_2_0_fu_250[12]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[13]),
        .Q(accu_V_0_2_0_fu_250[13]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[14]),
        .Q(accu_V_0_2_0_fu_250[14]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[15]),
        .Q(accu_V_0_2_0_fu_250[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_2_0_fu_250_reg[15]_i_1 
       (.CI(\accu_V_0_2_0_fu_250_reg[11]_i_1_n_1 ),
        .CO({\NLW_accu_V_0_2_0_fu_250_reg[15]_i_1_CO_UNCONNECTED [3],\accu_V_0_2_0_fu_250_reg[15]_i_1_n_2 ,\accu_V_0_2_0_fu_250_reg[15]_i_1_n_3 ,\accu_V_0_2_0_fu_250_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln271_1_fu_1912_p3,\accu_V_0_2_0_fu_250[15]_i_3_n_1 ,\accu_V_0_2_0_fu_250[15]_i_4_n_1 }),
        .O(accu_0_2_V_fu_1981_p2[15:12]),
        .S({\accu_V_0_2_0_fu_250[15]_i_5_n_1 ,\accu_V_0_2_0_fu_250[15]_i_6_n_1 ,\accu_V_0_2_0_fu_250[15]_i_7_n_1 ,\accu_V_0_2_0_fu_250[15]_i_8_n_1 }));
  FDRE \accu_V_0_2_0_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[1]),
        .Q(accu_V_0_2_0_fu_250[1]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[2]),
        .Q(accu_V_0_2_0_fu_250[2]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[3]),
        .Q(accu_V_0_2_0_fu_250[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_2_0_fu_250_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_0_2_0_fu_250_reg[3]_i_1_n_1 ,\accu_V_0_2_0_fu_250_reg[3]_i_1_n_2 ,\accu_V_0_2_0_fu_250_reg[3]_i_1_n_3 ,\accu_V_0_2_0_fu_250_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_2_0_fu_250[3]_i_2_n_1 ,\accu_V_0_2_0_fu_250[3]_i_3_n_1 ,\accu_V_0_2_0_fu_250[3]_i_4_n_1 ,1'b0}),
        .O(accu_0_2_V_fu_1981_p2[3:0]),
        .S({\accu_V_0_2_0_fu_250[3]_i_5_n_1 ,\accu_V_0_2_0_fu_250[3]_i_6_n_1 ,\accu_V_0_2_0_fu_250[3]_i_7_n_1 ,\accu_V_0_2_0_fu_250[3]_i_8_n_1 }));
  FDRE \accu_V_0_2_0_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[4]),
        .Q(accu_V_0_2_0_fu_250[4]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[5]),
        .Q(accu_V_0_2_0_fu_250[5]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[6]),
        .Q(accu_V_0_2_0_fu_250[6]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[7]),
        .Q(accu_V_0_2_0_fu_250[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_2_0_fu_250_reg[7]_i_1 
       (.CI(\accu_V_0_2_0_fu_250_reg[3]_i_1_n_1 ),
        .CO({\accu_V_0_2_0_fu_250_reg[7]_i_1_n_1 ,\accu_V_0_2_0_fu_250_reg[7]_i_1_n_2 ,\accu_V_0_2_0_fu_250_reg[7]_i_1_n_3 ,\accu_V_0_2_0_fu_250_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_2_0_fu_250[7]_i_2_n_1 ,\accu_V_0_2_0_fu_250[7]_i_3_n_1 ,\accu_V_0_2_0_fu_250[7]_i_4_n_1 ,\accu_V_0_2_0_fu_250[7]_i_5_n_1 }),
        .O(accu_0_2_V_fu_1981_p2[7:4]),
        .S({\accu_V_0_2_0_fu_250[7]_i_6_n_1 ,\accu_V_0_2_0_fu_250[7]_i_7_n_1 ,\accu_V_0_2_0_fu_250[7]_i_8_n_1 ,\accu_V_0_2_0_fu_250[7]_i_9_n_1 }));
  FDRE \accu_V_0_2_0_fu_250_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[8]),
        .Q(accu_V_0_2_0_fu_250[8]),
        .R(1'b0));
  FDRE \accu_V_0_2_0_fu_250_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_2_V_fu_1981_p2[9]),
        .Q(accu_V_0_2_0_fu_250[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hD22D)) 
    \accu_V_0_3_0_fu_254[11]_i_10 
       (.I0(accu_V_0_3_0_fu_254[11]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(add_ln700_10_reg_3558[11]),
        .I3(mul_ln1352_9_reg_3553[11]),
        .O(\accu_V_0_3_0_fu_254[11]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \accu_V_0_3_0_fu_254[11]_i_2 
       (.I0(mul_ln1352_9_reg_3553[11]),
        .I1(add_ln700_10_reg_3558[11]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_3_0_fu_254[11]),
        .O(\accu_V_0_3_0_fu_254[11]_i_2_n_1 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[11]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[9]),
        .I2(add_ln700_10_reg_3558[9]),
        .I3(mul_ln1352_9_reg_3553[9]),
        .O(\accu_V_0_3_0_fu_254[11]_i_3_n_1 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[11]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[8]),
        .I2(add_ln700_10_reg_3558[8]),
        .I3(mul_ln1352_9_reg_3553[8]),
        .O(\accu_V_0_3_0_fu_254[11]_i_4_n_1 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[11]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[7]),
        .I2(add_ln700_10_reg_3558[7]),
        .I3(mul_ln1352_9_reg_3553[7]),
        .O(\accu_V_0_3_0_fu_254[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h9595A995)) 
    \accu_V_0_3_0_fu_254[11]_i_6 
       (.I0(\accu_V_0_3_0_fu_254[11]_i_10_n_1 ),
        .I1(mul_ln1352_9_reg_3553[10]),
        .I2(add_ln700_10_reg_3558[10]),
        .I3(accu_V_0_3_0_fu_254[10]),
        .I4(icmp_ln271_reg_3451_pp0_iter1_reg),
        .O(\accu_V_0_3_0_fu_254[11]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h96996966)) 
    \accu_V_0_3_0_fu_254[11]_i_7 
       (.I0(\accu_V_0_3_0_fu_254[11]_i_3_n_1 ),
        .I1(add_ln700_10_reg_3558[10]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_3_0_fu_254[10]),
        .I4(mul_ln1352_9_reg_3553[10]),
        .O(\accu_V_0_3_0_fu_254[11]_i_7_n_1 ));
  (* HLUTNM = "lutpair39" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_3_0_fu_254[11]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[9]),
        .I2(add_ln700_10_reg_3558[9]),
        .I3(mul_ln1352_9_reg_3553[9]),
        .I4(\accu_V_0_3_0_fu_254[11]_i_4_n_1 ),
        .O(\accu_V_0_3_0_fu_254[11]_i_8_n_1 ));
  (* HLUTNM = "lutpair38" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_3_0_fu_254[11]_i_9 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[8]),
        .I2(add_ln700_10_reg_3558[8]),
        .I3(mul_ln1352_9_reg_3553[8]),
        .I4(\accu_V_0_3_0_fu_254[11]_i_5_n_1 ),
        .O(\accu_V_0_3_0_fu_254[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accu_V_0_3_0_fu_254[15]_i_2 
       (.I0(accu_V_0_3_0_fu_254[13]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .O(select_ln271_fu_1905_p3));
  LUT5 #(
    .INIT(32'h75753110)) 
    \accu_V_0_3_0_fu_254[15]_i_3 
       (.I0(add_ln700_10_reg_3558[12]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_254[12]),
        .I3(accu_V_0_3_0_fu_254[11]),
        .I4(add_ln700_10_reg_3558[11]),
        .O(\accu_V_0_3_0_fu_254[15]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h002D)) 
    \accu_V_0_3_0_fu_254[15]_i_4 
       (.I0(accu_V_0_3_0_fu_254[11]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(add_ln700_10_reg_3558[11]),
        .I3(mul_ln1352_9_reg_3553[11]),
        .O(\accu_V_0_3_0_fu_254[15]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_3_0_fu_254[15]_i_5 
       (.I0(accu_V_0_3_0_fu_254[14]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_254[15]),
        .O(\accu_V_0_3_0_fu_254[15]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'hED)) 
    \accu_V_0_3_0_fu_254[15]_i_6 
       (.I0(accu_V_0_3_0_fu_254[13]),
        .I1(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I2(accu_V_0_3_0_fu_254[14]),
        .O(\accu_V_0_3_0_fu_254[15]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFF55E0FEFF551F01)) 
    \accu_V_0_3_0_fu_254[15]_i_7 
       (.I0(add_ln700_10_reg_3558[11]),
        .I1(accu_V_0_3_0_fu_254[11]),
        .I2(accu_V_0_3_0_fu_254[12]),
        .I3(add_ln700_10_reg_3558[12]),
        .I4(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I5(accu_V_0_3_0_fu_254[13]),
        .O(\accu_V_0_3_0_fu_254[15]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hC6C9636CC3CC6966)) 
    \accu_V_0_3_0_fu_254[15]_i_8 
       (.I0(mul_ln1352_9_reg_3553[11]),
        .I1(add_ln700_10_reg_3558[12]),
        .I2(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I3(accu_V_0_3_0_fu_254[12]),
        .I4(add_ln700_10_reg_3558[11]),
        .I5(accu_V_0_3_0_fu_254[11]),
        .O(\accu_V_0_3_0_fu_254[15]_i_8_n_1 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[3]_i_2 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[2]),
        .I2(add_ln700_10_reg_3558[2]),
        .I3(mul_ln1352_9_reg_3553[2]),
        .O(\accu_V_0_3_0_fu_254[3]_i_2_n_1 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[3]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[1]),
        .I2(add_ln700_10_reg_3558[1]),
        .I3(mul_ln1352_9_reg_3553[1]),
        .O(\accu_V_0_3_0_fu_254[3]_i_3_n_1 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[3]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[0]),
        .I2(add_ln700_10_reg_3558[0]),
        .I3(mul_ln1352_9_reg_3553[0]),
        .O(\accu_V_0_3_0_fu_254[3]_i_4_n_1 ));
  (* HLUTNM = "lutpair33" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_3_0_fu_254[3]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[3]),
        .I2(add_ln700_10_reg_3558[3]),
        .I3(mul_ln1352_9_reg_3553[3]),
        .I4(\accu_V_0_3_0_fu_254[3]_i_2_n_1 ),
        .O(\accu_V_0_3_0_fu_254[3]_i_5_n_1 ));
  (* HLUTNM = "lutpair32" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_3_0_fu_254[3]_i_6 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[2]),
        .I2(add_ln700_10_reg_3558[2]),
        .I3(mul_ln1352_9_reg_3553[2]),
        .I4(\accu_V_0_3_0_fu_254[3]_i_3_n_1 ),
        .O(\accu_V_0_3_0_fu_254[3]_i_6_n_1 ));
  (* HLUTNM = "lutpair31" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_3_0_fu_254[3]_i_7 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[1]),
        .I2(add_ln700_10_reg_3558[1]),
        .I3(mul_ln1352_9_reg_3553[1]),
        .I4(\accu_V_0_3_0_fu_254[3]_i_4_n_1 ),
        .O(\accu_V_0_3_0_fu_254[3]_i_7_n_1 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \accu_V_0_3_0_fu_254[3]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[0]),
        .I2(add_ln700_10_reg_3558[0]),
        .I3(mul_ln1352_9_reg_3553[0]),
        .O(\accu_V_0_3_0_fu_254[3]_i_8_n_1 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[7]_i_2 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[6]),
        .I2(add_ln700_10_reg_3558[6]),
        .I3(mul_ln1352_9_reg_3553[6]),
        .O(\accu_V_0_3_0_fu_254[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[7]_i_3 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[5]),
        .I2(add_ln700_10_reg_3558[5]),
        .I3(mul_ln1352_9_reg_3553[5]),
        .O(\accu_V_0_3_0_fu_254[7]_i_3_n_1 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[7]_i_4 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[4]),
        .I2(add_ln700_10_reg_3558[4]),
        .I3(mul_ln1352_9_reg_3553[4]),
        .O(\accu_V_0_3_0_fu_254[7]_i_4_n_1 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'hF440)) 
    \accu_V_0_3_0_fu_254[7]_i_5 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[3]),
        .I2(add_ln700_10_reg_3558[3]),
        .I3(mul_ln1352_9_reg_3553[3]),
        .O(\accu_V_0_3_0_fu_254[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair37" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_3_0_fu_254[7]_i_6 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[7]),
        .I2(add_ln700_10_reg_3558[7]),
        .I3(mul_ln1352_9_reg_3553[7]),
        .I4(\accu_V_0_3_0_fu_254[7]_i_2_n_1 ),
        .O(\accu_V_0_3_0_fu_254[7]_i_6_n_1 ));
  (* HLUTNM = "lutpair36" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_3_0_fu_254[7]_i_7 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[6]),
        .I2(add_ln700_10_reg_3558[6]),
        .I3(mul_ln1352_9_reg_3553[6]),
        .I4(\accu_V_0_3_0_fu_254[7]_i_3_n_1 ),
        .O(\accu_V_0_3_0_fu_254[7]_i_7_n_1 ));
  (* HLUTNM = "lutpair35" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_3_0_fu_254[7]_i_8 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[5]),
        .I2(add_ln700_10_reg_3558[5]),
        .I3(mul_ln1352_9_reg_3553[5]),
        .I4(\accu_V_0_3_0_fu_254[7]_i_4_n_1 ),
        .O(\accu_V_0_3_0_fu_254[7]_i_8_n_1 ));
  (* HLUTNM = "lutpair34" *) 
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \accu_V_0_3_0_fu_254[7]_i_9 
       (.I0(icmp_ln271_reg_3451_pp0_iter1_reg),
        .I1(accu_V_0_3_0_fu_254[4]),
        .I2(add_ln700_10_reg_3558[4]),
        .I3(mul_ln1352_9_reg_3553[4]),
        .I4(\accu_V_0_3_0_fu_254[7]_i_5_n_1 ),
        .O(\accu_V_0_3_0_fu_254[7]_i_9_n_1 ));
  FDRE \accu_V_0_3_0_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[0]),
        .Q(accu_V_0_3_0_fu_254[0]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[10] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[10]),
        .Q(accu_V_0_3_0_fu_254[10]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[11] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[11]),
        .Q(accu_V_0_3_0_fu_254[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_3_0_fu_254_reg[11]_i_1 
       (.CI(\accu_V_0_3_0_fu_254_reg[7]_i_1_n_1 ),
        .CO({\accu_V_0_3_0_fu_254_reg[11]_i_1_n_1 ,\accu_V_0_3_0_fu_254_reg[11]_i_1_n_2 ,\accu_V_0_3_0_fu_254_reg[11]_i_1_n_3 ,\accu_V_0_3_0_fu_254_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_3_0_fu_254[11]_i_2_n_1 ,\accu_V_0_3_0_fu_254[11]_i_3_n_1 ,\accu_V_0_3_0_fu_254[11]_i_4_n_1 ,\accu_V_0_3_0_fu_254[11]_i_5_n_1 }),
        .O(accu_0_3_V_fu_1999_p2[11:8]),
        .S({\accu_V_0_3_0_fu_254[11]_i_6_n_1 ,\accu_V_0_3_0_fu_254[11]_i_7_n_1 ,\accu_V_0_3_0_fu_254[11]_i_8_n_1 ,\accu_V_0_3_0_fu_254[11]_i_9_n_1 }));
  FDRE \accu_V_0_3_0_fu_254_reg[12] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[12]),
        .Q(accu_V_0_3_0_fu_254[12]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[13] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[13]),
        .Q(accu_V_0_3_0_fu_254[13]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[14] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[14]),
        .Q(accu_V_0_3_0_fu_254[14]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[15] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[15]),
        .Q(accu_V_0_3_0_fu_254[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_3_0_fu_254_reg[15]_i_1 
       (.CI(\accu_V_0_3_0_fu_254_reg[11]_i_1_n_1 ),
        .CO({\NLW_accu_V_0_3_0_fu_254_reg[15]_i_1_CO_UNCONNECTED [3],\accu_V_0_3_0_fu_254_reg[15]_i_1_n_2 ,\accu_V_0_3_0_fu_254_reg[15]_i_1_n_3 ,\accu_V_0_3_0_fu_254_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln271_fu_1905_p3,\accu_V_0_3_0_fu_254[15]_i_3_n_1 ,\accu_V_0_3_0_fu_254[15]_i_4_n_1 }),
        .O(accu_0_3_V_fu_1999_p2[15:12]),
        .S({\accu_V_0_3_0_fu_254[15]_i_5_n_1 ,\accu_V_0_3_0_fu_254[15]_i_6_n_1 ,\accu_V_0_3_0_fu_254[15]_i_7_n_1 ,\accu_V_0_3_0_fu_254[15]_i_8_n_1 }));
  FDRE \accu_V_0_3_0_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[1]),
        .Q(accu_V_0_3_0_fu_254[1]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[2]),
        .Q(accu_V_0_3_0_fu_254[2]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[3]),
        .Q(accu_V_0_3_0_fu_254[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_3_0_fu_254_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accu_V_0_3_0_fu_254_reg[3]_i_1_n_1 ,\accu_V_0_3_0_fu_254_reg[3]_i_1_n_2 ,\accu_V_0_3_0_fu_254_reg[3]_i_1_n_3 ,\accu_V_0_3_0_fu_254_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_3_0_fu_254[3]_i_2_n_1 ,\accu_V_0_3_0_fu_254[3]_i_3_n_1 ,\accu_V_0_3_0_fu_254[3]_i_4_n_1 ,1'b0}),
        .O(accu_0_3_V_fu_1999_p2[3:0]),
        .S({\accu_V_0_3_0_fu_254[3]_i_5_n_1 ,\accu_V_0_3_0_fu_254[3]_i_6_n_1 ,\accu_V_0_3_0_fu_254[3]_i_7_n_1 ,\accu_V_0_3_0_fu_254[3]_i_8_n_1 }));
  FDRE \accu_V_0_3_0_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[4]),
        .Q(accu_V_0_3_0_fu_254[4]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[5]),
        .Q(accu_V_0_3_0_fu_254[5]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[6]),
        .Q(accu_V_0_3_0_fu_254[6]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[7]),
        .Q(accu_V_0_3_0_fu_254[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \accu_V_0_3_0_fu_254_reg[7]_i_1 
       (.CI(\accu_V_0_3_0_fu_254_reg[3]_i_1_n_1 ),
        .CO({\accu_V_0_3_0_fu_254_reg[7]_i_1_n_1 ,\accu_V_0_3_0_fu_254_reg[7]_i_1_n_2 ,\accu_V_0_3_0_fu_254_reg[7]_i_1_n_3 ,\accu_V_0_3_0_fu_254_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\accu_V_0_3_0_fu_254[7]_i_2_n_1 ,\accu_V_0_3_0_fu_254[7]_i_3_n_1 ,\accu_V_0_3_0_fu_254[7]_i_4_n_1 ,\accu_V_0_3_0_fu_254[7]_i_5_n_1 }),
        .O(accu_0_3_V_fu_1999_p2[7:4]),
        .S({\accu_V_0_3_0_fu_254[7]_i_6_n_1 ,\accu_V_0_3_0_fu_254[7]_i_7_n_1 ,\accu_V_0_3_0_fu_254[7]_i_8_n_1 ,\accu_V_0_3_0_fu_254[7]_i_9_n_1 }));
  FDRE \accu_V_0_3_0_fu_254_reg[8] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[8]),
        .Q(accu_V_0_3_0_fu_254[8]),
        .R(1'b0));
  FDRE \accu_V_0_3_0_fu_254_reg[9] 
       (.C(ap_clk),
        .CE(accu_V_0_0_0_fu_2420),
        .D(accu_0_3_V_fu_1999_p2[9]),
        .Q(accu_V_0_3_0_fu_254[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_10_reg_3558[11]_i_2 
       (.I0(mul_ln1352_11_fu_1789_p2[11]),
        .O(\add_ln700_10_reg_3558[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[11]_i_5 
       (.I0(mul_ln1352_11_fu_1789_p2[10]),
        .I1(mul_ln1352_10_fu_1776_p2[10]),
        .O(\add_ln700_10_reg_3558[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[11]_i_6 
       (.I0(mul_ln1352_11_fu_1789_p2[9]),
        .I1(mul_ln1352_10_fu_1776_p2[9]),
        .O(\add_ln700_10_reg_3558[11]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[11]_i_7 
       (.I0(mul_ln1352_11_fu_1789_p2[8]),
        .I1(mul_ln1352_10_fu_1776_p2[8]),
        .O(\add_ln700_10_reg_3558[11]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[3]_i_3 
       (.I0(mul_ln1352_11_fu_1789_p2[3]),
        .I1(mul_ln1352_10_fu_1776_p2[3]),
        .O(\add_ln700_10_reg_3558[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[3]_i_4 
       (.I0(mul_ln1352_11_fu_1789_p2[2]),
        .I1(mul_ln1352_10_fu_1776_p2[2]),
        .O(\add_ln700_10_reg_3558[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[3]_i_5 
       (.I0(mul_ln1352_11_fu_1789_p2[1]),
        .I1(mul_ln1352_10_fu_1776_p2[1]),
        .O(\add_ln700_10_reg_3558[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[3]_i_6 
       (.I0(mul_ln1352_11_fu_1789_p2[0]),
        .I1(mul_ln1352_10_fu_1776_p2[0]),
        .O(\add_ln700_10_reg_3558[3]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[7]_i_3 
       (.I0(mul_ln1352_11_fu_1789_p2[7]),
        .I1(mul_ln1352_10_fu_1776_p2[7]),
        .O(\add_ln700_10_reg_3558[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[7]_i_4 
       (.I0(mul_ln1352_11_fu_1789_p2[6]),
        .I1(mul_ln1352_10_fu_1776_p2[6]),
        .O(\add_ln700_10_reg_3558[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[7]_i_5 
       (.I0(mul_ln1352_11_fu_1789_p2[5]),
        .I1(mul_ln1352_10_fu_1776_p2[5]),
        .O(\add_ln700_10_reg_3558[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[7]_i_6 
       (.I0(mul_ln1352_11_fu_1789_p2[4]),
        .I1(mul_ln1352_10_fu_1776_p2[4]),
        .O(\add_ln700_10_reg_3558[7]_i_6_n_1 ));
  FDRE \add_ln700_10_reg_3558_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[0]),
        .Q(add_ln700_10_reg_3558[0]),
        .R(1'b0));
  FDRE \add_ln700_10_reg_3558_reg[10] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[10]),
        .Q(add_ln700_10_reg_3558[10]),
        .R(1'b0));
  FDRE \add_ln700_10_reg_3558_reg[11] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[11]),
        .Q(add_ln700_10_reg_3558[11]),
        .R(1'b0));
  CARRY4 \add_ln700_10_reg_3558_reg[11]_i_1 
       (.CI(\add_ln700_10_reg_3558_reg[7]_i_1_n_1 ),
        .CO({\add_ln700_10_reg_3558_reg[11]_i_1_n_1 ,\add_ln700_10_reg_3558_reg[11]_i_1_n_2 ,\add_ln700_10_reg_3558_reg[11]_i_1_n_3 ,\add_ln700_10_reg_3558_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_10_reg_3558[11]_i_2_n_1 ,mul_ln1352_11_fu_1789_p2[10:8]}),
        .O(add_ln700_10_fu_1799_p2[11:8]),
        .S({StreamingFCLayer_6jw_U13_n_1,\add_ln700_10_reg_3558[11]_i_5_n_1 ,\add_ln700_10_reg_3558[11]_i_6_n_1 ,\add_ln700_10_reg_3558[11]_i_7_n_1 }));
  FDRE \add_ln700_10_reg_3558_reg[12] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[12]),
        .Q(add_ln700_10_reg_3558[12]),
        .R(1'b0));
  CARRY4 \add_ln700_10_reg_3558_reg[12]_i_1 
       (.CI(\add_ln700_10_reg_3558_reg[11]_i_1_n_1 ),
        .CO(\NLW_add_ln700_10_reg_3558_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_10_reg_3558_reg[12]_i_1_O_UNCONNECTED [3:1],add_ln700_10_fu_1799_p2[12]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln700_10_reg_3558_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[1]),
        .Q(add_ln700_10_reg_3558[1]),
        .R(1'b0));
  FDRE \add_ln700_10_reg_3558_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[2]),
        .Q(add_ln700_10_reg_3558[2]),
        .R(1'b0));
  FDRE \add_ln700_10_reg_3558_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[3]),
        .Q(add_ln700_10_reg_3558[3]),
        .R(1'b0));
  CARRY4 \add_ln700_10_reg_3558_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_10_reg_3558_reg[3]_i_1_n_1 ,\add_ln700_10_reg_3558_reg[3]_i_1_n_2 ,\add_ln700_10_reg_3558_reg[3]_i_1_n_3 ,\add_ln700_10_reg_3558_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_11_fu_1789_p2[3:0]),
        .O(add_ln700_10_fu_1799_p2[3:0]),
        .S({\add_ln700_10_reg_3558[3]_i_3_n_1 ,\add_ln700_10_reg_3558[3]_i_4_n_1 ,\add_ln700_10_reg_3558[3]_i_5_n_1 ,\add_ln700_10_reg_3558[3]_i_6_n_1 }));
  FDRE \add_ln700_10_reg_3558_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[4]),
        .Q(add_ln700_10_reg_3558[4]),
        .R(1'b0));
  FDRE \add_ln700_10_reg_3558_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[5]),
        .Q(add_ln700_10_reg_3558[5]),
        .R(1'b0));
  FDRE \add_ln700_10_reg_3558_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[6]),
        .Q(add_ln700_10_reg_3558[6]),
        .R(1'b0));
  FDRE \add_ln700_10_reg_3558_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[7]),
        .Q(add_ln700_10_reg_3558[7]),
        .R(1'b0));
  CARRY4 \add_ln700_10_reg_3558_reg[7]_i_1 
       (.CI(\add_ln700_10_reg_3558_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_10_reg_3558_reg[7]_i_1_n_1 ,\add_ln700_10_reg_3558_reg[7]_i_1_n_2 ,\add_ln700_10_reg_3558_reg[7]_i_1_n_3 ,\add_ln700_10_reg_3558_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_11_fu_1789_p2[7:4]),
        .O(add_ln700_10_fu_1799_p2[7:4]),
        .S({\add_ln700_10_reg_3558[7]_i_3_n_1 ,\add_ln700_10_reg_3558[7]_i_4_n_1 ,\add_ln700_10_reg_3558[7]_i_5_n_1 ,\add_ln700_10_reg_3558[7]_i_6_n_1 }));
  FDRE \add_ln700_10_reg_3558_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[8]),
        .Q(add_ln700_10_reg_3558[8]),
        .R(1'b0));
  FDRE \add_ln700_10_reg_3558_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_10_fu_1799_p2[9]),
        .Q(add_ln700_10_reg_3558[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_1_reg_3528[11]_i_2 
       (.I0(mul_ln1352_2_fu_1666_p2[11]),
        .O(\add_ln700_1_reg_3528[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[11]_i_5 
       (.I0(mul_ln1352_2_fu_1666_p2[10]),
        .I1(mul_ln1352_1_fu_1639_p2[10]),
        .O(\add_ln700_1_reg_3528[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[11]_i_6 
       (.I0(mul_ln1352_2_fu_1666_p2[9]),
        .I1(mul_ln1352_1_fu_1639_p2[9]),
        .O(\add_ln700_1_reg_3528[11]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[11]_i_7 
       (.I0(mul_ln1352_2_fu_1666_p2[8]),
        .I1(mul_ln1352_1_fu_1639_p2[8]),
        .O(\add_ln700_1_reg_3528[11]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[3]_i_3 
       (.I0(mul_ln1352_2_fu_1666_p2[3]),
        .I1(mul_ln1352_1_fu_1639_p2[3]),
        .O(\add_ln700_1_reg_3528[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[3]_i_4 
       (.I0(mul_ln1352_2_fu_1666_p2[2]),
        .I1(mul_ln1352_1_fu_1639_p2[2]),
        .O(\add_ln700_1_reg_3528[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[3]_i_5 
       (.I0(mul_ln1352_2_fu_1666_p2[1]),
        .I1(mul_ln1352_1_fu_1639_p2[1]),
        .O(\add_ln700_1_reg_3528[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[3]_i_6 
       (.I0(mul_ln1352_2_fu_1666_p2[0]),
        .I1(mul_ln1352_1_fu_1639_p2[0]),
        .O(\add_ln700_1_reg_3528[3]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[7]_i_3 
       (.I0(mul_ln1352_2_fu_1666_p2[7]),
        .I1(mul_ln1352_1_fu_1639_p2[7]),
        .O(\add_ln700_1_reg_3528[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[7]_i_4 
       (.I0(mul_ln1352_2_fu_1666_p2[6]),
        .I1(mul_ln1352_1_fu_1639_p2[6]),
        .O(\add_ln700_1_reg_3528[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[7]_i_5 
       (.I0(mul_ln1352_2_fu_1666_p2[5]),
        .I1(mul_ln1352_1_fu_1639_p2[5]),
        .O(\add_ln700_1_reg_3528[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[7]_i_6 
       (.I0(mul_ln1352_2_fu_1666_p2[4]),
        .I1(mul_ln1352_1_fu_1639_p2[4]),
        .O(\add_ln700_1_reg_3528[7]_i_6_n_1 ));
  FDRE \add_ln700_1_reg_3528_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[0]),
        .Q(add_ln700_1_reg_3528[0]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_3528_reg[10] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[10]),
        .Q(add_ln700_1_reg_3528[10]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_3528_reg[11] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[11]),
        .Q(add_ln700_1_reg_3528[11]),
        .R(1'b0));
  CARRY4 \add_ln700_1_reg_3528_reg[11]_i_1 
       (.CI(\add_ln700_1_reg_3528_reg[7]_i_1_n_1 ),
        .CO({\add_ln700_1_reg_3528_reg[11]_i_1_n_1 ,\add_ln700_1_reg_3528_reg[11]_i_1_n_2 ,\add_ln700_1_reg_3528_reg[11]_i_1_n_3 ,\add_ln700_1_reg_3528_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_3528[11]_i_2_n_1 ,mul_ln1352_2_fu_1666_p2[10:8]}),
        .O(add_ln700_1_fu_1676_p2[11:8]),
        .S({StreamingFCLayer_6jw_U4_n_1,\add_ln700_1_reg_3528[11]_i_5_n_1 ,\add_ln700_1_reg_3528[11]_i_6_n_1 ,\add_ln700_1_reg_3528[11]_i_7_n_1 }));
  FDRE \add_ln700_1_reg_3528_reg[12] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[12]),
        .Q(add_ln700_1_reg_3528[12]),
        .R(1'b0));
  CARRY4 \add_ln700_1_reg_3528_reg[12]_i_1 
       (.CI(\add_ln700_1_reg_3528_reg[11]_i_1_n_1 ),
        .CO(\NLW_add_ln700_1_reg_3528_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_1_reg_3528_reg[12]_i_1_O_UNCONNECTED [3:1],add_ln700_1_fu_1676_p2[12]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln700_1_reg_3528_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[1]),
        .Q(add_ln700_1_reg_3528[1]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_3528_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[2]),
        .Q(add_ln700_1_reg_3528[2]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_3528_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[3]),
        .Q(add_ln700_1_reg_3528[3]),
        .R(1'b0));
  CARRY4 \add_ln700_1_reg_3528_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_3528_reg[3]_i_1_n_1 ,\add_ln700_1_reg_3528_reg[3]_i_1_n_2 ,\add_ln700_1_reg_3528_reg[3]_i_1_n_3 ,\add_ln700_1_reg_3528_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_2_fu_1666_p2[3:0]),
        .O(add_ln700_1_fu_1676_p2[3:0]),
        .S({\add_ln700_1_reg_3528[3]_i_3_n_1 ,\add_ln700_1_reg_3528[3]_i_4_n_1 ,\add_ln700_1_reg_3528[3]_i_5_n_1 ,\add_ln700_1_reg_3528[3]_i_6_n_1 }));
  FDRE \add_ln700_1_reg_3528_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[4]),
        .Q(add_ln700_1_reg_3528[4]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_3528_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[5]),
        .Q(add_ln700_1_reg_3528[5]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_3528_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[6]),
        .Q(add_ln700_1_reg_3528[6]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_3528_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[7]),
        .Q(add_ln700_1_reg_3528[7]),
        .R(1'b0));
  CARRY4 \add_ln700_1_reg_3528_reg[7]_i_1 
       (.CI(\add_ln700_1_reg_3528_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_1_reg_3528_reg[7]_i_1_n_1 ,\add_ln700_1_reg_3528_reg[7]_i_1_n_2 ,\add_ln700_1_reg_3528_reg[7]_i_1_n_3 ,\add_ln700_1_reg_3528_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_2_fu_1666_p2[7:4]),
        .O(add_ln700_1_fu_1676_p2[7:4]),
        .S({\add_ln700_1_reg_3528[7]_i_3_n_1 ,\add_ln700_1_reg_3528[7]_i_4_n_1 ,\add_ln700_1_reg_3528[7]_i_5_n_1 ,\add_ln700_1_reg_3528[7]_i_6_n_1 }));
  FDRE \add_ln700_1_reg_3528_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[8]),
        .Q(add_ln700_1_reg_3528[8]),
        .R(1'b0));
  FDRE \add_ln700_1_reg_3528_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_1_fu_1676_p2[9]),
        .Q(add_ln700_1_reg_3528[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_4_reg_3538[11]_i_2 
       (.I0(mul_ln1352_5_fu_1707_p2[11]),
        .O(\add_ln700_4_reg_3538[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[11]_i_5 
       (.I0(mul_ln1352_5_fu_1707_p2[10]),
        .I1(mul_ln1352_4_fu_1694_p2[10]),
        .O(\add_ln700_4_reg_3538[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[11]_i_6 
       (.I0(mul_ln1352_5_fu_1707_p2[9]),
        .I1(mul_ln1352_4_fu_1694_p2[9]),
        .O(\add_ln700_4_reg_3538[11]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[11]_i_7 
       (.I0(mul_ln1352_5_fu_1707_p2[8]),
        .I1(mul_ln1352_4_fu_1694_p2[8]),
        .O(\add_ln700_4_reg_3538[11]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[3]_i_3 
       (.I0(mul_ln1352_5_fu_1707_p2[3]),
        .I1(mul_ln1352_4_fu_1694_p2[3]),
        .O(\add_ln700_4_reg_3538[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[3]_i_4 
       (.I0(mul_ln1352_5_fu_1707_p2[2]),
        .I1(mul_ln1352_4_fu_1694_p2[2]),
        .O(\add_ln700_4_reg_3538[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[3]_i_5 
       (.I0(mul_ln1352_5_fu_1707_p2[1]),
        .I1(mul_ln1352_4_fu_1694_p2[1]),
        .O(\add_ln700_4_reg_3538[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[3]_i_6 
       (.I0(mul_ln1352_5_fu_1707_p2[0]),
        .I1(mul_ln1352_4_fu_1694_p2[0]),
        .O(\add_ln700_4_reg_3538[3]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[7]_i_3 
       (.I0(mul_ln1352_5_fu_1707_p2[7]),
        .I1(mul_ln1352_4_fu_1694_p2[7]),
        .O(\add_ln700_4_reg_3538[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[7]_i_4 
       (.I0(mul_ln1352_5_fu_1707_p2[6]),
        .I1(mul_ln1352_4_fu_1694_p2[6]),
        .O(\add_ln700_4_reg_3538[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[7]_i_5 
       (.I0(mul_ln1352_5_fu_1707_p2[5]),
        .I1(mul_ln1352_4_fu_1694_p2[5]),
        .O(\add_ln700_4_reg_3538[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[7]_i_6 
       (.I0(mul_ln1352_5_fu_1707_p2[4]),
        .I1(mul_ln1352_4_fu_1694_p2[4]),
        .O(\add_ln700_4_reg_3538[7]_i_6_n_1 ));
  FDRE \add_ln700_4_reg_3538_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[0]),
        .Q(add_ln700_4_reg_3538[0]),
        .R(1'b0));
  FDRE \add_ln700_4_reg_3538_reg[10] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[10]),
        .Q(add_ln700_4_reg_3538[10]),
        .R(1'b0));
  FDRE \add_ln700_4_reg_3538_reg[11] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[11]),
        .Q(add_ln700_4_reg_3538[11]),
        .R(1'b0));
  CARRY4 \add_ln700_4_reg_3538_reg[11]_i_1 
       (.CI(\add_ln700_4_reg_3538_reg[7]_i_1_n_1 ),
        .CO({\add_ln700_4_reg_3538_reg[11]_i_1_n_1 ,\add_ln700_4_reg_3538_reg[11]_i_1_n_2 ,\add_ln700_4_reg_3538_reg[11]_i_1_n_3 ,\add_ln700_4_reg_3538_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_4_reg_3538[11]_i_2_n_1 ,mul_ln1352_5_fu_1707_p2[10:8]}),
        .O(add_ln700_4_fu_1717_p2[11:8]),
        .S({StreamingFCLayer_6jw_U7_n_1,\add_ln700_4_reg_3538[11]_i_5_n_1 ,\add_ln700_4_reg_3538[11]_i_6_n_1 ,\add_ln700_4_reg_3538[11]_i_7_n_1 }));
  FDRE \add_ln700_4_reg_3538_reg[12] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[12]),
        .Q(add_ln700_4_reg_3538[12]),
        .R(1'b0));
  CARRY4 \add_ln700_4_reg_3538_reg[12]_i_1 
       (.CI(\add_ln700_4_reg_3538_reg[11]_i_1_n_1 ),
        .CO(\NLW_add_ln700_4_reg_3538_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_4_reg_3538_reg[12]_i_1_O_UNCONNECTED [3:1],add_ln700_4_fu_1717_p2[12]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln700_4_reg_3538_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[1]),
        .Q(add_ln700_4_reg_3538[1]),
        .R(1'b0));
  FDRE \add_ln700_4_reg_3538_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[2]),
        .Q(add_ln700_4_reg_3538[2]),
        .R(1'b0));
  FDRE \add_ln700_4_reg_3538_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[3]),
        .Q(add_ln700_4_reg_3538[3]),
        .R(1'b0));
  CARRY4 \add_ln700_4_reg_3538_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_4_reg_3538_reg[3]_i_1_n_1 ,\add_ln700_4_reg_3538_reg[3]_i_1_n_2 ,\add_ln700_4_reg_3538_reg[3]_i_1_n_3 ,\add_ln700_4_reg_3538_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_5_fu_1707_p2[3:0]),
        .O(add_ln700_4_fu_1717_p2[3:0]),
        .S({\add_ln700_4_reg_3538[3]_i_3_n_1 ,\add_ln700_4_reg_3538[3]_i_4_n_1 ,\add_ln700_4_reg_3538[3]_i_5_n_1 ,\add_ln700_4_reg_3538[3]_i_6_n_1 }));
  FDRE \add_ln700_4_reg_3538_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[4]),
        .Q(add_ln700_4_reg_3538[4]),
        .R(1'b0));
  FDRE \add_ln700_4_reg_3538_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[5]),
        .Q(add_ln700_4_reg_3538[5]),
        .R(1'b0));
  FDRE \add_ln700_4_reg_3538_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[6]),
        .Q(add_ln700_4_reg_3538[6]),
        .R(1'b0));
  FDRE \add_ln700_4_reg_3538_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[7]),
        .Q(add_ln700_4_reg_3538[7]),
        .R(1'b0));
  CARRY4 \add_ln700_4_reg_3538_reg[7]_i_1 
       (.CI(\add_ln700_4_reg_3538_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_4_reg_3538_reg[7]_i_1_n_1 ,\add_ln700_4_reg_3538_reg[7]_i_1_n_2 ,\add_ln700_4_reg_3538_reg[7]_i_1_n_3 ,\add_ln700_4_reg_3538_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_5_fu_1707_p2[7:4]),
        .O(add_ln700_4_fu_1717_p2[7:4]),
        .S({\add_ln700_4_reg_3538[7]_i_3_n_1 ,\add_ln700_4_reg_3538[7]_i_4_n_1 ,\add_ln700_4_reg_3538[7]_i_5_n_1 ,\add_ln700_4_reg_3538[7]_i_6_n_1 }));
  FDRE \add_ln700_4_reg_3538_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[8]),
        .Q(add_ln700_4_reg_3538[8]),
        .R(1'b0));
  FDRE \add_ln700_4_reg_3538_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_4_fu_1717_p2[9]),
        .Q(add_ln700_4_reg_3538[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln700_7_reg_3548[11]_i_2 
       (.I0(mul_ln1352_8_fu_1748_p2[11]),
        .O(\add_ln700_7_reg_3548[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[11]_i_5 
       (.I0(mul_ln1352_8_fu_1748_p2[10]),
        .I1(mul_ln1352_7_fu_1735_p2[10]),
        .O(\add_ln700_7_reg_3548[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[11]_i_6 
       (.I0(mul_ln1352_8_fu_1748_p2[9]),
        .I1(mul_ln1352_7_fu_1735_p2[9]),
        .O(\add_ln700_7_reg_3548[11]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[11]_i_7 
       (.I0(mul_ln1352_8_fu_1748_p2[8]),
        .I1(mul_ln1352_7_fu_1735_p2[8]),
        .O(\add_ln700_7_reg_3548[11]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[3]_i_3 
       (.I0(mul_ln1352_8_fu_1748_p2[3]),
        .I1(mul_ln1352_7_fu_1735_p2[3]),
        .O(\add_ln700_7_reg_3548[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[3]_i_4 
       (.I0(mul_ln1352_8_fu_1748_p2[2]),
        .I1(mul_ln1352_7_fu_1735_p2[2]),
        .O(\add_ln700_7_reg_3548[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[3]_i_5 
       (.I0(mul_ln1352_8_fu_1748_p2[1]),
        .I1(mul_ln1352_7_fu_1735_p2[1]),
        .O(\add_ln700_7_reg_3548[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[3]_i_6 
       (.I0(mul_ln1352_8_fu_1748_p2[0]),
        .I1(mul_ln1352_7_fu_1735_p2[0]),
        .O(\add_ln700_7_reg_3548[3]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[7]_i_3 
       (.I0(mul_ln1352_8_fu_1748_p2[7]),
        .I1(mul_ln1352_7_fu_1735_p2[7]),
        .O(\add_ln700_7_reg_3548[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[7]_i_4 
       (.I0(mul_ln1352_8_fu_1748_p2[6]),
        .I1(mul_ln1352_7_fu_1735_p2[6]),
        .O(\add_ln700_7_reg_3548[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[7]_i_5 
       (.I0(mul_ln1352_8_fu_1748_p2[5]),
        .I1(mul_ln1352_7_fu_1735_p2[5]),
        .O(\add_ln700_7_reg_3548[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[7]_i_6 
       (.I0(mul_ln1352_8_fu_1748_p2[4]),
        .I1(mul_ln1352_7_fu_1735_p2[4]),
        .O(\add_ln700_7_reg_3548[7]_i_6_n_1 ));
  FDRE \add_ln700_7_reg_3548_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[0]),
        .Q(add_ln700_7_reg_3548[0]),
        .R(1'b0));
  FDRE \add_ln700_7_reg_3548_reg[10] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[10]),
        .Q(add_ln700_7_reg_3548[10]),
        .R(1'b0));
  FDRE \add_ln700_7_reg_3548_reg[11] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[11]),
        .Q(add_ln700_7_reg_3548[11]),
        .R(1'b0));
  CARRY4 \add_ln700_7_reg_3548_reg[11]_i_1 
       (.CI(\add_ln700_7_reg_3548_reg[7]_i_1_n_1 ),
        .CO({\add_ln700_7_reg_3548_reg[11]_i_1_n_1 ,\add_ln700_7_reg_3548_reg[11]_i_1_n_2 ,\add_ln700_7_reg_3548_reg[11]_i_1_n_3 ,\add_ln700_7_reg_3548_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_7_reg_3548[11]_i_2_n_1 ,mul_ln1352_8_fu_1748_p2[10:8]}),
        .O(add_ln700_7_fu_1758_p2[11:8]),
        .S({StreamingFCLayer_6jw_U10_n_1,\add_ln700_7_reg_3548[11]_i_5_n_1 ,\add_ln700_7_reg_3548[11]_i_6_n_1 ,\add_ln700_7_reg_3548[11]_i_7_n_1 }));
  FDRE \add_ln700_7_reg_3548_reg[12] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[12]),
        .Q(add_ln700_7_reg_3548[12]),
        .R(1'b0));
  CARRY4 \add_ln700_7_reg_3548_reg[12]_i_1 
       (.CI(\add_ln700_7_reg_3548_reg[11]_i_1_n_1 ),
        .CO(\NLW_add_ln700_7_reg_3548_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_7_reg_3548_reg[12]_i_1_O_UNCONNECTED [3:1],add_ln700_7_fu_1758_p2[12]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln700_7_reg_3548_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[1]),
        .Q(add_ln700_7_reg_3548[1]),
        .R(1'b0));
  FDRE \add_ln700_7_reg_3548_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[2]),
        .Q(add_ln700_7_reg_3548[2]),
        .R(1'b0));
  FDRE \add_ln700_7_reg_3548_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[3]),
        .Q(add_ln700_7_reg_3548[3]),
        .R(1'b0));
  CARRY4 \add_ln700_7_reg_3548_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln700_7_reg_3548_reg[3]_i_1_n_1 ,\add_ln700_7_reg_3548_reg[3]_i_1_n_2 ,\add_ln700_7_reg_3548_reg[3]_i_1_n_3 ,\add_ln700_7_reg_3548_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_8_fu_1748_p2[3:0]),
        .O(add_ln700_7_fu_1758_p2[3:0]),
        .S({\add_ln700_7_reg_3548[3]_i_3_n_1 ,\add_ln700_7_reg_3548[3]_i_4_n_1 ,\add_ln700_7_reg_3548[3]_i_5_n_1 ,\add_ln700_7_reg_3548[3]_i_6_n_1 }));
  FDRE \add_ln700_7_reg_3548_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[4]),
        .Q(add_ln700_7_reg_3548[4]),
        .R(1'b0));
  FDRE \add_ln700_7_reg_3548_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[5]),
        .Q(add_ln700_7_reg_3548[5]),
        .R(1'b0));
  FDRE \add_ln700_7_reg_3548_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[6]),
        .Q(add_ln700_7_reg_3548[6]),
        .R(1'b0));
  FDRE \add_ln700_7_reg_3548_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[7]),
        .Q(add_ln700_7_reg_3548[7]),
        .R(1'b0));
  CARRY4 \add_ln700_7_reg_3548_reg[7]_i_1 
       (.CI(\add_ln700_7_reg_3548_reg[3]_i_1_n_1 ),
        .CO({\add_ln700_7_reg_3548_reg[7]_i_1_n_1 ,\add_ln700_7_reg_3548_reg[7]_i_1_n_2 ,\add_ln700_7_reg_3548_reg[7]_i_1_n_3 ,\add_ln700_7_reg_3548_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(mul_ln1352_8_fu_1748_p2[7:4]),
        .O(add_ln700_7_fu_1758_p2[7:4]),
        .S({\add_ln700_7_reg_3548[7]_i_3_n_1 ,\add_ln700_7_reg_3548[7]_i_4_n_1 ,\add_ln700_7_reg_3548[7]_i_5_n_1 ,\add_ln700_7_reg_3548[7]_i_6_n_1 }));
  FDRE \add_ln700_7_reg_3548_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[8]),
        .Q(add_ln700_7_reg_3548[8]),
        .R(1'b0));
  FDRE \add_ln700_7_reg_3548_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(add_ln700_7_fu_1758_p2[9]),
        .Q(add_ln700_7_reg_3548[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h00BF)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA08AA88)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_1 ),
        .I1(\ap_CS_fsm[1]_i_3_n_1 ),
        .I2(threshs_m_thresholds_44_U_n_22),
        .I3(\odata_reg[24] ),
        .I4(\ap_CS_fsm[2]_i_2_n_1 ),
        .I5(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_1),
        .O(\ap_CS_fsm[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h080008000A0A0800)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2_n_1 ),
        .I2(\odata_reg[24] ),
        .I3(threshs_m_thresholds_44_U_n_22),
        .I4(ap_enable_reg_pp0_iter3_reg_n_1),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFF5100)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .O(\ap_CS_fsm[2]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h10001101)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm[3]_i_2_n_1 ),
        .I4(ap_NS_fsm10_out),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I3(Q[2]),
        .O(\ap_CS_fsm[3]_i_2_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(threshs_m_thresholds_44_U_n_22),
        .I4(\odata_reg[24] ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h880088A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\odata_reg[24] ),
        .I4(threshs_m_thresholds_44_U_n_22),
        .O(ap_enable_reg_pp0_iter1_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(\odata_reg[24] ),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SR));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3_reg_n_1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\odata_reg[24] ),
        .I4(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_enable_reg_pp0_iter3_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_1),
        .Q(ap_enable_reg_pp0_iter3_reg_n_1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [0]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[0] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[0]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [10]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[10] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[10]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [11]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[11] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[11]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [12]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[12] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[12]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [13]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[13] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[13]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [14]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[14] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[14]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [15]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[15] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[15]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [16]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[16] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[16]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [17]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[17] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[17]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [18]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[18] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[18]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [19]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[19] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[19]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [1]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[1] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[1]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [20]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[20] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[20]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [21]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[21] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[21]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [22]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[22] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[22]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\odata_reg[24] ),
        .O(p_14_in));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_2 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [23]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[23] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[23]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [2]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[2] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[2]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [3]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[3] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[3]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [4]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[4] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[4]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [5]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[5] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[5]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [6]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[6] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[6]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [7]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[7] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[7]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [8]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[8] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[8]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF4B0F4F4F4B0B0B0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_1 
       (.I0(threshs_m_thresholds_44_U_n_22),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [9]),
        .I3(\inputBuf_8_V_9_fu_298_reg_n_1_[9] ),
        .I4(sf_1_fu_258_reg[3]),
        .I5(mux_3_0[9]),
        .O(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_1_n_1 ));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_1_n_1 ),
        .Q(sext_ln215_1_fu_1612_p1[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_1_n_1 ),
        .Q(sext_ln215_3_fu_1635_p1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_1_n_1 ),
        .Q(sext_ln215_3_fu_1635_p1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_1_n_1 ),
        .Q(sext_ln215_3_fu_1635_p1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_1_n_1 ),
        .Q(sext_ln215_3_fu_1635_p1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_1_n_1 ),
        .Q(sext_ln215_3_fu_1635_p1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_1_n_1 ),
        .Q(sext_ln215_3_fu_1635_p1[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_1_n_1 ),
        .Q(sext_ln215_5_fu_1662_p1[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_1_n_1 ),
        .Q(sext_ln215_5_fu_1662_p1[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_1_n_1 ),
        .Q(sext_ln215_5_fu_1662_p1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_1_n_1 ),
        .Q(sext_ln215_5_fu_1662_p1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_1_n_1 ),
        .Q(sext_ln215_1_fu_1612_p1[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_1_n_1 ),
        .Q(sext_ln215_5_fu_1662_p1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_1_n_1 ),
        .Q(sext_ln215_5_fu_1662_p1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_1_n_1 ),
        .Q(sext_ln215_5_fu_1662_p1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_2_n_1 ),
        .Q(sext_ln215_5_fu_1662_p1[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_1_n_1 ),
        .Q(sext_ln215_1_fu_1612_p1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_1_n_1 ),
        .Q(sext_ln215_1_fu_1612_p1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_1_n_1 ),
        .Q(sext_ln215_1_fu_1612_p1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_1_n_1 ),
        .Q(sext_ln215_1_fu_1612_p1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_1_n_1 ),
        .Q(sext_ln215_1_fu_1612_p1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_1_n_1 ),
        .Q(sext_ln215_1_fu_1612_p1[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_1_n_1 ),
        .Q(sext_ln215_3_fu_1635_p1[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_1_n_1 ),
        .Q(sext_ln215_3_fu_1635_p1[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_1),
        .I1(icmp_ln289_reg_3519_pp0_iter2_reg),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    \count[1]_i_1 
       (.I0(out_V_V_TREADY),
        .I1(\count_reg[1] ),
        .I2(\count_reg[1]_0 ),
        .I3(\odata_reg[24] ),
        .I4(ap_enable_reg_pp0_iter3_reg_n_1),
        .I5(icmp_ln289_reg_3519_pp0_iter2_reg),
        .O(out_V_V_TREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_Matrix_Vector_Activa_fu_140_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_ready),
        .I2(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \i_0_reg_1049[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(i_0_reg_1049));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_1049[0]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .O(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY));
  LUT6 #(
    .INIT(64'hFFFF57FFFFFFFFFF)) 
    \i_0_reg_1049[0]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(threshs_m_thresholds_44_U_n_15),
        .I2(\q0_reg[2] [24]),
        .I3(\q0_reg[2]_0 [48]),
        .I4(threshs_m_thresholds_44_U_n_17),
        .I5(threshs_m_thresholds_44_U_n_16),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_1049[0]_i_5 
       (.I0(i_0_reg_1049_reg[0]),
        .O(\i_0_reg_1049[0]_i_5_n_1 ));
  FDRE \i_0_reg_1049_reg[0] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[0]_i_3_n_8 ),
        .Q(i_0_reg_1049_reg[0]),
        .R(i_0_reg_1049));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_0_reg_1049_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_0_reg_1049_reg[0]_i_3_n_1 ,\i_0_reg_1049_reg[0]_i_3_n_2 ,\i_0_reg_1049_reg[0]_i_3_n_3 ,\i_0_reg_1049_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_0_reg_1049_reg[0]_i_3_n_5 ,\i_0_reg_1049_reg[0]_i_3_n_6 ,\i_0_reg_1049_reg[0]_i_3_n_7 ,\i_0_reg_1049_reg[0]_i_3_n_8 }),
        .S({i_0_reg_1049_reg[3:1],\i_0_reg_1049[0]_i_5_n_1 }));
  FDRE \i_0_reg_1049_reg[10] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[8]_i_1_n_6 ),
        .Q(i_0_reg_1049_reg[10]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[11] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[8]_i_1_n_5 ),
        .Q(i_0_reg_1049_reg[11]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[12] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[12]_i_1_n_8 ),
        .Q(i_0_reg_1049_reg[12]),
        .R(i_0_reg_1049));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_0_reg_1049_reg[12]_i_1 
       (.CI(\i_0_reg_1049_reg[8]_i_1_n_1 ),
        .CO({\i_0_reg_1049_reg[12]_i_1_n_1 ,\i_0_reg_1049_reg[12]_i_1_n_2 ,\i_0_reg_1049_reg[12]_i_1_n_3 ,\i_0_reg_1049_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_1049_reg[12]_i_1_n_5 ,\i_0_reg_1049_reg[12]_i_1_n_6 ,\i_0_reg_1049_reg[12]_i_1_n_7 ,\i_0_reg_1049_reg[12]_i_1_n_8 }),
        .S(i_0_reg_1049_reg[15:12]));
  FDRE \i_0_reg_1049_reg[13] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[12]_i_1_n_7 ),
        .Q(i_0_reg_1049_reg[13]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[14] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[12]_i_1_n_6 ),
        .Q(i_0_reg_1049_reg[14]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[15] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[12]_i_1_n_5 ),
        .Q(i_0_reg_1049_reg[15]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[16] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[16]_i_1_n_8 ),
        .Q(i_0_reg_1049_reg[16]),
        .R(i_0_reg_1049));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_0_reg_1049_reg[16]_i_1 
       (.CI(\i_0_reg_1049_reg[12]_i_1_n_1 ),
        .CO(\NLW_i_0_reg_1049_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_0_reg_1049_reg[16]_i_1_O_UNCONNECTED [3:1],\i_0_reg_1049_reg[16]_i_1_n_8 }),
        .S({1'b0,1'b0,1'b0,i_0_reg_1049_reg[16]}));
  FDRE \i_0_reg_1049_reg[1] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[0]_i_3_n_7 ),
        .Q(i_0_reg_1049_reg[1]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[2] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[0]_i_3_n_6 ),
        .Q(i_0_reg_1049_reg[2]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[3] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[0]_i_3_n_5 ),
        .Q(i_0_reg_1049_reg[3]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[4] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[4]_i_1_n_8 ),
        .Q(i_0_reg_1049_reg[4]),
        .R(i_0_reg_1049));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_0_reg_1049_reg[4]_i_1 
       (.CI(\i_0_reg_1049_reg[0]_i_3_n_1 ),
        .CO({\i_0_reg_1049_reg[4]_i_1_n_1 ,\i_0_reg_1049_reg[4]_i_1_n_2 ,\i_0_reg_1049_reg[4]_i_1_n_3 ,\i_0_reg_1049_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_1049_reg[4]_i_1_n_5 ,\i_0_reg_1049_reg[4]_i_1_n_6 ,\i_0_reg_1049_reg[4]_i_1_n_7 ,\i_0_reg_1049_reg[4]_i_1_n_8 }),
        .S(i_0_reg_1049_reg[7:4]));
  FDRE \i_0_reg_1049_reg[5] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[4]_i_1_n_7 ),
        .Q(i_0_reg_1049_reg[5]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[6] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[4]_i_1_n_6 ),
        .Q(i_0_reg_1049_reg[6]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[7] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[4]_i_1_n_5 ),
        .Q(i_0_reg_1049_reg[7]),
        .R(i_0_reg_1049));
  FDRE \i_0_reg_1049_reg[8] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[8]_i_1_n_8 ),
        .Q(i_0_reg_1049_reg[8]),
        .R(i_0_reg_1049));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_0_reg_1049_reg[8]_i_1 
       (.CI(\i_0_reg_1049_reg[4]_i_1_n_1 ),
        .CO({\i_0_reg_1049_reg[8]_i_1_n_1 ,\i_0_reg_1049_reg[8]_i_1_n_2 ,\i_0_reg_1049_reg[8]_i_1_n_3 ,\i_0_reg_1049_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_1049_reg[8]_i_1_n_5 ,\i_0_reg_1049_reg[8]_i_1_n_6 ,\i_0_reg_1049_reg[8]_i_1_n_7 ,\i_0_reg_1049_reg[8]_i_1_n_8 }),
        .S(i_0_reg_1049_reg[11:8]));
  FDRE \i_0_reg_1049_reg[9] 
       (.C(ap_clk),
        .CE(grp_Matrix_Vector_Activa_fu_140_weight_V_V_TREADY),
        .D(\i_0_reg_1049_reg[8]_i_1_n_7 ),
        .Q(i_0_reg_1049_reg[9]),
        .R(i_0_reg_1049));
  LUT6 #(
    .INIT(64'hFFFF4FFF00004000)) 
    \icmp_ln271_reg_3451[0]_i_1 
       (.I0(\icmp_ln271_reg_3451[0]_i_2_n_1 ),
        .I1(\icmp_ln271_reg_3451[0]_i_3_n_1 ),
        .I2(\icmp_ln289_reg_3519[0]_i_3_n_1 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\odata_reg[24] ),
        .I5(\icmp_ln271_reg_3451_reg_n_1_[0] ),
        .O(\icmp_ln271_reg_3451[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln271_reg_3451[0]_i_2 
       (.I0(\icmp_ln271_reg_3451[0]_i_4_n_1 ),
        .I1(sf_1_fu_258_reg__0[29]),
        .I2(sf_1_fu_258_reg__0[17]),
        .I3(sf_1_fu_258_reg__0[30]),
        .I4(sf_1_fu_258_reg__0[8]),
        .I5(\icmp_ln271_reg_3451[0]_i_5_n_1 ),
        .O(\icmp_ln271_reg_3451[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln271_reg_3451[0]_i_3 
       (.I0(\icmp_ln271_reg_3451[0]_i_6_n_1 ),
        .I1(sf_1_fu_258_reg__0[5]),
        .I2(sf_1_fu_258_reg__0[4]),
        .I3(sf_1_fu_258_reg__0[15]),
        .I4(sf_1_fu_258_reg__0[9]),
        .I5(\icmp_ln271_reg_3451[0]_i_7_n_1 ),
        .O(\icmp_ln271_reg_3451[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln271_reg_3451[0]_i_4 
       (.I0(sf_1_fu_258_reg__0[24]),
        .I1(sf_1_fu_258_reg__0[10]),
        .I2(sf_1_fu_258_reg__0[13]),
        .I3(sf_1_fu_258_reg__0[14]),
        .O(\icmp_ln271_reg_3451[0]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln271_reg_3451[0]_i_5 
       (.I0(sf_1_fu_258_reg__0[19]),
        .I1(sf_1_fu_258_reg__0[26]),
        .I2(sf_1_fu_258_reg__0[11]),
        .I3(sf_1_fu_258_reg__0[20]),
        .I4(\icmp_ln271_reg_3451[0]_i_8_n_1 ),
        .O(\icmp_ln271_reg_3451[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln271_reg_3451[0]_i_6 
       (.I0(sf_1_fu_258_reg[1]),
        .I1(sf_1_fu_258_reg[0]),
        .I2(sf_1_fu_258_reg[3]),
        .I3(sf_1_fu_258_reg[2]),
        .O(\icmp_ln271_reg_3451[0]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln271_reg_3451[0]_i_7 
       (.I0(sf_1_fu_258_reg__0[23]),
        .I1(sf_1_fu_258_reg__0[27]),
        .I2(sf_1_fu_258_reg__0[28]),
        .I3(sf_1_fu_258_reg__0[31]),
        .I4(\icmp_ln271_reg_3451[0]_i_9_n_1 ),
        .O(\icmp_ln271_reg_3451[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln271_reg_3451[0]_i_8 
       (.I0(sf_1_fu_258_reg__0[12]),
        .I1(sf_1_fu_258_reg__0[7]),
        .I2(sf_1_fu_258_reg__0[25]),
        .I3(sf_1_fu_258_reg__0[6]),
        .O(\icmp_ln271_reg_3451[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln271_reg_3451[0]_i_9 
       (.I0(sf_1_fu_258_reg__0[22]),
        .I1(sf_1_fu_258_reg__0[21]),
        .I2(sf_1_fu_258_reg__0[18]),
        .I3(sf_1_fu_258_reg__0[16]),
        .O(\icmp_ln271_reg_3451[0]_i_9_n_1 ));
  FDRE \icmp_ln271_reg_3451_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(\icmp_ln271_reg_3451_reg_n_1_[0] ),
        .Q(icmp_ln271_reg_3451_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln271_reg_3451_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln271_reg_3451[0]_i_1_n_1 ),
        .Q(\icmp_ln271_reg_3451_reg_n_1_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln289_reg_3519[0]_i_1 
       (.I0(\icmp_ln289_reg_3519[0]_i_3_n_1 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\odata_reg[24] ),
        .O(icmp_ln271_reg_34510));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln289_reg_3519[0]_i_13 
       (.I0(sf_fu_1588_p2[21]),
        .I1(sf_fu_1588_p2[20]),
        .I2(sf_fu_1588_p2[19]),
        .I3(sf_fu_1588_p2[18]),
        .O(\icmp_ln289_reg_3519[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln289_reg_3519[0]_i_16 
       (.I0(sf_fu_1588_p2[17]),
        .I1(sf_fu_1588_p2[13]),
        .I2(sf_fu_1588_p2[12]),
        .I3(sf_fu_1588_p2[9]),
        .O(\icmp_ln289_reg_3519[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln289_reg_3519[0]_i_17 
       (.I0(sf_fu_1588_p2[26]),
        .I1(sf_fu_1588_p2[24]),
        .I2(sf_fu_1588_p2[22]),
        .I3(sf_fu_1588_p2[16]),
        .O(\icmp_ln289_reg_3519[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln289_reg_3519[0]_i_18 
       (.I0(sf_fu_1588_p2[15]),
        .I1(sf_fu_1588_p2[14]),
        .I2(sf_fu_1588_p2[11]),
        .I3(sf_fu_1588_p2[10]),
        .O(\icmp_ln289_reg_3519[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \icmp_ln289_reg_3519[0]_i_19 
       (.I0(i_0_reg_1049_reg[8]),
        .I1(i_0_reg_1049_reg[3]),
        .I2(i_0_reg_1049_reg[10]),
        .I3(i_0_reg_1049_reg[9]),
        .O(\icmp_ln289_reg_3519[0]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln289_reg_3519[0]_i_2 
       (.I0(\icmp_ln289_reg_3519[0]_i_4_n_1 ),
        .I1(\icmp_ln289_reg_3519[0]_i_5_n_1 ),
        .I2(\icmp_ln289_reg_3519[0]_i_6_n_1 ),
        .I3(\icmp_ln289_reg_3519[0]_i_7_n_1 ),
        .O(icmp_ln289_fu_1594_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \icmp_ln289_reg_3519[0]_i_3 
       (.I0(i_0_reg_1049_reg[2]),
        .I1(i_0_reg_1049_reg[7]),
        .I2(i_0_reg_1049_reg[16]),
        .I3(i_0_reg_1049_reg[15]),
        .I4(\icmp_ln289_reg_3519[0]_i_8_n_1 ),
        .I5(\icmp_ln289_reg_3519[0]_i_9_n_1 ),
        .O(\icmp_ln289_reg_3519[0]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln289_reg_3519[0]_i_4 
       (.I0(sf_fu_1588_p2[23]),
        .I1(sf_fu_1588_p2[25]),
        .I2(sf_fu_1588_p2[29]),
        .I3(sf_1_fu_258_reg[0]),
        .I4(\icmp_ln289_reg_3519[0]_i_13_n_1 ),
        .O(\icmp_ln289_reg_3519[0]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \icmp_ln289_reg_3519[0]_i_5 
       (.I0(sf_fu_1588_p2[4]),
        .I1(sf_fu_1588_p2[7]),
        .I2(sf_fu_1588_p2[3]),
        .I3(sf_fu_1588_p2[1]),
        .I4(\icmp_ln289_reg_3519[0]_i_16_n_1 ),
        .O(\icmp_ln289_reg_3519[0]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln289_reg_3519[0]_i_6 
       (.I0(sf_fu_1588_p2[27]),
        .I1(sf_fu_1588_p2[28]),
        .I2(sf_fu_1588_p2[30]),
        .I3(sf_fu_1588_p2[31]),
        .I4(\icmp_ln289_reg_3519[0]_i_17_n_1 ),
        .O(\icmp_ln289_reg_3519[0]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp_ln289_reg_3519[0]_i_7 
       (.I0(sf_fu_1588_p2[6]),
        .I1(sf_fu_1588_p2[8]),
        .I2(sf_fu_1588_p2[2]),
        .I3(sf_fu_1588_p2[5]),
        .I4(\icmp_ln289_reg_3519[0]_i_18_n_1 ),
        .O(\icmp_ln289_reg_3519[0]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \icmp_ln289_reg_3519[0]_i_8 
       (.I0(i_0_reg_1049_reg[1]),
        .I1(i_0_reg_1049_reg[0]),
        .I2(i_0_reg_1049_reg[4]),
        .I3(i_0_reg_1049_reg[5]),
        .I4(i_0_reg_1049_reg[6]),
        .O(\icmp_ln289_reg_3519[0]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \icmp_ln289_reg_3519[0]_i_9 
       (.I0(i_0_reg_1049_reg[13]),
        .I1(i_0_reg_1049_reg[12]),
        .I2(i_0_reg_1049_reg[11]),
        .I3(i_0_reg_1049_reg[14]),
        .I4(\icmp_ln289_reg_3519[0]_i_19_n_1 ),
        .O(\icmp_ln289_reg_3519[0]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln289_reg_3519_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\odata_reg[24] ),
        .O(add_ln700_10_reg_35580));
  FDRE \icmp_ln289_reg_3519_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(icmp_ln289_reg_3519),
        .Q(icmp_ln289_reg_3519_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln289_reg_3519_pp0_iter2_reg[0]_i_1 
       (.I0(icmp_ln289_reg_3519_pp0_iter1_reg),
        .I1(\odata_reg[24] ),
        .I2(icmp_ln289_reg_3519_pp0_iter2_reg),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg[0]_i_1_n_1 ));
  FDRE \icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln289_reg_3519_pp0_iter2_reg[0]_i_1_n_1 ),
        .Q(icmp_ln289_reg_3519_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln289_reg_3519_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(icmp_ln289_fu_1594_p2),
        .Q(icmp_ln289_reg_3519),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_3519_reg[0]_i_10 
       (.CI(\icmp_ln289_reg_3519_reg[0]_i_20_n_1 ),
        .CO({\icmp_ln289_reg_3519_reg[0]_i_10_n_1 ,\icmp_ln289_reg_3519_reg[0]_i_10_n_2 ,\icmp_ln289_reg_3519_reg[0]_i_10_n_3 ,\icmp_ln289_reg_3519_reg[0]_i_10_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_1588_p2[24:21]),
        .S(sf_1_fu_258_reg__0[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_3519_reg[0]_i_11 
       (.CI(\icmp_ln289_reg_3519_reg[0]_i_10_n_1 ),
        .CO({\icmp_ln289_reg_3519_reg[0]_i_11_n_1 ,\icmp_ln289_reg_3519_reg[0]_i_11_n_2 ,\icmp_ln289_reg_3519_reg[0]_i_11_n_3 ,\icmp_ln289_reg_3519_reg[0]_i_11_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_1588_p2[28:25]),
        .S(sf_1_fu_258_reg__0[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_3519_reg[0]_i_12 
       (.CI(\icmp_ln289_reg_3519_reg[0]_i_11_n_1 ),
        .CO({\NLW_icmp_ln289_reg_3519_reg[0]_i_12_CO_UNCONNECTED [3:2],\icmp_ln289_reg_3519_reg[0]_i_12_n_3 ,\icmp_ln289_reg_3519_reg[0]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_icmp_ln289_reg_3519_reg[0]_i_12_O_UNCONNECTED [3],sf_fu_1588_p2[31:29]}),
        .S({1'b0,sf_1_fu_258_reg__0[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_3519_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\icmp_ln289_reg_3519_reg[0]_i_14_n_1 ,\icmp_ln289_reg_3519_reg[0]_i_14_n_2 ,\icmp_ln289_reg_3519_reg[0]_i_14_n_3 ,\icmp_ln289_reg_3519_reg[0]_i_14_n_4 }),
        .CYINIT(sf_1_fu_258_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_1588_p2[4:1]),
        .S({sf_1_fu_258_reg__0[4],sf_1_fu_258_reg[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_3519_reg[0]_i_15 
       (.CI(\icmp_ln289_reg_3519_reg[0]_i_14_n_1 ),
        .CO({\icmp_ln289_reg_3519_reg[0]_i_15_n_1 ,\icmp_ln289_reg_3519_reg[0]_i_15_n_2 ,\icmp_ln289_reg_3519_reg[0]_i_15_n_3 ,\icmp_ln289_reg_3519_reg[0]_i_15_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_1588_p2[8:5]),
        .S(sf_1_fu_258_reg__0[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_3519_reg[0]_i_20 
       (.CI(\icmp_ln289_reg_3519_reg[0]_i_21_n_1 ),
        .CO({\icmp_ln289_reg_3519_reg[0]_i_20_n_1 ,\icmp_ln289_reg_3519_reg[0]_i_20_n_2 ,\icmp_ln289_reg_3519_reg[0]_i_20_n_3 ,\icmp_ln289_reg_3519_reg[0]_i_20_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_1588_p2[20:17]),
        .S(sf_1_fu_258_reg__0[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_3519_reg[0]_i_21 
       (.CI(\icmp_ln289_reg_3519_reg[0]_i_22_n_1 ),
        .CO({\icmp_ln289_reg_3519_reg[0]_i_21_n_1 ,\icmp_ln289_reg_3519_reg[0]_i_21_n_2 ,\icmp_ln289_reg_3519_reg[0]_i_21_n_3 ,\icmp_ln289_reg_3519_reg[0]_i_21_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_1588_p2[16:13]),
        .S(sf_1_fu_258_reg__0[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln289_reg_3519_reg[0]_i_22 
       (.CI(\icmp_ln289_reg_3519_reg[0]_i_15_n_1 ),
        .CO({\icmp_ln289_reg_3519_reg[0]_i_22_n_1 ,\icmp_ln289_reg_3519_reg[0]_i_22_n_2 ,\icmp_ln289_reg_3519_reg[0]_i_22_n_3 ,\icmp_ln289_reg_3519_reg[0]_i_22_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sf_fu_1588_p2[12:9]),
        .S(sf_1_fu_258_reg__0[12:9]));
  FDRE \icmp_ln899_10_reg_3893_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_10_fu_2103_p2),
        .Q(icmp_ln899_10_reg_3893),
        .R(1'b0));
  FDRE \icmp_ln899_11_reg_3898_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_11_fu_2109_p2),
        .Q(icmp_ln899_11_reg_3898),
        .R(1'b0));
  FDRE \icmp_ln899_12_reg_3903_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_12_fu_2115_p2),
        .Q(icmp_ln899_12_reg_3903),
        .R(1'b0));
  FDRE \icmp_ln899_13_reg_3908_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_13_fu_2121_p2),
        .Q(icmp_ln899_13_reg_3908),
        .R(1'b0));
  FDRE \icmp_ln899_14_reg_3913_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_14_fu_2127_p2),
        .Q(icmp_ln899_14_reg_3913),
        .R(1'b0));
  FDRE \icmp_ln899_15_reg_3918_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_15_fu_2133_p2),
        .Q(icmp_ln899_15_reg_3918),
        .R(1'b0));
  FDRE \icmp_ln899_16_reg_3923_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_16_fu_2139_p2),
        .Q(icmp_ln899_16_reg_3923),
        .R(1'b0));
  FDRE \icmp_ln899_17_reg_3928_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_17_fu_2145_p2),
        .Q(icmp_ln899_17_reg_3928),
        .R(1'b0));
  FDRE \icmp_ln899_18_reg_3933_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_18_fu_2151_p2),
        .Q(icmp_ln899_18_reg_3933),
        .R(1'b0));
  FDRE \icmp_ln899_19_reg_3938_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_19_fu_2157_p2),
        .Q(icmp_ln899_19_reg_3938),
        .R(1'b0));
  FDRE \icmp_ln899_1_reg_3848_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_1_fu_2031_p2),
        .Q(icmp_ln899_1_reg_3848),
        .R(1'b0));
  FDRE \icmp_ln899_20_reg_3943_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_20_fu_2163_p2),
        .Q(icmp_ln899_20_reg_3943),
        .R(1'b0));
  FDRE \icmp_ln899_24_reg_3963_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_24_fu_2205_p2),
        .Q(icmp_ln899_24_reg_3963),
        .R(1'b0));
  FDRE \icmp_ln899_25_reg_3968_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_25_fu_2211_p2),
        .Q(icmp_ln899_25_reg_3968),
        .R(1'b0));
  FDRE \icmp_ln899_26_reg_3973_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_26_fu_2217_p2),
        .Q(icmp_ln899_26_reg_3973),
        .R(1'b0));
  FDRE \icmp_ln899_27_reg_3978_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_27_fu_2223_p2),
        .Q(icmp_ln899_27_reg_3978),
        .R(1'b0));
  FDRE \icmp_ln899_28_reg_3983_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_28_fu_2229_p2),
        .Q(icmp_ln899_28_reg_3983),
        .R(1'b0));
  FDRE \icmp_ln899_29_reg_3988_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_29_fu_2235_p2),
        .Q(icmp_ln899_29_reg_3988),
        .R(1'b0));
  FDRE \icmp_ln899_2_reg_3853_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_2_fu_2037_p2),
        .Q(icmp_ln899_2_reg_3853),
        .R(1'b0));
  FDRE \icmp_ln899_30_reg_3993_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_30_fu_2241_p2),
        .Q(icmp_ln899_30_reg_3993),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_31_reg_3998[0]_i_15 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_31_reg_3998[0]_i_15_n_1 ));
  FDRE \icmp_ln899_31_reg_3998_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_31_fu_2247_p2),
        .Q(icmp_ln899_31_reg_3998),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln899_34_reg_4013[0]_i_11 
       (.I0(accu_0_2_V_fu_1981_p2[7]),
        .O(\icmp_ln899_34_reg_4013[0]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln899_34_reg_4013[0]_i_13 
       (.I0(accu_0_2_V_fu_1981_p2[7]),
        .I1(accu_0_2_V_fu_1981_p2[6]),
        .O(\icmp_ln899_34_reg_4013[0]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_34_reg_4013[0]_i_14 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_34_reg_4013[0]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_34_reg_4013[0]_i_15 
       (.I0(accu_0_2_V_fu_1981_p2[2]),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_34_reg_4013[0]_i_15_n_1 ));
  FDRE \icmp_ln899_34_reg_4013_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_35_fu_2271_p2),
        .Q(icmp_ln899_33_reg_4008),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_38_reg_4033[0]_i_16 
       (.I0(accu_0_2_V_fu_1981_p2[2]),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_38_reg_4033[0]_i_16_n_1 ));
  FDRE \icmp_ln899_38_reg_4033_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_38_fu_2307_p2),
        .Q(icmp_ln899_38_reg_4033),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_39_reg_4038[0]_i_14 
       (.I0(accu_0_2_V_fu_1981_p2[4]),
        .I1(accu_0_2_V_fu_1981_p2[5]),
        .O(\icmp_ln899_39_reg_4038[0]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln899_39_reg_4038[0]_i_15 
       (.I0(accu_0_2_V_fu_1981_p2[2]),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .O(\icmp_ln899_39_reg_4038[0]_i_15_n_1 ));
  FDRE \icmp_ln899_39_reg_4038_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_39_fu_2313_p2),
        .Q(icmp_ln899_39_reg_4038),
        .R(1'b0));
  FDRE \icmp_ln899_3_reg_3858_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_3_fu_2043_p2),
        .Q(icmp_ln899_3_reg_3858),
        .R(1'b0));
  FDRE \icmp_ln899_40_reg_4043_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_40_fu_2319_p2),
        .Q(icmp_ln899_40_reg_4043),
        .R(1'b0));
  FDRE \icmp_ln899_41_reg_4048_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_41_fu_2325_p2),
        .Q(icmp_ln899_41_reg_4048),
        .R(1'b0));
  FDRE \icmp_ln899_42_reg_4053_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_42_fu_2331_p2),
        .Q(icmp_ln899_42_reg_4053),
        .R(1'b0));
  FDRE \icmp_ln899_43_reg_4058_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_43_fu_2337_p2),
        .Q(icmp_ln899_43_reg_4058),
        .R(1'b0));
  FDRE \icmp_ln899_44_reg_4063_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_44_fu_2343_p2),
        .Q(icmp_ln899_44_reg_4063),
        .R(1'b0));
  FDRE \icmp_ln899_45_reg_4068_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_45_fu_2349_p2),
        .Q(icmp_ln899_45_reg_4068),
        .R(1'b0));
  FDRE \icmp_ln899_46_reg_4073_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_46_fu_2355_p2),
        .Q(icmp_ln899_46_reg_4073),
        .R(1'b0));
  FDRE \icmp_ln899_47_reg_4078_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_47_fu_2361_p2),
        .Q(icmp_ln899_47_reg_4078),
        .R(1'b0));
  FDRE \icmp_ln899_48_reg_4083_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_48_fu_2367_p2),
        .Q(icmp_ln899_48_reg_4083),
        .R(1'b0));
  FDRE \icmp_ln899_4_reg_3863_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_4_fu_2049_p2),
        .Q(icmp_ln899_4_reg_3863),
        .R(1'b0));
  FDRE \icmp_ln899_52_reg_4103_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_52_fu_2409_p2),
        .Q(icmp_ln899_52_reg_4103),
        .R(1'b0));
  FDRE \icmp_ln899_53_reg_4108_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_53_fu_2415_p2),
        .Q(icmp_ln899_53_reg_4108),
        .R(1'b0));
  FDRE \icmp_ln899_54_reg_4113_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_54_fu_2421_p2),
        .Q(icmp_ln899_54_reg_4113),
        .R(1'b0));
  FDRE \icmp_ln899_55_reg_4118_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_55_fu_2427_p2),
        .Q(icmp_ln899_55_reg_4118),
        .R(1'b0));
  FDRE \icmp_ln899_5_reg_3868_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_5_fu_2055_p2),
        .Q(icmp_ln899_5_reg_3868),
        .R(1'b0));
  FDRE \icmp_ln899_6_reg_3873_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_6_fu_2061_p2),
        .Q(icmp_ln899_6_reg_3873),
        .R(1'b0));
  FDRE \icmp_ln899_reg_3843_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(icmp_ln899_fu_2025_p2),
        .Q(icmp_ln899_reg_3843),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \inputBuf_8_V_1_fu_266[23]_i_1 
       (.I0(\odata_reg[48] ),
        .I1(sf_1_fu_258_reg[2]),
        .I2(sf_1_fu_258_reg[3]),
        .I3(sf_1_fu_258_reg[0]),
        .I4(sf_1_fu_258_reg[1]),
        .O(inputBuf_8_V_1_fu_266));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \inputBuf_8_V_1_fu_266[23]_i_2 
       (.I0(threshs_m_thresholds_44_U_n_16),
        .I1(threshs_m_thresholds_44_U_n_17),
        .I2(\q0_reg[2]_0 [48]),
        .I3(\q0_reg[2] [24]),
        .I4(threshs_m_thresholds_44_U_n_15),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\odata_reg[48] ));
  FDRE \inputBuf_8_V_1_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [0]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[10] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [10]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[11] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [11]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[12] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [12]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[13] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [13]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[14] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [14]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[15] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [15]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[16] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [16]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[17] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [17]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[18] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [18]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[19] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [19]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [1]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[20] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [20]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[21] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [21]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[22] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [22]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[23] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [23]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [2]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [3]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [4]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [5]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [6]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [7]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[8] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [8]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_1_fu_266_reg[9] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_1_fu_266),
        .D(\q0_reg[2] [9]),
        .Q(\inputBuf_8_V_1_fu_266_reg_n_1_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \inputBuf_8_V_2_fu_270[23]_i_1 
       (.I0(sf_1_fu_258_reg[2]),
        .I1(sf_1_fu_258_reg[3]),
        .I2(sf_1_fu_258_reg[0]),
        .I3(sf_1_fu_258_reg[1]),
        .I4(\odata_reg[48] ),
        .O(inputBuf_8_V_2_fu_270));
  FDRE \inputBuf_8_V_2_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [0]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[10] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [10]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[11] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [11]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[12] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [12]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[13] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [13]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[14] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [14]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[15] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [15]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[16] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [16]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[17] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [17]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[18] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [18]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[19] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [19]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [1]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[20] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [20]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[21] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [21]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[22] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [22]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[23] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [23]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [2]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [3]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [4]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [5]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [6]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [7]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[8] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [8]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_2_fu_270_reg[9] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_2_fu_270),
        .D(\q0_reg[2] [9]),
        .Q(\inputBuf_8_V_2_fu_270_reg_n_1_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00040000)) 
    \inputBuf_8_V_3_fu_290[23]_i_1 
       (.I0(sf_1_fu_258_reg[0]),
        .I1(sf_1_fu_258_reg[1]),
        .I2(\odata_reg[48] ),
        .I3(sf_1_fu_258_reg[3]),
        .I4(sf_1_fu_258_reg[2]),
        .O(inputBuf_8_V_3_fu_290));
  FDRE \inputBuf_8_V_3_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [0]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[10] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [10]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[11] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [11]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[12] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [12]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[13] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [13]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[14] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [14]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[15] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [15]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[16] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [16]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[17] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [17]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[18] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [18]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[19] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [19]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [1]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[20] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [20]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[21] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [21]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[22] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [22]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[23] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [23]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [2]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [3]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [4]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [5]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [6]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [7]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[8] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [8]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_3_fu_290_reg[9] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_3_fu_290),
        .D(\q0_reg[2] [9]),
        .Q(\inputBuf_8_V_3_fu_290_reg_n_1_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000010)) 
    \inputBuf_8_V_4_fu_274[23]_i_1 
       (.I0(sf_1_fu_258_reg[2]),
        .I1(sf_1_fu_258_reg[3]),
        .I2(sf_1_fu_258_reg[1]),
        .I3(sf_1_fu_258_reg[0]),
        .I4(\odata_reg[48] ),
        .O(inputBuf_8_V_4_fu_274));
  FDRE \inputBuf_8_V_4_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [0]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[10] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [10]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[11] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [11]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[12] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [12]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[13] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [13]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[14] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [14]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[15] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [15]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[16] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [16]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[17] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [17]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[18] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [18]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[19] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [19]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [1]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[20] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [20]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[21] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [21]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[22] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [22]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[23] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [23]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [2]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [3]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [4]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [5]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [6]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [7]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[8] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [8]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_4_fu_274_reg[9] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_4_fu_274),
        .D(\q0_reg[2] [9]),
        .Q(\inputBuf_8_V_4_fu_274_reg_n_1_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00040000)) 
    \inputBuf_8_V_5_fu_286[23]_i_1 
       (.I0(sf_1_fu_258_reg[1]),
        .I1(sf_1_fu_258_reg[0]),
        .I2(\odata_reg[48] ),
        .I3(sf_1_fu_258_reg[3]),
        .I4(sf_1_fu_258_reg[2]),
        .O(inputBuf_8_V_5_fu_286));
  FDRE \inputBuf_8_V_5_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [0]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[10] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [10]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[11] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [11]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[12] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [12]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[13] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [13]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[14] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [14]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[15] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [15]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[16] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [16]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[17] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [17]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[18] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [18]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[19] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [19]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [1]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[20] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [20]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[21] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [21]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[22] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [22]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[23] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [23]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [2]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [3]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [4]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [5]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [6]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [7]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[8] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [8]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_5_fu_286_reg[9] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_5_fu_286),
        .D(\q0_reg[2] [9]),
        .Q(\inputBuf_8_V_5_fu_286_reg_n_1_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00001000)) 
    \inputBuf_8_V_6_fu_278[23]_i_1 
       (.I0(sf_1_fu_258_reg[2]),
        .I1(sf_1_fu_258_reg[3]),
        .I2(sf_1_fu_258_reg[0]),
        .I3(sf_1_fu_258_reg[1]),
        .I4(\odata_reg[48] ),
        .O(inputBuf_8_V_6_fu_278));
  FDRE \inputBuf_8_V_6_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [0]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[10] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [10]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[11] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [11]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[12] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [12]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[13] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [13]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[14] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [14]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[15] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [15]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[16] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [16]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[17] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [17]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[18] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [18]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[19] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [19]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [1]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[20] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [20]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[21] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [21]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[22] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [22]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[23] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [23]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [2]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [3]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [4]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [5]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [6]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [7]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[8] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [8]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_6_fu_278_reg[9] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_6_fu_278),
        .D(\q0_reg[2] [9]),
        .Q(\inputBuf_8_V_6_fu_278_reg_n_1_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \inputBuf_8_V_7_fu_282[23]_i_1 
       (.I0(sf_1_fu_258_reg[1]),
        .I1(sf_1_fu_258_reg[0]),
        .I2(\odata_reg[48] ),
        .I3(sf_1_fu_258_reg[3]),
        .I4(sf_1_fu_258_reg[2]),
        .O(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ));
  FDRE \inputBuf_8_V_7_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [0]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[10] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [10]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[11] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [11]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[12] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [12]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[13] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [13]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[14] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [14]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[15] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [15]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[16] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [16]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[17] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [17]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[18] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [18]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[19] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [19]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [1]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[20] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [20]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[21] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [21]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[22] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [22]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[23] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [23]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [2]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [3]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [4]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [5]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [6]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [7]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[8] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [8]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_7_fu_282_reg[9] 
       (.C(ap_clk),
        .CE(\inputBuf_8_V_7_fu_282[23]_i_1_n_1 ),
        .D(\q0_reg[2] [9]),
        .Q(\inputBuf_8_V_7_fu_282_reg_n_1_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \inputBuf_8_V_8_fu_294[23]_i_1 
       (.I0(sf_1_fu_258_reg[1]),
        .I1(sf_1_fu_258_reg[0]),
        .I2(\odata_reg[48] ),
        .I3(sf_1_fu_258_reg[3]),
        .I4(sf_1_fu_258_reg[2]),
        .O(inputBuf_8_V_8_fu_294));
  FDRE \inputBuf_8_V_8_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [0]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[10] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [10]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[11] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [11]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[12] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [12]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[13] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [13]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[14] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [14]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[15] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [15]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[16] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [16]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[17] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [17]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[18] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [18]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[19] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [19]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [1]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[20] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [20]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[21] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [21]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[22] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [22]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[23] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [23]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [2]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [3]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [4]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [5]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [6]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [7]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[8] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [8]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_8_fu_294_reg[9] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_8_fu_294),
        .D(\q0_reg[2] [9]),
        .Q(\inputBuf_8_V_8_fu_294_reg_n_1_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \inputBuf_8_V_9_fu_298[23]_i_1 
       (.I0(sf_1_fu_258_reg[3]),
        .I1(\odata_reg[48] ),
        .O(inputBuf_8_V_9_fu_298));
  FDRE \inputBuf_8_V_9_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [0]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[10] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [10]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[11] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [11]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[12] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [12]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[13] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [13]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[14] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [14]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[15] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [15]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[16] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [16]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[17] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [17]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[18] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [18]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[19] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [19]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [1]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[20] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [20]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[21] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [21]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[22] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [22]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[23] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [23]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [2]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [3]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [4]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [5]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [6]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [7]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[8] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [8]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \inputBuf_8_V_9_fu_298_reg[9] 
       (.C(ap_clk),
        .CE(inputBuf_8_V_9_fu_298),
        .D(\q0_reg[2] [9]),
        .Q(\inputBuf_8_V_9_fu_298_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \ireg[0]_i_1 
       (.I0(\odata[0]_i_2_n_1 ),
        .I1(icmp_ln899_6_reg_3873),
        .I2(icmp_ln899_2_reg_3853),
        .I3(icmp_ln899_4_reg_3863),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \ireg[10]_i_1 
       (.I0(\odata[10]_i_2_n_1 ),
        .I1(\odata[10]_i_3_n_1 ),
        .I2(\odata[10]_i_4_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h4D24DB4D)) 
    \ireg[11]_i_1 
       (.I0(\odata[10]_i_3_n_1 ),
        .I1(\odata[10]_i_4_n_1 ),
        .I2(zext_ln700_26_fu_3089_p1[2]),
        .I3(icmp_ln899_33_reg_4008),
        .I4(\ireg[11]_i_3_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [11]));
  LUT6 #(
    .INIT(64'hA880EAA8FEEA7FFE)) 
    \ireg[11]_i_2 
       (.I0(\ireg[11]_i_4_n_1 ),
        .I1(xor_ln899_36_reg_4023),
        .I2(xor_ln899_35_reg_4018),
        .I3(xor_ln899_37_reg_4028),
        .I4(icmp_ln899_40_reg_4043),
        .I5(\ireg[11]_i_5_n_1 ),
        .O(zext_ln700_26_fu_3089_p1[2]));
  LUT6 #(
    .INIT(64'hA995566AFFFFFFFF)) 
    \ireg[11]_i_3 
       (.I0(\ireg[11]_i_5_n_1 ),
        .I1(icmp_ln899_39_reg_4038),
        .I2(icmp_ln899_38_reg_4033),
        .I3(icmp_ln899_41_reg_4048),
        .I4(\ireg[11]_i_6_n_1 ),
        .I5(icmp_ln899_28_reg_3983),
        .O(\ireg[11]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h17)) 
    \ireg[11]_i_4 
       (.I0(icmp_ln899_41_reg_4048),
        .I1(icmp_ln899_38_reg_4033),
        .I2(icmp_ln899_39_reg_4038),
        .O(\ireg[11]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hD77D)) 
    \ireg[11]_i_5 
       (.I0(\odata[8]_i_4_n_1 ),
        .I1(icmp_ln899_41_reg_4048),
        .I2(icmp_ln899_38_reg_4033),
        .I3(icmp_ln899_39_reg_4038),
        .O(\ireg[11]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hBDD4)) 
    \ireg[11]_i_6 
       (.I0(icmp_ln899_40_reg_4043),
        .I1(xor_ln899_37_reg_4028),
        .I2(xor_ln899_35_reg_4018),
        .I3(xor_ln899_36_reg_4023),
        .O(\ireg[11]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \ireg[12]_i_1 
       (.I0(\odata[12]_i_2_n_1 ),
        .I1(icmp_ln899_48_reg_4083),
        .I2(icmp_ln899_44_reg_4063),
        .I3(icmp_ln899_46_reg_4073),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [12]));
  LUT3 #(
    .INIT(8'h96)) 
    \ireg[13]_i_1 
       (.I0(\odata[13]_i_2_n_1 ),
        .I1(\odata[13]_i_3_n_1 ),
        .I2(\odata[13]_i_4_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [13]));
  LUT4 #(
    .INIT(16'h9669)) 
    \ireg[14]_i_1 
       (.I0(\odata[14]_i_2_n_1 ),
        .I1(\odata[14]_i_3_n_1 ),
        .I2(\odata[14]_i_4_n_1 ),
        .I3(\odata[14]_i_5_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [14]));
  LUT6 #(
    .INIT(64'h80E8FEFF000080E8)) 
    \ireg[15]_i_1 
       (.I0(\ireg[15]_i_2_n_1 ),
        .I1(icmp_ln899_42_reg_4053),
        .I2(\ireg[15]_i_3_n_1 ),
        .I3(\ireg[15]_i_4_n_1 ),
        .I4(\odata[14]_i_4_n_1 ),
        .I5(\odata[14]_i_3_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h399C9CC6)) 
    \ireg[15]_i_2 
       (.I0(\odata[14]_i_7_n_1 ),
        .I1(\odata[14]_i_6_n_1 ),
        .I2(icmp_ln899_55_reg_4118),
        .I3(icmp_ln899_53_reg_4108),
        .I4(icmp_ln899_52_reg_4103),
        .O(\ireg[15]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[15]_i_3 
       (.I0(icmp_ln899_46_reg_4073),
        .I1(icmp_ln899_48_reg_4083),
        .I2(icmp_ln899_44_reg_4063),
        .O(\ireg[15]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \ireg[15]_i_4 
       (.I0(icmp_ln899_45_reg_4068),
        .I1(icmp_ln899_42_reg_4053),
        .I2(icmp_ln899_43_reg_4058),
        .O(\ireg[15]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ireg[16]_i_3 
       (.I0(icmp_ln289_reg_3519_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_n_1),
        .I2(\odata_reg[24] ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [16]));
  LUT3 #(
    .INIT(8'h96)) 
    \ireg[1]_i_1 
       (.I0(\odata[1]_i_2_n_1 ),
        .I1(\odata[1]_i_3_n_1 ),
        .I2(\odata[1]_i_4_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'h9669)) 
    \ireg[2]_i_1 
       (.I0(\odata[2]_i_2_n_1 ),
        .I1(\odata[2]_i_3_n_1 ),
        .I2(\odata[2]_i_4_n_1 ),
        .I3(\odata[2]_i_5_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'h80E8FEFF000080E8)) 
    \ireg[3]_i_1 
       (.I0(\ireg[3]_i_2_n_1 ),
        .I1(icmp_ln899_reg_3843),
        .I2(\ireg[3]_i_3_n_1 ),
        .I3(\ireg[3]_i_4_n_1 ),
        .I4(\odata[2]_i_4_n_1 ),
        .I5(\odata[2]_i_3_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h399C9CC6)) 
    \ireg[3]_i_2 
       (.I0(\odata[2]_i_7_n_1 ),
        .I1(\odata[2]_i_6_n_1 ),
        .I2(icmp_ln899_13_reg_3908),
        .I3(icmp_ln899_11_reg_3898),
        .I4(icmp_ln899_10_reg_3893),
        .O(\ireg[3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[3]_i_3 
       (.I0(icmp_ln899_4_reg_3863),
        .I1(icmp_ln899_6_reg_3873),
        .I2(icmp_ln899_2_reg_3853),
        .O(\ireg[3]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \ireg[3]_i_4 
       (.I0(icmp_ln899_3_reg_3858),
        .I1(icmp_ln899_reg_3843),
        .I2(icmp_ln899_1_reg_3848),
        .O(\ireg[3]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \ireg[4]_i_1 
       (.I0(\odata[4]_i_2_n_1 ),
        .I1(icmp_ln899_20_reg_3943),
        .I2(icmp_ln899_16_reg_3923),
        .I3(icmp_ln899_18_reg_3933),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \ireg[5]_i_1 
       (.I0(\odata[5]_i_2_n_1 ),
        .I1(\odata[5]_i_3_n_1 ),
        .I2(\odata[5]_i_4_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [5]));
  LUT4 #(
    .INIT(16'h9669)) 
    \ireg[6]_i_1 
       (.I0(\odata[6]_i_2_n_1 ),
        .I1(\odata[6]_i_3_n_1 ),
        .I2(\odata[6]_i_4_n_1 ),
        .I3(\odata[6]_i_5_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [6]));
  LUT6 #(
    .INIT(64'h80E8FEFF000080E8)) 
    \ireg[7]_i_1 
       (.I0(\ireg[7]_i_2_n_1 ),
        .I1(icmp_ln899_14_reg_3913),
        .I2(\ireg[7]_i_3_n_1 ),
        .I3(\ireg[7]_i_4_n_1 ),
        .I4(\odata[6]_i_4_n_1 ),
        .I5(\odata[6]_i_3_n_1 ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h399C9CC6)) 
    \ireg[7]_i_2 
       (.I0(\odata[6]_i_7_n_1 ),
        .I1(\odata[6]_i_6_n_1 ),
        .I2(icmp_ln899_27_reg_3978),
        .I3(icmp_ln899_25_reg_3968),
        .I4(icmp_ln899_24_reg_3963),
        .O(\ireg[7]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[7]_i_3 
       (.I0(icmp_ln899_18_reg_3933),
        .I1(icmp_ln899_20_reg_3943),
        .I2(icmp_ln899_16_reg_3923),
        .O(\ireg[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \ireg[7]_i_4 
       (.I0(icmp_ln899_17_reg_3928),
        .I1(icmp_ln899_14_reg_3913),
        .I2(icmp_ln899_15_reg_3918),
        .O(\ireg[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \ireg[8]_i_1 
       (.I0(zext_ln700_26_fu_3089_p1[0]),
        .I1(icmp_ln899_30_reg_3993),
        .I2(icmp_ln899_33_reg_4008),
        .I3(icmp_ln899_29_reg_3988),
        .I4(icmp_ln899_31_reg_3998),
        .I5(icmp_ln899_28_reg_3983),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [8]));
  LUT6 #(
    .INIT(64'h7887E11E1EE17887)) 
    \ireg[9]_i_1 
       (.I0(zext_ln700_26_fu_3089_p1[0]),
        .I1(\odata[8]_i_3_n_1 ),
        .I2(\ireg[9]_i_2_n_1 ),
        .I3(\ireg[9]_i_3_n_1 ),
        .I4(icmp_ln899_33_reg_4008),
        .I5(icmp_ln899_30_reg_3993),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \ireg[9]_i_2 
       (.I0(icmp_ln899_29_reg_3988),
        .I1(icmp_ln899_28_reg_3983),
        .I2(icmp_ln899_31_reg_3998),
        .O(\ireg[9]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h6669699999969666)) 
    \ireg[9]_i_3 
       (.I0(icmp_ln899_28_reg_3983),
        .I1(\ireg[11]_i_6_n_1 ),
        .I2(icmp_ln899_41_reg_4048),
        .I3(icmp_ln899_38_reg_4033),
        .I4(icmp_ln899_39_reg_4038),
        .I5(\ireg[11]_i_5_n_1 ),
        .O(\ireg[9]_i_3_n_1 ));
  FDRE \mul_ln1352_3_reg_3533_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[0]),
        .Q(mul_ln1352_3_reg_3533[0]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[10] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[10]),
        .Q(mul_ln1352_3_reg_3533[10]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[11] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[11]),
        .Q(mul_ln1352_3_reg_3533[11]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[1]),
        .Q(mul_ln1352_3_reg_3533[1]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[2]),
        .Q(mul_ln1352_3_reg_3533[2]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[3]),
        .Q(mul_ln1352_3_reg_3533[3]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[4]),
        .Q(mul_ln1352_3_reg_3533[4]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[5]),
        .Q(mul_ln1352_3_reg_3533[5]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[6]),
        .Q(mul_ln1352_3_reg_3533[6]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[7]),
        .Q(mul_ln1352_3_reg_3533[7]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[8]),
        .Q(mul_ln1352_3_reg_3533[8]),
        .R(1'b0));
  FDRE \mul_ln1352_3_reg_3533_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_3_fu_1685_p2[9]),
        .Q(mul_ln1352_3_reg_3533[9]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[0]),
        .Q(mul_ln1352_6_reg_3543[0]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[10] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[10]),
        .Q(mul_ln1352_6_reg_3543[10]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[11] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[11]),
        .Q(mul_ln1352_6_reg_3543[11]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[1]),
        .Q(mul_ln1352_6_reg_3543[1]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[2]),
        .Q(mul_ln1352_6_reg_3543[2]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[3]),
        .Q(mul_ln1352_6_reg_3543[3]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[4]),
        .Q(mul_ln1352_6_reg_3543[4]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[5]),
        .Q(mul_ln1352_6_reg_3543[5]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[6]),
        .Q(mul_ln1352_6_reg_3543[6]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[7]),
        .Q(mul_ln1352_6_reg_3543[7]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[8]),
        .Q(mul_ln1352_6_reg_3543[8]),
        .R(1'b0));
  FDRE \mul_ln1352_6_reg_3543_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_6_fu_1726_p2[9]),
        .Q(mul_ln1352_6_reg_3543[9]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[0]),
        .Q(mul_ln1352_9_reg_3553[0]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[10] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[10]),
        .Q(mul_ln1352_9_reg_3553[10]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[11] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[11]),
        .Q(mul_ln1352_9_reg_3553[11]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[1]),
        .Q(mul_ln1352_9_reg_3553[1]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[2]),
        .Q(mul_ln1352_9_reg_3553[2]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[3]),
        .Q(mul_ln1352_9_reg_3553[3]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[4]),
        .Q(mul_ln1352_9_reg_3553[4]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[5]),
        .Q(mul_ln1352_9_reg_3553[5]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[6]),
        .Q(mul_ln1352_9_reg_3553[6]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[7]),
        .Q(mul_ln1352_9_reg_3553[7]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[8]),
        .Q(mul_ln1352_9_reg_3553[8]),
        .R(1'b0));
  FDRE \mul_ln1352_9_reg_3553_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_9_fu_1767_p2[9]),
        .Q(mul_ln1352_9_reg_3553[9]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[0] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[0]),
        .Q(mul_ln1352_reg_3523[0]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[10] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[10]),
        .Q(mul_ln1352_reg_3523[10]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[11] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[11]),
        .Q(mul_ln1352_reg_3523[11]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[1] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[1]),
        .Q(mul_ln1352_reg_3523[1]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[2] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[2]),
        .Q(mul_ln1352_reg_3523[2]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[3] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[3]),
        .Q(mul_ln1352_reg_3523[3]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[4] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[4]),
        .Q(mul_ln1352_reg_3523[4]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[5] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[5]),
        .Q(mul_ln1352_reg_3523[5]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[6] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[6]),
        .Q(mul_ln1352_reg_3523[6]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[7] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[7]),
        .Q(mul_ln1352_reg_3523[7]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[8] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[8]),
        .Q(mul_ln1352_reg_3523[8]),
        .R(1'b0));
  FDRE \mul_ln1352_reg_3523_reg[9] 
       (.C(ap_clk),
        .CE(add_ln700_10_reg_35580),
        .D(mul_ln1352_fu_1616_p2[9]),
        .Q(mul_ln1352_reg_3523[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \nf_assign_fu_262[0]_i_1 
       (.I0(nf_assign_fu_262[0]),
        .O(\nf_assign_fu_262[0]_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nf_assign_fu_262[0]_rep_i_1 
       (.I0(nf_assign_fu_262[0]),
        .O(\nf_assign_fu_262[0]_rep_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nf_assign_fu_262[0]_rep_i_1__0 
       (.I0(nf_assign_fu_262[0]),
        .O(\nf_assign_fu_262[0]_rep_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \nf_assign_fu_262[0]_rep_i_1__1 
       (.I0(nf_assign_fu_262[0]),
        .O(\nf_assign_fu_262[0]_rep_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \nf_assign_fu_262[31]_i_1 
       (.I0(\odata_reg[24] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_1),
        .I3(icmp_ln289_reg_3519),
        .I4(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\nf_assign_fu_262[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h88888888F8888888)) 
    \nf_assign_fu_262[31]_i_2 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I2(icmp_ln289_reg_3519),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\odata_reg[24] ),
        .O(\nf_assign_fu_262[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \nf_assign_fu_262[4]_i_1 
       (.I0(\nf_assign_fu_262[4]_i_2_n_1 ),
        .I1(\nf_assign_fu_262[4]_i_3_n_1 ),
        .I2(\nf_assign_fu_262[4]_i_4_n_1 ),
        .I3(\nf_assign_fu_262[4]_i_5_n_1 ),
        .I4(nf_fu_1868_p2[4]),
        .O(\nf_assign_fu_262[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \nf_assign_fu_262[4]_i_2 
       (.I0(nf_fu_1868_p2[24]),
        .I1(nf_fu_1868_p2[25]),
        .I2(nf_fu_1868_p2[26]),
        .I3(nf_fu_1868_p2[30]),
        .I4(threshs_m_thresholds_44_U_n_19),
        .O(\nf_assign_fu_262[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \nf_assign_fu_262[4]_i_3 
       (.I0(nf_fu_1868_p2[6]),
        .I1(nf_fu_1868_p2[8]),
        .I2(nf_fu_1868_p2[1]),
        .I3(nf_fu_1868_p2[2]),
        .I4(threshs_m_thresholds_44_U_n_18),
        .O(\nf_assign_fu_262[4]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \nf_assign_fu_262[4]_i_4 
       (.I0(nf_fu_1868_p2[28]),
        .I1(nf_fu_1868_p2[29]),
        .I2(\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .I3(nf_fu_1868_p2[31]),
        .I4(threshs_m_thresholds_44_U_n_21),
        .O(\nf_assign_fu_262[4]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \nf_assign_fu_262[4]_i_5 
       (.I0(nf_fu_1868_p2[5]),
        .I1(nf_fu_1868_p2[7]),
        .I2(nf_fu_1868_p2[4]),
        .I3(nf_fu_1868_p2[3]),
        .I4(threshs_m_thresholds_44_U_n_20),
        .O(\nf_assign_fu_262[4]_i_5_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[0]" *) 
  FDRE \nf_assign_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(\nf_assign_fu_262[0]_i_1_n_1 ),
        .Q(nf_assign_fu_262[0]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[0]" *) 
  FDRE \nf_assign_fu_262_reg[0]_rep 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(\nf_assign_fu_262[0]_rep_i_1_n_1 ),
        .Q(\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[0]" *) 
  FDRE \nf_assign_fu_262_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(\nf_assign_fu_262[0]_rep_i_1__0_n_1 ),
        .Q(\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[0]" *) 
  FDRE \nf_assign_fu_262_reg[0]_rep__1 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(\nf_assign_fu_262[0]_rep_i_1__1_n_1 ),
        .Q(\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[10] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[10]),
        .Q(nf_assign_fu_262[10]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[11] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[11]),
        .Q(nf_assign_fu_262[11]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[12] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[12]),
        .Q(nf_assign_fu_262[12]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_262_reg[12]_i_1 
       (.CI(\nf_assign_fu_262_reg[8]_i_1_n_1 ),
        .CO({\nf_assign_fu_262_reg[12]_i_1_n_1 ,\nf_assign_fu_262_reg[12]_i_1_n_2 ,\nf_assign_fu_262_reg[12]_i_1_n_3 ,\nf_assign_fu_262_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_1868_p2[12:9]),
        .S(nf_assign_fu_262[12:9]));
  FDRE \nf_assign_fu_262_reg[13] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[13]),
        .Q(nf_assign_fu_262[13]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[14] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[14]),
        .Q(nf_assign_fu_262[14]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[15] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[15]),
        .Q(nf_assign_fu_262[15]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[16] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[16]),
        .Q(nf_assign_fu_262[16]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_262_reg[16]_i_1 
       (.CI(\nf_assign_fu_262_reg[12]_i_1_n_1 ),
        .CO({\nf_assign_fu_262_reg[16]_i_1_n_1 ,\nf_assign_fu_262_reg[16]_i_1_n_2 ,\nf_assign_fu_262_reg[16]_i_1_n_3 ,\nf_assign_fu_262_reg[16]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_1868_p2[16:13]),
        .S(nf_assign_fu_262[16:13]));
  FDRE \nf_assign_fu_262_reg[17] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[17]),
        .Q(nf_assign_fu_262[17]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[18] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[18]),
        .Q(nf_assign_fu_262[18]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[19] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[19]),
        .Q(nf_assign_fu_262[19]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[1]" *) 
  FDRE \nf_assign_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[1]),
        .Q(nf_assign_fu_262[1]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[1]" *) 
  FDRE \nf_assign_fu_262_reg[1]_rep 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[1]),
        .Q(\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[1]" *) 
  FDRE \nf_assign_fu_262_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[1]),
        .Q(\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[20] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[20]),
        .Q(nf_assign_fu_262[20]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_262_reg[20]_i_1 
       (.CI(\nf_assign_fu_262_reg[16]_i_1_n_1 ),
        .CO({\nf_assign_fu_262_reg[20]_i_1_n_1 ,\nf_assign_fu_262_reg[20]_i_1_n_2 ,\nf_assign_fu_262_reg[20]_i_1_n_3 ,\nf_assign_fu_262_reg[20]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_1868_p2[20:17]),
        .S(nf_assign_fu_262[20:17]));
  FDRE \nf_assign_fu_262_reg[21] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[21]),
        .Q(nf_assign_fu_262[21]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[22] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[22]),
        .Q(nf_assign_fu_262[22]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[23] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[23]),
        .Q(nf_assign_fu_262[23]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[24] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[24]),
        .Q(nf_assign_fu_262[24]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_262_reg[24]_i_1 
       (.CI(\nf_assign_fu_262_reg[20]_i_1_n_1 ),
        .CO({\nf_assign_fu_262_reg[24]_i_1_n_1 ,\nf_assign_fu_262_reg[24]_i_1_n_2 ,\nf_assign_fu_262_reg[24]_i_1_n_3 ,\nf_assign_fu_262_reg[24]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_1868_p2[24:21]),
        .S(nf_assign_fu_262[24:21]));
  FDRE \nf_assign_fu_262_reg[25] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[25]),
        .Q(nf_assign_fu_262[25]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[26] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[26]),
        .Q(nf_assign_fu_262[26]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[27] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[27]),
        .Q(nf_assign_fu_262[27]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[28] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[28]),
        .Q(nf_assign_fu_262[28]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_262_reg[28]_i_1 
       (.CI(\nf_assign_fu_262_reg[24]_i_1_n_1 ),
        .CO({\nf_assign_fu_262_reg[28]_i_1_n_1 ,\nf_assign_fu_262_reg[28]_i_1_n_2 ,\nf_assign_fu_262_reg[28]_i_1_n_3 ,\nf_assign_fu_262_reg[28]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_1868_p2[28:25]),
        .S(nf_assign_fu_262[28:25]));
  FDRE \nf_assign_fu_262_reg[29] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[29]),
        .Q(nf_assign_fu_262[29]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[2]" *) 
  FDRE \nf_assign_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[2]),
        .Q(nf_assign_fu_262[2]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[2]" *) 
  FDRE \nf_assign_fu_262_reg[2]_rep 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[2]),
        .Q(\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[2]" *) 
  FDRE \nf_assign_fu_262_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[2]),
        .Q(\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[30] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[30]),
        .Q(nf_assign_fu_262[30]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[31] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[31]),
        .Q(nf_assign_fu_262[31]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_262_reg[31]_i_3 
       (.CI(\nf_assign_fu_262_reg[28]_i_1_n_1 ),
        .CO({\NLW_nf_assign_fu_262_reg[31]_i_3_CO_UNCONNECTED [3:2],\nf_assign_fu_262_reg[31]_i_3_n_3 ,\nf_assign_fu_262_reg[31]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_nf_assign_fu_262_reg[31]_i_3_O_UNCONNECTED [3],nf_fu_1868_p2[31:29]}),
        .S({1'b0,nf_assign_fu_262[31:29]}));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[3]" *) 
  FDRE \nf_assign_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[3]),
        .Q(nf_assign_fu_262[3]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_262_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\nf_assign_fu_262_reg[3]_i_1_n_1 ,\nf_assign_fu_262_reg[3]_i_1_n_2 ,\nf_assign_fu_262_reg[3]_i_1_n_3 ,\nf_assign_fu_262_reg[3]_i_1_n_4 }),
        .CYINIT(\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_1868_p2[4:1]),
        .S({nf_assign_fu_262[4],\nf_assign_fu_262_reg[3]_rep_n_1 ,\nf_assign_fu_262_reg[2]_rep_n_1 ,\nf_assign_fu_262_reg[1]_rep_n_1 }));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[3]" *) 
  FDRE \nf_assign_fu_262_reg[3]_rep 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[3]),
        .Q(\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ORIG_CELL_NAME = "nf_assign_fu_262_reg[3]" *) 
  FDRE \nf_assign_fu_262_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[3]),
        .Q(\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(\nf_assign_fu_262[4]_i_1_n_1 ),
        .Q(nf_assign_fu_262[4]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[5]),
        .Q(nf_assign_fu_262[5]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[6]),
        .Q(nf_assign_fu_262[6]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[7]),
        .Q(nf_assign_fu_262[7]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  FDRE \nf_assign_fu_262_reg[8] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[8]),
        .Q(nf_assign_fu_262[8]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \nf_assign_fu_262_reg[8]_i_1 
       (.CI(\nf_assign_fu_262_reg[3]_i_1_n_1 ),
        .CO({\nf_assign_fu_262_reg[8]_i_1_n_1 ,\nf_assign_fu_262_reg[8]_i_1_n_2 ,\nf_assign_fu_262_reg[8]_i_1_n_3 ,\nf_assign_fu_262_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(nf_fu_1868_p2[8:5]),
        .S(nf_assign_fu_262[8:5]));
  FDRE \nf_assign_fu_262_reg[9] 
       (.C(ap_clk),
        .CE(\nf_assign_fu_262[31]_i_2_n_1 ),
        .D(nf_fu_1868_p2[9]),
        .Q(nf_assign_fu_262[9]),
        .R(\nf_assign_fu_262[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC33C3CC3)) 
    \odata[0]_i_1 
       (.I0(\odata_reg[16] [0]),
        .I1(\odata[0]_i_2_n_1 ),
        .I2(icmp_ln899_6_reg_3873),
        .I3(icmp_ln899_2_reg_3853),
        .I4(icmp_ln899_4_reg_3863),
        .I5(\odata_reg[0] ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \odata[0]_i_2 
       (.I0(\odata[1]_i_5_n_1 ),
        .I1(icmp_ln899_3_reg_3858),
        .I2(icmp_ln899_1_reg_3848),
        .I3(icmp_ln899_reg_3843),
        .I4(icmp_ln899_5_reg_3868),
        .O(\odata[0]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFF006969)) 
    \odata[10]_i_1__1 
       (.I0(\odata[10]_i_2_n_1 ),
        .I1(\odata[10]_i_3_n_1 ),
        .I2(\odata[10]_i_4_n_1 ),
        .I3(\odata_reg[16] [7]),
        .I4(\odata_reg[16] [11]),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \odata[10]_i_2 
       (.I0(\ireg[11]_i_3_n_1 ),
        .I1(zext_ln700_26_fu_3089_p1[2]),
        .I2(icmp_ln899_33_reg_4008),
        .O(\odata[10]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBFBBFFBF0B00BB0B)) 
    \odata[10]_i_3 
       (.I0(icmp_ln899_33_reg_4008),
        .I1(icmp_ln899_30_reg_3993),
        .I2(icmp_ln899_31_reg_3998),
        .I3(icmp_ln899_28_reg_3983),
        .I4(icmp_ln899_29_reg_3988),
        .I5(\ireg[9]_i_3_n_1 ),
        .O(\odata[10]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h6F99666FFF9F6FFF)) 
    \odata[10]_i_4 
       (.I0(\ireg[9]_i_2_n_1 ),
        .I1(\ireg[9]_i_3_n_1 ),
        .I2(zext_ln700_26_fu_3089_p1[0]),
        .I3(icmp_ln899_33_reg_4008),
        .I4(icmp_ln899_30_reg_3993),
        .I5(\odata[8]_i_3_n_1 ),
        .O(\odata[10]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC33C3CC3)) 
    \odata[12]_i_1 
       (.I0(\odata_reg[16] [8]),
        .I1(\odata[12]_i_2_n_1 ),
        .I2(icmp_ln899_48_reg_4083),
        .I3(icmp_ln899_44_reg_4063),
        .I4(icmp_ln899_46_reg_4073),
        .I5(\odata_reg[0] ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \odata[12]_i_2 
       (.I0(\odata[13]_i_5_n_1 ),
        .I1(icmp_ln899_45_reg_4068),
        .I2(icmp_ln899_43_reg_4058),
        .I3(icmp_ln899_42_reg_4053),
        .I4(icmp_ln899_47_reg_4078),
        .O(\odata[12]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFF009696)) 
    \odata[13]_i_1__1 
       (.I0(\odata[13]_i_2_n_1 ),
        .I1(\odata[13]_i_3_n_1 ),
        .I2(\odata[13]_i_4_n_1 ),
        .I3(\odata_reg[16] [9]),
        .I4(\odata_reg[16] [11]),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h96FF)) 
    \odata[13]_i_2 
       (.I0(icmp_ln899_48_reg_4083),
        .I1(icmp_ln899_44_reg_4063),
        .I2(icmp_ln899_46_reg_4073),
        .I3(\odata[12]_i_2_n_1 ),
        .O(\odata[13]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    \odata[13]_i_3 
       (.I0(\odata[14]_i_10_n_1 ),
        .I1(\ireg[15]_i_3_n_1 ),
        .I2(icmp_ln899_45_reg_4068),
        .I3(icmp_ln899_42_reg_4053),
        .I4(icmp_ln899_43_reg_4058),
        .O(\odata[13]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h4DD4D44D)) 
    \odata[13]_i_4 
       (.I0(\odata[13]_i_5_n_1 ),
        .I1(icmp_ln899_47_reg_4078),
        .I2(icmp_ln899_45_reg_4068),
        .I3(icmp_ln899_43_reg_4058),
        .I4(icmp_ln899_42_reg_4053),
        .O(\odata[13]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \odata[13]_i_5 
       (.I0(\odata[14]_i_7_n_1 ),
        .I1(icmp_ln899_53_reg_4108),
        .I2(icmp_ln899_55_reg_4118),
        .I3(icmp_ln899_52_reg_4103),
        .O(\odata[13]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h6AA99556566AA995)) 
    \odata[14]_i_10 
       (.I0(icmp_ln899_42_reg_4053),
        .I1(icmp_ln899_52_reg_4103),
        .I2(icmp_ln899_53_reg_4108),
        .I3(icmp_ln899_55_reg_4118),
        .I4(\odata[14]_i_6_n_1 ),
        .I5(\odata[14]_i_7_n_1 ),
        .O(\odata[14]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF000096699669)) 
    \odata[14]_i_1__1 
       (.I0(\odata[14]_i_2_n_1 ),
        .I1(\odata[14]_i_3_n_1 ),
        .I2(\odata[14]_i_4_n_1 ),
        .I3(\odata[14]_i_5_n_1 ),
        .I4(\odata_reg[16] [10]),
        .I5(\odata_reg[16] [11]),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [10]));
  LUT6 #(
    .INIT(64'hBFFEEAABABBFFEEA)) 
    \odata[14]_i_2 
       (.I0(icmp_ln899_42_reg_4053),
        .I1(icmp_ln899_52_reg_4103),
        .I2(icmp_ln899_53_reg_4108),
        .I3(icmp_ln899_55_reg_4118),
        .I4(\odata[14]_i_6_n_1 ),
        .I5(\odata[14]_i_7_n_1 ),
        .O(\odata[14]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0004044D4DDFDFFF)) 
    \odata[14]_i_3 
       (.I0(\odata[14]_i_8_n_1 ),
        .I1(icmp_ln899_54_reg_4113),
        .I2(xor_ln899_51_reg_4098),
        .I3(xor_ln899_50_reg_4093),
        .I4(xor_ln899_49_reg_4088),
        .I5(\odata[14]_i_9_n_1 ),
        .O(\odata[14]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \odata[14]_i_4 
       (.I0(\odata[13]_i_3_n_1 ),
        .I1(\odata[13]_i_2_n_1 ),
        .I2(\odata[13]_i_4_n_1 ),
        .O(\odata[14]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFB2B200)) 
    \odata[14]_i_5 
       (.I0(icmp_ln899_43_reg_4058),
        .I1(icmp_ln899_42_reg_4053),
        .I2(icmp_ln899_45_reg_4068),
        .I3(\ireg[15]_i_3_n_1 ),
        .I4(\odata[14]_i_10_n_1 ),
        .O(\odata[14]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hBDD4)) 
    \odata[14]_i_6 
       (.I0(icmp_ln899_54_reg_4113),
        .I1(xor_ln899_51_reg_4098),
        .I2(xor_ln899_50_reg_4093),
        .I3(xor_ln899_49_reg_4088),
        .O(\odata[14]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \odata[14]_i_7 
       (.I0(icmp_ln899_54_reg_4113),
        .I1(xor_ln899_49_reg_4088),
        .I2(xor_ln899_50_reg_4093),
        .I3(xor_ln899_51_reg_4098),
        .O(\odata[14]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \odata[14]_i_8 
       (.I0(icmp_ln899_52_reg_4103),
        .I1(icmp_ln899_55_reg_4118),
        .I2(icmp_ln899_53_reg_4108),
        .O(\odata[14]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \odata[14]_i_9 
       (.I0(icmp_ln899_55_reg_4118),
        .I1(icmp_ln899_53_reg_4108),
        .I2(icmp_ln899_52_reg_4103),
        .O(\odata[14]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    \odata[16]_i_1__1 
       (.I0(icmp_ln289_reg_3519_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_n_1),
        .I2(\odata_reg[24] ),
        .I3(\odata_reg[16] [11]),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFF009696)) 
    \odata[1]_i_1__1 
       (.I0(\odata[1]_i_2_n_1 ),
        .I1(\odata[1]_i_3_n_1 ),
        .I2(\odata[1]_i_4_n_1 ),
        .I3(\odata_reg[16] [1]),
        .I4(\odata_reg[16] [11]),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h96FF)) 
    \odata[1]_i_2 
       (.I0(icmp_ln899_6_reg_3873),
        .I1(icmp_ln899_2_reg_3853),
        .I2(icmp_ln899_4_reg_3863),
        .I3(\odata[0]_i_2_n_1 ),
        .O(\odata[1]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    \odata[1]_i_3 
       (.I0(\odata[2]_i_10_n_1 ),
        .I1(\ireg[3]_i_3_n_1 ),
        .I2(icmp_ln899_3_reg_3858),
        .I3(icmp_ln899_reg_3843),
        .I4(icmp_ln899_1_reg_3848),
        .O(\odata[1]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h4DD4D44D)) 
    \odata[1]_i_4 
       (.I0(\odata[1]_i_5_n_1 ),
        .I1(icmp_ln899_5_reg_3868),
        .I2(icmp_ln899_3_reg_3858),
        .I3(icmp_ln899_1_reg_3848),
        .I4(icmp_ln899_reg_3843),
        .O(\odata[1]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \odata[1]_i_5 
       (.I0(\odata[2]_i_7_n_1 ),
        .I1(icmp_ln899_11_reg_3898),
        .I2(icmp_ln899_13_reg_3908),
        .I3(icmp_ln899_10_reg_3893),
        .O(\odata[1]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h6AA99556566AA995)) 
    \odata[2]_i_10 
       (.I0(icmp_ln899_reg_3843),
        .I1(icmp_ln899_10_reg_3893),
        .I2(icmp_ln899_11_reg_3898),
        .I3(icmp_ln899_13_reg_3908),
        .I4(\odata[2]_i_6_n_1 ),
        .I5(\odata[2]_i_7_n_1 ),
        .O(\odata[2]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF000096699669)) 
    \odata[2]_i_1__1 
       (.I0(\odata[2]_i_2_n_1 ),
        .I1(\odata[2]_i_3_n_1 ),
        .I2(\odata[2]_i_4_n_1 ),
        .I3(\odata[2]_i_5_n_1 ),
        .I4(\odata_reg[16] [2]),
        .I5(\odata_reg[16] [11]),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hBFFEEAABABBFFEEA)) 
    \odata[2]_i_2 
       (.I0(icmp_ln899_reg_3843),
        .I1(icmp_ln899_10_reg_3893),
        .I2(icmp_ln899_11_reg_3898),
        .I3(icmp_ln899_13_reg_3908),
        .I4(\odata[2]_i_6_n_1 ),
        .I5(\odata[2]_i_7_n_1 ),
        .O(\odata[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0004044D4DDFDFFF)) 
    \odata[2]_i_3 
       (.I0(\odata[2]_i_8_n_1 ),
        .I1(icmp_ln899_12_reg_3903),
        .I2(xor_ln899_9_reg_3888),
        .I3(xor_ln899_8_reg_3883),
        .I4(xor_ln899_7_reg_3878),
        .I5(\odata[2]_i_9_n_1 ),
        .O(\odata[2]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \odata[2]_i_4 
       (.I0(\odata[1]_i_3_n_1 ),
        .I1(\odata[1]_i_2_n_1 ),
        .I2(\odata[1]_i_4_n_1 ),
        .O(\odata[2]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFB2B200)) 
    \odata[2]_i_5 
       (.I0(icmp_ln899_1_reg_3848),
        .I1(icmp_ln899_reg_3843),
        .I2(icmp_ln899_3_reg_3858),
        .I3(\ireg[3]_i_3_n_1 ),
        .I4(\odata[2]_i_10_n_1 ),
        .O(\odata[2]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hBDD4)) 
    \odata[2]_i_6 
       (.I0(icmp_ln899_12_reg_3903),
        .I1(xor_ln899_9_reg_3888),
        .I2(xor_ln899_8_reg_3883),
        .I3(xor_ln899_7_reg_3878),
        .O(\odata[2]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \odata[2]_i_7 
       (.I0(icmp_ln899_12_reg_3903),
        .I1(xor_ln899_7_reg_3878),
        .I2(xor_ln899_8_reg_3883),
        .I3(xor_ln899_9_reg_3888),
        .O(\odata[2]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \odata[2]_i_8 
       (.I0(icmp_ln899_10_reg_3893),
        .I1(icmp_ln899_13_reg_3908),
        .I2(icmp_ln899_11_reg_3898),
        .O(\odata[2]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \odata[2]_i_9 
       (.I0(icmp_ln899_13_reg_3908),
        .I1(icmp_ln899_11_reg_3898),
        .I2(icmp_ln899_10_reg_3893),
        .O(\odata[2]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC33C3CC3)) 
    \odata[4]_i_1 
       (.I0(\odata_reg[16] [3]),
        .I1(\odata[4]_i_2_n_1 ),
        .I2(icmp_ln899_20_reg_3943),
        .I3(icmp_ln899_16_reg_3923),
        .I4(icmp_ln899_18_reg_3933),
        .I5(\odata_reg[0] ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h69969669)) 
    \odata[4]_i_2 
       (.I0(\odata[5]_i_5_n_1 ),
        .I1(icmp_ln899_17_reg_3928),
        .I2(icmp_ln899_15_reg_3918),
        .I3(icmp_ln899_14_reg_3913),
        .I4(icmp_ln899_19_reg_3938),
        .O(\odata[4]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFF009696)) 
    \odata[5]_i_1__1 
       (.I0(\odata[5]_i_2_n_1 ),
        .I1(\odata[5]_i_3_n_1 ),
        .I2(\odata[5]_i_4_n_1 ),
        .I3(\odata_reg[16] [4]),
        .I4(\odata_reg[16] [11]),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h96FF)) 
    \odata[5]_i_2 
       (.I0(icmp_ln899_20_reg_3943),
        .I1(icmp_ln899_16_reg_3923),
        .I2(icmp_ln899_18_reg_3933),
        .I3(\odata[4]_i_2_n_1 ),
        .O(\odata[5]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    \odata[5]_i_3 
       (.I0(\odata[6]_i_10_n_1 ),
        .I1(\ireg[7]_i_3_n_1 ),
        .I2(icmp_ln899_17_reg_3928),
        .I3(icmp_ln899_14_reg_3913),
        .I4(icmp_ln899_15_reg_3918),
        .O(\odata[5]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h4DD4D44D)) 
    \odata[5]_i_4 
       (.I0(\odata[5]_i_5_n_1 ),
        .I1(icmp_ln899_19_reg_3938),
        .I2(icmp_ln899_17_reg_3928),
        .I3(icmp_ln899_15_reg_3918),
        .I4(icmp_ln899_14_reg_3913),
        .O(\odata[5]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \odata[5]_i_5 
       (.I0(\odata[6]_i_7_n_1 ),
        .I1(icmp_ln899_25_reg_3968),
        .I2(icmp_ln899_27_reg_3978),
        .I3(icmp_ln899_24_reg_3963),
        .O(\odata[5]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h6AA99556566AA995)) 
    \odata[6]_i_10 
       (.I0(icmp_ln899_14_reg_3913),
        .I1(icmp_ln899_24_reg_3963),
        .I2(icmp_ln899_25_reg_3968),
        .I3(icmp_ln899_27_reg_3978),
        .I4(\odata[6]_i_6_n_1 ),
        .I5(\odata[6]_i_7_n_1 ),
        .O(\odata[6]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF000096699669)) 
    \odata[6]_i_1__1 
       (.I0(\odata[6]_i_2_n_1 ),
        .I1(\odata[6]_i_3_n_1 ),
        .I2(\odata[6]_i_4_n_1 ),
        .I3(\odata[6]_i_5_n_1 ),
        .I4(\odata_reg[16] [5]),
        .I5(\odata_reg[16] [11]),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hBFFEEAABABBFFEEA)) 
    \odata[6]_i_2 
       (.I0(icmp_ln899_14_reg_3913),
        .I1(icmp_ln899_24_reg_3963),
        .I2(icmp_ln899_25_reg_3968),
        .I3(icmp_ln899_27_reg_3978),
        .I4(\odata[6]_i_6_n_1 ),
        .I5(\odata[6]_i_7_n_1 ),
        .O(\odata[6]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0004044D4DDFDFFF)) 
    \odata[6]_i_3 
       (.I0(\odata[6]_i_8_n_1 ),
        .I1(icmp_ln899_26_reg_3973),
        .I2(xor_ln899_23_reg_3958),
        .I3(xor_ln899_22_reg_3953),
        .I4(xor_ln899_21_reg_3948),
        .I5(\odata[6]_i_9_n_1 ),
        .O(\odata[6]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \odata[6]_i_4 
       (.I0(\odata[5]_i_3_n_1 ),
        .I1(\odata[5]_i_2_n_1 ),
        .I2(\odata[5]_i_4_n_1 ),
        .O(\odata[6]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFFB2B200)) 
    \odata[6]_i_5 
       (.I0(icmp_ln899_15_reg_3918),
        .I1(icmp_ln899_14_reg_3913),
        .I2(icmp_ln899_17_reg_3928),
        .I3(\ireg[7]_i_3_n_1 ),
        .I4(\odata[6]_i_10_n_1 ),
        .O(\odata[6]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hBDD4)) 
    \odata[6]_i_6 
       (.I0(icmp_ln899_26_reg_3973),
        .I1(xor_ln899_23_reg_3958),
        .I2(xor_ln899_22_reg_3953),
        .I3(xor_ln899_21_reg_3948),
        .O(\odata[6]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \odata[6]_i_7 
       (.I0(icmp_ln899_26_reg_3973),
        .I1(xor_ln899_21_reg_3948),
        .I2(xor_ln899_22_reg_3953),
        .I3(xor_ln899_23_reg_3958),
        .O(\odata[6]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \odata[6]_i_8 
       (.I0(icmp_ln899_24_reg_3963),
        .I1(icmp_ln899_27_reg_3978),
        .I2(icmp_ln899_25_reg_3968),
        .O(\odata[6]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \odata[6]_i_9 
       (.I0(icmp_ln899_27_reg_3978),
        .I1(icmp_ln899_25_reg_3968),
        .I2(icmp_ln899_24_reg_3963),
        .O(\odata[6]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA3CC3C33C)) 
    \odata[8]_i_1 
       (.I0(\odata_reg[16] [6]),
        .I1(zext_ln700_26_fu_3089_p1[0]),
        .I2(icmp_ln899_30_reg_3993),
        .I3(icmp_ln899_33_reg_4008),
        .I4(\odata[8]_i_3_n_1 ),
        .I5(\odata_reg[0] ),
        .O(\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \odata[8]_i_2 
       (.I0(icmp_ln899_41_reg_4048),
        .I1(icmp_ln899_38_reg_4033),
        .I2(icmp_ln899_39_reg_4038),
        .I3(\odata[8]_i_4_n_1 ),
        .O(zext_ln700_26_fu_3089_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \odata[8]_i_3 
       (.I0(icmp_ln899_28_reg_3983),
        .I1(icmp_ln899_31_reg_3998),
        .I2(icmp_ln899_29_reg_3988),
        .O(\odata[8]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \odata[8]_i_4 
       (.I0(xor_ln899_35_reg_4018),
        .I1(xor_ln899_37_reg_4028),
        .I2(xor_ln899_36_reg_4023),
        .I3(icmp_ln899_40_reg_4043),
        .O(\odata[8]_i_4_n_1 ));
  FDRE \p_Result_1_0_1_reg_3464_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [4]),
        .Q(p_Result_1_0_1_reg_3464[0]),
        .R(1'b0));
  FDRE \p_Result_1_0_1_reg_3464_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [5]),
        .Q(p_Result_1_0_1_reg_3464[1]),
        .R(1'b0));
  FDRE \p_Result_1_0_1_reg_3464_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [6]),
        .Q(p_Result_1_0_1_reg_3464[2]),
        .R(1'b0));
  FDRE \p_Result_1_0_1_reg_3464_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [7]),
        .Q(p_Result_1_0_1_reg_3464[3]),
        .R(1'b0));
  FDRE \p_Result_1_0_2_reg_3469_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [8]),
        .Q(p_Result_1_0_2_reg_3469[0]),
        .R(1'b0));
  FDRE \p_Result_1_0_2_reg_3469_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [9]),
        .Q(p_Result_1_0_2_reg_3469[1]),
        .R(1'b0));
  FDRE \p_Result_1_0_2_reg_3469_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [10]),
        .Q(p_Result_1_0_2_reg_3469[2]),
        .R(1'b0));
  FDRE \p_Result_1_0_2_reg_3469_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [11]),
        .Q(p_Result_1_0_2_reg_3469[3]),
        .R(1'b0));
  FDRE \p_Result_1_1_1_reg_3479_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [16]),
        .Q(p_Result_1_1_1_reg_3479[0]),
        .R(1'b0));
  FDRE \p_Result_1_1_1_reg_3479_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [17]),
        .Q(p_Result_1_1_1_reg_3479[1]),
        .R(1'b0));
  FDRE \p_Result_1_1_1_reg_3479_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [18]),
        .Q(p_Result_1_1_1_reg_3479[2]),
        .R(1'b0));
  FDRE \p_Result_1_1_1_reg_3479_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [19]),
        .Q(p_Result_1_1_1_reg_3479[3]),
        .R(1'b0));
  FDRE \p_Result_1_1_2_reg_3484_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [20]),
        .Q(p_Result_1_1_2_reg_3484[0]),
        .R(1'b0));
  FDRE \p_Result_1_1_2_reg_3484_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [21]),
        .Q(p_Result_1_1_2_reg_3484[1]),
        .R(1'b0));
  FDRE \p_Result_1_1_2_reg_3484_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [22]),
        .Q(p_Result_1_1_2_reg_3484[2]),
        .R(1'b0));
  FDRE \p_Result_1_1_2_reg_3484_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [23]),
        .Q(p_Result_1_1_2_reg_3484[3]),
        .R(1'b0));
  FDRE \p_Result_1_1_reg_3474_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [12]),
        .Q(p_Result_1_1_reg_3474[0]),
        .R(1'b0));
  FDRE \p_Result_1_1_reg_3474_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [13]),
        .Q(p_Result_1_1_reg_3474[1]),
        .R(1'b0));
  FDRE \p_Result_1_1_reg_3474_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [14]),
        .Q(p_Result_1_1_reg_3474[2]),
        .R(1'b0));
  FDRE \p_Result_1_1_reg_3474_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [15]),
        .Q(p_Result_1_1_reg_3474[3]),
        .R(1'b0));
  FDRE \p_Result_1_2_1_reg_3494_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [28]),
        .Q(p_Result_1_2_1_reg_3494[0]),
        .R(1'b0));
  FDRE \p_Result_1_2_1_reg_3494_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [29]),
        .Q(p_Result_1_2_1_reg_3494[1]),
        .R(1'b0));
  FDRE \p_Result_1_2_1_reg_3494_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [30]),
        .Q(p_Result_1_2_1_reg_3494[2]),
        .R(1'b0));
  FDRE \p_Result_1_2_1_reg_3494_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [31]),
        .Q(p_Result_1_2_1_reg_3494[3]),
        .R(1'b0));
  FDRE \p_Result_1_2_2_reg_3499_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [32]),
        .Q(p_Result_1_2_2_reg_3499[0]),
        .R(1'b0));
  FDRE \p_Result_1_2_2_reg_3499_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [33]),
        .Q(p_Result_1_2_2_reg_3499[1]),
        .R(1'b0));
  FDRE \p_Result_1_2_2_reg_3499_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [34]),
        .Q(p_Result_1_2_2_reg_3499[2]),
        .R(1'b0));
  FDRE \p_Result_1_2_2_reg_3499_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [35]),
        .Q(p_Result_1_2_2_reg_3499[3]),
        .R(1'b0));
  FDRE \p_Result_1_2_reg_3489_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [24]),
        .Q(p_Result_1_2_reg_3489[0]),
        .R(1'b0));
  FDRE \p_Result_1_2_reg_3489_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [25]),
        .Q(p_Result_1_2_reg_3489[1]),
        .R(1'b0));
  FDRE \p_Result_1_2_reg_3489_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [26]),
        .Q(p_Result_1_2_reg_3489[2]),
        .R(1'b0));
  FDRE \p_Result_1_2_reg_3489_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [27]),
        .Q(p_Result_1_2_reg_3489[3]),
        .R(1'b0));
  FDRE \p_Result_1_3_1_reg_3509_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [40]),
        .Q(p_Result_1_3_1_reg_3509[0]),
        .R(1'b0));
  FDRE \p_Result_1_3_1_reg_3509_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [41]),
        .Q(p_Result_1_3_1_reg_3509[1]),
        .R(1'b0));
  FDRE \p_Result_1_3_1_reg_3509_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [42]),
        .Q(p_Result_1_3_1_reg_3509[2]),
        .R(1'b0));
  FDRE \p_Result_1_3_1_reg_3509_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [43]),
        .Q(p_Result_1_3_1_reg_3509[3]),
        .R(1'b0));
  FDRE \p_Result_1_3_2_reg_3514_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [44]),
        .Q(p_Result_1_3_2_reg_3514[0]),
        .R(1'b0));
  FDRE \p_Result_1_3_2_reg_3514_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [45]),
        .Q(p_Result_1_3_2_reg_3514[1]),
        .R(1'b0));
  FDRE \p_Result_1_3_2_reg_3514_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [46]),
        .Q(p_Result_1_3_2_reg_3514[2]),
        .R(1'b0));
  FDRE \p_Result_1_3_2_reg_3514_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [47]),
        .Q(p_Result_1_3_2_reg_3514[3]),
        .R(1'b0));
  FDRE \p_Result_1_3_reg_3504_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [36]),
        .Q(p_Result_1_3_reg_3504[0]),
        .R(1'b0));
  FDRE \p_Result_1_3_reg_3504_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [37]),
        .Q(p_Result_1_3_reg_3504[1]),
        .R(1'b0));
  FDRE \p_Result_1_3_reg_3504_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [38]),
        .Q(p_Result_1_3_reg_3504[2]),
        .R(1'b0));
  FDRE \p_Result_1_3_reg_3504_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [39]),
        .Q(p_Result_1_3_reg_3504[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F80)) 
    \sf_1_fu_258[0]_i_1 
       (.I0(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(icmp_ln289_fu_1594_p2),
        .O(sf_1_fu_258));
  LUT2 #(
    .INIT(4'h1)) 
    \sf_1_fu_258[0]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(icmp_ln289_fu_1594_p2),
        .O(sf_1_fu_2580));
  LUT1 #(
    .INIT(2'h1)) 
    \sf_1_fu_258[0]_i_4 
       (.I0(sf_1_fu_258_reg[0]),
        .O(sf_fu_1588_p2[0]));
  FDRE \sf_1_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[0]_i_3_n_8 ),
        .Q(sf_1_fu_258_reg[0]),
        .R(sf_1_fu_258));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_258_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\sf_1_fu_258_reg[0]_i_3_n_1 ,\sf_1_fu_258_reg[0]_i_3_n_2 ,\sf_1_fu_258_reg[0]_i_3_n_3 ,\sf_1_fu_258_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sf_1_fu_258_reg[0]_i_3_n_5 ,\sf_1_fu_258_reg[0]_i_3_n_6 ,\sf_1_fu_258_reg[0]_i_3_n_7 ,\sf_1_fu_258_reg[0]_i_3_n_8 }),
        .S({sf_1_fu_258_reg[3:1],sf_fu_1588_p2[0]}));
  FDRE \sf_1_fu_258_reg[10] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[8]_i_1_n_6 ),
        .Q(sf_1_fu_258_reg__0[10]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[11] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[8]_i_1_n_5 ),
        .Q(sf_1_fu_258_reg__0[11]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[12] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[12]_i_1_n_8 ),
        .Q(sf_1_fu_258_reg__0[12]),
        .R(sf_1_fu_258));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_258_reg[12]_i_1 
       (.CI(\sf_1_fu_258_reg[8]_i_1_n_1 ),
        .CO({\sf_1_fu_258_reg[12]_i_1_n_1 ,\sf_1_fu_258_reg[12]_i_1_n_2 ,\sf_1_fu_258_reg[12]_i_1_n_3 ,\sf_1_fu_258_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_258_reg[12]_i_1_n_5 ,\sf_1_fu_258_reg[12]_i_1_n_6 ,\sf_1_fu_258_reg[12]_i_1_n_7 ,\sf_1_fu_258_reg[12]_i_1_n_8 }),
        .S(sf_1_fu_258_reg__0[15:12]));
  FDRE \sf_1_fu_258_reg[13] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[12]_i_1_n_7 ),
        .Q(sf_1_fu_258_reg__0[13]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[14] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[12]_i_1_n_6 ),
        .Q(sf_1_fu_258_reg__0[14]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[15] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[12]_i_1_n_5 ),
        .Q(sf_1_fu_258_reg__0[15]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[16] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[16]_i_1_n_8 ),
        .Q(sf_1_fu_258_reg__0[16]),
        .R(sf_1_fu_258));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_258_reg[16]_i_1 
       (.CI(\sf_1_fu_258_reg[12]_i_1_n_1 ),
        .CO({\sf_1_fu_258_reg[16]_i_1_n_1 ,\sf_1_fu_258_reg[16]_i_1_n_2 ,\sf_1_fu_258_reg[16]_i_1_n_3 ,\sf_1_fu_258_reg[16]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_258_reg[16]_i_1_n_5 ,\sf_1_fu_258_reg[16]_i_1_n_6 ,\sf_1_fu_258_reg[16]_i_1_n_7 ,\sf_1_fu_258_reg[16]_i_1_n_8 }),
        .S(sf_1_fu_258_reg__0[19:16]));
  FDRE \sf_1_fu_258_reg[17] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[16]_i_1_n_7 ),
        .Q(sf_1_fu_258_reg__0[17]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[18] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[16]_i_1_n_6 ),
        .Q(sf_1_fu_258_reg__0[18]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[19] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[16]_i_1_n_5 ),
        .Q(sf_1_fu_258_reg__0[19]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[0]_i_3_n_7 ),
        .Q(sf_1_fu_258_reg[1]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[20] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[20]_i_1_n_8 ),
        .Q(sf_1_fu_258_reg__0[20]),
        .R(sf_1_fu_258));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_258_reg[20]_i_1 
       (.CI(\sf_1_fu_258_reg[16]_i_1_n_1 ),
        .CO({\sf_1_fu_258_reg[20]_i_1_n_1 ,\sf_1_fu_258_reg[20]_i_1_n_2 ,\sf_1_fu_258_reg[20]_i_1_n_3 ,\sf_1_fu_258_reg[20]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_258_reg[20]_i_1_n_5 ,\sf_1_fu_258_reg[20]_i_1_n_6 ,\sf_1_fu_258_reg[20]_i_1_n_7 ,\sf_1_fu_258_reg[20]_i_1_n_8 }),
        .S(sf_1_fu_258_reg__0[23:20]));
  FDRE \sf_1_fu_258_reg[21] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[20]_i_1_n_7 ),
        .Q(sf_1_fu_258_reg__0[21]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[22] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[20]_i_1_n_6 ),
        .Q(sf_1_fu_258_reg__0[22]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[23] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[20]_i_1_n_5 ),
        .Q(sf_1_fu_258_reg__0[23]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[24] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[24]_i_1_n_8 ),
        .Q(sf_1_fu_258_reg__0[24]),
        .R(sf_1_fu_258));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_258_reg[24]_i_1 
       (.CI(\sf_1_fu_258_reg[20]_i_1_n_1 ),
        .CO({\sf_1_fu_258_reg[24]_i_1_n_1 ,\sf_1_fu_258_reg[24]_i_1_n_2 ,\sf_1_fu_258_reg[24]_i_1_n_3 ,\sf_1_fu_258_reg[24]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_258_reg[24]_i_1_n_5 ,\sf_1_fu_258_reg[24]_i_1_n_6 ,\sf_1_fu_258_reg[24]_i_1_n_7 ,\sf_1_fu_258_reg[24]_i_1_n_8 }),
        .S(sf_1_fu_258_reg__0[27:24]));
  FDRE \sf_1_fu_258_reg[25] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[24]_i_1_n_7 ),
        .Q(sf_1_fu_258_reg__0[25]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[26] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[24]_i_1_n_6 ),
        .Q(sf_1_fu_258_reg__0[26]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[27] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[24]_i_1_n_5 ),
        .Q(sf_1_fu_258_reg__0[27]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[28] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[28]_i_1_n_8 ),
        .Q(sf_1_fu_258_reg__0[28]),
        .R(sf_1_fu_258));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_258_reg[28]_i_1 
       (.CI(\sf_1_fu_258_reg[24]_i_1_n_1 ),
        .CO({\NLW_sf_1_fu_258_reg[28]_i_1_CO_UNCONNECTED [3],\sf_1_fu_258_reg[28]_i_1_n_2 ,\sf_1_fu_258_reg[28]_i_1_n_3 ,\sf_1_fu_258_reg[28]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_258_reg[28]_i_1_n_5 ,\sf_1_fu_258_reg[28]_i_1_n_6 ,\sf_1_fu_258_reg[28]_i_1_n_7 ,\sf_1_fu_258_reg[28]_i_1_n_8 }),
        .S(sf_1_fu_258_reg__0[31:28]));
  FDRE \sf_1_fu_258_reg[29] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[28]_i_1_n_7 ),
        .Q(sf_1_fu_258_reg__0[29]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[0]_i_3_n_6 ),
        .Q(sf_1_fu_258_reg[2]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[30] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[28]_i_1_n_6 ),
        .Q(sf_1_fu_258_reg__0[30]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[31] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[28]_i_1_n_5 ),
        .Q(sf_1_fu_258_reg__0[31]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[0]_i_3_n_5 ),
        .Q(sf_1_fu_258_reg[3]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[4]_i_1_n_8 ),
        .Q(sf_1_fu_258_reg__0[4]),
        .R(sf_1_fu_258));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_258_reg[4]_i_1 
       (.CI(\sf_1_fu_258_reg[0]_i_3_n_1 ),
        .CO({\sf_1_fu_258_reg[4]_i_1_n_1 ,\sf_1_fu_258_reg[4]_i_1_n_2 ,\sf_1_fu_258_reg[4]_i_1_n_3 ,\sf_1_fu_258_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_258_reg[4]_i_1_n_5 ,\sf_1_fu_258_reg[4]_i_1_n_6 ,\sf_1_fu_258_reg[4]_i_1_n_7 ,\sf_1_fu_258_reg[4]_i_1_n_8 }),
        .S(sf_1_fu_258_reg__0[7:4]));
  FDRE \sf_1_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[4]_i_1_n_7 ),
        .Q(sf_1_fu_258_reg__0[5]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[4]_i_1_n_6 ),
        .Q(sf_1_fu_258_reg__0[6]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[4]_i_1_n_5 ),
        .Q(sf_1_fu_258_reg__0[7]),
        .R(sf_1_fu_258));
  FDRE \sf_1_fu_258_reg[8] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[8]_i_1_n_8 ),
        .Q(sf_1_fu_258_reg__0[8]),
        .R(sf_1_fu_258));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sf_1_fu_258_reg[8]_i_1 
       (.CI(\sf_1_fu_258_reg[4]_i_1_n_1 ),
        .CO({\sf_1_fu_258_reg[8]_i_1_n_1 ,\sf_1_fu_258_reg[8]_i_1_n_2 ,\sf_1_fu_258_reg[8]_i_1_n_3 ,\sf_1_fu_258_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sf_1_fu_258_reg[8]_i_1_n_5 ,\sf_1_fu_258_reg[8]_i_1_n_6 ,\sf_1_fu_258_reg[8]_i_1_n_7 ,\sf_1_fu_258_reg[8]_i_1_n_8 }),
        .S(sf_1_fu_258_reg__0[11:8]));
  FDRE \sf_1_fu_258_reg[9] 
       (.C(ap_clk),
        .CE(sf_1_fu_2580),
        .D(\sf_1_fu_258_reg[8]_i_1_n_7 ),
        .Q(sf_1_fu_258_reg__0[9]),
        .R(sf_1_fu_258));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act2iS threshs_m_thresholds_10_U
       (.CO(icmp_ln899_53_fu_2415_p2),
        .DI({threshs_m_thresholds_U_n_9,threshs_m_thresholds_9_U_n_7}),
        .O(accu_0_1_V_fu_1963_p2[3:2]),
        .S({threshs_m_thresholds_U_n_8,threshs_m_thresholds_9_U_n_6}),
        .accu_0_3_V_fu_1999_p2({accu_0_3_V_fu_1999_p2[13:12],accu_0_3_V_fu_1999_p2[9:6],accu_0_3_V_fu_1999_p2[3:2]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_16_reg_3923_reg[0]_i_2 (threshs_m_thresholds_35_U_n_4),
        .\icmp_ln899_53_reg_4108_reg[0] ({threshs_m_thresholds_U_n_11,threshs_m_thresholds_2_U_n_26}),
        .\icmp_ln899_53_reg_4108_reg[0]_0 ({threshs_m_thresholds_U_n_10,threshs_m_thresholds_2_U_n_25}),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[2] (threshs_m_thresholds_10_U_n_2),
        .\q0_reg[2]_0 (threshs_m_thresholds_10_U_n_3),
        .\q0_reg[2]_1 (threshs_m_thresholds_35_U_n_2),
        .\q0_reg[3] (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[3]_0 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[3]_1 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[3]_2 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[3]_3 (threshs_m_thresholds_34_U_n_5),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act1iI threshs_m_thresholds_11_U
       (.DI(threshs_m_thresholds_11_U_n_4),
        .Q({threshs_m_thresholds_11_U_n_2,threshs_m_thresholds_11_U_n_3}),
        .S(threshs_m_thresholds_11_U_n_1),
        .accu_0_3_V_fu_1999_p2({accu_0_3_V_fu_1999_p2[9:8],accu_0_3_V_fu_1999_p2[3:2]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_52_reg_4103_reg[0] (threshs_m_thresholds_U_n_5),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[7] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[7]_2 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[8] (threshs_m_thresholds_11_U_n_5),
        .\q0_reg[8]_0 (threshs_m_thresholds_11_U_n_6),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActShg threshs_m_thresholds_12_U
       (.CO(icmp_ln899_43_fu_2337_p2),
        .DI(threshs_m_thresholds_2_U_n_40),
        .O(accu_0_2_V_fu_1981_p2[7:6]),
        .Q(threshs_m_thresholds_27_U_n_6),
        .S(threshs_m_thresholds_2_U_n_39),
        .accu_0_1_V_fu_1963_p2({accu_0_1_V_fu_1963_p2[7:6],accu_0_1_V_fu_1963_p2[3:2]}),
        .accu_0_3_V_fu_1999_p2({accu_0_3_V_fu_1999_p2[15:10],accu_0_3_V_fu_1999_p2[7:4],accu_0_3_V_fu_1999_p2[1:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_24_reg_3963_reg[0]_i_2 (threshs_m_thresholds_39_U_n_1),
        .\icmp_ln899_43_reg_4058_reg[0] (threshs_m_thresholds_13_U_n_6),
        .\icmp_ln899_43_reg_4058_reg[0]_0 (threshs_m_thresholds_2_U_n_2),
        .\icmp_ln899_43_reg_4058_reg[0]_i_2 (threshs_m_thresholds_2_U_n_3),
        .\icmp_ln899_44_reg_4063_reg[0] (threshs_m_thresholds_2_U_n_7),
        .\icmp_ln899_47_reg_4078_reg[0] ({threshs_m_thresholds_2_U_n_41,threshs_m_thresholds_1_U_n_19,threshs_m_thresholds_5_U_n_5}),
        .\icmp_ln899_47_reg_4078_reg[0]_0 ({threshs_m_thresholds_2_U_n_42,threshs_m_thresholds_1_U_n_18,threshs_m_thresholds_5_U_n_4}),
        .\icmp_ln899_47_reg_4078_reg[0]_1 (threshs_m_thresholds_2_U_n_5),
        .\icmp_ln899_47_reg_4078_reg[0]_i_2 (threshs_m_thresholds_4_U_n_1),
        .\icmp_ln899_48_reg_4083_reg[0] (threshs_m_thresholds_6_U_n_3),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\nf_assign_fu_262_reg[0]_rep (threshs_m_thresholds_12_U_n_4),
        .\q0_reg[0] (threshs_m_thresholds_31_U_n_3),
        .\q0_reg[10] (threshs_m_thresholds_12_U_n_3),
        .\q0_reg[12] (threshs_m_thresholds_12_U_n_5),
        .\q0_reg[12]_0 (threshs_m_thresholds_34_U_n_5),
        .\q0_reg[12]_1 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[12]_2 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[14] (threshs_m_thresholds_12_U_n_14),
        .\q0_reg[14]_0 (threshs_m_thresholds_12_U_n_15),
        .\q0_reg[14]_1 (threshs_m_thresholds_12_U_n_20),
        .\q0_reg[14]_2 (threshs_m_thresholds_12_U_n_21),
        .\q0_reg[14]_3 (threshs_m_thresholds_12_U_n_22),
        .\q0_reg[14]_4 (threshs_m_thresholds_12_U_n_23),
        .\q0_reg[14]_5 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[14]_6 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[1] (threshs_m_thresholds_12_U_n_7),
        .\q0_reg[1]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[1]_1 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[4] (threshs_m_thresholds_12_U_n_2),
        .\q0_reg[4]_0 (threshs_m_thresholds_12_U_n_8),
        .\q0_reg[4]_1 (threshs_m_thresholds_12_U_n_9),
        .\q0_reg[4]_2 (threshs_m_thresholds_12_U_n_10),
        .\q0_reg[4]_3 (threshs_m_thresholds_12_U_n_11),
        .\q0_reg[4]_4 (threshs_m_thresholds_12_U_n_12),
        .\q0_reg[4]_5 (threshs_m_thresholds_12_U_n_13),
        .\q0_reg[4]_6 ({threshs_m_thresholds_12_U_n_16,threshs_m_thresholds_12_U_n_17}),
        .\q0_reg[4]_7 ({threshs_m_thresholds_12_U_n_18,threshs_m_thresholds_12_U_n_19}),
        .\q0_reg[4]_8 (threshs_m_thresholds_34_U_n_4),
        .\q0_reg[7] (threshs_m_thresholds_12_U_n_1),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[9] (threshs_m_thresholds_12_U_n_24),
        .\q0_reg[9]_0 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[9]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_23_reg_3958_reg[0]_i_3 (threshs_m_thresholds_28_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActRg6 threshs_m_thresholds_13_U
       (.CO(icmp_ln899_42_fu_2331_p2),
        .DI(threshs_m_thresholds_2_U_n_33),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(threshs_m_thresholds_2_U_n_34),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2[3:2]),
        .accu_0_3_V_fu_1999_p2({accu_0_3_V_fu_1999_p2[15:6],accu_0_3_V_fu_1999_p2[3:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_26_reg_3973_reg[0]_i_2 (threshs_m_thresholds_37_U_n_2),
        .\icmp_ln899_42_reg_4053_reg[0] (threshs_m_thresholds_U_n_18),
        .\icmp_ln899_42_reg_4053_reg[0]_0 (threshs_m_thresholds_U_n_19),
        .\icmp_ln899_42_reg_4053_reg[0]_1 (threshs_m_thresholds_2_U_n_6),
        .\icmp_ln899_42_reg_4053_reg[0]_2 (threshs_m_thresholds_2_U_n_7),
        .\icmp_ln899_42_reg_4053_reg[0]_i_2 (threshs_m_thresholds_2_U_n_3),
        .\icmp_ln899_43_reg_4058_reg[0] ({threshs_m_thresholds_12_U_n_18,threshs_m_thresholds_12_U_n_19}),
        .\icmp_ln899_43_reg_4058_reg[0]_0 ({threshs_m_thresholds_12_U_n_16,threshs_m_thresholds_12_U_n_17}),
        .\icmp_ln899_43_reg_4058_reg[0]_i_2 (threshs_m_thresholds_12_U_n_1),
        .\icmp_ln899_44_reg_4063_reg[0] (threshs_m_thresholds_12_U_n_5),
        .\icmp_ln899_44_reg_4063_reg[0]_i_2 (threshs_m_thresholds_6_U_n_2),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\nf_assign_fu_262_reg[1]_rep__0 (threshs_m_thresholds_13_U_n_3),
        .\nf_assign_fu_262_reg[1]_rep__0_0 (threshs_m_thresholds_13_U_n_4),
        .\q0_reg[0] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[0]_0 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[11] (threshs_m_thresholds_13_U_n_13),
        .\q0_reg[11]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[11]_1 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[11]_2 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[14] (threshs_m_thresholds_13_U_n_11),
        .\q0_reg[14]_0 (threshs_m_thresholds_13_U_n_12),
        .\q0_reg[1] (threshs_m_thresholds_13_U_n_9),
        .\q0_reg[1]_0 (threshs_m_thresholds_13_U_n_10),
        .\q0_reg[2] (threshs_m_thresholds_13_U_n_6),
        .\q0_reg[2]_0 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[5] (threshs_m_thresholds_13_U_n_2),
        .\q0_reg[5]_0 (\odata_reg[24] ),
        .\q0_reg[5]_1 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\q0_reg[5]_2 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[6] (threshs_m_thresholds_13_U_n_1),
        .\q0_reg[6]_0 (threshs_m_thresholds_13_U_n_7),
        .\q0_reg[6]_1 (threshs_m_thresholds_13_U_n_8),
        .\q0_reg[6]_2 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActHfu threshs_m_thresholds_19_U
       (.CO(threshs_m_thresholds_1_U_n_5),
        .DI(threshs_m_thresholds_19_U_n_4),
        .O(xor_ln899_37_fu_2301_p2),
        .S(threshs_m_thresholds_19_U_n_3),
        .accu_0_2_V_fu_1981_p2({accu_0_2_V_fu_1981_p2[15:8],accu_0_2_V_fu_1981_p2[1:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_30_reg_3993_reg[0] (threshs_m_thresholds_20_U_n_2),
        .\icmp_ln899_30_reg_3993_reg[0]_0 ({threshs_m_thresholds_20_U_n_5,threshs_m_thresholds_21_U_n_2}),
        .\icmp_ln899_30_reg_3993_reg[0]_1 ({threshs_m_thresholds_20_U_n_4,threshs_m_thresholds_21_U_n_1}),
        .\icmp_ln899_31_reg_3998_reg[0] (threshs_m_thresholds_20_U_n_3),
        .\icmp_ln899_31_reg_3998_reg[0]_0 (threshs_m_thresholds_20_U_n_1),
        .\icmp_ln899_34_reg_4013_reg[0] (\icmp_ln899_34_reg_4013[0]_i_11_n_1 ),
        .\icmp_ln899_34_reg_4013_reg[0]_0 ({\icmp_ln899_34_reg_4013[0]_i_13_n_1 ,\icmp_ln899_34_reg_4013[0]_i_14_n_1 ,\icmp_ln899_34_reg_4013[0]_i_15_n_1 }),
        .\icmp_ln899_34_reg_4013_reg[0]_i_1 (xor_ln899_35_fu_2277_p2),
        .\icmp_ln899_38_reg_4033_reg[0] (threshs_m_thresholds_1_U_n_9),
        .\icmp_ln899_38_reg_4033_reg[0]_0 ({threshs_m_thresholds_23_U_n_7,threshs_m_thresholds_23_U_n_8}),
        .\icmp_ln899_38_reg_4033_reg[0]_1 ({threshs_m_thresholds_23_U_n_9,threshs_m_thresholds_23_U_n_10}),
        .\icmp_ln899_38_reg_4033_reg[0]_i_2 (threshs_m_thresholds_1_U_n_1),
        .\icmp_ln899_40_reg_4043_reg[0] (threshs_m_thresholds_1_U_n_10),
        .\icmp_ln899_40_reg_4043_reg[0]_0 ({threshs_m_thresholds_23_U_n_13,threshs_m_thresholds_23_U_n_14}),
        .\icmp_ln899_40_reg_4043_reg[0]_1 ({threshs_m_thresholds_23_U_n_11,threshs_m_thresholds_23_U_n_12}),
        .\icmp_ln899_40_reg_4043_reg[0]_2 (threshs_m_thresholds_23_U_n_2),
        .\icmp_ln899_41_reg_4048_reg[0] (threshs_m_thresholds_23_U_n_1),
        .\q0_reg[14] (threshs_m_thresholds_19_U_n_1),
        .\q0_reg[14]_0 (icmp_ln899_35_fu_2271_p2),
        .\q0_reg[14]_1 (icmp_ln899_38_fu_2307_p2),
        .\q0_reg[14]_10 ({threshs_m_thresholds_19_U_n_21,threshs_m_thresholds_19_U_n_22}),
        .\q0_reg[14]_11 (threshs_m_thresholds_19_U_n_23),
        .\q0_reg[14]_12 (threshs_m_thresholds_19_U_n_24),
        .\q0_reg[14]_13 (threshs_m_thresholds_19_U_n_25),
        .\q0_reg[14]_14 (threshs_m_thresholds_19_U_n_26),
        .\q0_reg[14]_2 (icmp_ln899_40_fu_2319_p2),
        .\q0_reg[14]_3 (icmp_ln899_30_fu_2241_p2),
        .\q0_reg[14]_4 (icmp_ln899_31_fu_2247_p2),
        .\q0_reg[14]_5 ({threshs_m_thresholds_19_U_n_13,threshs_m_thresholds_19_U_n_14}),
        .\q0_reg[14]_6 ({threshs_m_thresholds_19_U_n_15,threshs_m_thresholds_19_U_n_16}),
        .\q0_reg[14]_7 (threshs_m_thresholds_19_U_n_17),
        .\q0_reg[14]_8 (threshs_m_thresholds_19_U_n_18),
        .\q0_reg[14]_9 ({threshs_m_thresholds_19_U_n_19,threshs_m_thresholds_19_U_n_20}),
        .\q0_reg[15] (threshs_m_thresholds_19_U_n_2),
        .\q0_reg[15]_0 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[15]_1 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[15]_2 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[15]_3 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_36_reg_4023_reg[0] (threshs_m_thresholds_1_U_n_6),
        .\xor_ln899_36_reg_4023_reg[0]_0 (threshs_m_thresholds_23_U_n_22),
        .\xor_ln899_36_reg_4023_reg[0]_1 (threshs_m_thresholds_23_U_n_21),
        .\xor_ln899_36_reg_4023_reg[0]_i_2 (xor_ln899_36_fu_2289_p2),
        .\xor_ln899_37_reg_4028_reg[0] (threshs_m_thresholds_23_U_n_18),
        .\xor_ln899_37_reg_4028_reg[0]_0 (threshs_m_thresholds_23_U_n_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActZio threshs_m_thresholds_1_U
       (.CO(threshs_m_thresholds_1_U_n_4),
        .DI(threshs_m_thresholds_1_U_n_3),
        .O(xor_ln899_50_fu_2391_p2),
        .Q(threshs_m_thresholds_9_U_n_13),
        .S(threshs_m_thresholds_1_U_n_2),
        .accu_0_1_V_fu_1963_p2({accu_0_1_V_fu_1963_p2[7:6],accu_0_1_V_fu_1963_p2[3:2]}),
        .accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2[7:2]),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2[11:2]),
        .ap_clk(ap_clk),
        .\icmp_ln899_20_reg_3943_reg[0] ({threshs_m_thresholds_30_U_n_19,threshs_m_thresholds_33_U_n_6,threshs_m_thresholds_31_U_n_6}),
        .\icmp_ln899_20_reg_3943_reg[0]_0 ({threshs_m_thresholds_30_U_n_20,threshs_m_thresholds_33_U_n_5,threshs_m_thresholds_31_U_n_5}),
        .\icmp_ln899_25_reg_3968_reg[0]_i_2 (threshs_m_thresholds_13_U_n_1),
        .\icmp_ln899_38_reg_4033_reg[0] (threshs_m_thresholds_19_U_n_17),
        .\icmp_ln899_38_reg_4033_reg[0]_0 ({\icmp_ln899_38_reg_4033[0]_i_16_n_1 ,threshs_m_thresholds_19_U_n_18}),
        .\icmp_ln899_38_reg_4033_reg[0]_i_2 (threshs_m_thresholds_2_U_n_1),
        .\icmp_ln899_39_reg_4038_reg[0] (threshs_m_thresholds_23_U_n_24),
        .\icmp_ln899_39_reg_4038_reg[0]_0 ({\icmp_ln899_39_reg_4038[0]_i_14_n_1 ,\icmp_ln899_39_reg_4038[0]_i_15_n_1 ,threshs_m_thresholds_23_U_n_23}),
        .\icmp_ln899_40_reg_4043_reg[0] ({threshs_m_thresholds_2_U_n_9,threshs_m_thresholds_23_U_n_4}),
        .\icmp_ln899_40_reg_4043_reg[0]_0 ({threshs_m_thresholds_2_U_n_8,threshs_m_thresholds_23_U_n_3}),
        .\icmp_ln899_41_reg_4048_reg[0] ({threshs_m_thresholds_2_U_n_11,threshs_m_thresholds_23_U_n_16}),
        .\icmp_ln899_41_reg_4048_reg[0]_0 ({threshs_m_thresholds_2_U_n_10,threshs_m_thresholds_23_U_n_15}),
        .\icmp_ln899_47_reg_4078_reg[0]_i_2 (threshs_m_thresholds_6_U_n_1),
        .\icmp_ln899_52_reg_4103_reg[0] (threshs_m_thresholds_9_U_n_1),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[10] (threshs_m_thresholds_1_U_n_14),
        .\q0_reg[10]_0 (threshs_m_thresholds_1_U_n_15),
        .\q0_reg[11] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[11]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[11]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[11]_2 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[1] (threshs_m_thresholds_1_U_n_20),
        .\q0_reg[4] (threshs_m_thresholds_1_U_n_1),
        .\q0_reg[4]_0 (threshs_m_thresholds_1_U_n_5),
        .\q0_reg[4]_1 (threshs_m_thresholds_1_U_n_6),
        .\q0_reg[4]_10 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[4]_11 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[4]_2 (threshs_m_thresholds_1_U_n_7),
        .\q0_reg[4]_3 (threshs_m_thresholds_1_U_n_9),
        .\q0_reg[4]_4 (threshs_m_thresholds_1_U_n_12),
        .\q0_reg[4]_5 (threshs_m_thresholds_1_U_n_13),
        .\q0_reg[4]_6 (threshs_m_thresholds_1_U_n_16),
        .\q0_reg[4]_7 (threshs_m_thresholds_1_U_n_17),
        .\q0_reg[4]_8 (threshs_m_thresholds_1_U_n_18),
        .\q0_reg[4]_9 (threshs_m_thresholds_1_U_n_19),
        .\q0_reg[7] (threshs_m_thresholds_1_U_n_8),
        .\q0_reg[7]_0 (threshs_m_thresholds_1_U_n_10),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_36_reg_4023_reg[0]_i_2 (threshs_m_thresholds_23_U_n_20),
        .\xor_ln899_36_reg_4023_reg[0]_i_2_0 (threshs_m_thresholds_23_U_n_19),
        .\xor_ln899_37_reg_4028_reg[0]_i_2 (threshs_m_thresholds_19_U_n_4),
        .\xor_ln899_37_reg_4028_reg[0]_i_2_0 ({\xor_ln899_37_reg_4028[0]_i_17_n_1 ,threshs_m_thresholds_19_U_n_3}),
        .\xor_ln899_50_reg_4093_reg[0] ({threshs_m_thresholds_2_U_n_21,threshs_m_thresholds_2_U_n_22}),
        .\xor_ln899_50_reg_4093_reg[0]_0 ({threshs_m_thresholds_2_U_n_23,threshs_m_thresholds_2_U_n_24}),
        .\xor_ln899_50_reg_4093_reg[0]_i_2 (threshs_m_thresholds_2_U_n_20),
        .\xor_ln899_50_reg_4093_reg[0]_i_2_0 (threshs_m_thresholds_2_U_n_19),
        .\xor_ln899_50_reg_4093_reg[0]_i_3 (threshs_m_thresholds_U_n_6),
        .\xor_ln899_50_reg_4093_reg[0]_i_3_0 (threshs_m_thresholds_2_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActGfk threshs_m_thresholds_20_U
       (.DI(threshs_m_thresholds_20_U_n_6),
        .S(\icmp_ln899_31_reg_3998[0]_i_15_n_1 ),
        .accu_0_2_V_fu_1981_p2({accu_0_2_V_fu_1981_p2[11:10],accu_0_2_V_fu_1981_p2[7:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_29_reg_3988_reg[0]_i_2 (threshs_m_thresholds_27_U_n_1),
        .\icmp_ln899_30_reg_3993_reg[0] (threshs_m_thresholds_19_U_n_1),
        .\icmp_ln899_30_reg_3993_reg[0]_i_2 (threshs_m_thresholds_26_U_n_1),
        .\q0_reg[6] (threshs_m_thresholds_20_U_n_2),
        .\q0_reg[6]_0 (threshs_m_thresholds_20_U_n_3),
        .\q0_reg[6]_1 (threshs_m_thresholds_20_U_n_7),
        .\q0_reg[6]_2 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[6]_3 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[6]_4 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[9] (threshs_m_thresholds_20_U_n_1),
        .\q0_reg[9]_0 (threshs_m_thresholds_20_U_n_4),
        .\q0_reg[9]_1 (threshs_m_thresholds_20_U_n_5),
        .\q0_reg[9]_2 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[9]_3 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[9]_4 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[9]_5 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActFfa threshs_m_thresholds_21_U
       (.accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2[9:8]),
        .ap_clk(ap_clk),
        .\icmp_ln899_30_reg_3993_reg[0] (threshs_m_thresholds_20_U_n_1),
        .\q0_reg[8] (threshs_m_thresholds_21_U_n_1),
        .\q0_reg[8]_0 (threshs_m_thresholds_21_U_n_2),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[8]_2 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[8]_3 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[8]_4 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActPgM threshs_m_thresholds_23_U
       (.CO(icmp_ln899_39_fu_2313_p2),
        .accu_0_2_V_fu_1981_p2({accu_0_2_V_fu_1981_p2[15:8],accu_0_2_V_fu_1981_p2[1:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_39_reg_4038_reg[0] (threshs_m_thresholds_1_U_n_7),
        .\icmp_ln899_39_reg_4038_reg[0]_0 (threshs_m_thresholds_19_U_n_24),
        .\icmp_ln899_39_reg_4038_reg[0]_1 (threshs_m_thresholds_19_U_n_23),
        .\icmp_ln899_39_reg_4038_reg[0]_2 (threshs_m_thresholds_19_U_n_1),
        .\icmp_ln899_39_reg_4038_reg[0]_3 (threshs_m_thresholds_19_U_n_2),
        .\icmp_ln899_41_reg_4048_reg[0] (threshs_m_thresholds_1_U_n_8),
        .\icmp_ln899_41_reg_4048_reg[0]_0 ({threshs_m_thresholds_19_U_n_13,threshs_m_thresholds_19_U_n_14}),
        .\icmp_ln899_41_reg_4048_reg[0]_1 ({threshs_m_thresholds_19_U_n_15,threshs_m_thresholds_19_U_n_16}),
        .\icmp_ln899_41_reg_4048_reg[0]_i_2 (threshs_m_thresholds_1_U_n_1),
        .\q0_reg[12] (threshs_m_thresholds_23_U_n_2),
        .\q0_reg[12]_0 (threshs_m_thresholds_23_U_n_3),
        .\q0_reg[12]_1 (threshs_m_thresholds_23_U_n_4),
        .\q0_reg[12]_10 (threshs_m_thresholds_23_U_n_20),
        .\q0_reg[12]_11 (threshs_m_thresholds_23_U_n_23),
        .\q0_reg[12]_12 (threshs_m_thresholds_23_U_n_24),
        .\q0_reg[12]_13 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[12]_14 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[12]_15 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[12]_16 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[12]_2 (icmp_ln899_41_fu_2325_p2),
        .\q0_reg[12]_3 ({threshs_m_thresholds_23_U_n_7,threshs_m_thresholds_23_U_n_8}),
        .\q0_reg[12]_4 ({threshs_m_thresholds_23_U_n_9,threshs_m_thresholds_23_U_n_10}),
        .\q0_reg[12]_5 ({threshs_m_thresholds_23_U_n_11,threshs_m_thresholds_23_U_n_12}),
        .\q0_reg[12]_6 ({threshs_m_thresholds_23_U_n_13,threshs_m_thresholds_23_U_n_14}),
        .\q0_reg[12]_7 (threshs_m_thresholds_23_U_n_15),
        .\q0_reg[12]_8 (threshs_m_thresholds_23_U_n_16),
        .\q0_reg[12]_9 (threshs_m_thresholds_23_U_n_19),
        .\q0_reg[8] (threshs_m_thresholds_23_U_n_1),
        .\q0_reg[8]_0 (threshs_m_thresholds_23_U_n_17),
        .\q0_reg[8]_1 (threshs_m_thresholds_23_U_n_18),
        .\q0_reg[8]_2 (threshs_m_thresholds_23_U_n_21),
        .\q0_reg[8]_3 (threshs_m_thresholds_23_U_n_22),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActEe0 threshs_m_thresholds_26_U
       (.CO(icmp_ln899_29_fu_2235_p2),
        .D(threshs_m_thresholds_27_U_n_4),
        .DI(threshs_m_thresholds_20_U_n_6),
        .accu_0_2_V_fu_1981_p2({accu_0_2_V_fu_1981_p2[11:4],accu_0_2_V_fu_1981_p2[1:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_29_reg_3988_reg[0] (threshs_m_thresholds_20_U_n_7),
        .\icmp_ln899_29_reg_3988_reg[0]_0 ({threshs_m_thresholds_19_U_n_19,threshs_m_thresholds_19_U_n_20}),
        .\icmp_ln899_29_reg_3988_reg[0]_1 ({threshs_m_thresholds_19_U_n_21,threshs_m_thresholds_19_U_n_22}),
        .\icmp_ln899_29_reg_3988_reg[0]_2 (threshs_m_thresholds_27_U_n_3),
        .\icmp_ln899_29_reg_3988_reg[0]_i_2 (threshs_m_thresholds_27_U_n_2),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\nf_assign_fu_262_reg[1]_rep (threshs_m_thresholds_26_U_n_2),
        .\q0_reg[0] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[1] (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[1]_0 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[1]_1 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[1]_2 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[1]_3 (threshs_m_thresholds_12_U_n_4),
        .\q0_reg[7] (threshs_m_thresholds_26_U_n_1),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[7]_2 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[8] (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActDeQ threshs_m_thresholds_27_U
       (.CO(icmp_ln899_28_fu_2229_p2),
        .D(threshs_m_thresholds_27_U_n_4),
        .Q(threshs_m_thresholds_27_U_n_6),
        .accu_0_2_V_fu_1981_p2({accu_0_2_V_fu_1981_p2[13:8],accu_0_2_V_fu_1981_p2[5:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_28_reg_3983_reg[0] (threshs_m_thresholds_12_U_n_13),
        .\icmp_ln899_28_reg_3983_reg[0]_0 (threshs_m_thresholds_12_U_n_12),
        .\icmp_ln899_28_reg_3983_reg[0]_1 (threshs_m_thresholds_19_U_n_26),
        .\icmp_ln899_28_reg_3983_reg[0]_2 (threshs_m_thresholds_19_U_n_25),
        .\icmp_ln899_28_reg_3983_reg[0]_3 (threshs_m_thresholds_19_U_n_1),
        .\icmp_ln899_28_reg_3983_reg[0]_4 (threshs_m_thresholds_19_U_n_2),
        .\icmp_ln899_28_reg_3983_reg[0]_i_2 (threshs_m_thresholds_12_U_n_2),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[12] (threshs_m_thresholds_27_U_n_3),
        .\q0_reg[1] (threshs_m_thresholds_35_U_n_1),
        .\q0_reg[2] (threshs_m_thresholds_27_U_n_2),
        .\q0_reg[2]_0 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[5] (threshs_m_thresholds_27_U_n_1),
        .\q0_reg[5]_0 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[5]_1 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[8] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2 threshs_m_thresholds_28_U
       (.CO(threshs_m_thresholds_28_U_n_11),
        .D(threshs_m_thresholds_31_U_n_4),
        .DI(threshs_m_thresholds_28_U_n_9),
        .O(xor_ln899_23_fu_2199_p2),
        .Q(threshs_m_thresholds_29_U_n_18),
        .S(threshs_m_thresholds_28_U_n_8),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_18_reg_3933_reg[0] ({threshs_m_thresholds_40_U_n_5,threshs_m_thresholds_33_U_n_8,threshs_m_thresholds_30_U_n_22}),
        .\icmp_ln899_18_reg_3933_reg[0]_0 ({threshs_m_thresholds_40_U_n_6,threshs_m_thresholds_33_U_n_7,threshs_m_thresholds_30_U_n_21}),
        .\icmp_ln899_18_reg_3933_reg[0]_i_2 (threshs_m_thresholds_33_U_n_13),
        .\icmp_ln899_24_reg_3963_reg[0] ({threshs_m_thresholds_12_U_n_11,threshs_m_thresholds_30_U_n_15}),
        .\icmp_ln899_24_reg_3963_reg[0]_0 ({threshs_m_thresholds_12_U_n_10,threshs_m_thresholds_30_U_n_16}),
        .\icmp_ln899_24_reg_3963_reg[0]_1 ({threshs_m_thresholds_29_U_n_7,threshs_m_thresholds_29_U_n_8}),
        .\icmp_ln899_24_reg_3963_reg[0]_2 ({threshs_m_thresholds_29_U_n_9,threshs_m_thresholds_29_U_n_10}),
        .\icmp_ln899_25_reg_3968_reg[0] ({threshs_m_thresholds_30_U_n_11,threshs_m_thresholds_1_U_n_13}),
        .\icmp_ln899_25_reg_3968_reg[0]_0 ({threshs_m_thresholds_30_U_n_12,threshs_m_thresholds_1_U_n_12}),
        .\icmp_ln899_25_reg_3968_reg[0]_i_2 (threshs_m_thresholds_30_U_n_4),
        .\icmp_ln899_25_reg_3968_reg[0]_i_2_0 (threshs_m_thresholds_12_U_n_1),
        .\icmp_ln899_27_reg_3978_reg[0] ({threshs_m_thresholds_36_U_n_3,threshs_m_thresholds_37_U_n_8}),
        .\icmp_ln899_27_reg_3978_reg[0]_0 ({threshs_m_thresholds_36_U_n_2,threshs_m_thresholds_37_U_n_5}),
        .\icmp_ln899_27_reg_3978_reg[0]_i_2 (threshs_m_thresholds_37_U_n_2),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[0] (threshs_m_thresholds_28_U_n_1),
        .\q0_reg[10] (threshs_m_thresholds_28_U_n_5),
        .\q0_reg[10]_0 (threshs_m_thresholds_28_U_n_15),
        .\q0_reg[10]_1 (threshs_m_thresholds_28_U_n_16),
        .\q0_reg[11] (threshs_m_thresholds_28_U_n_7),
        .\q0_reg[11]_0 (threshs_m_thresholds_35_U_n_1),
        .\q0_reg[14] (threshs_m_thresholds_28_U_n_3),
        .\q0_reg[14]_0 (icmp_ln899_24_fu_2205_p2),
        .\q0_reg[15] (threshs_m_thresholds_28_U_n_6),
        .\q0_reg[1] (threshs_m_thresholds_28_U_n_14),
        .\q0_reg[1]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[1]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[5] (threshs_m_thresholds_28_U_n_4),
        .\q0_reg[6] (threshs_m_thresholds_28_U_n_12),
        .\q0_reg[7] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[9] (threshs_m_thresholds_28_U_n_2),
        .\q0_reg[9]_0 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[9]_1 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[9]_2 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[9]_3 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_23_reg_3958_reg[0]_i_2 ({threshs_m_thresholds_30_U_n_9,threshs_m_thresholds_12_U_n_9}),
        .\xor_ln899_23_reg_3958_reg[0]_i_2_0 ({threshs_m_thresholds_30_U_n_10,threshs_m_thresholds_12_U_n_8}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS threshs_m_thresholds_29_U
       (.CO(icmp_ln899_25_fu_2211_p2),
        .DI({threshs_m_thresholds_50_U_n_3,threshs_m_thresholds_28_U_n_15}),
        .O(xor_ln899_22_fu_2187_p2),
        .Q({threshs_m_thresholds_29_U_n_17,threshs_m_thresholds_29_U_n_18}),
        .S({threshs_m_thresholds_50_U_n_2,threshs_m_thresholds_28_U_n_16}),
        .accu_0_1_V_fu_1963_p2({accu_0_1_V_fu_1963_p2[15:8],accu_0_1_V_fu_1963_p2[5:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_15_reg_3918_reg[0]_i_2 (threshs_m_thresholds_30_U_n_4),
        .\icmp_ln899_24_reg_3963_reg[0] (threshs_m_thresholds_30_U_n_3),
        .\icmp_ln899_24_reg_3963_reg[0]_0 (threshs_m_thresholds_28_U_n_5),
        .\icmp_ln899_25_reg_3968_reg[0] (threshs_m_thresholds_28_U_n_11),
        .\icmp_ln899_25_reg_3968_reg[0]_0 ({threshs_m_thresholds_30_U_n_13,threshs_m_thresholds_38_U_n_2}),
        .\icmp_ln899_25_reg_3968_reg[0]_1 ({threshs_m_thresholds_30_U_n_14,threshs_m_thresholds_38_U_n_1}),
        .\icmp_ln899_25_reg_3968_reg[0]_2 (threshs_m_thresholds_37_U_n_3),
        .\icmp_ln899_27_reg_3978_reg[0] (threshs_m_thresholds_28_U_n_12),
        .\icmp_ln899_27_reg_3978_reg[0]_0 ({threshs_m_thresholds_36_U_n_6,threshs_m_thresholds_36_U_n_7}),
        .\icmp_ln899_27_reg_3978_reg[0]_1 ({threshs_m_thresholds_36_U_n_4,threshs_m_thresholds_36_U_n_5}),
        .\icmp_ln899_27_reg_3978_reg[0]_2 (threshs_m_thresholds_28_U_n_6),
        .nf_assign_fu_262(nf_assign_fu_262[3]),
        .\q0_reg[11] (threshs_m_thresholds_29_U_n_2),
        .\q0_reg[11]_0 (icmp_ln899_27_fu_2223_p2),
        .\q0_reg[11]_1 ({threshs_m_thresholds_29_U_n_7,threshs_m_thresholds_29_U_n_8}),
        .\q0_reg[11]_2 ({threshs_m_thresholds_29_U_n_9,threshs_m_thresholds_29_U_n_10}),
        .\q0_reg[11]_3 ({threshs_m_thresholds_29_U_n_13,threshs_m_thresholds_29_U_n_14}),
        .\q0_reg[11]_4 ({threshs_m_thresholds_29_U_n_15,threshs_m_thresholds_29_U_n_16}),
        .\q0_reg[12] (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[12]_0 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[12]_1 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[12]_2 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[14] (threshs_m_thresholds_29_U_n_1),
        .\q0_reg[14]_0 (threshs_m_thresholds_29_U_n_11),
        .\q0_reg[14]_1 (threshs_m_thresholds_29_U_n_12),
        .\q0_reg[2] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[4] (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[9] (threshs_m_thresholds_29_U_n_3),
        .\q0_reg[9]_0 (threshs_m_thresholds_31_U_n_2),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_22_reg_3953_reg[0]_i_3 (threshs_m_thresholds_13_U_n_1),
        .\xor_ln899_22_reg_3953_reg[0]_i_3_0 (threshs_m_thresholds_30_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActYie threshs_m_thresholds_2_U
       (.CO(threshs_m_thresholds_2_U_n_12),
        .DI({threshs_m_thresholds_37_U_n_10,threshs_m_thresholds_44_U_n_49}),
        .O(xor_ln899_49_fu_2379_p2),
        .Q(threshs_m_thresholds_9_U_n_12),
        .S({threshs_m_thresholds_37_U_n_6,threshs_m_thresholds_44_U_n_48}),
        .accu_0_0_V_fu_1945_p2({accu_0_0_V_fu_1945_p2[7:6],accu_0_0_V_fu_1945_p2[3:2]}),
        .accu_0_2_V_fu_1981_p2(accu_0_2_V_fu_1981_p2[7:6]),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_1_reg_3848_reg[0]_i_2 (threshs_m_thresholds_39_U_n_1),
        .\icmp_ln899_42_reg_4053_reg[0]_i_2 (threshs_m_thresholds_13_U_n_2),
        .\icmp_ln899_43_reg_4058_reg[0] (threshs_m_thresholds_12_U_n_24),
        .\icmp_ln899_44_reg_4063_reg[0] ({threshs_m_thresholds_7_U_n_3,threshs_m_thresholds_13_U_n_10}),
        .\icmp_ln899_44_reg_4063_reg[0]_0 ({threshs_m_thresholds_7_U_n_2,threshs_m_thresholds_13_U_n_9}),
        .\icmp_ln899_44_reg_4063_reg[0]_1 ({threshs_m_thresholds_12_U_n_23,threshs_m_thresholds_13_U_n_12,threshs_m_thresholds_7_U_n_5}),
        .\icmp_ln899_44_reg_4063_reg[0]_2 ({threshs_m_thresholds_12_U_n_22,threshs_m_thresholds_13_U_n_11,threshs_m_thresholds_7_U_n_4}),
        .\icmp_ln899_44_reg_4063_reg[0]_i_2 (threshs_m_thresholds_1_U_n_1),
        .\icmp_ln899_44_reg_4063_reg[0]_i_2_0 (threshs_m_thresholds_7_U_n_6),
        .\icmp_ln899_45_reg_4068_reg[0]_i_2 (threshs_m_thresholds_6_U_n_2),
        .\icmp_ln899_46_reg_4073_reg[0] ({threshs_m_thresholds_6_U_n_9,threshs_m_thresholds_6_U_n_10}),
        .\icmp_ln899_46_reg_4073_reg[0]_0 ({threshs_m_thresholds_6_U_n_7,threshs_m_thresholds_6_U_n_8}),
        .\icmp_ln899_46_reg_4073_reg[0]_i_2 (threshs_m_thresholds_5_U_n_6),
        .\icmp_ln899_47_reg_4078_reg[0] (threshs_m_thresholds_12_U_n_7),
        .\icmp_ln899_47_reg_4078_reg[0]_0 (threshs_m_thresholds_12_U_n_21),
        .\icmp_ln899_47_reg_4078_reg[0]_1 (threshs_m_thresholds_12_U_n_20),
        .\icmp_ln899_47_reg_4078_reg[0]_2 (threshs_m_thresholds_5_U_n_2),
        .\icmp_ln899_48_reg_4083_reg[0] ({threshs_m_thresholds_6_U_n_6,threshs_m_thresholds_1_U_n_3}),
        .\icmp_ln899_48_reg_4083_reg[0]_0 ({threshs_m_thresholds_6_U_n_5,threshs_m_thresholds_1_U_n_2}),
        .\icmp_ln899_48_reg_4083_reg[0]_1 (threshs_m_thresholds_12_U_n_15),
        .\icmp_ln899_48_reg_4083_reg[0]_2 (threshs_m_thresholds_12_U_n_14),
        .\icmp_ln899_48_reg_4083_reg[0]_i_2 (threshs_m_thresholds_6_U_n_1),
        .\icmp_ln899_48_reg_4083_reg[0]_i_2_0 (threshs_m_thresholds_5_U_n_1),
        .\icmp_ln899_52_reg_4103_reg[0] (threshs_m_thresholds_8_U_n_3),
        .\icmp_ln899_52_reg_4103_reg[0]_0 ({threshs_m_thresholds_9_U_n_9,threshs_m_thresholds_1_U_n_14,threshs_m_thresholds_11_U_n_6}),
        .\icmp_ln899_52_reg_4103_reg[0]_1 ({threshs_m_thresholds_9_U_n_8,threshs_m_thresholds_1_U_n_15,threshs_m_thresholds_11_U_n_5}),
        .\icmp_ln899_53_reg_4108_reg[0] (threshs_m_thresholds_9_U_n_3),
        .\icmp_ln899_54_reg_4113_reg[0]_i_2 (threshs_m_thresholds_9_U_n_14),
        .\q0_reg[0] (threshs_m_thresholds_2_U_n_31),
        .\q0_reg[0]_0 (threshs_m_thresholds_2_U_n_32),
        .\q0_reg[12] (threshs_m_thresholds_2_U_n_19),
        .\q0_reg[12]_0 (threshs_m_thresholds_2_U_n_20),
        .\q0_reg[12]_1 (threshs_m_thresholds_2_U_n_37),
        .\q0_reg[12]_2 (threshs_m_thresholds_2_U_n_38),
        .\q0_reg[13] (threshs_m_thresholds_2_U_n_5),
        .\q0_reg[13]_0 (threshs_m_thresholds_2_U_n_39),
        .\q0_reg[13]_1 (threshs_m_thresholds_2_U_n_40),
        .\q0_reg[14] (threshs_m_thresholds_2_U_n_6),
        .\q0_reg[14]_0 (icmp_ln899_52_fu_2409_p2),
        .\q0_reg[14]_1 (icmp_ln899_48_fu_2367_p2),
        .\q0_reg[14]_10 (threshs_m_thresholds_2_U_n_43),
        .\q0_reg[14]_11 (threshs_m_thresholds_2_U_n_44),
        .\q0_reg[14]_2 (icmp_ln899_44_fu_2343_p2),
        .\q0_reg[14]_3 (icmp_ln899_47_fu_2361_p2),
        .\q0_reg[14]_4 ({threshs_m_thresholds_2_U_n_21,threshs_m_thresholds_2_U_n_22}),
        .\q0_reg[14]_5 ({threshs_m_thresholds_2_U_n_23,threshs_m_thresholds_2_U_n_24}),
        .\q0_reg[14]_6 (threshs_m_thresholds_2_U_n_25),
        .\q0_reg[14]_7 (threshs_m_thresholds_2_U_n_26),
        .\q0_reg[14]_8 (threshs_m_thresholds_2_U_n_29),
        .\q0_reg[14]_9 (threshs_m_thresholds_2_U_n_30),
        .\q0_reg[15] (threshs_m_thresholds_2_U_n_7),
        .\q0_reg[15]_0 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[15]_1 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[1] (threshs_m_thresholds_2_U_n_4),
        .\q0_reg[1]_0 (threshs_m_thresholds_2_U_n_27),
        .\q0_reg[1]_1 (threshs_m_thresholds_2_U_n_28),
        .\q0_reg[1]_2 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[3] (threshs_m_thresholds_2_U_n_3),
        .\q0_reg[3]_0 (threshs_m_thresholds_2_U_n_33),
        .\q0_reg[3]_1 (threshs_m_thresholds_2_U_n_34),
        .\q0_reg[3]_2 (threshs_m_thresholds_2_U_n_41),
        .\q0_reg[3]_3 (threshs_m_thresholds_2_U_n_42),
        .\q0_reg[3]_4 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[5] (threshs_m_thresholds_2_U_n_16),
        .\q0_reg[5]_0 (threshs_m_thresholds_2_U_n_35),
        .\q0_reg[5]_1 (threshs_m_thresholds_2_U_n_36),
        .\q0_reg[5]_2 (threshs_m_thresholds_7_U_n_1),
        .\q0_reg[7] (threshs_m_thresholds_2_U_n_1),
        .\q0_reg[7]_0 (threshs_m_thresholds_2_U_n_8),
        .\q0_reg[7]_1 (threshs_m_thresholds_2_U_n_9),
        .\q0_reg[7]_2 (threshs_m_thresholds_2_U_n_10),
        .\q0_reg[7]_3 (threshs_m_thresholds_2_U_n_11),
        .\q0_reg[8] (threshs_m_thresholds_2_U_n_2),
        .\q0_reg[9] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[9]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[9]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[9]_2 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_50_reg_4093_reg[0]_i_3 (threshs_m_thresholds_1_U_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI threshs_m_thresholds_30_U
       (.CO(icmp_ln899_20_fu_2163_p2),
        .DI({threshs_m_thresholds_31_U_n_9,threshs_m_thresholds_31_U_n_10}),
        .O(xor_ln899_21_fu_2175_p2),
        .Q(threshs_m_thresholds_34_U_n_18),
        .S({threshs_m_thresholds_31_U_n_7,threshs_m_thresholds_31_U_n_8}),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_18_reg_3933_reg[0]_i_2 (threshs_m_thresholds_12_U_n_2),
        .\icmp_ln899_19_reg_3938_reg[0]_i_2 (threshs_m_thresholds_32_U_n_2),
        .\icmp_ln899_20_reg_3943_reg[0] (threshs_m_thresholds_1_U_n_4),
        .\icmp_ln899_20_reg_3943_reg[0]_i_2 (threshs_m_thresholds_40_U_n_2),
        .\icmp_ln899_25_reg_3968_reg[0] (threshs_m_thresholds_28_U_n_3),
        .\icmp_ln899_25_reg_3968_reg[0]_i_2 (threshs_m_thresholds_36_U_n_1),
        .\icmp_ln899_26_reg_3973_reg[0]_i_2 (threshs_m_thresholds_13_U_n_1),
        .\nf_assign_fu_262_reg[1]_rep (threshs_m_thresholds_30_U_n_6),
        .\q0_reg[0] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[0]_0 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[0]_1 (threshs_m_thresholds_31_U_n_2),
        .\q0_reg[10] (threshs_m_thresholds_30_U_n_3),
        .\q0_reg[10]_0 (threshs_m_thresholds_30_U_n_13),
        .\q0_reg[10]_1 (threshs_m_thresholds_30_U_n_14),
        .\q0_reg[10]_2 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[11] (threshs_m_thresholds_30_U_n_21),
        .\q0_reg[11]_0 (threshs_m_thresholds_30_U_n_22),
        .\q0_reg[14] (threshs_m_thresholds_30_U_n_27),
        .\q0_reg[14]_0 (threshs_m_thresholds_30_U_n_28),
        .\q0_reg[14]_1 (threshs_m_thresholds_30_U_n_29),
        .\q0_reg[14]_2 (threshs_m_thresholds_30_U_n_30),
        .\q0_reg[14]_3 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[14]_4 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[15] (threshs_m_thresholds_30_U_n_2),
        .\q0_reg[1] (threshs_m_thresholds_30_U_n_5),
        .\q0_reg[1]_0 (threshs_m_thresholds_30_U_n_11),
        .\q0_reg[1]_1 (threshs_m_thresholds_30_U_n_12),
        .\q0_reg[1]_2 (threshs_m_thresholds_30_U_n_15),
        .\q0_reg[1]_3 (threshs_m_thresholds_30_U_n_16),
        .\q0_reg[2] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[3] (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[4] (threshs_m_thresholds_30_U_n_1),
        .\q0_reg[4]_0 (threshs_m_thresholds_30_U_n_25),
        .\q0_reg[4]_1 (threshs_m_thresholds_30_U_n_26),
        .\q0_reg[5] (threshs_m_thresholds_30_U_n_4),
        .\q0_reg[5]_0 (threshs_m_thresholds_30_U_n_9),
        .\q0_reg[5]_1 (threshs_m_thresholds_30_U_n_10),
        .\q0_reg[5]_2 (threshs_m_thresholds_30_U_n_17),
        .\q0_reg[5]_3 (threshs_m_thresholds_30_U_n_18),
        .\q0_reg[5]_4 (threshs_m_thresholds_30_U_n_19),
        .\q0_reg[5]_5 (threshs_m_thresholds_30_U_n_20),
        .\q0_reg[5]_6 (threshs_m_thresholds_30_U_n_23),
        .\q0_reg[5]_7 (threshs_m_thresholds_30_U_n_24),
        .\q0_reg[6] (threshs_m_thresholds_51_U_n_2),
        .\q0_reg[7] (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_23_reg_3958_reg[0]_i_3 (threshs_m_thresholds_28_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy threshs_m_thresholds_31_U
       (.D(threshs_m_thresholds_31_U_n_4),
        .DI({threshs_m_thresholds_31_U_n_9,threshs_m_thresholds_31_U_n_10}),
        .Q(ap_CS_fsm_pp0_stage0),
        .S({threshs_m_thresholds_31_U_n_7,threshs_m_thresholds_31_U_n_8}),
        .accu_0_1_V_fu_1963_p2({accu_0_1_V_fu_1963_p2[13:8],accu_0_1_V_fu_1963_p2[1:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_19_reg_3938_reg[0] (threshs_m_thresholds_30_U_n_2),
        .\icmp_ln899_20_reg_3943_reg[0]_i_2 (threshs_m_thresholds_33_U_n_1),
        .\nf_assign_fu_262_reg[1]_rep__0 (threshs_m_thresholds_31_U_n_1),
        .\nf_assign_fu_262_reg[1]_rep__0_0 (threshs_m_thresholds_31_U_n_2),
        .\odata_reg[48] (threshs_m_thresholds_31_U_n_3),
        .\q0[6]_i_2 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\q0_reg[0] (threshs_m_thresholds_31_U_n_5),
        .\q0_reg[0]_0 (threshs_m_thresholds_31_U_n_6),
        .\q0_reg[0]_1 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[0]_2 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[0]_3 (threshs_m_thresholds_13_U_n_3),
        .\q0_reg[10] (threshs_m_thresholds_31_U_n_11),
        .\q0_reg[10]_0 (threshs_m_thresholds_31_U_n_12),
        .\q0_reg[10]_1 (threshs_m_thresholds_33_U_n_2),
        .\q0_reg[10]_2 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[10]_3 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[10]_4 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[11] (threshs_m_thresholds_44_U_n_17),
        .\q0_reg[11]_0 (threshs_m_thresholds_44_U_n_16),
        .\q0_reg[11]_1 (\q0_reg[2]_0 [48]),
        .\q0_reg[11]_2 (\q0_reg[2] [24]),
        .\q0_reg[11]_3 (threshs_m_thresholds_44_U_n_15),
        .\q0_reg[8] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[9] (threshs_m_thresholds_33_U_n_3),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo threshs_m_thresholds_32_U
       (.CO(icmp_ln899_19_fu_2157_p2),
        .D({threshs_m_thresholds_31_U_n_4,threshs_m_thresholds_40_U_n_3}),
        .DI({threshs_m_thresholds_30_U_n_26,threshs_m_thresholds_33_U_n_11}),
        .Q(threshs_m_thresholds_32_U_n_2),
        .S({threshs_m_thresholds_30_U_n_25,threshs_m_thresholds_33_U_n_12}),
        .accu_0_1_V_fu_1963_p2({accu_0_1_V_fu_1963_p2[9:8],accu_0_1_V_fu_1963_p2[3:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_19_reg_3938_reg[0] ({threshs_m_thresholds_30_U_n_27,threshs_m_thresholds_31_U_n_12,threshs_m_thresholds_40_U_n_8}),
        .\icmp_ln899_19_reg_3938_reg[0]_0 ({threshs_m_thresholds_30_U_n_28,threshs_m_thresholds_31_U_n_11,threshs_m_thresholds_40_U_n_7}),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[0] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[0]_0 (threshs_m_thresholds_33_U_n_2),
        .\q0_reg[1] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[1]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[3] (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde threshs_m_thresholds_33_U
       (.CO(icmp_ln899_18_fu_2151_p2),
        .DI({threshs_m_thresholds_30_U_n_30,threshs_m_thresholds_34_U_n_9}),
        .Q(ap_CS_fsm_pp0_stage0),
        .S({threshs_m_thresholds_30_U_n_29,threshs_m_thresholds_34_U_n_8}),
        .accu_0_1_V_fu_1963_p2({accu_0_1_V_fu_1963_p2[11:8],accu_0_1_V_fu_1963_p2[5:2]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_16_reg_3923_reg[0]_i_2 (threshs_m_thresholds_28_U_n_4),
        .\icmp_ln899_18_reg_3933_reg[0] (threshs_m_thresholds_28_U_n_14),
        .\icmp_ln899_18_reg_3933_reg[0]_0 (threshs_m_thresholds_29_U_n_3),
        .\icmp_ln899_19_reg_3938_reg[0]_i_2 (threshs_m_thresholds_30_U_n_1),
        .\icmp_ln899_20_reg_3943_reg[0]_i_2 (threshs_m_thresholds_1_U_n_1),
        .\nf_assign_fu_262_reg[0]_rep (threshs_m_thresholds_33_U_n_2),
        .\nf_assign_fu_262_reg[3]_rep (threshs_m_thresholds_33_U_n_3),
        .\q0_reg[10] (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[11] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[11]_0 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[11]_1 (\odata_reg[24] ),
        .\q0_reg[11]_2 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\q0_reg[11]_3 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[11]_4 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[2] (threshs_m_thresholds_33_U_n_7),
        .\q0_reg[2]_0 (threshs_m_thresholds_33_U_n_8),
        .\q0_reg[2]_1 (threshs_m_thresholds_33_U_n_9),
        .\q0_reg[2]_2 (threshs_m_thresholds_33_U_n_10),
        .\q0_reg[2]_3 (threshs_m_thresholds_33_U_n_11),
        .\q0_reg[2]_4 (threshs_m_thresholds_33_U_n_12),
        .\q0_reg[3] (threshs_m_thresholds_51_U_n_2),
        .\q0_reg[3]_0 (threshs_m_thresholds_26_U_n_2),
        .\q0_reg[5] (threshs_m_thresholds_33_U_n_1),
        .\q0_reg[5]_0 (threshs_m_thresholds_33_U_n_5),
        .\q0_reg[5]_1 (threshs_m_thresholds_33_U_n_6),
        .\q0_reg[5]_2 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[7] (threshs_m_thresholds_33_U_n_13),
        .\q0_reg[8] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4 threshs_m_thresholds_34_U
       (.CO(icmp_ln899_17_fu_2145_p2),
        .D(threshs_m_thresholds_34_U_n_6),
        .DI(threshs_m_thresholds_34_U_n_9),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(threshs_m_thresholds_34_U_n_8),
        .accu_0_1_V_fu_1963_p2({accu_0_1_V_fu_1963_p2[15:8],accu_0_1_V_fu_1963_p2[5:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_15_reg_3918_reg[0] (threshs_m_thresholds_40_U_n_1),
        .\icmp_ln899_15_reg_3918_reg[0]_0 (threshs_m_thresholds_40_U_n_9),
        .\icmp_ln899_16_reg_3923_reg[0] (threshs_m_thresholds_30_U_n_2),
        .\icmp_ln899_16_reg_3923_reg[0]_i_2 (threshs_m_thresholds_40_U_n_2),
        .\icmp_ln899_17_reg_3928_reg[0] (threshs_m_thresholds_30_U_n_24),
        .\icmp_ln899_17_reg_3928_reg[0]_0 (threshs_m_thresholds_30_U_n_23),
        .\icmp_ln899_17_reg_3928_reg[0]_1 (threshs_m_thresholds_28_U_n_1),
        .\icmp_ln899_17_reg_3928_reg[0]_i_2 (threshs_m_thresholds_27_U_n_1),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\nf_assign_fu_262_reg[1]_rep (threshs_m_thresholds_34_U_n_5),
        .\nf_assign_fu_262_reg[2]_rep__0 (threshs_m_thresholds_34_U_n_4),
        .\q0_reg[0] (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[0]_0 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[0]_1 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[0]_2 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[12] (threshs_m_thresholds_34_U_n_2),
        .\q0_reg[12]_0 ({threshs_m_thresholds_34_U_n_12,threshs_m_thresholds_34_U_n_13}),
        .\q0_reg[12]_1 ({threshs_m_thresholds_34_U_n_14,threshs_m_thresholds_34_U_n_15}),
        .\q0_reg[13] (threshs_m_thresholds_34_U_n_1),
        .\q0_reg[14] (threshs_m_thresholds_34_U_n_10),
        .\q0_reg[14]_0 (threshs_m_thresholds_34_U_n_11),
        .\q0_reg[14]_1 (threshs_m_thresholds_34_U_n_16),
        .\q0_reg[14]_2 (threshs_m_thresholds_34_U_n_17),
        .\q0_reg[14]_3 (threshs_m_thresholds_31_U_n_2),
        .\q0_reg[14]_4 (threshs_m_thresholds_31_U_n_1),
        .\q0_reg[1] (threshs_m_thresholds_34_U_n_3),
        .\q0_reg[1]_0 (threshs_m_thresholds_51_U_n_2),
        .\q0_reg[1]_1 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[2] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[2]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[4] (\odata_reg[24] ),
        .\q0_reg[4]_0 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\q0_reg[4]_1 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[7] (threshs_m_thresholds_34_U_n_18),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU threshs_m_thresholds_35_U
       (.CO(icmp_ln899_16_fu_2139_p2),
        .DI({threshs_m_thresholds_33_U_n_9,threshs_m_thresholds_10_U_n_3,threshs_m_thresholds_34_U_n_11}),
        .Q(ap_CS_fsm_pp0_stage0),
        .S({threshs_m_thresholds_33_U_n_10,threshs_m_thresholds_10_U_n_2,threshs_m_thresholds_34_U_n_10}),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2[11:6]),
        .ap_clk(ap_clk),
        .\icmp_ln899_16_reg_3923_reg[0] ({threshs_m_thresholds_34_U_n_17,threshs_m_thresholds_41_U_n_3}),
        .\icmp_ln899_16_reg_3923_reg[0]_0 ({threshs_m_thresholds_34_U_n_16,threshs_m_thresholds_41_U_n_2}),
        .\icmp_ln899_16_reg_3923_reg[0]_1 (threshs_m_thresholds_34_U_n_2),
        .\icmp_ln899_16_reg_3923_reg[0]_i_2 (threshs_m_thresholds_12_U_n_1),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\nf_assign_fu_262_reg[1]_rep__0 (threshs_m_thresholds_35_U_n_2),
        .\nf_assign_fu_262_reg[2]_rep (threshs_m_thresholds_35_U_n_1),
        .\q0_reg[3] (threshs_m_thresholds_35_U_n_4),
        .\q0_reg[3]_0 (\odata_reg[24] ),
        .\q0_reg[3]_1 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\q0_reg[6] (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[6]_0 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[6]_1 (threshs_m_thresholds_13_U_n_3),
        .\q0_reg[8] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[9] (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[9]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[9]_1 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[9]_2 (threshs_m_thresholds_33_U_n_2),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActCeG threshs_m_thresholds_36_U
       (.accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2[11:6]),
        .ap_clk(ap_clk),
        .\icmp_ln899_27_reg_3978_reg[0] (threshs_m_thresholds_37_U_n_4),
        .\icmp_ln899_27_reg_3978_reg[0]_0 (threshs_m_thresholds_29_U_n_1),
        .\q0_reg[10] ({threshs_m_thresholds_36_U_n_4,threshs_m_thresholds_36_U_n_5}),
        .\q0_reg[10]_0 ({threshs_m_thresholds_36_U_n_6,threshs_m_thresholds_36_U_n_7}),
        .\q0_reg[10]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[10]_2 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[6] (threshs_m_thresholds_36_U_n_1),
        .\q0_reg[6]_0 (threshs_m_thresholds_36_U_n_2),
        .\q0_reg[6]_1 (threshs_m_thresholds_36_U_n_3),
        .\q0_reg[6]_2 (threshs_m_thresholds_30_U_n_6),
        .\q0_reg[7] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[8] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActBew threshs_m_thresholds_37_U
       (.CO(threshs_m_thresholds_37_U_n_13),
        .DI(threshs_m_thresholds_37_U_n_9),
        .O(accu_0_0_V_fu_1945_p2[7:4]),
        .S(threshs_m_thresholds_37_U_n_6),
        .accu_0_1_V_fu_1963_p2({accu_0_1_V_fu_1963_p2[11:6],accu_0_1_V_fu_1963_p2[1:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_26_reg_3973_reg[0] ({threshs_m_thresholds_30_U_n_17,threshs_m_thresholds_13_U_n_8,threshs_m_thresholds_28_U_n_9}),
        .\icmp_ln899_26_reg_3973_reg[0]_0 ({threshs_m_thresholds_30_U_n_18,threshs_m_thresholds_13_U_n_7,threshs_m_thresholds_28_U_n_8}),
        .\icmp_ln899_26_reg_3973_reg[0]_1 ({threshs_m_thresholds_29_U_n_15,threshs_m_thresholds_29_U_n_16}),
        .\icmp_ln899_26_reg_3973_reg[0]_2 ({threshs_m_thresholds_29_U_n_13,threshs_m_thresholds_29_U_n_14}),
        .\icmp_ln899_26_reg_3973_reg[0]_3 (threshs_m_thresholds_29_U_n_2),
        .\icmp_ln899_2_reg_3853_reg[0] ({threshs_m_thresholds_55_U_n_16,threshs_m_thresholds_44_U_n_11}),
        .\icmp_ln899_2_reg_3853_reg[0]_0 ({threshs_m_thresholds_55_U_n_15,threshs_m_thresholds_44_U_n_10}),
        .\icmp_ln899_2_reg_3853_reg[0]_i_2 (threshs_m_thresholds_49_U_n_1),
        .q0(q0[2]),
        .\q0_reg[10] (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[10]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[11] (icmp_ln899_26_fu_2217_p2),
        .\q0_reg[13] (threshs_m_thresholds_37_U_n_3),
        .\q0_reg[3] (threshs_m_thresholds_37_U_n_2),
        .\q0_reg[6] (threshs_m_thresholds_37_U_n_1),
        .\q0_reg[6]_0 (threshs_m_thresholds_37_U_n_7),
        .\q0_reg[6]_1 (threshs_m_thresholds_37_U_n_10),
        .\q0_reg[6]_2 (threshs_m_thresholds_37_U_n_11),
        .\q0_reg[6]_3 (threshs_m_thresholds_37_U_n_12),
        .\q0_reg[6]_4 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[6]_5 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[9] (threshs_m_thresholds_37_U_n_4),
        .\q0_reg[9]_0 (threshs_m_thresholds_37_U_n_5),
        .\q0_reg[9]_1 (threshs_m_thresholds_37_U_n_8),
        .\q0_reg[9]_2 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[9]_3 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[9]_4 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActAem threshs_m_thresholds_38_U
       (.accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2[9:8]),
        .ap_clk(ap_clk),
        .\icmp_ln899_25_reg_3968_reg[0] (threshs_m_thresholds_28_U_n_5),
        .\q0_reg[8] (threshs_m_thresholds_38_U_n_1),
        .\q0_reg[8]_0 (threshs_m_thresholds_38_U_n_2),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[8]_2 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[8]_3 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[8]_4 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec threshs_m_thresholds_39_U
       (.ap_clk(ap_clk),
        .\q0_reg[7] (threshs_m_thresholds_39_U_n_1),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[7]_2 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[7]_3 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK threshs_m_thresholds_40_U
       (.CO(icmp_ln899_15_fu_2133_p2),
        .D(threshs_m_thresholds_40_U_n_3),
        .DI({threshs_m_thresholds_41_U_n_5,threshs_m_thresholds_29_U_n_12}),
        .Q({threshs_m_thresholds_40_U_n_9,threshs_m_thresholds_40_U_n_10}),
        .S({threshs_m_thresholds_41_U_n_4,threshs_m_thresholds_29_U_n_11}),
        .accu_0_1_V_fu_1963_p2({accu_0_1_V_fu_1963_p2[15:14],accu_0_1_V_fu_1963_p2[11:4]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_15_reg_3918_reg[0] ({threshs_m_thresholds_34_U_n_14,threshs_m_thresholds_34_U_n_15}),
        .\icmp_ln899_15_reg_3918_reg[0]_0 ({threshs_m_thresholds_34_U_n_12,threshs_m_thresholds_34_U_n_13}),
        .\icmp_ln899_15_reg_3918_reg[0]_1 (threshs_m_thresholds_30_U_n_2),
        .\icmp_ln899_18_reg_3933_reg[0]_i_2 (threshs_m_thresholds_33_U_n_1),
        .\icmp_ln899_19_reg_3938_reg[0] (threshs_m_thresholds_28_U_n_2),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[11] (threshs_m_thresholds_40_U_n_1),
        .\q0_reg[11]_0 (threshs_m_thresholds_40_U_n_7),
        .\q0_reg[11]_1 (threshs_m_thresholds_40_U_n_8),
        .\q0_reg[11]_2 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[11]_3 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[11]_4 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[11]_5 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[14] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[4] (threshs_m_thresholds_40_U_n_2),
        .\q0_reg[4]_0 (threshs_m_thresholds_40_U_n_5),
        .\q0_reg[4]_1 (threshs_m_thresholds_40_U_n_6),
        .\q0_reg[4]_2 (threshs_m_thresholds_51_U_n_2),
        .\q0_reg[4]_3 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[5] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA threshs_m_thresholds_41_U
       (.CO(icmp_ln899_14_fu_2127_p2),
        .D(threshs_m_thresholds_34_U_n_6),
        .DI(threshs_m_thresholds_41_U_n_5),
        .Q(threshs_m_thresholds_40_U_n_10),
        .S(threshs_m_thresholds_41_U_n_4),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_14_reg_3913_reg[0] (threshs_m_thresholds_28_U_n_7),
        .\icmp_ln899_14_reg_3913_reg[0]_0 (threshs_m_thresholds_30_U_n_2),
        .\icmp_ln899_14_reg_3913_reg[0]_i_2 (threshs_m_thresholds_U_n_4),
        .\icmp_ln899_14_reg_3913_reg[0]_i_2_0 (threshs_m_thresholds_30_U_n_1),
        .\icmp_ln899_16_reg_3923_reg[0] (threshs_m_thresholds_34_U_n_1),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[0] (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[0]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[14] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[14]_0 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[3] (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[3]_0 (threshs_m_thresholds_35_U_n_1),
        .\q0_reg[9] (threshs_m_thresholds_41_U_n_2),
        .\q0_reg[9]_0 (threshs_m_thresholds_41_U_n_3),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM threshs_m_thresholds_42_U
       (.CO(threshs_m_thresholds_42_U_n_6),
        .D(threshs_m_thresholds_42_U_n_4),
        .DI({threshs_m_thresholds_44_U_n_34,threshs_m_thresholds_44_U_n_35}),
        .O(xor_ln899_9_fu_2097_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .S({threshs_m_thresholds_44_U_n_32,threshs_m_thresholds_44_U_n_33}),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2[11:0]),
        .ap_clk(ap_clk),
        .\icmp_ln899_10_reg_3893_reg[0] (threshs_m_thresholds_53_U_n_1),
        .\icmp_ln899_11_reg_3898_reg[0]_i_2 (threshs_m_thresholds_52_U_n_6),
        .\icmp_ln899_12_reg_3903_reg[0]_i_2 (threshs_m_thresholds_37_U_n_1),
        .\icmp_ln899_5_reg_3868_reg[0] ({threshs_m_thresholds_46_U_n_2,threshs_m_thresholds_44_U_n_43}),
        .\icmp_ln899_5_reg_3868_reg[0]_0 ({threshs_m_thresholds_46_U_n_1,threshs_m_thresholds_44_U_n_42}),
        .\icmp_ln899_5_reg_3868_reg[0]_i_2 (threshs_m_thresholds_47_U_n_1),
        .\icmp_ln899_5_reg_3868_reg[0]_i_2_0 (threshs_m_thresholds_46_U_n_5),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\nf_assign_fu_262_reg[1]_rep (threshs_m_thresholds_42_U_n_3),
        .\nf_assign_fu_262_reg[2]_rep (threshs_m_thresholds_42_U_n_2),
        .\q0_reg[0] (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[0]_0 (\odata_reg[24] ),
        .\q0_reg[0]_1 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\q0_reg[0]_2 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[1] (threshs_m_thresholds_42_U_n_1),
        .\q0_reg[1]_0 (threshs_m_thresholds_42_U_n_7),
        .\q0_reg[1]_1 (threshs_m_thresholds_42_U_n_8),
        .\q0_reg[1]_2 (threshs_m_thresholds_42_U_n_11),
        .\q0_reg[1]_3 (threshs_m_thresholds_42_U_n_12),
        .\q0_reg[1]_4 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[1]_5 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[1]_6 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[4] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[6] (threshs_m_thresholds_31_U_n_3),
        .\q0_reg[7] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[8] (threshs_m_thresholds_42_U_n_9),
        .\q0_reg[8]_0 (threshs_m_thresholds_42_U_n_10),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_9_reg_3888_reg[0]_i_3 (threshs_m_thresholds_44_U_n_3),
        .\xor_ln899_9_reg_3888_reg[0]_i_4 (threshs_m_thresholds_44_U_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC threshs_m_thresholds_43_U
       (.CO(threshs_m_thresholds_43_U_n_4),
        .D(threshs_m_thresholds_43_U_n_2),
        .DI(threshs_m_thresholds_44_U_n_13),
        .Q(threshs_m_thresholds_45_U_n_5),
        .S(threshs_m_thresholds_44_U_n_12),
        .accu_0_0_V_fu_1945_p2({accu_0_0_V_fu_1945_p2[13:12],accu_0_0_V_fu_1945_p2[7:2]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_10_reg_3893_reg[0] (threshs_m_thresholds_44_U_n_4),
        .\nf_assign_fu_262_reg[2]_rep__0 (threshs_m_thresholds_43_U_n_3),
        .\q0_reg[11] (threshs_m_thresholds_43_U_n_1),
        .\q0_reg[11]_0 (threshs_m_thresholds_43_U_n_5),
        .\q0_reg[11]_1 (threshs_m_thresholds_43_U_n_6),
        .\q0_reg[11]_2 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[11]_3 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[11]_4 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[11]_5 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[5] (threshs_m_thresholds_43_U_n_7),
        .\q0_reg[5]_0 (threshs_m_thresholds_43_U_n_8),
        .\q0_reg[5]_1 (threshs_m_thresholds_42_U_n_3),
        .\q0_reg[5]_2 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[6] (threshs_m_thresholds_51_U_n_2),
        .\q0_reg[9] (threshs_m_thresholds_43_U_n_9),
        .\q0_reg[9]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[9]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[9]_2 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actibs threshs_m_thresholds_44_U
       (.CO(threshs_m_thresholds_43_U_n_4),
        .D(threshs_m_thresholds_52_U_n_1),
        .DI(threshs_m_thresholds_44_U_n_13),
        .O(xor_ln899_7_fu_2073_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(threshs_m_thresholds_44_U_n_12),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(threshs_m_thresholds_44_U_n_16),
        .ap_rst_n(ap_rst_n),
        .i_0_reg_1049_reg(i_0_reg_1049_reg),
        .i_0_reg_1049_reg_2_sp_1(threshs_m_thresholds_44_U_n_22),
        .icmp_ln289_reg_3519(icmp_ln289_reg_3519),
        .icmp_ln289_reg_3519_pp0_iter2_reg(icmp_ln289_reg_3519_pp0_iter2_reg),
        .\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0] (threshs_m_thresholds_44_U_n_17),
        .\icmp_ln899_11_reg_3898_reg[0] ({threshs_m_thresholds_42_U_n_7,threshs_m_thresholds_52_U_n_4,threshs_m_thresholds_51_U_n_5}),
        .\icmp_ln899_11_reg_3898_reg[0]_0 ({threshs_m_thresholds_42_U_n_8,threshs_m_thresholds_52_U_n_3,threshs_m_thresholds_51_U_n_4}),
        .\icmp_ln899_11_reg_3898_reg[0]_i_2 (threshs_m_thresholds_52_U_n_5),
        .\icmp_ln899_1_reg_3848_reg[0] (threshs_m_thresholds_2_U_n_12),
        .\icmp_ln899_1_reg_3848_reg[0]_0 ({threshs_m_thresholds_55_U_n_23,threshs_m_thresholds_55_U_n_24}),
        .\icmp_ln899_1_reg_3848_reg[0]_1 ({threshs_m_thresholds_55_U_n_21,threshs_m_thresholds_55_U_n_22}),
        .\icmp_ln899_2_reg_3853_reg[0] (threshs_m_thresholds_37_U_n_13),
        .\icmp_ln899_2_reg_3853_reg[0]_0 (threshs_m_thresholds_55_U_n_18),
        .\icmp_ln899_2_reg_3853_reg[0]_1 (threshs_m_thresholds_55_U_n_17),
        .\icmp_ln899_3_reg_3858_reg[0] (threshs_m_thresholds_55_U_n_10),
        .\icmp_ln899_3_reg_3858_reg[0]_0 ({threshs_m_thresholds_55_U_n_19,threshs_m_thresholds_48_U_n_2}),
        .\icmp_ln899_3_reg_3858_reg[0]_1 ({threshs_m_thresholds_55_U_n_20,threshs_m_thresholds_48_U_n_1}),
        .\icmp_ln899_4_reg_3863_reg[0] (threshs_m_thresholds_55_U_n_8),
        .\icmp_ln899_4_reg_3863_reg[0]_0 (threshs_m_thresholds_55_U_n_13),
        .\icmp_ln899_4_reg_3863_reg[0]_1 (threshs_m_thresholds_55_U_n_14),
        .\icmp_ln899_4_reg_3863_reg[0]_i_2 (threshs_m_thresholds_42_U_n_1),
        .\icmp_ln899_5_reg_3868_reg[0] (threshs_m_thresholds_42_U_n_6),
        .\icmp_ln899_5_reg_3868_reg[0]_0 (threshs_m_thresholds_46_U_n_4),
        .\icmp_ln899_5_reg_3868_reg[0]_1 (threshs_m_thresholds_46_U_n_3),
        .\icmp_ln899_5_reg_3868_reg[0]_i_2 (threshs_m_thresholds_37_U_n_1),
        .\icmp_ln899_6_reg_3873_reg[0] ({threshs_m_thresholds_55_U_n_11,threshs_m_thresholds_43_U_n_8}),
        .\icmp_ln899_6_reg_3873_reg[0]_0 ({threshs_m_thresholds_55_U_n_12,threshs_m_thresholds_43_U_n_7}),
        .\icmp_ln899_6_reg_3873_reg[0]_i_2 (threshs_m_thresholds_45_U_n_3),
        .\inputBuf_8_V_1_fu_266[23]_i_2 (ap_enable_reg_pp0_iter3_reg_n_1),
        .\inputBuf_8_V_1_fu_266[23]_i_2_0 (\odata_reg[16] [11]),
        .\inputBuf_8_V_1_fu_266[23]_i_2_1 (Q[2]),
        .nf_assign_fu_262({nf_assign_fu_262[31:4],nf_assign_fu_262[2],nf_assign_fu_262[0]}),
        .\nf_assign_fu_262_reg[0]_rep (threshs_m_thresholds_44_U_n_15),
        .\nf_assign_fu_262_reg[16] (threshs_m_thresholds_44_U_n_18),
        .\nf_assign_fu_262_reg[20] (threshs_m_thresholds_44_U_n_20),
        .\nf_assign_fu_262_reg[24] (threshs_m_thresholds_44_U_n_19),
        .\nf_assign_fu_262_reg[28] (threshs_m_thresholds_44_U_n_21),
        .\nf_assign_fu_262_reg[3]_rep (threshs_m_thresholds_44_U_n_9),
        .nf_fu_1868_p2(nf_fu_1868_p2),
        .\odata_reg[24] (\odata_reg[24] ),
        .q0({q0[13],q0[10:9]}),
        .\q0_reg[0] (threshs_m_thresholds_44_U_n_3),
        .\q0_reg[0]_0 (threshs_m_thresholds_44_U_n_36),
        .\q0_reg[0]_1 (threshs_m_thresholds_44_U_n_37),
        .\q0_reg[10] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[12] (icmp_ln899_4_fu_2049_p2),
        .\q0_reg[12]_0 (icmp_ln899_2_fu_2037_p2),
        .\q0_reg[12]_1 (icmp_ln899_3_fu_2043_p2),
        .\q0_reg[12]_2 (icmp_ln899_1_fu_2031_p2),
        .\q0_reg[12]_3 (icmp_ln899_5_fu_2055_p2),
        .\q0_reg[12]_4 (threshs_m_thresholds_44_U_n_46),
        .\q0_reg[12]_5 (threshs_m_thresholds_44_U_n_47),
        .\q0_reg[12]_6 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[13] (threshs_m_thresholds_44_U_n_4),
        .\q0_reg[13]_0 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[13]_1 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[14] (threshs_m_thresholds_44_U_n_5),
        .\q0_reg[14]_0 (threshs_m_thresholds_44_U_n_10),
        .\q0_reg[14]_1 (threshs_m_thresholds_44_U_n_11),
        .\q0_reg[14]_10 (threshs_m_thresholds_44_U_n_44),
        .\q0_reg[14]_11 (threshs_m_thresholds_44_U_n_45),
        .\q0_reg[14]_12 (threshs_m_thresholds_44_U_n_48),
        .\q0_reg[14]_13 (threshs_m_thresholds_44_U_n_49),
        .\q0_reg[14]_2 ({threshs_m_thresholds_44_U_n_32,threshs_m_thresholds_44_U_n_33}),
        .\q0_reg[14]_3 ({threshs_m_thresholds_44_U_n_34,threshs_m_thresholds_44_U_n_35}),
        .\q0_reg[14]_4 (threshs_m_thresholds_44_U_n_38),
        .\q0_reg[14]_5 (threshs_m_thresholds_44_U_n_39),
        .\q0_reg[14]_6 (threshs_m_thresholds_44_U_n_40),
        .\q0_reg[14]_7 (threshs_m_thresholds_44_U_n_41),
        .\q0_reg[14]_8 (threshs_m_thresholds_44_U_n_42),
        .\q0_reg[14]_9 (threshs_m_thresholds_44_U_n_43),
        .\q0_reg[15] (threshs_m_thresholds_44_U_n_6),
        .\q0_reg[1] (threshs_m_thresholds_44_U_n_2),
        .\q0_reg[1]_0 (threshs_m_thresholds_44_U_n_26),
        .\q0_reg[2] (threshs_m_thresholds_44_U_n_8),
        .\q0_reg[2]_0 (threshs_m_thresholds_51_U_n_2),
        .\q0_reg[2]_1 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[2]_2 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\q0_reg[2]_3 (\q0_reg[2] [24]),
        .\q0_reg[2]_4 (\q0_reg[2]_0 [48]),
        .\q0_reg[3] (threshs_m_thresholds_44_U_n_7),
        .\q0_reg[6] (threshs_m_thresholds_44_U_n_25),
        .\q0_reg[6]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[6]_1 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[8] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_8_reg_3883_reg[0]_i_2 (xor_ln899_8_fu_2085_p2),
        .\xor_ln899_8_reg_3883_reg[0]_i_2_0 (threshs_m_thresholds_43_U_n_9),
        .\xor_ln899_8_reg_3883_reg[0]_i_2_1 (threshs_m_thresholds_43_U_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acthbi threshs_m_thresholds_45_U
       (.D({threshs_m_thresholds_43_U_n_2,threshs_m_thresholds_42_U_n_4}),
        .DI(threshs_m_thresholds_45_U_n_2),
        .Q({threshs_m_thresholds_45_U_n_3,threshs_m_thresholds_45_U_n_4,threshs_m_thresholds_45_U_n_5}),
        .S(threshs_m_thresholds_45_U_n_1),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2[9:8]),
        .ap_clk(ap_clk),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[7] (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actg8j threshs_m_thresholds_46_U
       (.Q(threshs_m_thresholds_46_U_n_5),
        .accu_0_0_V_fu_1945_p2({accu_0_0_V_fu_1945_p2[9:8],accu_0_0_V_fu_1945_p2[5:4]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_5_reg_3868_reg[0]_i_2 (threshs_m_thresholds_42_U_n_1),
        .q0(q0[10]),
        .\q0_reg[4] (threshs_m_thresholds_46_U_n_1),
        .\q0_reg[4]_0 (threshs_m_thresholds_46_U_n_2),
        .\q0_reg[4]_1 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[4]_2 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[4]_3 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[8] (threshs_m_thresholds_46_U_n_3),
        .\q0_reg[8]_0 (threshs_m_thresholds_46_U_n_4),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActfYi threshs_m_thresholds_47_U
       (.DI(threshs_m_thresholds_47_U_n_3),
        .S(threshs_m_thresholds_47_U_n_2),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2[5:4]),
        .ap_clk(ap_clk),
        .q0(q0[4]),
        .\q0_reg[4] (threshs_m_thresholds_47_U_n_1),
        .\q0_reg[4]_0 (threshs_m_thresholds_44_U_n_9),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActeOg threshs_m_thresholds_48_U
       (.accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2[9:8]),
        .ap_clk(ap_clk),
        .q0(q0[12]),
        .\q0_reg[8] (threshs_m_thresholds_48_U_n_1),
        .\q0_reg[8]_0 (threshs_m_thresholds_48_U_n_2),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[8]_2 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[8]_3 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[8]_4 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe threshs_m_thresholds_49_U
       (.ap_clk(ap_clk),
        .\q0_reg[7] (threshs_m_thresholds_49_U_n_1),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[7]_2 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[7]_3 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActWhU threshs_m_thresholds_4_U
       (.ap_clk(ap_clk),
        .\q0_reg[7] (threshs_m_thresholds_4_U_n_1),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[7]_2 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[7]_3 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq threshs_m_thresholds_50_U
       (.CO(icmp_ln899_13_fu_2121_p2),
        .DI(threshs_m_thresholds_50_U_n_3),
        .Q(threshs_m_thresholds_29_U_n_17),
        .S(threshs_m_thresholds_50_U_n_2),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2[13:0]),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2[7:6]),
        .ap_clk(ap_clk),
        .\icmp_ln899_13_reg_3908_reg[0] (threshs_m_thresholds_44_U_n_37),
        .\icmp_ln899_13_reg_3908_reg[0]_0 (threshs_m_thresholds_44_U_n_36),
        .nf_assign_fu_262(nf_assign_fu_262[0]),
        .\q0_reg[10] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[11] (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[11]_0 (threshs_m_thresholds_42_U_n_2),
        .\q0_reg[13] (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[5] (threshs_m_thresholds_51_U_n_2),
        .\q0_reg[6] (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[8] (threshs_m_thresholds_42_U_n_3),
        .\q0_reg[9] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[9]_0 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg threshs_m_thresholds_51_U
       (.CO(icmp_ln899_12_fu_2115_p2),
        .Q(ap_CS_fsm_pp0_stage0),
        .accu_0_0_V_fu_1945_p2({accu_0_0_V_fu_1945_p2[15:6],accu_0_0_V_fu_1945_p2[3:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_11_reg_3898_reg[0]_i_2 (threshs_m_thresholds_34_U_n_3),
        .\icmp_ln899_12_reg_3903_reg[0] (threshs_m_thresholds_42_U_n_11),
        .\icmp_ln899_12_reg_3903_reg[0]_0 (threshs_m_thresholds_42_U_n_12),
        .\icmp_ln899_12_reg_3903_reg[0]_1 (threshs_m_thresholds_44_U_n_6),
        .\nf_assign_fu_262_reg[0]_rep (threshs_m_thresholds_51_U_n_2),
        .\q0_reg[0] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[0]_0 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[11] (threshs_m_thresholds_51_U_n_4),
        .\q0_reg[11]_0 (threshs_m_thresholds_51_U_n_5),
        .\q0_reg[14] (threshs_m_thresholds_51_U_n_1),
        .\q0_reg[14]_0 (threshs_m_thresholds_42_U_n_2),
        .\q0_reg[14]_1 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[14]_2 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[14]_3 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[3] (\odata_reg[24] ),
        .\q0_reg[3]_0 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\q0_reg[7] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[8] (threshs_m_thresholds_12_U_n_4),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6 threshs_m_thresholds_52_U
       (.CO(icmp_ln899_11_fu_2109_p2),
        .D(threshs_m_thresholds_52_U_n_1),
        .Q({threshs_m_thresholds_52_U_n_5,threshs_m_thresholds_52_U_n_6}),
        .accu_0_0_V_fu_1945_p2({accu_0_0_V_fu_1945_p2[13:8],accu_0_0_V_fu_1945_p2[3:2]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_11_reg_3898_reg[0] (threshs_m_thresholds_44_U_n_25),
        .\icmp_ln899_11_reg_3898_reg[0]_0 (threshs_m_thresholds_44_U_n_45),
        .\icmp_ln899_11_reg_3898_reg[0]_1 (threshs_m_thresholds_44_U_n_44),
        .\icmp_ln899_11_reg_3898_reg[0]_2 (threshs_m_thresholds_44_U_n_4),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[10] (threshs_m_thresholds_42_U_n_2),
        .\q0_reg[11] (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[12] (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[12]_0 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[2] (threshs_m_thresholds_52_U_n_3),
        .\q0_reg[2]_0 (threshs_m_thresholds_52_U_n_4),
        .\q0_reg[3] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[3]_0 (threshs_m_thresholds_51_U_n_2),
        .\q0_reg[5] (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[5]_0 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[5]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW threshs_m_thresholds_53_U
       (.CO(icmp_ln899_10_fu_2103_p2),
        .DI({threshs_m_thresholds_44_U_n_40,threshs_m_thresholds_43_U_n_6,threshs_m_thresholds_42_U_n_9}),
        .S({threshs_m_thresholds_44_U_n_41,threshs_m_thresholds_43_U_n_5,threshs_m_thresholds_42_U_n_10}),
        .accu_0_0_V_fu_1945_p2({accu_0_0_V_fu_1945_p2[11:10],accu_0_0_V_fu_1945_p2[7:6],accu_0_0_V_fu_1945_p2[3:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_10_reg_3893_reg[0] (threshs_m_thresholds_37_U_n_12),
        .\icmp_ln899_10_reg_3893_reg[0]_0 (threshs_m_thresholds_37_U_n_11),
        .\icmp_ln899_10_reg_3893_reg[0]_1 (threshs_m_thresholds_51_U_n_1),
        .\icmp_ln899_10_reg_3893_reg[0]_i_2 (threshs_m_thresholds_44_U_n_2),
        .\icmp_ln899_10_reg_3893_reg[0]_i_2_0 (threshs_m_thresholds_44_U_n_8),
        .\q0_reg[0] (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[0]_0 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[0]_1 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[10] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[7] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[9] (threshs_m_thresholds_53_U_n_1),
        .\q0_reg[9]_0 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[9]_1 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actcud threshs_m_thresholds_54_U
       (.ap_clk(ap_clk),
        .\q0_reg[11] (threshs_m_thresholds_54_U_n_1),
        .\q0_reg[11]_0 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[11]_1 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[11]_2 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[11]_3 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb threshs_m_thresholds_55_U
       (.CO(icmp_ln899_6_fu_2061_p2),
        .DI(threshs_m_thresholds_45_U_n_2),
        .Q(threshs_m_thresholds_45_U_n_4),
        .S(threshs_m_thresholds_45_U_n_1),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_1_reg_3848_reg[0] (threshs_m_thresholds_54_U_n_1),
        .\icmp_ln899_2_reg_3853_reg[0]_i_2 (threshs_m_thresholds_37_U_n_1),
        .\icmp_ln899_3_reg_3858_reg[0] (threshs_m_thresholds_37_U_n_9),
        .\icmp_ln899_3_reg_3858_reg[0]_0 (threshs_m_thresholds_37_U_n_7),
        .\icmp_ln899_4_reg_3863_reg[0] ({threshs_m_thresholds_47_U_n_3,threshs_m_thresholds_44_U_n_38}),
        .\icmp_ln899_4_reg_3863_reg[0]_0 ({threshs_m_thresholds_47_U_n_2,threshs_m_thresholds_44_U_n_39}),
        .\icmp_ln899_4_reg_3863_reg[0]_1 (threshs_m_thresholds_44_U_n_5),
        .\icmp_ln899_4_reg_3863_reg[0]_i_2 (threshs_m_thresholds_39_U_n_1),
        .\icmp_ln899_6_reg_3873_reg[0] (threshs_m_thresholds_44_U_n_26),
        .\icmp_ln899_6_reg_3873_reg[0]_0 (threshs_m_thresholds_53_U_n_1),
        .\icmp_ln899_6_reg_3873_reg[0]_1 (threshs_m_thresholds_44_U_n_6),
        .\icmp_ln899_reg_3843_reg[0] (threshs_m_thresholds_44_U_n_47),
        .\icmp_ln899_reg_3843_reg[0]_0 (threshs_m_thresholds_44_U_n_46),
        .\q0_reg[10] (threshs_m_thresholds_55_U_n_13),
        .\q0_reg[10]_0 (threshs_m_thresholds_55_U_n_14),
        .\q0_reg[10]_1 ({threshs_m_thresholds_55_U_n_21,threshs_m_thresholds_55_U_n_22}),
        .\q0_reg[10]_2 ({threshs_m_thresholds_55_U_n_23,threshs_m_thresholds_55_U_n_24}),
        .\q0_reg[10]_3 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[10]_4 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[10]_5 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[10]_6 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[11] (threshs_m_thresholds_55_U_n_19),
        .\q0_reg[11]_0 (threshs_m_thresholds_55_U_n_20),
        .\q0_reg[11]_1 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[12] (icmp_ln899_fu_2025_p2),
        .\q0_reg[13] ({q0[13:12],q0[10:9],q0[4],q0[2]}),
        .\q0_reg[3] (threshs_m_thresholds_55_U_n_8),
        .\q0_reg[3]_0 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[4] (threshs_m_thresholds_55_U_n_10),
        .\q0_reg[4]_0 (threshs_m_thresholds_55_U_n_11),
        .\q0_reg[4]_1 (threshs_m_thresholds_55_U_n_12),
        .\q0_reg[4]_2 (threshs_m_thresholds_43_U_n_3),
        .\q0_reg[5] (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[6] (threshs_m_thresholds_55_U_n_15),
        .\q0_reg[6]_0 (threshs_m_thresholds_55_U_n_16),
        .\q0_reg[9] (threshs_m_thresholds_55_U_n_17),
        .\q0_reg[9]_0 (threshs_m_thresholds_55_U_n_18),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActVhK threshs_m_thresholds_5_U
       (.CO(icmp_ln899_46_fu_2355_p2),
        .DI({threshs_m_thresholds_2_U_n_32,threshs_m_thresholds_U_n_16}),
        .Q(threshs_m_thresholds_5_U_n_6),
        .S({threshs_m_thresholds_2_U_n_31,threshs_m_thresholds_U_n_17}),
        .accu_0_3_V_fu_1999_p2({accu_0_3_V_fu_1999_p2[13:12],accu_0_3_V_fu_1999_p2[9:8],accu_0_3_V_fu_1999_p2[1:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_46_reg_4073_reg[0] (threshs_m_thresholds_2_U_n_16),
        .\icmp_ln899_46_reg_4073_reg[0]_0 (threshs_m_thresholds_U_n_2),
        .\icmp_ln899_46_reg_4073_reg[0]_1 (threshs_m_thresholds_U_n_1),
        .\icmp_ln899_47_reg_4078_reg[0]_i_2 (threshs_m_thresholds_2_U_n_3),
        .\q0_reg[12] (threshs_m_thresholds_5_U_n_2),
        .\q0_reg[12]_0 (threshs_m_thresholds_5_U_n_4),
        .\q0_reg[12]_1 (threshs_m_thresholds_5_U_n_5),
        .\q0_reg[12]_2 (threshs_m_thresholds_12_U_n_4),
        .\q0_reg[12]_3 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[1] (threshs_m_thresholds_5_U_n_1),
        .\q0_reg[1]_0 (threshs_m_thresholds_13_U_n_4),
        .\q0_reg[7] (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[7]_1 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[7]_2 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[8] (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActUhA threshs_m_thresholds_6_U
       (.CO(icmp_ln899_45_fu_2349_p2),
        .DI({threshs_m_thresholds_2_U_n_36,threshs_m_thresholds_U_n_21}),
        .S({threshs_m_thresholds_2_U_n_35,threshs_m_thresholds_U_n_20}),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2[13:0]),
        .ap_clk(ap_clk),
        .\icmp_ln899_45_reg_4068_reg[0] (threshs_m_thresholds_2_U_n_38),
        .\icmp_ln899_45_reg_4068_reg[0]_0 (threshs_m_thresholds_2_U_n_37),
        .\icmp_ln899_46_reg_4073_reg[0]_i_2 (threshs_m_thresholds_5_U_n_1),
        .\icmp_ln899_48_reg_4083_reg[0]_i_2 (threshs_m_thresholds_2_U_n_1),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[12] (threshs_m_thresholds_6_U_n_3),
        .\q0_reg[13] (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[1] (threshs_m_thresholds_6_U_n_1),
        .\q0_reg[5] (threshs_m_thresholds_6_U_n_2),
        .\q0_reg[5]_0 (threshs_m_thresholds_6_U_n_5),
        .\q0_reg[5]_1 (threshs_m_thresholds_6_U_n_6),
        .\q0_reg[5]_2 ({threshs_m_thresholds_6_U_n_7,threshs_m_thresholds_6_U_n_8}),
        .\q0_reg[5]_3 ({threshs_m_thresholds_6_U_n_9,threshs_m_thresholds_6_U_n_10}),
        .\q0_reg[5]_4 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[5]_5 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[5]_6 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[8] (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[8]_2 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActThq threshs_m_thresholds_7_U
       (.Q(threshs_m_thresholds_7_U_n_6),
        .accu_0_3_V_fu_1999_p2({accu_0_3_V_fu_1999_p2[9:8],accu_0_3_V_fu_1999_p2[5:4]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_44_reg_4063_reg[0] (threshs_m_thresholds_12_U_n_3),
        .\icmp_ln899_44_reg_4063_reg[0]_i_2 (threshs_m_thresholds_6_U_n_1),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\nf_assign_fu_262_reg[3]_rep__0 (threshs_m_thresholds_7_U_n_1),
        .\q0_reg[4] (threshs_m_thresholds_7_U_n_2),
        .\q0_reg[4]_0 (threshs_m_thresholds_7_U_n_3),
        .\q0_reg[4]_1 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[4]_2 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[4]_3 (threshs_m_thresholds_13_U_n_3),
        .\q0_reg[7] (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[8] (threshs_m_thresholds_7_U_n_4),
        .\q0_reg[8]_0 (threshs_m_thresholds_7_U_n_5),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act4jc threshs_m_thresholds_8_U
       (.CO(icmp_ln899_55_fu_2427_p2),
        .DI({threshs_m_thresholds_9_U_n_11,threshs_m_thresholds_U_n_13}),
        .Q(threshs_m_thresholds_11_U_n_2),
        .S({threshs_m_thresholds_9_U_n_10,threshs_m_thresholds_U_n_12}),
        .accu_0_3_V_fu_1999_p2({accu_0_3_V_fu_1999_p2[13:12],accu_0_3_V_fu_1999_p2[9:6],accu_0_3_V_fu_1999_p2[1:0]}),
        .ap_clk(ap_clk),
        .\icmp_ln899_52_reg_4103_reg[0] ({threshs_m_thresholds_U_n_15,threshs_m_thresholds_11_U_n_4}),
        .\icmp_ln899_52_reg_4103_reg[0]_0 ({threshs_m_thresholds_U_n_14,threshs_m_thresholds_11_U_n_1}),
        .\icmp_ln899_52_reg_4103_reg[0]_i_2 (threshs_m_thresholds_U_n_3),
        .\icmp_ln899_55_reg_4118_reg[0] (threshs_m_thresholds_9_U_n_4),
        .\icmp_ln899_55_reg_4118_reg[0]_0 (threshs_m_thresholds_2_U_n_6),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[1] (threshs_m_thresholds_8_U_n_1),
        .\q0_reg[1]_0 (threshs_m_thresholds_8_U_n_3),
        .\q0_reg[1]_1 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[1]_2 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[1]_3 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[1]_4 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[8] (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[8]_1 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[8]_2 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act3i2 threshs_m_thresholds_9_U
       (.CO(icmp_ln899_54_fu_2421_p2),
        .DI({threshs_m_thresholds_1_U_n_17,threshs_m_thresholds_2_U_n_28}),
        .Q({threshs_m_thresholds_9_U_n_12,threshs_m_thresholds_9_U_n_13}),
        .S({threshs_m_thresholds_1_U_n_16,threshs_m_thresholds_2_U_n_27}),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_52_reg_4103_reg[0] (threshs_m_thresholds_2_U_n_5),
        .\icmp_ln899_53_reg_4108_reg[0]_i_2 (threshs_m_thresholds_U_n_4),
        .\icmp_ln899_54_reg_4113_reg[0] (threshs_m_thresholds_2_U_n_29),
        .\icmp_ln899_54_reg_4113_reg[0]_0 (threshs_m_thresholds_2_U_n_30),
        .\icmp_ln899_54_reg_4113_reg[0]_i_2 (threshs_m_thresholds_2_U_n_4),
        .\icmp_ln899_55_reg_4118_reg[0] (threshs_m_thresholds_2_U_n_7),
        .\icmp_ln899_55_reg_4118_reg[0]_i_2 (threshs_m_thresholds_8_U_n_1),
        .\q0_reg[10] (threshs_m_thresholds_9_U_n_3),
        .\q0_reg[10]_0 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[11] (threshs_m_thresholds_9_U_n_1),
        .\q0_reg[11]_0 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .\q0_reg[11]_1 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[14] (threshs_m_thresholds_9_U_n_8),
        .\q0_reg[14]_0 (threshs_m_thresholds_9_U_n_9),
        .\q0_reg[14]_1 (threshs_m_thresholds_9_U_n_10),
        .\q0_reg[14]_2 (threshs_m_thresholds_9_U_n_11),
        .\q0_reg[1] (threshs_m_thresholds_9_U_n_4),
        .\q0_reg[1]_0 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[1]_1 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[1]_2 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[1]_3 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[3] (threshs_m_thresholds_9_U_n_14),
        .\q0_reg[3]_0 (threshs_m_thresholds_34_U_n_5),
        .\q0_reg[4] (threshs_m_thresholds_9_U_n_2),
        .\q0_reg[7] (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[7]_0 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[9] (threshs_m_thresholds_9_U_n_6),
        .\q0_reg[9]_0 (threshs_m_thresholds_9_U_n_7),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Act0iy threshs_m_thresholds_U
       (.DI(threshs_m_thresholds_U_n_9),
        .O(xor_ln899_51_fu_2403_p2),
        .Q(threshs_m_thresholds_11_U_n_3),
        .S(threshs_m_thresholds_U_n_8),
        .accu_0_3_V_fu_1999_p2(accu_0_3_V_fu_1999_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_42_reg_4053_reg[0] (threshs_m_thresholds_13_U_n_13),
        .\icmp_ln899_45_reg_4068_reg[0]_i_2 (threshs_m_thresholds_6_U_n_1),
        .\icmp_ln899_46_reg_4073_reg[0] (threshs_m_thresholds_5_U_n_2),
        .\icmp_ln899_53_reg_4108_reg[0] (threshs_m_thresholds_2_U_n_7),
        .\icmp_ln899_53_reg_4108_reg[0]_i_2 (threshs_m_thresholds_9_U_n_2),
        .nf_assign_fu_262(nf_assign_fu_262[3:0]),
        .\q0_reg[11] (threshs_m_thresholds_U_n_5),
        .\q0_reg[11]_0 (threshs_m_thresholds_U_n_12),
        .\q0_reg[11]_1 (threshs_m_thresholds_U_n_13),
        .\q0_reg[12] (threshs_m_thresholds_U_n_10),
        .\q0_reg[12]_0 (threshs_m_thresholds_U_n_11),
        .\q0_reg[1] (threshs_m_thresholds_U_n_3),
        .\q0_reg[1]_0 (threshs_m_thresholds_U_n_14),
        .\q0_reg[1]_1 (threshs_m_thresholds_U_n_15),
        .\q0_reg[2] (threshs_m_thresholds_U_n_6),
        .\q0_reg[6] (threshs_m_thresholds_U_n_4),
        .\q0_reg[6]_0 (\nf_assign_fu_262_reg[1]_rep__0_n_1 ),
        .\q0_reg[6]_1 (\nf_assign_fu_262_reg[0]_rep__1_n_1 ),
        .\q0_reg[6]_2 (\nf_assign_fu_262_reg[3]_rep__0_n_1 ),
        .\q0_reg[6]_3 (\nf_assign_fu_262_reg[2]_rep__0_n_1 ),
        .\q0_reg[8] (threshs_m_thresholds_U_n_1),
        .\q0_reg[8]_0 (\nf_assign_fu_262_reg[0]_rep__0_n_1 ),
        .\q0_reg[9] (threshs_m_thresholds_U_n_2),
        .\q0_reg[9]_0 (threshs_m_thresholds_U_n_16),
        .\q0_reg[9]_1 (threshs_m_thresholds_U_n_17),
        .\q0_reg[9]_2 (threshs_m_thresholds_U_n_18),
        .\q0_reg[9]_3 (threshs_m_thresholds_U_n_19),
        .\q0_reg[9]_4 (threshs_m_thresholds_U_n_20),
        .\q0_reg[9]_5 (threshs_m_thresholds_U_n_21),
        .\q0_reg[9]_6 (\nf_assign_fu_262_reg[0]_rep_n_1 ),
        .\q0_reg[9]_7 (\nf_assign_fu_262_reg[1]_rep_n_1 ),
        .\q0_reg[9]_8 (\nf_assign_fu_262_reg[2]_rep_n_1 ),
        .\q0_reg[9]_9 (\nf_assign_fu_262_reg[3]_rep_n_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_51_reg_4098_reg[0] (threshs_m_thresholds_2_U_n_44),
        .\xor_ln899_51_reg_4098_reg[0]_0 (threshs_m_thresholds_2_U_n_43),
        .\xor_ln899_51_reg_4098_reg[0]_i_2 (threshs_m_thresholds_2_U_n_5));
  FDRE \trunc_ln647_reg_3459_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [0]),
        .Q(trunc_ln647_reg_3459[0]),
        .R(1'b0));
  FDRE \trunc_ln647_reg_3459_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [1]),
        .Q(trunc_ln647_reg_3459[1]),
        .R(1'b0));
  FDRE \trunc_ln647_reg_3459_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [2]),
        .Q(trunc_ln647_reg_3459[2]),
        .R(1'b0));
  FDRE \trunc_ln647_reg_3459_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln271_reg_34510),
        .D(\q0_reg[2]_0 [3]),
        .Q(trunc_ln647_reg_3459[3]),
        .R(1'b0));
  FDRE \xor_ln899_21_reg_3948_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_21_fu_2175_p2),
        .Q(xor_ln899_21_reg_3948),
        .R(1'b0));
  FDRE \xor_ln899_22_reg_3953_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_22_fu_2187_p2),
        .Q(xor_ln899_22_reg_3953),
        .R(1'b0));
  FDRE \xor_ln899_23_reg_3958_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_23_fu_2199_p2),
        .Q(xor_ln899_23_reg_3958),
        .R(1'b0));
  FDRE \xor_ln899_35_reg_4018_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_35_fu_2277_p2),
        .Q(xor_ln899_35_reg_4018),
        .R(1'b0));
  FDRE \xor_ln899_36_reg_4023_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_36_fu_2289_p2),
        .Q(xor_ln899_36_reg_4023),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \xor_ln899_37_reg_4028[0]_i_17 
       (.I0(accu_0_2_V_fu_1981_p2[2]),
        .I1(accu_0_2_V_fu_1981_p2[3]),
        .O(\xor_ln899_37_reg_4028[0]_i_17_n_1 ));
  FDRE \xor_ln899_37_reg_4028_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_37_fu_2301_p2),
        .Q(xor_ln899_37_reg_4028),
        .R(1'b0));
  FDRE \xor_ln899_49_reg_4088_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_49_fu_2379_p2),
        .Q(xor_ln899_49_reg_4088),
        .R(1'b0));
  FDRE \xor_ln899_50_reg_4093_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_50_fu_2391_p2),
        .Q(xor_ln899_50_reg_4093),
        .R(1'b0));
  FDRE \xor_ln899_51_reg_4098_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_51_fu_2403_p2),
        .Q(xor_ln899_51_reg_4098),
        .R(1'b0));
  FDRE \xor_ln899_7_reg_3878_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_7_fu_2073_p2),
        .Q(xor_ln899_7_reg_3878),
        .R(1'b0));
  FDRE \xor_ln899_8_reg_3883_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_8_fu_2085_p2),
        .Q(xor_ln899_8_reg_3883),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \xor_ln899_9_reg_3888[0]_i_1 
       (.I0(icmp_ln289_reg_3519_pp0_iter1_reg),
        .I1(\odata_reg[24] ),
        .O(icmp_ln899_10_reg_38930));
  FDRE \xor_ln899_9_reg_3888_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln899_10_reg_38930),
        .D(xor_ln899_9_fu_2097_p2),
        .Q(xor_ln899_9_reg_3888),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC
   (\q0_reg[11] ,
    D,
    \nf_assign_fu_262_reg[2]_rep__0 ,
    CO,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[5] ,
    \q0_reg[5]_0 ,
    \q0_reg[9] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[5]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[11]_3 ,
    \q0_reg[11]_4 ,
    \q0_reg[11]_5 ,
    \q0_reg[5]_2 ,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    DI,
    S,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_10_reg_3893_reg[0] ,
    Q,
    \q0_reg[6] );
  output \q0_reg[11] ;
  output [0:0]D;
  output \nf_assign_fu_262_reg[2]_rep__0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[11]_0 ;
  output [0:0]\q0_reg[11]_1 ;
  output [0:0]\q0_reg[5] ;
  output [0:0]\q0_reg[5]_0 ;
  output [0:0]\q0_reg[9] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[5]_1 ;
  input \q0_reg[11]_2 ;
  input \q0_reg[11]_3 ;
  input \q0_reg[11]_4 ;
  input \q0_reg[11]_5 ;
  input \q0_reg[5]_2 ;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input [0:0]DI;
  input [0:0]S;
  input [7:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_10_reg_3893_reg[0] ;
  input [0:0]Q;
  input \q0_reg[6] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [7:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_10_reg_3893_reg[0] ;
  wire \nf_assign_fu_262_reg[2]_rep__0 ;
  wire \q0_reg[11] ;
  wire [0:0]\q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire \q0_reg[11]_4 ;
  wire \q0_reg[11]_5 ;
  wire [0:0]\q0_reg[5] ;
  wire [0:0]\q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire \q0_reg[6] ;
  wire [0:0]\q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_10_reg_3893_reg[0] (\icmp_ln899_10_reg_3893_reg[0] ),
        .\nf_assign_fu_262_reg[2]_rep__0 (\nf_assign_fu_262_reg[2]_rep__0 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[11]_3 (\q0_reg[11]_2 ),
        .\q0_reg[11]_4 (\q0_reg[11]_3 ),
        .\q0_reg[11]_5 (\q0_reg[11]_4 ),
        .\q0_reg[11]_6 (\q0_reg[11]_5 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[5]_1 (\q0_reg[5]_0 ),
        .\q0_reg[5]_2 (\q0_reg[5]_1 ),
        .\q0_reg[5]_3 (\q0_reg[5]_2 ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .\q0_reg[9]_3 (\q0_reg[9]_2 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActjbC_rom
   (\q0_reg[11]_0 ,
    D,
    \nf_assign_fu_262_reg[2]_rep__0 ,
    CO,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[5]_0 ,
    \q0_reg[5]_1 ,
    \q0_reg[9]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[5]_2 ,
    \q0_reg[11]_3 ,
    \q0_reg[11]_4 ,
    \q0_reg[11]_5 ,
    \q0_reg[11]_6 ,
    \q0_reg[5]_3 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[9]_3 ,
    DI,
    S,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_10_reg_3893_reg[0] ,
    Q,
    \q0_reg[6]_0 );
  output \q0_reg[11]_0 ;
  output [0:0]D;
  output \nf_assign_fu_262_reg[2]_rep__0 ;
  output [0:0]CO;
  output [0:0]\q0_reg[11]_1 ;
  output [0:0]\q0_reg[11]_2 ;
  output [0:0]\q0_reg[5]_0 ;
  output [0:0]\q0_reg[5]_1 ;
  output [0:0]\q0_reg[9]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[5]_2 ;
  input \q0_reg[11]_3 ;
  input \q0_reg[11]_4 ;
  input \q0_reg[11]_5 ;
  input \q0_reg[11]_6 ;
  input \q0_reg[5]_3 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input \q0_reg[9]_3 ;
  input [0:0]DI;
  input [0:0]S;
  input [7:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_10_reg_3893_reg[0] ;
  input [0:0]Q;
  input \q0_reg[6]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [7:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_10_reg_3893_reg[0] ;
  wire \nf_assign_fu_262_reg[2]_rep__0 ;
  wire \q0[11]_i_1__0_n_1 ;
  wire \q0[3]_i_1_n_1 ;
  wire \q0[7]_i_1_n_1 ;
  wire \q0[9]_i_1__10_n_1 ;
  wire \q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire [0:0]\q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire \q0_reg[11]_4 ;
  wire \q0_reg[11]_5 ;
  wire \q0_reg[11]_6 ;
  wire [0:0]\q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire \q0_reg[5]_3 ;
  wire \q0_reg[6]_0 ;
  wire [0:0]\q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[5] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_8_reg_3883[0]_i_12_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_13_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_14_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_16_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_17_n_1 ;
  wire \xor_ln899_8_reg_3883[0]_i_18_n_1 ;
  wire \xor_ln899_8_reg_3883_reg[0]_i_3_n_2 ;
  wire \xor_ln899_8_reg_3883_reg[0]_i_3_n_3 ;
  wire \xor_ln899_8_reg_3883_reg[0]_i_3_n_4 ;
  wire [3:0]\NLW_xor_ln899_8_reg_3883_reg[0]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_3893[0]_i_4 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\icmp_ln899_10_reg_3893_reg[0] ),
        .O(\q0_reg[11]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_3893[0]_i_8 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\icmp_ln899_10_reg_3893_reg[0] ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\q0_reg[11]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_6_reg_3873[0]_i_13 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(Q),
        .O(\q0_reg[5]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_6_reg_3873[0]_i_17 
       (.I0(\q0_reg_n_1_[5] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(Q),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h9F55)) 
    \q0[11]_i_1__0 
       (.I0(\q0_reg[11]_3 ),
        .I1(\q0_reg[11]_4 ),
        .I2(\q0_reg[11]_5 ),
        .I3(\q0_reg[11]_6 ),
        .O(\q0[11]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h8198)) 
    \q0[3]_i_1 
       (.I0(\q0_reg[11]_5 ),
        .I1(\q0_reg[5]_3 ),
        .I2(\q0_reg[11]_3 ),
        .I3(\q0_reg[11]_6 ),
        .O(\q0[3]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \q0[5]_i_1__6 
       (.I0(\q0_reg[11]_5 ),
        .I1(\q0_reg[5]_3 ),
        .I2(\q0_reg[11]_3 ),
        .I3(\q0_reg[11]_6 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \q0[6]_i_2__0 
       (.I0(\q0_reg[5]_3 ),
        .I1(\q0_reg[11]_3 ),
        .I2(\q0_reg[11]_6 ),
        .I3(\q0_reg[11]_5 ),
        .O(\nf_assign_fu_262_reg[2]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h2FF9)) 
    \q0[7]_i_1 
       (.I0(\q0_reg[11]_6 ),
        .I1(\q0_reg[11]_3 ),
        .I2(\q0_reg[5]_3 ),
        .I3(\q0_reg[11]_5 ),
        .O(\q0[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hC57B)) 
    \q0[9]_i_1__10 
       (.I0(\q0_reg[9]_1 ),
        .I1(\q0_reg[9]_2 ),
        .I2(\q0_reg[5]_3 ),
        .I3(\q0_reg[9]_3 ),
        .O(\q0[9]_i_1__10_n_1 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__0_n_1 ),
        .Q(\q0_reg[11]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[3] ),
        .R(1'b0));
  FDSE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg_n_1_[5] ),
        .S(\q0_reg[5]_2 ));
  FDSE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\nf_assign_fu_262_reg[2]_rep__0 ),
        .Q(\q0_reg_n_1_[6] ),
        .S(\q0_reg[6]_0 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__10_n_1 ),
        .Q(\q0_reg[9]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_8_reg_3883[0]_i_12 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\xor_ln899_8_reg_3883[0]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \xor_ln899_8_reg_3883[0]_i_13 
       (.I0(accu_0_0_V_fu_1945_p2[2]),
        .I1(accu_0_0_V_fu_1945_p2[3]),
        .I2(\q0_reg_n_1_[5] ),
        .O(\xor_ln899_8_reg_3883[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_8_reg_3883[0]_i_14 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\xor_ln899_8_reg_3883[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_8_reg_3883[0]_i_16 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\xor_ln899_8_reg_3883[0]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \xor_ln899_8_reg_3883[0]_i_17 
       (.I0(accu_0_0_V_fu_1945_p2[2]),
        .I1(\q0_reg_n_1_[5] ),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .O(\xor_ln899_8_reg_3883[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_8_reg_3883[0]_i_18 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\xor_ln899_8_reg_3883[0]_i_18_n_1 ));
  CARRY4 \xor_ln899_8_reg_3883_reg[0]_i_3 
       (.CI(1'b0),
        .CO({CO,\xor_ln899_8_reg_3883_reg[0]_i_3_n_2 ,\xor_ln899_8_reg_3883_reg[0]_i_3_n_3 ,\xor_ln899_8_reg_3883_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_8_reg_3883[0]_i_12_n_1 ,\xor_ln899_8_reg_3883[0]_i_13_n_1 ,\xor_ln899_8_reg_3883[0]_i_14_n_1 ,DI}),
        .O(\NLW_xor_ln899_8_reg_3883_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_8_reg_3883[0]_i_16_n_1 ,\xor_ln899_8_reg_3883[0]_i_17_n_1 ,\xor_ln899_8_reg_3883[0]_i_18_n_1 ,S}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM
   (\q0_reg[1] ,
    \nf_assign_fu_262_reg[2]_rep ,
    \nf_assign_fu_262_reg[1]_rep ,
    D,
    O,
    CO,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[1]_4 ,
    \q0_reg[1]_5 ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    Q,
    \q0_reg[0]_1 ,
    \q0_reg[7] ,
    \q0_reg[4] ,
    \q0_reg[6] ,
    \q0_reg[1]_6 ,
    \q0_reg[0]_2 ,
    nf_assign_fu_262,
    DI,
    S,
    \icmp_ln899_5_reg_3868_reg[0] ,
    \icmp_ln899_5_reg_3868_reg[0]_0 ,
    accu_0_0_V_fu_1945_p2,
    \xor_ln899_9_reg_3888_reg[0]_i_4 ,
    \xor_ln899_9_reg_3888_reg[0]_i_3 ,
    \icmp_ln899_11_reg_3898_reg[0]_i_2 ,
    \icmp_ln899_10_reg_3893_reg[0] ,
    \icmp_ln899_12_reg_3903_reg[0]_i_2 ,
    \icmp_ln899_5_reg_3868_reg[0]_i_2 ,
    \icmp_ln899_5_reg_3868_reg[0]_i_2_0 );
  output \q0_reg[1] ;
  output \nf_assign_fu_262_reg[2]_rep ;
  output \nf_assign_fu_262_reg[1]_rep ;
  output [0:0]D;
  output [0:0]O;
  output [0:0]CO;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[8] ;
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]\q0_reg[1]_2 ;
  output [0:0]\q0_reg[1]_3 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[1]_4 ;
  input \q0_reg[1]_5 ;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input [0:0]Q;
  input \q0_reg[0]_1 ;
  input \q0_reg[7] ;
  input \q0_reg[4] ;
  input \q0_reg[6] ;
  input \q0_reg[1]_6 ;
  input \q0_reg[0]_2 ;
  input [3:0]nf_assign_fu_262;
  input [1:0]DI;
  input [1:0]S;
  input [1:0]\icmp_ln899_5_reg_3868_reg[0] ;
  input [1:0]\icmp_ln899_5_reg_3868_reg[0]_0 ;
  input [11:0]accu_0_0_V_fu_1945_p2;
  input \xor_ln899_9_reg_3888_reg[0]_i_4 ;
  input \xor_ln899_9_reg_3888_reg[0]_i_3 ;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  input \icmp_ln899_10_reg_3893_reg[0] ;
  input \icmp_ln899_12_reg_3903_reg[0]_i_2 ;
  input \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  input [0:0]\icmp_ln899_5_reg_3868_reg[0]_i_2_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [11:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_10_reg_3893_reg[0] ;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_i_2 ;
  wire [1:0]\icmp_ln899_5_reg_3868_reg[0] ;
  wire [1:0]\icmp_ln899_5_reg_3868_reg[0]_0 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_5_reg_3868_reg[0]_i_2_0 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep ;
  wire \nf_assign_fu_262_reg[2]_rep ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire [0:0]\q0_reg[1]_2 ;
  wire [0:0]\q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[4] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[8] ;
  wire [0:0]\q0_reg[8]_0 ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_9_reg_3888_reg[0]_i_3 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_4 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_10_reg_3893_reg[0] (\icmp_ln899_10_reg_3893_reg[0] ),
        .\icmp_ln899_11_reg_3898_reg[0]_i_2 (\icmp_ln899_11_reg_3898_reg[0]_i_2 ),
        .\icmp_ln899_12_reg_3903_reg[0]_i_2 (\icmp_ln899_12_reg_3903_reg[0]_i_2 ),
        .\icmp_ln899_5_reg_3868_reg[0] (\icmp_ln899_5_reg_3868_reg[0] ),
        .\icmp_ln899_5_reg_3868_reg[0]_0 (\icmp_ln899_5_reg_3868_reg[0]_0 ),
        .\icmp_ln899_5_reg_3868_reg[0]_i_2_0 (\icmp_ln899_5_reg_3868_reg[0]_i_2 ),
        .\icmp_ln899_5_reg_3868_reg[0]_i_2_1 (\icmp_ln899_5_reg_3868_reg[0]_i_2_0 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\nf_assign_fu_262_reg[1]_rep (\nf_assign_fu_262_reg[1]_rep ),
        .\nf_assign_fu_262_reg[2]_rep (\nf_assign_fu_262_reg[2]_rep ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ),
        .\q0_reg[1]_4 (\q0_reg[1]_3 ),
        .\q0_reg[1]_5 (\q0_reg[1]_4 ),
        .\q0_reg[1]_6 (\q0_reg[1]_5 ),
        .\q0_reg[1]_7 (\q0_reg[1]_6 ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_9_reg_3888_reg[0]_i_3_0 (\xor_ln899_9_reg_3888_reg[0]_i_3 ),
        .\xor_ln899_9_reg_3888_reg[0]_i_4_0 (\xor_ln899_9_reg_3888_reg[0]_i_4 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActkbM_rom
   (\q0_reg[1]_0 ,
    \nf_assign_fu_262_reg[2]_rep ,
    \nf_assign_fu_262_reg[1]_rep ,
    D,
    O,
    CO,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[1]_5 ,
    \q0_reg[1]_6 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_2 ,
    \q0_reg[7]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[1]_7 ,
    \q0_reg[0]_3 ,
    nf_assign_fu_262,
    DI,
    S,
    \icmp_ln899_5_reg_3868_reg[0] ,
    \icmp_ln899_5_reg_3868_reg[0]_0 ,
    accu_0_0_V_fu_1945_p2,
    \xor_ln899_9_reg_3888_reg[0]_i_4_0 ,
    \xor_ln899_9_reg_3888_reg[0]_i_3_0 ,
    \icmp_ln899_11_reg_3898_reg[0]_i_2 ,
    \icmp_ln899_10_reg_3893_reg[0] ,
    \icmp_ln899_12_reg_3903_reg[0]_i_2 ,
    \icmp_ln899_5_reg_3868_reg[0]_i_2_0 ,
    \icmp_ln899_5_reg_3868_reg[0]_i_2_1 );
  output \q0_reg[1]_0 ;
  output \nf_assign_fu_262_reg[2]_rep ;
  output \nf_assign_fu_262_reg[1]_rep ;
  output [0:0]D;
  output [0:0]O;
  output [0:0]CO;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[1]_2 ;
  output [0:0]\q0_reg[8]_0 ;
  output [0:0]\q0_reg[8]_1 ;
  output [0:0]\q0_reg[1]_3 ;
  output [0:0]\q0_reg[1]_4 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[1]_5 ;
  input \q0_reg[1]_6 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input [0:0]Q;
  input \q0_reg[0]_2 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[1]_7 ;
  input \q0_reg[0]_3 ;
  input [3:0]nf_assign_fu_262;
  input [1:0]DI;
  input [1:0]S;
  input [1:0]\icmp_ln899_5_reg_3868_reg[0] ;
  input [1:0]\icmp_ln899_5_reg_3868_reg[0]_0 ;
  input [11:0]accu_0_0_V_fu_1945_p2;
  input \xor_ln899_9_reg_3888_reg[0]_i_4_0 ;
  input \xor_ln899_9_reg_3888_reg[0]_i_3_0 ;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  input \icmp_ln899_10_reg_3893_reg[0] ;
  input \icmp_ln899_12_reg_3903_reg[0]_i_2 ;
  input \icmp_ln899_5_reg_3868_reg[0]_i_2_0 ;
  input [0:0]\icmp_ln899_5_reg_3868_reg[0]_i_2_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [11:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_10_reg_3893_reg[0] ;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_i_2 ;
  wire \icmp_ln899_5_reg_3868[0]_i_11_n_1 ;
  wire \icmp_ln899_5_reg_3868[0]_i_13_n_1 ;
  wire \icmp_ln899_5_reg_3868[0]_i_15_n_1 ;
  wire \icmp_ln899_5_reg_3868[0]_i_17_n_1 ;
  wire [1:0]\icmp_ln899_5_reg_3868_reg[0] ;
  wire [1:0]\icmp_ln899_5_reg_3868_reg[0]_0 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_2_0 ;
  wire [0:0]\icmp_ln899_5_reg_3868_reg[0]_i_2_1 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_5_reg_3868_reg[0]_i_2_n_4 ;
  wire icmp_ln899_9_fu_2091_p2;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep ;
  wire \nf_assign_fu_262_reg[2]_rep ;
  wire \q0[0]_i_2_n_1 ;
  wire \q0[10]_i_1__18_n_1 ;
  wire \q0[11]_i_2_n_1 ;
  wire \q0[1]_i_1__6_n_1 ;
  wire \q0[3]_i_1__8_n_1 ;
  wire \q0[7]_i_1__28_n_1 ;
  wire \q0[8]_i_1__19_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire [0:0]\q0_reg[1]_2 ;
  wire [0:0]\q0_reg[1]_3 ;
  wire [0:0]\q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire \q0_reg[1]_6 ;
  wire \q0_reg[1]_7 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire [0:0]\q0_reg[8]_0 ;
  wire [0:0]\q0_reg[8]_1 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_9_reg_3888[0]_i_11_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_12_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_13_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_14_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_15_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_16_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_17_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_18_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_19_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_20_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_7_n_1 ;
  wire \xor_ln899_9_reg_3888[0]_i_8_n_1 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_3_0 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_3_n_2 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_3_n_3 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_3_n_4 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_4_0 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_4_n_1 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_4_n_2 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_4_n_3 ;
  wire \xor_ln899_9_reg_3888_reg[0]_i_4_n_4 ;
  wire [3:0]\NLW_icmp_ln899_5_reg_3868_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_9_reg_3888_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_9_reg_3888_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_9_reg_3888_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_9_reg_3888_reg[0]_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_3893[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(\icmp_ln899_10_reg_3893_reg[0] ),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\q0_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_3893[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(\icmp_ln899_10_reg_3893_reg[0] ),
        .O(\q0_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_3898[0]_i_12 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(\icmp_ln899_11_reg_3898_reg[0]_i_2 ),
        .O(\q0_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_3898[0]_i_16 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(\icmp_ln899_11_reg_3898_reg[0]_i_2 ),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\q0_reg[1]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_3903[0]_i_12 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(\icmp_ln899_12_reg_3903_reg[0]_i_2 ),
        .O(\q0_reg[1]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_3903[0]_i_16 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(\icmp_ln899_12_reg_3903_reg[0]_i_2 ),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\q0_reg[1]_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_3868[0]_i_11 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\icmp_ln899_5_reg_3868_reg[0]_i_2_1 ),
        .O(\icmp_ln899_5_reg_3868[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_5_reg_3868[0]_i_13 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\icmp_ln899_5_reg_3868_reg[0]_i_2_0 ),
        .O(\icmp_ln899_5_reg_3868[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_3868[0]_i_15 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\icmp_ln899_5_reg_3868_reg[0]_i_2_1 ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_5_reg_3868[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_5_reg_3868[0]_i_17 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\icmp_ln899_5_reg_3868_reg[0]_i_2_0 ),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\icmp_ln899_5_reg_3868[0]_i_17_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_5_reg_3868_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\icmp_ln899_5_reg_3868_reg[0]_i_2_n_2 ,\icmp_ln899_5_reg_3868_reg[0]_i_2_n_3 ,\icmp_ln899_5_reg_3868_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_5_reg_3868[0]_i_11_n_1 ,\icmp_ln899_5_reg_3868_reg[0] [1],\icmp_ln899_5_reg_3868[0]_i_13_n_1 ,\icmp_ln899_5_reg_3868_reg[0] [0]}),
        .O(\NLW_icmp_ln899_5_reg_3868_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_5_reg_3868[0]_i_15_n_1 ,\icmp_ln899_5_reg_3868_reg[0]_0 [1],\icmp_ln899_5_reg_3868[0]_i_17_n_1 ,\icmp_ln899_5_reg_3868_reg[0]_0 [0]}));
  LUT6 #(
    .INIT(64'h0060000000000000)) 
    \q0[0]_i_1__15 
       (.I0(\q0_reg[1]_5 ),
        .I1(\q0_reg[1]_6 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[0]_1 ),
        .I4(Q),
        .I5(\q0_reg[0]_2 ),
        .O(\nf_assign_fu_262_reg[2]_rep ));
  LUT4 #(
    .INIT(16'hFFB9)) 
    \q0[0]_i_2 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[1]_6 ),
        .I2(\q0_reg[1]_5 ),
        .I3(\q0_reg[0]_0 ),
        .O(\q0[0]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h43BB)) 
    \q0[10]_i_1__18 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[10]_i_1__18_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h5717)) 
    \q0[11]_i_2 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[11]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \q0[1]_i_1__6 
       (.I0(\q0_reg[1]_6 ),
        .I1(\q0_reg[1]_5 ),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[1]_7 ),
        .O(\q0[1]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8004)) 
    \q0[3]_i_1__8 
       (.I0(\q0_reg[4]_0 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[1]_6 ),
        .O(\q0[3]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \q0[4]_i_1__8 
       (.I0(\q0_reg[4]_0 ),
        .I1(\q0_reg[1]_6 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_0 ),
        .O(D));
  LUT5 #(
    .INIT(32'h00000002)) 
    \q0[6]_i_1__14 
       (.I0(\q0_reg[1]_6 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[4]_0 ),
        .I4(\q0_reg[6]_0 ),
        .O(\nf_assign_fu_262_reg[1]_rep ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \q0[7]_i_1__28 
       (.I0(\q0_reg[4]_0 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[1]_6 ),
        .O(\q0[7]_i_1__28_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hBA80)) 
    \q0[8]_i_1__19 
       (.I0(\q0_reg[1]_7 ),
        .I1(\q0_reg[0]_3 ),
        .I2(\q0_reg[1]_5 ),
        .I3(\q0_reg[1]_6 ),
        .O(\q0[8]_i_1__19_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_2_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(\nf_assign_fu_262_reg[2]_rep ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__18_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_2_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__6_n_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__8_n_1 ),
        .Q(\q0_reg_n_1_[3] ),
        .R(1'b0));
  FDSE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg_n_1_[4] ),
        .S(\nf_assign_fu_262_reg[1]_rep ));
  FDSE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__8_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .S(\nf_assign_fu_262_reg[1]_rep ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__28_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__19_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_9_reg_3888[0]_i_11 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\xor_ln899_9_reg_3888[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_9_reg_3888[0]_i_12 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(\xor_ln899_9_reg_3888_reg[0]_i_3_0 ),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\xor_ln899_9_reg_3888[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_9_reg_3888[0]_i_13 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\xor_ln899_9_reg_3888[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_9_reg_3888[0]_i_14 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(\xor_ln899_9_reg_3888_reg[0]_i_4_0 ),
        .O(\xor_ln899_9_reg_3888[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_9_reg_3888[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\xor_ln899_9_reg_3888[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_9_reg_3888[0]_i_16 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\q0_reg[1]_0 ),
        .O(\xor_ln899_9_reg_3888[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_9_reg_3888[0]_i_17 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\xor_ln899_9_reg_3888[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_9_reg_3888[0]_i_18 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(\xor_ln899_9_reg_3888_reg[0]_i_4_0 ),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\xor_ln899_9_reg_3888[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_9_reg_3888[0]_i_19 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\xor_ln899_9_reg_3888[0]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_9_reg_3888[0]_i_20 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\q0_reg[1]_0 ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\xor_ln899_9_reg_3888[0]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_9_reg_3888[0]_i_7 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\xor_ln899_9_reg_3888[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_9_reg_3888[0]_i_8 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(\xor_ln899_9_reg_3888_reg[0]_i_3_0 ),
        .O(\xor_ln899_9_reg_3888[0]_i_8_n_1 ));
  CARRY4 \xor_ln899_9_reg_3888_reg[0]_i_2 
       (.CI(icmp_ln899_9_fu_2091_p2),
        .CO(\NLW_xor_ln899_9_reg_3888_reg[0]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_9_reg_3888_reg[0]_i_2_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_9_reg_3888_reg[0]_i_3 
       (.CI(\xor_ln899_9_reg_3888_reg[0]_i_4_n_1 ),
        .CO({icmp_ln899_9_fu_2091_p2,\xor_ln899_9_reg_3888_reg[0]_i_3_n_2 ,\xor_ln899_9_reg_3888_reg[0]_i_3_n_3 ,\xor_ln899_9_reg_3888_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({DI,\xor_ln899_9_reg_3888[0]_i_7_n_1 ,\xor_ln899_9_reg_3888[0]_i_8_n_1 }),
        .O(\NLW_xor_ln899_9_reg_3888_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({S,\xor_ln899_9_reg_3888[0]_i_11_n_1 ,\xor_ln899_9_reg_3888[0]_i_12_n_1 }));
  CARRY4 \xor_ln899_9_reg_3888_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\xor_ln899_9_reg_3888_reg[0]_i_4_n_1 ,\xor_ln899_9_reg_3888_reg[0]_i_4_n_2 ,\xor_ln899_9_reg_3888_reg[0]_i_4_n_3 ,\xor_ln899_9_reg_3888_reg[0]_i_4_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_9_reg_3888[0]_i_13_n_1 ,\xor_ln899_9_reg_3888[0]_i_14_n_1 ,\xor_ln899_9_reg_3888[0]_i_15_n_1 ,\xor_ln899_9_reg_3888[0]_i_16_n_1 }),
        .O(\NLW_xor_ln899_9_reg_3888_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_9_reg_3888[0]_i_17_n_1 ,\xor_ln899_9_reg_3888[0]_i_18_n_1 ,\xor_ln899_9_reg_3888[0]_i_19_n_1 ,\xor_ln899_9_reg_3888[0]_i_20_n_1 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW
   (\q0_reg[9] ,
    CO,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[0] ,
    \q0_reg[9]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[10] ,
    \q0_reg[0]_1 ,
    \icmp_ln899_10_reg_3893_reg[0] ,
    \icmp_ln899_10_reg_3893_reg[0]_0 ,
    DI,
    S,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_10_reg_3893_reg[0]_i_2 ,
    \icmp_ln899_10_reg_3893_reg[0]_i_2_0 ,
    \icmp_ln899_10_reg_3893_reg[0]_1 );
  output \q0_reg[9] ;
  output [0:0]CO;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[0] ;
  input \q0_reg[9]_0 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[10] ;
  input \q0_reg[0]_1 ;
  input [0:0]\icmp_ln899_10_reg_3893_reg[0] ;
  input [0:0]\icmp_ln899_10_reg_3893_reg[0]_0 ;
  input [2:0]DI;
  input [2:0]S;
  input [7:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_10_reg_3893_reg[0]_i_2 ;
  input \icmp_ln899_10_reg_3893_reg[0]_i_2_0 ;
  input \icmp_ln899_10_reg_3893_reg[0]_1 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [2:0]S;
  wire [7:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_10_reg_3893_reg[0] ;
  wire [0:0]\icmp_ln899_10_reg_3893_reg[0]_0 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_1 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_2 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_2_0 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[10] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom_U
       (.CO(CO),
        .DI(DI),
        .S(S),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_10_reg_3893_reg[0] (\icmp_ln899_10_reg_3893_reg[0] ),
        .\icmp_ln899_10_reg_3893_reg[0]_0 (\icmp_ln899_10_reg_3893_reg[0]_0 ),
        .\icmp_ln899_10_reg_3893_reg[0]_1 (\icmp_ln899_10_reg_3893_reg[0]_1 ),
        .\icmp_ln899_10_reg_3893_reg[0]_i_2_0 (\icmp_ln899_10_reg_3893_reg[0]_i_2 ),
        .\icmp_ln899_10_reg_3893_reg[0]_i_2_1 (\icmp_ln899_10_reg_3893_reg[0]_i_2_0 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActlbW_rom
   (\q0_reg[9]_0 ,
    CO,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[0]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[0]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[10]_0 ,
    \q0_reg[0]_2 ,
    \icmp_ln899_10_reg_3893_reg[0] ,
    \icmp_ln899_10_reg_3893_reg[0]_0 ,
    DI,
    S,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_10_reg_3893_reg[0]_i_2_0 ,
    \icmp_ln899_10_reg_3893_reg[0]_i_2_1 ,
    \icmp_ln899_10_reg_3893_reg[0]_1 );
  output \q0_reg[9]_0 ;
  output [0:0]CO;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[0]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[9]_2 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[10]_0 ;
  input \q0_reg[0]_2 ;
  input [0:0]\icmp_ln899_10_reg_3893_reg[0] ;
  input [0:0]\icmp_ln899_10_reg_3893_reg[0]_0 ;
  input [2:0]DI;
  input [2:0]S;
  input [7:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_10_reg_3893_reg[0]_i_2_0 ;
  input \icmp_ln899_10_reg_3893_reg[0]_i_2_1 ;
  input \icmp_ln899_10_reg_3893_reg[0]_1 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [2:0]S;
  wire [7:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_10_reg_3893[0]_i_11_n_1 ;
  wire \icmp_ln899_10_reg_3893[0]_i_13_n_1 ;
  wire \icmp_ln899_10_reg_3893[0]_i_14_n_1 ;
  wire \icmp_ln899_10_reg_3893[0]_i_15_n_1 ;
  wire \icmp_ln899_10_reg_3893[0]_i_17_n_1 ;
  wire \icmp_ln899_10_reg_3893[0]_i_18_n_1 ;
  wire \icmp_ln899_10_reg_3893[0]_i_5_n_1 ;
  wire \icmp_ln899_10_reg_3893[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_10_reg_3893_reg[0] ;
  wire [0:0]\icmp_ln899_10_reg_3893_reg[0]_0 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_1 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_2_0 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_2_1 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_10_reg_3893_reg[0]_i_2_n_4 ;
  wire \q0[0]_i_1__14_n_1 ;
  wire \q0[10]_i_1__20_n_1 ;
  wire \q0[2]_i_1__7_n_1 ;
  wire \q0[6]_i_1__7_n_1 ;
  wire \q0[7]_i_1__23_n_1 ;
  wire \q0[9]_i_1__0_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_10_reg_3893_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_10_reg_3893_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_3893[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\icmp_ln899_10_reg_3893[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_3893[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\icmp_ln899_10_reg_3893_reg[0]_i_2_1 ),
        .O(\icmp_ln899_10_reg_3893[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_3893[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\icmp_ln899_10_reg_3893_reg[0]_i_2_0 ),
        .O(\icmp_ln899_10_reg_3893[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_3893[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\icmp_ln899_10_reg_3893[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_3893[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\icmp_ln899_10_reg_3893_reg[0]_i_2_1 ),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\icmp_ln899_10_reg_3893[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_3893[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\icmp_ln899_10_reg_3893_reg[0]_i_2_0 ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_10_reg_3893[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_10_reg_3893[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\icmp_ln899_10_reg_3893_reg[0]_1 ),
        .O(\icmp_ln899_10_reg_3893[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_10_reg_3893[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\icmp_ln899_10_reg_3893_reg[0]_1 ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_10_reg_3893[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_10_reg_3893_reg[0]_i_1 
       (.CI(\icmp_ln899_10_reg_3893_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_10_reg_3893_reg[0]_i_1_n_2 ,\icmp_ln899_10_reg_3893_reg[0]_i_1_n_3 ,\icmp_ln899_10_reg_3893_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({DI[2:1],\icmp_ln899_10_reg_3893[0]_i_5_n_1 ,DI[0]}),
        .O(\NLW_icmp_ln899_10_reg_3893_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({S[2:1],\icmp_ln899_10_reg_3893[0]_i_9_n_1 ,S[0]}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_10_reg_3893_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_10_reg_3893_reg[0]_i_2_n_1 ,\icmp_ln899_10_reg_3893_reg[0]_i_2_n_2 ,\icmp_ln899_10_reg_3893_reg[0]_i_2_n_3 ,\icmp_ln899_10_reg_3893_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_10_reg_3893[0]_i_11_n_1 ,\icmp_ln899_10_reg_3893_reg[0] ,\icmp_ln899_10_reg_3893[0]_i_13_n_1 ,\icmp_ln899_10_reg_3893[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_10_reg_3893_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_10_reg_3893[0]_i_15_n_1 ,\icmp_ln899_10_reg_3893_reg[0]_0 ,\icmp_ln899_10_reg_3893[0]_i_17_n_1 ,\icmp_ln899_10_reg_3893[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h1EF5)) 
    \q0[0]_i_1__14 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[0]_2 ),
        .O(\q0[0]_i_1__14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h1E77)) 
    \q0[10]_i_1__20 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[10]_0 ),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[0]_2 ),
        .O(\q0[10]_i_1__20_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h2006)) 
    \q0[2]_i_1__7 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[2]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \q0[6]_i_1__7 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_2 ),
        .O(\q0[6]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hF9FF)) 
    \q0[7]_i_1__23 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[7]_i_1__23_n_1 ));
  LUT4 #(
    .INIT(16'h361F)) 
    \q0[9]_i_1__0 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[9]_2 ),
        .O(\q0[9]_i_1__0_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__14_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__20_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__23_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__0_n_1 ),
        .Q(\q0_reg[9]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6
   (D,
    CO,
    \q0_reg[2] ,
    \q0_reg[2]_0 ,
    Q,
    \q0_reg[12] ,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[3] ,
    \q0_reg[5] ,
    \q0_reg[12]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[11] ,
    \q0_reg[5]_1 ,
    nf_assign_fu_262,
    \icmp_ln899_11_reg_3898_reg[0] ,
    \icmp_ln899_11_reg_3898_reg[0]_0 ,
    \icmp_ln899_11_reg_3898_reg[0]_1 ,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_11_reg_3898_reg[0]_2 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[10] ,
    \q0_reg[3]_0 );
  output [0:0]D;
  output [0:0]CO;
  output [0:0]\q0_reg[2] ;
  output [0:0]\q0_reg[2]_0 ;
  output [1:0]Q;
  input \q0_reg[12] ;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[3] ;
  input \q0_reg[5] ;
  input \q0_reg[12]_0 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[11] ;
  input \q0_reg[5]_1 ;
  input [3:0]nf_assign_fu_262;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0] ;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0]_0 ;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0]_1 ;
  input [7:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_11_reg_3898_reg[0]_2 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[10] ;
  input \q0_reg[3]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]Q;
  wire [7:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0] ;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0]_0 ;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0]_1 ;
  wire \icmp_ln899_11_reg_3898_reg[0]_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[10] ;
  wire \q0_reg[11] ;
  wire \q0_reg[12] ;
  wire \q0_reg[12]_0 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[2]_0 ;
  wire \q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[5] ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom_U
       (.CO(CO),
        .D(D),
        .Q(Q),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_11_reg_3898_reg[0] (\icmp_ln899_11_reg_3898_reg[0] ),
        .\icmp_ln899_11_reg_3898_reg[0]_0 (\icmp_ln899_11_reg_3898_reg[0]_0 ),
        .\icmp_ln899_11_reg_3898_reg[0]_1 (\icmp_ln899_11_reg_3898_reg[0]_1 ),
        .\icmp_ln899_11_reg_3898_reg[0]_2 (\icmp_ln899_11_reg_3898_reg[0]_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[12]_1 (\q0_reg[12]_0 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[5]_1 (\q0_reg[5]_0 ),
        .\q0_reg[5]_2 (\q0_reg[5]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actmb6_rom
   (D,
    CO,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    Q,
    \q0_reg[12]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[3]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[12]_1 ,
    \q0_reg[5]_1 ,
    \q0_reg[11]_0 ,
    \q0_reg[5]_2 ,
    nf_assign_fu_262,
    \icmp_ln899_11_reg_3898_reg[0] ,
    \icmp_ln899_11_reg_3898_reg[0]_0 ,
    \icmp_ln899_11_reg_3898_reg[0]_1 ,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_11_reg_3898_reg[0]_2 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[10]_0 ,
    \q0_reg[3]_1 );
  output [0:0]D;
  output [0:0]CO;
  output [0:0]\q0_reg[2]_0 ;
  output [0:0]\q0_reg[2]_1 ;
  output [1:0]Q;
  input \q0_reg[12]_0 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[12]_1 ;
  input \q0_reg[5]_1 ;
  input \q0_reg[11]_0 ;
  input \q0_reg[5]_2 ;
  input [3:0]nf_assign_fu_262;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0] ;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0]_0 ;
  input [0:0]\icmp_ln899_11_reg_3898_reg[0]_1 ;
  input [7:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_11_reg_3898_reg[0]_2 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[10]_0 ;
  input \q0_reg[3]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]Q;
  wire [7:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_11_reg_3898[0]_i_10_n_1 ;
  wire \icmp_ln899_11_reg_3898[0]_i_4_n_1 ;
  wire \icmp_ln899_11_reg_3898[0]_i_5_n_1 ;
  wire \icmp_ln899_11_reg_3898[0]_i_6_n_1 ;
  wire \icmp_ln899_11_reg_3898[0]_i_8_n_1 ;
  wire \icmp_ln899_11_reg_3898[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0] ;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0]_0 ;
  wire [0:0]\icmp_ln899_11_reg_3898_reg[0]_1 ;
  wire \icmp_ln899_11_reg_3898_reg[0]_2 ;
  wire \icmp_ln899_11_reg_3898_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_11_reg_3898_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_11_reg_3898_reg[0]_i_1_n_4 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[10]_i_1__13_n_1 ;
  wire \q0[11]_i_1__5_n_1 ;
  wire \q0[12]_i_1__0_n_1 ;
  wire \q0[2]_i_1__9_n_1 ;
  wire \q0[5]_i_1__3_n_1 ;
  wire \q0[7]_i_1__34_n_1 ;
  wire \q0[8]_i_1__29_n_1 ;
  wire \q0[9]_i_1__19_n_1 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[12]_1 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[2]_1 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_11_reg_3898_reg[0]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_3898[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\icmp_ln899_11_reg_3898[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_3898[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\q0_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_3898[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_3898[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\icmp_ln899_11_reg_3898_reg[0]_2 ),
        .O(\icmp_ln899_11_reg_3898[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_3898[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\icmp_ln899_11_reg_3898[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_3898[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\icmp_ln899_11_reg_3898[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_3898[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\icmp_ln899_11_reg_3898_reg[0]_2 ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_11_reg_3898[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_3898[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\icmp_ln899_11_reg_3898[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_11_reg_3898_reg[0]_i_1 
       (.CI(\icmp_ln899_11_reg_3898_reg[0] ),
        .CO({CO,\icmp_ln899_11_reg_3898_reg[0]_i_1_n_2 ,\icmp_ln899_11_reg_3898_reg[0]_i_1_n_3 ,\icmp_ln899_11_reg_3898_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_11_reg_3898_reg[0]_0 ,\icmp_ln899_11_reg_3898[0]_i_4_n_1 ,\icmp_ln899_11_reg_3898[0]_i_5_n_1 ,\icmp_ln899_11_reg_3898[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_11_reg_3898_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_11_reg_3898_reg[0]_1 ,\icmp_ln899_11_reg_3898[0]_i_8_n_1 ,\icmp_ln899_11_reg_3898[0]_i_9_n_1 ,\icmp_ln899_11_reg_3898[0]_i_10_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \q0[10]_i_1__13 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[5]_1 ),
        .O(\q0[10]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hE67D)) 
    \q0[11]_i_1__5 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[11]_0 ),
        .I2(\q0_reg[3]_0 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[11]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h87DF)) 
    \q0[12]_i_1__0 
       (.I0(\q0_reg[5]_0 ),
        .I1(\q0_reg[12]_1 ),
        .I2(\q0_reg[5]_1 ),
        .I3(\q0_reg[12]_0 ),
        .O(\q0[12]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \q0[2]_i_1__9 
       (.I0(\q0_reg[12]_0 ),
        .I1(\q0_reg[12]_1 ),
        .I2(\q0_reg[3]_0 ),
        .I3(\q0_reg[5]_1 ),
        .O(\q0[2]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hC004)) 
    \q0[4]_i_1__12 
       (.I0(\q0_reg[12]_1 ),
        .I1(\q0_reg[5]_1 ),
        .I2(\q0_reg[3]_0 ),
        .I3(\q0_reg[12]_0 ),
        .O(D));
  LUT4 #(
    .INIT(16'hD406)) 
    \q0[5]_i_1__3 
       (.I0(\q0_reg[5]_2 ),
        .I1(\q0_reg[5]_1 ),
        .I2(\q0_reg[5]_0 ),
        .I3(\q0_reg[11]_0 ),
        .O(\q0[5]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7DF3)) 
    \q0[7]_i_1__34 
       (.I0(\q0_reg[12]_0 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[3]_0 ),
        .O(\q0[7]_i_1__34_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hF280)) 
    \q0[8]_i_1__29 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[8]_i_1__29_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hDB3D)) 
    \q0[9]_i_1__19 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[9]_i_1__19_n_1 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(\q0_reg[10]_0 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__5_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__0_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__9_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDSE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg_n_1_[3] ),
        .S(\q0_reg[3]_1 ));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__3_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__34_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__29_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__19_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg
   (\q0_reg[14] ,
    \nf_assign_fu_262_reg[0]_rep ,
    CO,
    \q0_reg[11] ,
    \q0_reg[11]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[14]_0 ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[3] ,
    Q,
    \q0_reg[3]_0 ,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[7]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \icmp_ln899_12_reg_3903_reg[0] ,
    \icmp_ln899_12_reg_3903_reg[0]_0 ,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_11_reg_3898_reg[0]_i_2 ,
    \icmp_ln899_12_reg_3903_reg[0]_1 ,
    \q0_reg[8] );
  output \q0_reg[14] ;
  output \nf_assign_fu_262_reg[0]_rep ;
  output [0:0]CO;
  output [0:0]\q0_reg[11] ;
  output [0:0]\q0_reg[11]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[14]_0 ;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input \q0_reg[3] ;
  input [0:0]Q;
  input \q0_reg[3]_0 ;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[14]_1 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[14]_2 ;
  input \q0_reg[14]_3 ;
  input [0:0]\icmp_ln899_12_reg_3903_reg[0] ;
  input [0:0]\icmp_ln899_12_reg_3903_reg[0]_0 ;
  input [13:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  input \icmp_ln899_12_reg_3903_reg[0]_1 ;
  input \q0_reg[8] ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [13:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_12_reg_3903_reg[0] ;
  wire [0:0]\icmp_ln899_12_reg_3903_reg[0]_0 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_1 ;
  wire \nf_assign_fu_262_reg[0]_rep ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire [0:0]\q0_reg[11] ;
  wire [0:0]\q0_reg[11]_0 ;
  wire \q0_reg[14] ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[14]_1 ;
  wire \q0_reg[14]_2 ;
  wire \q0_reg[14]_3 ;
  wire \q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[8] ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom_U
       (.CO(CO),
        .Q(Q),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_11_reg_3898_reg[0]_i_2 (\icmp_ln899_11_reg_3898_reg[0]_i_2 ),
        .\icmp_ln899_12_reg_3903_reg[0] (\icmp_ln899_12_reg_3903_reg[0] ),
        .\icmp_ln899_12_reg_3903_reg[0]_0 (\icmp_ln899_12_reg_3903_reg[0]_0 ),
        .\icmp_ln899_12_reg_3903_reg[0]_1 (\icmp_ln899_12_reg_3903_reg[0]_1 ),
        .\nf_assign_fu_262_reg[0]_rep (\nf_assign_fu_262_reg[0]_rep ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[14]_2 (\q0_reg[14]_1 ),
        .\q0_reg[14]_3 (\q0_reg[14]_2 ),
        .\q0_reg[14]_4 (\q0_reg[14]_3 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actncg_rom
   (\q0_reg[14]_0 ,
    \nf_assign_fu_262_reg[0]_rep ,
    CO,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[14]_1 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[3]_0 ,
    Q,
    \q0_reg[3]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[7]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \icmp_ln899_12_reg_3903_reg[0] ,
    \icmp_ln899_12_reg_3903_reg[0]_0 ,
    accu_0_0_V_fu_1945_p2,
    \icmp_ln899_11_reg_3898_reg[0]_i_2 ,
    \icmp_ln899_12_reg_3903_reg[0]_1 ,
    \q0_reg[8]_0 );
  output \q0_reg[14]_0 ;
  output \nf_assign_fu_262_reg[0]_rep ;
  output [0:0]CO;
  output [0:0]\q0_reg[11]_0 ;
  output [0:0]\q0_reg[11]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[14]_1 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[3]_0 ;
  input [0:0]Q;
  input \q0_reg[3]_1 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[14]_2 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[14]_3 ;
  input \q0_reg[14]_4 ;
  input [0:0]\icmp_ln899_12_reg_3903_reg[0] ;
  input [0:0]\icmp_ln899_12_reg_3903_reg[0]_0 ;
  input [13:0]accu_0_0_V_fu_1945_p2;
  input \icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  input \icmp_ln899_12_reg_3903_reg[0]_1 ;
  input \q0_reg[8]_0 ;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [13:0]accu_0_0_V_fu_1945_p2;
  wire ap_clk;
  wire \icmp_ln899_11_reg_3898_reg[0]_i_2 ;
  wire \icmp_ln899_12_reg_3903[0]_i_10_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_11_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_13_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_14_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_15_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_17_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_18_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_3_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_4_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_5_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_6_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_7_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_8_n_1 ;
  wire \icmp_ln899_12_reg_3903[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_12_reg_3903_reg[0] ;
  wire [0:0]\icmp_ln899_12_reg_3903_reg[0]_0 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_1 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_12_reg_3903_reg[0]_i_2_n_4 ;
  wire \nf_assign_fu_262_reg[0]_rep ;
  wire \q0[0]_i_1_n_1 ;
  wire \q0[10]_i_1__15_n_1 ;
  wire \q0[11]_i_1__8_n_1 ;
  wire \q0[12]_i_1__13_n_1 ;
  wire \q0[13]_i_1__13_n_1 ;
  wire \q0[14]_i_1__9_n_1 ;
  wire \q0[1]_i_1__9_n_1 ;
  wire \q0[2]_i_1__11_n_1 ;
  wire \q0[6]_i_1__5_n_1 ;
  wire \q0[6]_i_3__0_n_1 ;
  wire \q0[7]_i_1__18_n_1 ;
  wire \q0[8]_i_2_n_1 ;
  wire \q0[9]_i_1__14_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [0:0]\q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[14]_1 ;
  wire \q0_reg[14]_2 ;
  wire \q0_reg[14]_3 ;
  wire \q0_reg[14]_4 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[13] ;
  wire \q0_reg_n_1_[1] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_12_reg_3903_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_12_reg_3903_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_11_reg_3898[0]_i_14 
       (.I0(\q0_reg_n_1_[11] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\icmp_ln899_11_reg_3898_reg[0]_i_2 ),
        .O(\q0_reg[11]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_11_reg_3898[0]_i_18 
       (.I0(\q0_reg_n_1_[11] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\icmp_ln899_11_reg_3898_reg[0]_i_2 ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\q0_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_3903[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_12_reg_3903[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_3903[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\icmp_ln899_12_reg_3903[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_3903[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\icmp_ln899_12_reg_3903[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_3903[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\icmp_ln899_12_reg_3903[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_3903[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\icmp_ln899_12_reg_3903[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_3903[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\icmp_ln899_12_reg_3903[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_3903[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_12_reg_3903[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_3903[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(\icmp_ln899_12_reg_3903_reg[0]_1 ),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\icmp_ln899_12_reg_3903[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_3903[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\q0_reg_n_1_[13] ),
        .O(\icmp_ln899_12_reg_3903[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_3903[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\icmp_ln899_12_reg_3903[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_12_reg_3903[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\icmp_ln899_12_reg_3903[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_3903[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(\icmp_ln899_12_reg_3903_reg[0]_1 ),
        .O(\icmp_ln899_12_reg_3903[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_3903[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\q0_reg_n_1_[13] ),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\icmp_ln899_12_reg_3903[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_12_reg_3903[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\icmp_ln899_12_reg_3903[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_12_reg_3903_reg[0]_i_1 
       (.CI(\icmp_ln899_12_reg_3903_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_12_reg_3903_reg[0]_i_1_n_2 ,\icmp_ln899_12_reg_3903_reg[0]_i_1_n_3 ,\icmp_ln899_12_reg_3903_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_12_reg_3903[0]_i_3_n_1 ,\icmp_ln899_12_reg_3903[0]_i_4_n_1 ,\icmp_ln899_12_reg_3903[0]_i_5_n_1 ,\icmp_ln899_12_reg_3903[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_12_reg_3903_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_12_reg_3903[0]_i_7_n_1 ,\icmp_ln899_12_reg_3903[0]_i_8_n_1 ,\icmp_ln899_12_reg_3903[0]_i_9_n_1 ,\icmp_ln899_12_reg_3903[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_12_reg_3903_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_12_reg_3903_reg[0]_i_2_n_1 ,\icmp_ln899_12_reg_3903_reg[0]_i_2_n_2 ,\icmp_ln899_12_reg_3903_reg[0]_i_2_n_3 ,\icmp_ln899_12_reg_3903_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_12_reg_3903[0]_i_11_n_1 ,\icmp_ln899_12_reg_3903_reg[0] ,\icmp_ln899_12_reg_3903[0]_i_13_n_1 ,\icmp_ln899_12_reg_3903[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_12_reg_3903_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_12_reg_3903[0]_i_15_n_1 ,\icmp_ln899_12_reg_3903_reg[0]_0 ,\icmp_ln899_12_reg_3903[0]_i_17_n_1 ,\icmp_ln899_12_reg_3903[0]_i_18_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hBD75)) 
    \q0[0]_i_1 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[14]_2 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hDB7D)) 
    \q0[10]_i_1__15 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_2 ),
        .I2(\q0_reg[14]_2 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[10]_i_1__15_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h1FF3)) 
    \q0[11]_i_1__8 
       (.I0(\q0_reg[7]_2 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[14]_2 ),
        .O(\q0[11]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h15F7)) 
    \q0[12]_i_1__13 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_2 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[14]_2 ),
        .O(\q0[12]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h52A4)) 
    \q0[13]_i_1__13 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[14]_2 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[13]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hFDFB)) 
    \q0[14]_i_1__9 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[14]_3 ),
        .I2(\q0_reg[14]_2 ),
        .I3(\q0_reg[14]_4 ),
        .O(\q0[14]_i_1__9_n_1 ));
  LUT4 #(
    .INIT(16'h0450)) 
    \q0[1]_i_1__9 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[14]_2 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[1]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hC440)) 
    \q0[2]_i_1__11 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[14]_2 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[2]_i_1__11_n_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \q0[6]_i_1__15 
       (.I0(\q0[6]_i_3__0_n_1 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[3]_0 ),
        .I4(Q),
        .I5(\q0_reg[3]_1 ),
        .O(\nf_assign_fu_262_reg[0]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8410)) 
    \q0[6]_i_1__5 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[14]_2 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[6]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[6]_i_3__0 
       (.I0(\q0_reg[7]_2 ),
        .I1(\q0_reg[14]_2 ),
        .O(\q0[6]_i_3__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \q0[7]_i_1__18 
       (.I0(\q0_reg[14]_2 ),
        .I1(\q0_reg[7]_2 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[7]_i_1__18_n_1 ));
  LUT4 #(
    .INIT(16'h0C40)) 
    \q0[8]_i_2 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[14]_2 ),
        .O(\q0[8]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1BE7)) 
    \q0[9]_i_1__14 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_2 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[14]_2 ),
        .O(\q0[9]_i_1__14_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__15_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__8_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__9_n_1 ),
        .Q(\q0_reg[14]_0 ),
        .R(\q0_reg[14]_1 ));
  FDSE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__9_n_1 ),
        .Q(\q0_reg_n_1_[1] ),
        .S(\nf_assign_fu_262_reg[0]_rep ));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__11_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDSE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__11_n_1 ),
        .Q(\q0_reg_n_1_[3] ),
        .S(\nf_assign_fu_262_reg[0]_rep ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__5_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__18_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDSE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_2_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .S(\q0_reg[8]_0 ));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__14_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq
   (CO,
    S,
    DI,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[9] ,
    \q0_reg[13] ,
    \q0_reg[7] ,
    \q0_reg[9]_0 ,
    \q0_reg[6] ,
    \q0_reg[7]_0 ,
    nf_assign_fu_262,
    \q0_reg[11] ,
    \q0_reg[10] ,
    \icmp_ln899_13_reg_3908_reg[0] ,
    \icmp_ln899_13_reg_3908_reg[0]_0 ,
    accu_0_0_V_fu_1945_p2,
    accu_0_1_V_fu_1963_p2,
    Q,
    \q0_reg[11]_0 ,
    \q0_reg[8] ,
    \q0_reg[5] );
  output [0:0]CO;
  output [0:0]S;
  output [0:0]DI;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[9] ;
  input \q0_reg[13] ;
  input \q0_reg[7] ;
  input \q0_reg[9]_0 ;
  input \q0_reg[6] ;
  input \q0_reg[7]_0 ;
  input [0:0]nf_assign_fu_262;
  input \q0_reg[11] ;
  input \q0_reg[10] ;
  input [0:0]\icmp_ln899_13_reg_3908_reg[0] ;
  input [0:0]\icmp_ln899_13_reg_3908_reg[0]_0 ;
  input [13:0]accu_0_0_V_fu_1945_p2;
  input [1:0]accu_0_1_V_fu_1963_p2;
  input [0:0]Q;
  input \q0_reg[11]_0 ;
  input \q0_reg[8] ;
  input \q0_reg[5] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [13:0]accu_0_0_V_fu_1945_p2;
  wire [1:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire [0:0]\icmp_ln899_13_reg_3908_reg[0] ;
  wire [0:0]\icmp_ln899_13_reg_3908_reg[0]_0 ;
  wire [0:0]nf_assign_fu_262;
  wire \q0_reg[10] ;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[13] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[8] ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom_U
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_0_V_fu_1945_p2(accu_0_0_V_fu_1945_p2),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_13_reg_3908_reg[0] (\icmp_ln899_13_reg_3908_reg[0] ),
        .\icmp_ln899_13_reg_3908_reg[0]_0 (\icmp_ln899_13_reg_3908_reg[0]_0 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actocq_rom
   (CO,
    S,
    DI,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[9]_0 ,
    \q0_reg[13]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_1 ,
    nf_assign_fu_262,
    \q0_reg[11]_0 ,
    \q0_reg[10]_0 ,
    \icmp_ln899_13_reg_3908_reg[0] ,
    \icmp_ln899_13_reg_3908_reg[0]_0 ,
    accu_0_0_V_fu_1945_p2,
    accu_0_1_V_fu_1963_p2,
    Q,
    \q0_reg[11]_1 ,
    \q0_reg[8]_0 ,
    \q0_reg[5]_0 );
  output [0:0]CO;
  output [0:0]S;
  output [0:0]DI;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[9]_0 ;
  input \q0_reg[13]_0 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[7]_1 ;
  input [0:0]nf_assign_fu_262;
  input \q0_reg[11]_0 ;
  input \q0_reg[10]_0 ;
  input [0:0]\icmp_ln899_13_reg_3908_reg[0] ;
  input [0:0]\icmp_ln899_13_reg_3908_reg[0]_0 ;
  input [13:0]accu_0_0_V_fu_1945_p2;
  input [1:0]accu_0_1_V_fu_1963_p2;
  input [0:0]Q;
  input \q0_reg[11]_1 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[5]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [13:0]accu_0_0_V_fu_1945_p2;
  wire [1:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_13_reg_3908[0]_i_10_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_11_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_12_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_13_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_14_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_15_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_16_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_17_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_18_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_4_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_5_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_6_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_8_n_1 ;
  wire \icmp_ln899_13_reg_3908[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_13_reg_3908_reg[0] ;
  wire [0:0]\icmp_ln899_13_reg_3908_reg[0]_0 ;
  wire \icmp_ln899_13_reg_3908_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_13_reg_3908_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_13_reg_3908_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_13_reg_3908_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_13_reg_3908_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_13_reg_3908_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_13_reg_3908_reg[0]_i_2_n_4 ;
  wire [0:0]nf_assign_fu_262;
  wire [13:0]p_0_out;
  wire \q0[11]_i_1__14_n_1 ;
  wire \q0[4]_i_1__7_n_1 ;
  wire \q0[8]_i_1__2_n_1 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[13]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[13] ;
  wire \q0_reg_n_1_[1] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[5] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_13_reg_3908_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_13_reg_3908_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_3908[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_0_V_fu_1945_p2[9]),
        .O(\icmp_ln899_13_reg_3908[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_3908[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(accu_0_0_V_fu_1945_p2[7]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\icmp_ln899_13_reg_3908[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_3908[0]_i_12 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(accu_0_0_V_fu_1945_p2[5]),
        .I3(\q0_reg_n_1_[5] ),
        .O(\icmp_ln899_13_reg_3908[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_3908[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(accu_0_0_V_fu_1945_p2[3]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\icmp_ln899_13_reg_3908[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_3908[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(accu_0_0_V_fu_1945_p2[1]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\icmp_ln899_13_reg_3908[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_3908[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_0_V_fu_1945_p2[6]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_0_V_fu_1945_p2[7]),
        .O(\icmp_ln899_13_reg_3908[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_3908[0]_i_16 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_0_V_fu_1945_p2[4]),
        .I2(\q0_reg_n_1_[5] ),
        .I3(accu_0_0_V_fu_1945_p2[5]),
        .O(\icmp_ln899_13_reg_3908[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_3908[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_0_V_fu_1945_p2[2]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_0_V_fu_1945_p2[3]),
        .O(\icmp_ln899_13_reg_3908[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_3908[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_0_V_fu_1945_p2[0]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_0_V_fu_1945_p2[1]),
        .O(\icmp_ln899_13_reg_3908[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_3908[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(accu_0_0_V_fu_1945_p2[13]),
        .I3(\q0_reg_n_1_[13] ),
        .O(\icmp_ln899_13_reg_3908[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_3908[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(accu_0_0_V_fu_1945_p2[11]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\icmp_ln899_13_reg_3908[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_13_reg_3908[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_0_V_fu_1945_p2[8]),
        .I2(accu_0_0_V_fu_1945_p2[9]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\icmp_ln899_13_reg_3908[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_3908[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_0_V_fu_1945_p2[12]),
        .I2(\q0_reg_n_1_[13] ),
        .I3(accu_0_0_V_fu_1945_p2[13]),
        .O(\icmp_ln899_13_reg_3908[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_13_reg_3908[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_0_V_fu_1945_p2[10]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_0_V_fu_1945_p2[11]),
        .O(\icmp_ln899_13_reg_3908[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_13_reg_3908_reg[0]_i_1 
       (.CI(\icmp_ln899_13_reg_3908_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_13_reg_3908_reg[0]_i_1_n_2 ,\icmp_ln899_13_reg_3908_reg[0]_i_1_n_3 ,\icmp_ln899_13_reg_3908_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_13_reg_3908_reg[0] ,\icmp_ln899_13_reg_3908[0]_i_4_n_1 ,\icmp_ln899_13_reg_3908[0]_i_5_n_1 ,\icmp_ln899_13_reg_3908[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_13_reg_3908_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_13_reg_3908_reg[0]_0 ,\icmp_ln899_13_reg_3908[0]_i_8_n_1 ,\icmp_ln899_13_reg_3908[0]_i_9_n_1 ,\icmp_ln899_13_reg_3908[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_13_reg_3908_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_13_reg_3908_reg[0]_i_2_n_1 ,\icmp_ln899_13_reg_3908_reg[0]_i_2_n_2 ,\icmp_ln899_13_reg_3908_reg[0]_i_2_n_3 ,\icmp_ln899_13_reg_3908_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_13_reg_3908[0]_i_11_n_1 ,\icmp_ln899_13_reg_3908[0]_i_12_n_1 ,\icmp_ln899_13_reg_3908[0]_i_13_n_1 ,\icmp_ln899_13_reg_3908[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_13_reg_3908_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_13_reg_3908[0]_i_15_n_1 ,\icmp_ln899_13_reg_3908[0]_i_16_n_1 ,\icmp_ln899_13_reg_3908[0]_i_17_n_1 ,\icmp_ln899_13_reg_3908[0]_i_18_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h5C77)) 
    \q0[0]_i_1__5 
       (.I0(\q0_reg[13]_0 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\q0_reg[7]_1 ),
        .O(p_0_out[0]));
  LUT4 #(
    .INIT(16'h5573)) 
    \q0[10]_i_1__21 
       (.I0(\q0_reg[10]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\q0_reg[7]_0 ),
        .O(p_0_out[10]));
  LUT3 #(
    .INIT(8'hF7)) 
    \q0[11]_i_1__14 
       (.I0(\q0_reg[11]_0 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[6]_0 ),
        .O(\q0[11]_i_1__14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h57B7)) 
    \q0[12]_i_1__15 
       (.I0(\q0_reg[13]_0 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[6]_0 ),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h6218)) 
    \q0[13]_i_1__12 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\q0_reg[13]_0 ),
        .O(p_0_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8204)) 
    \q0[1]_i_1__7 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\q0_reg[13]_0 ),
        .I3(\q0_reg[7]_0 ),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \q0[2]_i_1__14 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\q0_reg[7]_1 ),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h1046)) 
    \q0[3]_i_1__7 
       (.I0(\q0_reg[6]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[13]_0 ),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \q0[4]_i_1__7 
       (.I0(\q0_reg[13]_0 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[9]_0 ),
        .O(\q0[4]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8518)) 
    \q0[6]_i_1__2 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[13]_0 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\q0_reg[7]_1 ),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h2FBF)) 
    \q0[7]_i_1__21 
       (.I0(nf_assign_fu_262),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[13]_0 ),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0C80)) 
    \q0[8]_i_1__2 
       (.I0(\q0_reg[9]_0 ),
        .I1(\q0_reg[13]_0 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[9]_1 ),
        .O(\q0[8]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h87B9)) 
    \q0[9]_i_1__16 
       (.I0(\q0_reg[9]_0 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[13]_0 ),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[0]),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[10]),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__14_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(\q0_reg[11]_1 ));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[12]),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[13]),
        .Q(\q0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[1]),
        .Q(\q0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[2]),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[3]),
        .Q(\q0_reg_n_1_[3] ),
        .R(1'b0));
  FDSE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[4]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[4] ),
        .S(\q0_reg[8]_0 ));
  FDSE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[4]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[5] ),
        .S(\q0_reg[5]_0 ));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[6]),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[7]),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDSE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__2_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .S(\q0_reg[8]_0 ));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(p_0_out[9]),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_22_reg_3953[0]_i_12 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(Q),
        .O(DI));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_22_reg_3953[0]_i_16 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(Q),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(S));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA
   (CO,
    \q0_reg[9] ,
    \q0_reg[9]_0 ,
    S,
    DI,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    nf_assign_fu_262,
    \q0_reg[14] ,
    \q0_reg[0] ,
    \q0_reg[14]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[3] ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_16_reg_3923_reg[0] ,
    \icmp_ln899_14_reg_3913_reg[0]_i_2 ,
    \icmp_ln899_14_reg_3913_reg[0]_i_2_0 ,
    \icmp_ln899_14_reg_3913_reg[0] ,
    \icmp_ln899_14_reg_3913_reg[0]_0 ,
    Q,
    D,
    \q0_reg[3]_0 );
  output [0:0]CO;
  output [0:0]\q0_reg[9] ;
  output [0:0]\q0_reg[9]_0 ;
  output [0:0]S;
  output [0:0]DI;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[14] ;
  input \q0_reg[0] ;
  input \q0_reg[14]_0 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[3] ;
  input [15:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_16_reg_3923_reg[0] ;
  input \icmp_ln899_14_reg_3913_reg[0]_i_2 ;
  input \icmp_ln899_14_reg_3913_reg[0]_i_2_0 ;
  input \icmp_ln899_14_reg_3913_reg[0] ;
  input \icmp_ln899_14_reg_3913_reg[0]_0 ;
  input [0:0]Q;
  input [0:0]D;
  input \q0_reg[3]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_14_reg_3913_reg[0] ;
  wire \icmp_ln899_14_reg_3913_reg[0]_0 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_2 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_2_0 ;
  wire \icmp_ln899_16_reg_3923_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[14] ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire [0:0]\q0_reg[9] ;
  wire [0:0]\q0_reg[9]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_14_reg_3913_reg[0] (\icmp_ln899_14_reg_3913_reg[0] ),
        .\icmp_ln899_14_reg_3913_reg[0]_0 (\icmp_ln899_14_reg_3913_reg[0]_0 ),
        .\icmp_ln899_14_reg_3913_reg[0]_i_2_0 (\icmp_ln899_14_reg_3913_reg[0]_i_2 ),
        .\icmp_ln899_14_reg_3913_reg[0]_i_2_1 (\icmp_ln899_14_reg_3913_reg[0]_i_2_0 ),
        .\icmp_ln899_16_reg_3923_reg[0] (\icmp_ln899_16_reg_3923_reg[0] ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActpcA_rom
   (CO,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    S,
    DI,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    nf_assign_fu_262,
    \q0_reg[14]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[0]_1 ,
    \q0_reg[3]_0 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_16_reg_3923_reg[0] ,
    \icmp_ln899_14_reg_3913_reg[0]_i_2_0 ,
    \icmp_ln899_14_reg_3913_reg[0]_i_2_1 ,
    \icmp_ln899_14_reg_3913_reg[0] ,
    \icmp_ln899_14_reg_3913_reg[0]_0 ,
    Q,
    D,
    \q0_reg[3]_1 );
  output [0:0]CO;
  output [0:0]\q0_reg[9]_0 ;
  output [0:0]\q0_reg[9]_1 ;
  output [0:0]S;
  output [0:0]DI;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[14]_0 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[14]_1 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[3]_0 ;
  input [15:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_16_reg_3923_reg[0] ;
  input \icmp_ln899_14_reg_3913_reg[0]_i_2_0 ;
  input \icmp_ln899_14_reg_3913_reg[0]_i_2_1 ;
  input \icmp_ln899_14_reg_3913_reg[0] ;
  input \icmp_ln899_14_reg_3913_reg[0]_0 ;
  input [0:0]Q;
  input [0:0]D;
  input \q0_reg[3]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_14_reg_3913[0]_i_10_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_11_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_12_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_13_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_14_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_15_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_16_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_17_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_18_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_3_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_4_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_5_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_6_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_7_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_8_n_1 ;
  wire \icmp_ln899_14_reg_3913[0]_i_9_n_1 ;
  wire \icmp_ln899_14_reg_3913_reg[0] ;
  wire \icmp_ln899_14_reg_3913_reg[0]_0 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_2_0 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_2_1 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_14_reg_3913_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_16_reg_3923_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[0]_i_1__11_n_1 ;
  wire \q0[10]_i_1__8_n_1 ;
  wire \q0[12]_i_1__11_n_1 ;
  wire \q0[13]_i_1__10_n_1 ;
  wire \q0[14]_i_1__8_n_1 ;
  wire \q0[2]_i_1__3_n_1 ;
  wire \q0[3]_i_1__13_n_1 ;
  wire \q0[7]_i_1__6_n_1 ;
  wire \q0[8]_i_1__17_n_1 ;
  wire \q0[9]_i_1__18_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[14]_1 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire [0:0]\q0_reg[9]_0 ;
  wire [0:0]\q0_reg[9]_1 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[13] ;
  wire \q0_reg_n_1_[14] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_14_reg_3913_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_14_reg_3913_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_3913[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_1_V_fu_1963_p2[9]),
        .O(\icmp_ln899_14_reg_3913[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_3913[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\icmp_ln899_14_reg_3913[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_3913[0]_i_12 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\icmp_ln899_14_reg_3913_reg[0]_i_2_1 ),
        .O(\icmp_ln899_14_reg_3913[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_3913[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\icmp_ln899_14_reg_3913[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_3913[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_14_reg_3913_reg[0]_i_2_0 ),
        .O(\icmp_ln899_14_reg_3913[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_3913[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\icmp_ln899_14_reg_3913[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_3913[0]_i_16 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\icmp_ln899_14_reg_3913_reg[0]_i_2_1 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\icmp_ln899_14_reg_3913[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_3913[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_14_reg_3913[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_3913[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_14_reg_3913_reg[0]_i_2_0 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\icmp_ln899_14_reg_3913[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_3913[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(\icmp_ln899_14_reg_3913_reg[0]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[15]),
        .O(\icmp_ln899_14_reg_3913[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_3913[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\q0_reg_n_1_[13] ),
        .O(\icmp_ln899_14_reg_3913[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_3913[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\icmp_ln899_14_reg_3913_reg[0] ),
        .O(\icmp_ln899_14_reg_3913[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_14_reg_3913[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(accu_0_1_V_fu_1963_p2[9]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\icmp_ln899_14_reg_3913[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_3913[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(accu_0_1_V_fu_1963_p2[15]),
        .I3(\icmp_ln899_14_reg_3913_reg[0]_0 ),
        .O(\icmp_ln899_14_reg_3913[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_3913[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\q0_reg_n_1_[13] ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\icmp_ln899_14_reg_3913[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_14_reg_3913[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\icmp_ln899_14_reg_3913_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\icmp_ln899_14_reg_3913[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_14_reg_3913_reg[0]_i_1 
       (.CI(\icmp_ln899_14_reg_3913_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_14_reg_3913_reg[0]_i_1_n_2 ,\icmp_ln899_14_reg_3913_reg[0]_i_1_n_3 ,\icmp_ln899_14_reg_3913_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_14_reg_3913[0]_i_3_n_1 ,\icmp_ln899_14_reg_3913[0]_i_4_n_1 ,\icmp_ln899_14_reg_3913[0]_i_5_n_1 ,\icmp_ln899_14_reg_3913[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_14_reg_3913_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_14_reg_3913[0]_i_7_n_1 ,\icmp_ln899_14_reg_3913[0]_i_8_n_1 ,\icmp_ln899_14_reg_3913[0]_i_9_n_1 ,\icmp_ln899_14_reg_3913[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_14_reg_3913_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_14_reg_3913_reg[0]_i_2_n_1 ,\icmp_ln899_14_reg_3913_reg[0]_i_2_n_2 ,\icmp_ln899_14_reg_3913_reg[0]_i_2_n_3 ,\icmp_ln899_14_reg_3913_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_14_reg_3913[0]_i_11_n_1 ,\icmp_ln899_14_reg_3913[0]_i_12_n_1 ,\icmp_ln899_14_reg_3913[0]_i_13_n_1 ,\icmp_ln899_14_reg_3913[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_14_reg_3913_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_14_reg_3913[0]_i_15_n_1 ,\icmp_ln899_14_reg_3913[0]_i_16_n_1 ,\icmp_ln899_14_reg_3913[0]_i_17_n_1 ,\icmp_ln899_14_reg_3913[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_3918[0]_i_13 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(Q),
        .O(DI));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_3918[0]_i_17 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(Q),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_3923[0]_i_4 
       (.I0(\q0_reg_n_1_[9] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\icmp_ln899_16_reg_3923_reg[0] ),
        .O(\q0_reg[9]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_3923[0]_i_8 
       (.I0(\q0_reg_n_1_[9] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\icmp_ln899_16_reg_3923_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\q0_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h9019)) 
    \q0[0]_i_1__11 
       (.I0(\q0_reg[0]_1 ),
        .I1(\q0_reg[14]_0 ),
        .I2(\q0_reg[14]_1 ),
        .I3(\q0_reg[0]_0 ),
        .O(\q0[0]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8473)) 
    \q0[10]_i_1__8 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[10]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h904D)) 
    \q0[12]_i_1__11 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[12]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h6FFE)) 
    \q0[13]_i_1__10 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[13]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h800D)) 
    \q0[14]_i_1__8 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[14]_1 ),
        .I2(\q0_reg[14]_0 ),
        .I3(\q0_reg[0]_1 ),
        .O(\q0[14]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \q0[2]_i_1__3 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[3]),
        .I2(\q0_reg[14]_0 ),
        .I3(\q0_reg[0]_0 ),
        .O(\q0[2]_i_1__3_n_1 ));
  LUT3 #(
    .INIT(8'h10)) 
    \q0[3]_i_1__13 
       (.I0(\q0_reg[3]_0 ),
        .I1(\q0_reg[14]_0 ),
        .I2(\q0_reg[0]_0 ),
        .O(\q0[3]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFE9D)) 
    \q0[7]_i_1__6 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[14]_0 ),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[7]_i_1__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7B9C)) 
    \q0[8]_i_1__17 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[8]_i_1__17_n_1 ));
  LUT4 #(
    .INIT(16'h900F)) 
    \q0[9]_i_1__18 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[9]_i_1__18_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__11_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__8_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__11_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__10_n_1 ),
        .Q(\q0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__8_n_1 ),
        .Q(\q0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__3_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDSE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[3] ),
        .S(\q0_reg[3]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__6_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__17_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__18_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK
   (\q0_reg[11] ,
    \q0_reg[4] ,
    D,
    CO,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    Q,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[4]_2 ,
    nf_assign_fu_262,
    \q0_reg[11]_2 ,
    \q0_reg[4]_3 ,
    \q0_reg[11]_3 ,
    \q0_reg[14] ,
    \q0_reg[5] ,
    \q0_reg[11]_4 ,
    \q0_reg[7] ,
    \q0_reg[11]_5 ,
    DI,
    S,
    \icmp_ln899_15_reg_3918_reg[0] ,
    \icmp_ln899_15_reg_3918_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_18_reg_3933_reg[0]_i_2 ,
    \icmp_ln899_15_reg_3918_reg[0]_1 ,
    \icmp_ln899_19_reg_3938_reg[0] );
  output \q0_reg[11] ;
  output \q0_reg[4] ;
  output [0:0]D;
  output [0:0]CO;
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[11]_0 ;
  output [0:0]\q0_reg[11]_1 ;
  output [1:0]Q;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[4]_2 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[11]_2 ;
  input \q0_reg[4]_3 ;
  input \q0_reg[11]_3 ;
  input \q0_reg[14] ;
  input \q0_reg[5] ;
  input \q0_reg[11]_4 ;
  input \q0_reg[7] ;
  input \q0_reg[11]_5 ;
  input [1:0]DI;
  input [1:0]S;
  input [1:0]\icmp_ln899_15_reg_3918_reg[0] ;
  input [1:0]\icmp_ln899_15_reg_3918_reg[0]_0 ;
  input [9:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_18_reg_3933_reg[0]_i_2 ;
  input \icmp_ln899_15_reg_3918_reg[0]_1 ;
  input \icmp_ln899_19_reg_3938_reg[0] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [9:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire [1:0]\icmp_ln899_15_reg_3918_reg[0] ;
  wire [1:0]\icmp_ln899_15_reg_3918_reg[0]_0 ;
  wire \icmp_ln899_15_reg_3918_reg[0]_1 ;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_2 ;
  wire \icmp_ln899_19_reg_3938_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[11] ;
  wire [0:0]\q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire \q0_reg[11]_4 ;
  wire \q0_reg[11]_5 ;
  wire \q0_reg[14] ;
  wire \q0_reg[4] ;
  wire [0:0]\q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire \q0_reg[4]_3 ;
  wire \q0_reg[5] ;
  wire \q0_reg[7] ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_15_reg_3918_reg[0] (\icmp_ln899_15_reg_3918_reg[0] ),
        .\icmp_ln899_15_reg_3918_reg[0]_0 (\icmp_ln899_15_reg_3918_reg[0]_0 ),
        .\icmp_ln899_15_reg_3918_reg[0]_1 (\icmp_ln899_15_reg_3918_reg[0]_1 ),
        .\icmp_ln899_18_reg_3933_reg[0]_i_2 (\icmp_ln899_18_reg_3933_reg[0]_i_2 ),
        .\icmp_ln899_19_reg_3938_reg[0] (\icmp_ln899_19_reg_3938_reg[0] ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[11]_3 (\q0_reg[11]_2 ),
        .\q0_reg[11]_4 (\q0_reg[11]_3 ),
        .\q0_reg[11]_5 (\q0_reg[11]_4 ),
        .\q0_reg[11]_6 (\q0_reg[11]_5 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[4]_2 (\q0_reg[4]_1 ),
        .\q0_reg[4]_3 (\q0_reg[4]_2 ),
        .\q0_reg[4]_4 (\q0_reg[4]_3 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActqcK_rom
   (\q0_reg[11]_0 ,
    \q0_reg[4]_0 ,
    D,
    CO,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    Q,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[4]_3 ,
    nf_assign_fu_262,
    \q0_reg[11]_3 ,
    \q0_reg[4]_4 ,
    \q0_reg[11]_4 ,
    \q0_reg[14]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[11]_5 ,
    \q0_reg[7]_0 ,
    \q0_reg[11]_6 ,
    DI,
    S,
    \icmp_ln899_15_reg_3918_reg[0] ,
    \icmp_ln899_15_reg_3918_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_18_reg_3933_reg[0]_i_2 ,
    \icmp_ln899_15_reg_3918_reg[0]_1 ,
    \icmp_ln899_19_reg_3938_reg[0] );
  output \q0_reg[11]_0 ;
  output \q0_reg[4]_0 ;
  output [0:0]D;
  output [0:0]CO;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[4]_2 ;
  output [0:0]\q0_reg[11]_1 ;
  output [0:0]\q0_reg[11]_2 ;
  output [1:0]Q;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[4]_3 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[11]_3 ;
  input \q0_reg[4]_4 ;
  input \q0_reg[11]_4 ;
  input \q0_reg[14]_0 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[11]_5 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[11]_6 ;
  input [1:0]DI;
  input [1:0]S;
  input [1:0]\icmp_ln899_15_reg_3918_reg[0] ;
  input [1:0]\icmp_ln899_15_reg_3918_reg[0]_0 ;
  input [9:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_18_reg_3933_reg[0]_i_2 ;
  input \icmp_ln899_15_reg_3918_reg[0]_1 ;
  input \icmp_ln899_19_reg_3938_reg[0] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [9:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_15_reg_3918[0]_i_10_n_1 ;
  wire \icmp_ln899_15_reg_3918[0]_i_11_n_1 ;
  wire \icmp_ln899_15_reg_3918[0]_i_12_n_1 ;
  wire \icmp_ln899_15_reg_3918[0]_i_15_n_1 ;
  wire \icmp_ln899_15_reg_3918[0]_i_16_n_1 ;
  wire \icmp_ln899_15_reg_3918[0]_i_3_n_1 ;
  wire \icmp_ln899_15_reg_3918[0]_i_6_n_1 ;
  wire \icmp_ln899_15_reg_3918[0]_i_7_n_1 ;
  wire [1:0]\icmp_ln899_15_reg_3918_reg[0] ;
  wire [1:0]\icmp_ln899_15_reg_3918_reg[0]_0 ;
  wire \icmp_ln899_15_reg_3918_reg[0]_1 ;
  wire \icmp_ln899_15_reg_3918_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_15_reg_3918_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_15_reg_3918_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_15_reg_3918_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_15_reg_3918_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_15_reg_3918_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_15_reg_3918_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_2 ;
  wire \icmp_ln899_19_reg_3938_reg[0] ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[11]_i_1__11_n_1 ;
  wire \q0[13]_i_1__0_n_1 ;
  wire \q0[14]_i_1__3_n_1 ;
  wire \q0[3]_i_1__4_n_1 ;
  wire \q0[5]_i_1__1_n_1 ;
  wire \q0[6]_i_1__0_n_1 ;
  wire \q0[7]_i_1__26_n_1 ;
  wire \q0[8]_i_1__1_n_1 ;
  wire \q0[9]_i_1__5_n_1 ;
  wire \q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire [0:0]\q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire \q0_reg[11]_4 ;
  wire \q0_reg[11]_5 ;
  wire \q0_reg[11]_6 ;
  wire \q0_reg[14]_0 ;
  wire \q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire [0:0]\q0_reg[4]_2 ;
  wire \q0_reg[4]_3 ;
  wire \q0_reg[4]_4 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_1_[14] ;
  wire \q0_reg_n_1_[5] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_15_reg_3918_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_15_reg_3918_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_3918[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\icmp_ln899_15_reg_3918[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_3918[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\icmp_ln899_15_reg_3918[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_3918[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\q0_reg_n_1_[5] ),
        .O(\icmp_ln899_15_reg_3918[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_3918[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_15_reg_3918[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_3918[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\q0_reg_n_1_[5] ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\icmp_ln899_15_reg_3918[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_3918[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(\icmp_ln899_15_reg_3918_reg[0]_1 ),
        .I3(accu_0_1_V_fu_1963_p2[9]),
        .O(\icmp_ln899_15_reg_3918[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_3918[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\icmp_ln899_15_reg_3918[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_3918[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(accu_0_1_V_fu_1963_p2[9]),
        .I3(\icmp_ln899_15_reg_3918_reg[0]_1 ),
        .O(\icmp_ln899_15_reg_3918[0]_i_7_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_15_reg_3918_reg[0]_i_1 
       (.CI(\icmp_ln899_15_reg_3918_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_15_reg_3918_reg[0]_i_1_n_2 ,\icmp_ln899_15_reg_3918_reg[0]_i_1_n_3 ,\icmp_ln899_15_reg_3918_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_15_reg_3918[0]_i_3_n_1 ,\icmp_ln899_15_reg_3918_reg[0] ,\icmp_ln899_15_reg_3918[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_15_reg_3918_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_15_reg_3918[0]_i_7_n_1 ,\icmp_ln899_15_reg_3918_reg[0]_0 ,\icmp_ln899_15_reg_3918[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_15_reg_3918_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_15_reg_3918_reg[0]_i_2_n_1 ,\icmp_ln899_15_reg_3918_reg[0]_i_2_n_2 ,\icmp_ln899_15_reg_3918_reg[0]_i_2_n_3 ,\icmp_ln899_15_reg_3918_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_15_reg_3918[0]_i_11_n_1 ,\icmp_ln899_15_reg_3918[0]_i_12_n_1 ,DI}),
        .O(\NLW_icmp_ln899_15_reg_3918_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_15_reg_3918[0]_i_15_n_1 ,\icmp_ln899_15_reg_3918[0]_i_16_n_1 ,S}));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_3933[0]_i_12 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_18_reg_3933_reg[0]_i_2 ),
        .O(\q0_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_3933[0]_i_16 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_18_reg_3933_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_3938[0]_i_5 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\icmp_ln899_19_reg_3938_reg[0] ),
        .O(\q0_reg[11]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_3938[0]_i_9 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\icmp_ln899_19_reg_3938_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\q0_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h904B)) 
    \q0[11]_i_1__11 
       (.I0(\q0_reg[11]_5 ),
        .I1(\q0_reg[11]_3 ),
        .I2(\q0_reg[11]_4 ),
        .I3(\q0_reg[11]_6 ),
        .O(\q0[11]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7BF6)) 
    \q0[13]_i_1__0 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[13]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h9051)) 
    \q0[14]_i_1__3 
       (.I0(\q0_reg[5]_0 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[4]_4 ),
        .I3(\q0_reg[14]_0 ),
        .O(\q0[14]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \q0[2]_i_1__2 
       (.I0(\q0_reg[11]_3 ),
        .I1(\q0_reg[4]_4 ),
        .I2(\q0_reg[11]_4 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0630)) 
    \q0[3]_i_1__4 
       (.I0(\q0_reg[5]_0 ),
        .I1(\q0_reg[11]_5 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[14]_0 ),
        .O(\q0[3]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0610)) 
    \q0[5]_i_1__1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[14]_0 ),
        .I2(\q0_reg[11]_5 ),
        .I3(\q0_reg[5]_0 ),
        .O(\q0[5]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0410)) 
    \q0[6]_i_1__0 
       (.I0(\q0_reg[14]_0 ),
        .I1(\q0_reg[5]_0 ),
        .I2(\q0_reg[11]_5 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[6]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'hFED3)) 
    \q0[7]_i_1__26 
       (.I0(\q0_reg[14]_0 ),
        .I1(\q0_reg[11]_5 ),
        .I2(\q0_reg[5]_0 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[7]_i_1__26_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7FA2)) 
    \q0[8]_i_1__1 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[0]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[8]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h9021)) 
    \q0[9]_i_1__5 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[9]_i_1__5_n_1 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__11_n_1 ),
        .Q(\q0_reg[11]_0 ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__0_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__3_n_1 ),
        .Q(\q0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__4_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDSE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg[4]_0 ),
        .S(\q0_reg[4]_3 ));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__1_n_1 ),
        .Q(\q0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__0_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__26_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__1_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__5_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU
   (\nf_assign_fu_262_reg[2]_rep ,
    \nf_assign_fu_262_reg[1]_rep__0 ,
    CO,
    \q0_reg[3] ,
    \q0_reg[6] ,
    \q0_reg[8] ,
    \q0_reg[3]_0 ,
    Q,
    \q0_reg[3]_1 ,
    nf_assign_fu_262,
    \q0_reg[9] ,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[6]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    DI,
    S,
    \icmp_ln899_16_reg_3923_reg[0] ,
    \icmp_ln899_16_reg_3923_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_16_reg_3923_reg[0]_i_2 ,
    \icmp_ln899_16_reg_3923_reg[0]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[6]_1 ,
    \q0_reg[9]_2 );
  output \nf_assign_fu_262_reg[2]_rep ;
  output \nf_assign_fu_262_reg[1]_rep__0 ;
  output [0:0]CO;
  output \q0_reg[3] ;
  input \q0_reg[6] ;
  input \q0_reg[8] ;
  input \q0_reg[3]_0 ;
  input [0:0]Q;
  input \q0_reg[3]_1 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[9] ;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input [2:0]DI;
  input [2:0]S;
  input [1:0]\icmp_ln899_16_reg_3923_reg[0] ;
  input [1:0]\icmp_ln899_16_reg_3923_reg[0]_0 ;
  input [5:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  input \icmp_ln899_16_reg_3923_reg[0]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[6]_1 ;
  input \q0_reg[9]_2 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [0:0]Q;
  wire [2:0]S;
  wire [5:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire [1:0]\icmp_ln899_16_reg_3923_reg[0] ;
  wire [1:0]\icmp_ln899_16_reg_3923_reg[0]_0 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_1 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep__0 ;
  wire \nf_assign_fu_262_reg[2]_rep ;
  wire \q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom_U
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_16_reg_3923_reg[0] (\icmp_ln899_16_reg_3923_reg[0] ),
        .\icmp_ln899_16_reg_3923_reg[0]_0 (\icmp_ln899_16_reg_3923_reg[0]_0 ),
        .\icmp_ln899_16_reg_3923_reg[0]_1 (\icmp_ln899_16_reg_3923_reg[0]_1 ),
        .\icmp_ln899_16_reg_3923_reg[0]_i_2_0 (\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\nf_assign_fu_262_reg[1]_rep__0 (\nf_assign_fu_262_reg[1]_rep__0 ),
        .\nf_assign_fu_262_reg[2]_rep (\nf_assign_fu_262_reg[2]_rep ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ),
        .\q0_reg[3]_2 (\q0_reg[3]_1 ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (\q0_reg[6]_1 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .\q0_reg[9]_3 (\q0_reg[9]_2 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActrcU_rom
   (\nf_assign_fu_262_reg[2]_rep ,
    \nf_assign_fu_262_reg[1]_rep__0 ,
    CO,
    \q0_reg[3]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[3]_1 ,
    Q,
    \q0_reg[3]_2 ,
    nf_assign_fu_262,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[6]_1 ,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    DI,
    S,
    \icmp_ln899_16_reg_3923_reg[0] ,
    \icmp_ln899_16_reg_3923_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_16_reg_3923_reg[0]_i_2_0 ,
    \icmp_ln899_16_reg_3923_reg[0]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[6]_2 ,
    \q0_reg[9]_3 );
  output \nf_assign_fu_262_reg[2]_rep ;
  output \nf_assign_fu_262_reg[1]_rep__0 ;
  output [0:0]CO;
  output \q0_reg[3]_0 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[3]_1 ;
  input [0:0]Q;
  input \q0_reg[3]_2 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input \q0_reg[6]_1 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[8]_2 ;
  input [2:0]DI;
  input [2:0]S;
  input [1:0]\icmp_ln899_16_reg_3923_reg[0] ;
  input [1:0]\icmp_ln899_16_reg_3923_reg[0]_0 ;
  input [5:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_16_reg_3923_reg[0]_i_2_0 ;
  input \icmp_ln899_16_reg_3923_reg[0]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[6]_2 ;
  input \q0_reg[9]_3 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [0:0]Q;
  wire [2:0]S;
  wire [5:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_16_reg_3923[0]_i_10_n_1 ;
  wire \icmp_ln899_16_reg_3923[0]_i_11_n_1 ;
  wire \icmp_ln899_16_reg_3923[0]_i_15_n_1 ;
  wire \icmp_ln899_16_reg_3923[0]_i_5_n_1 ;
  wire \icmp_ln899_16_reg_3923[0]_i_6_n_1 ;
  wire \icmp_ln899_16_reg_3923[0]_i_9_n_1 ;
  wire [1:0]\icmp_ln899_16_reg_3923_reg[0] ;
  wire [1:0]\icmp_ln899_16_reg_3923_reg[0]_0 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_1 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2_0 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2_n_4 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep__0 ;
  wire \nf_assign_fu_262_reg[2]_rep ;
  wire \q0[10]_i_1__1_n_1 ;
  wire \q0[3]_i_3_n_1 ;
  wire \q0[6]_i_1__11_n_1 ;
  wire \q0[8]_i_1__30_n_1 ;
  wire \q0[9]_i_1__12_n_1 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_16_reg_3923_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_16_reg_3923_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_3923[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_16_reg_3923[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_3923[0]_i_11 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_16_reg_3923_reg[0]_i_2_0 ),
        .O(\icmp_ln899_16_reg_3923[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_3923[0]_i_15 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_16_reg_3923_reg[0]_i_2_0 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\icmp_ln899_16_reg_3923[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_3923[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\icmp_ln899_16_reg_3923_reg[0]_1 ),
        .O(\icmp_ln899_16_reg_3923[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_3923[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\icmp_ln899_16_reg_3923[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_3923[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\icmp_ln899_16_reg_3923_reg[0]_1 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\icmp_ln899_16_reg_3923[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_16_reg_3923_reg[0]_i_1 
       (.CI(\icmp_ln899_16_reg_3923_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_16_reg_3923_reg[0]_i_1_n_2 ,\icmp_ln899_16_reg_3923_reg[0]_i_1_n_3 ,\icmp_ln899_16_reg_3923_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_16_reg_3923_reg[0] ,\icmp_ln899_16_reg_3923[0]_i_5_n_1 ,\icmp_ln899_16_reg_3923[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_16_reg_3923_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_16_reg_3923_reg[0]_0 ,\icmp_ln899_16_reg_3923[0]_i_9_n_1 ,\icmp_ln899_16_reg_3923[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_16_reg_3923_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_16_reg_3923_reg[0]_i_2_n_1 ,\icmp_ln899_16_reg_3923_reg[0]_i_2_n_2 ,\icmp_ln899_16_reg_3923_reg[0]_i_2_n_3 ,\icmp_ln899_16_reg_3923_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_16_reg_3923[0]_i_11_n_1 ,DI}),
        .O(\NLW_icmp_ln899_16_reg_3923_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_16_reg_3923[0]_i_15_n_1 ,S}));
  LUT4 #(
    .INIT(16'h8249)) 
    \q0[10]_i_1__1 
       (.I0(nf_assign_fu_262[2]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[10]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \q0[3]_i_1__14 
       (.I0(\q0[3]_i_3_n_1 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\q0_reg[8]_0 ),
        .I3(\q0_reg[3]_1 ),
        .I4(Q),
        .I5(\q0_reg[3]_2 ),
        .O(\nf_assign_fu_262_reg[2]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0600)) 
    \q0[3]_i_2 
       (.I0(\q0_reg[9]_1 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\q0_reg[6]_1 ),
        .O(\nf_assign_fu_262_reg[1]_rep__0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_3 
       (.I0(\q0_reg[9]_1 ),
        .I1(\q0_reg[6]_1 ),
        .O(\q0[3]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \q0[6]_i_1__11 
       (.I0(\q0_reg[8]_0 ),
        .I1(\q0_reg[6]_1 ),
        .I2(\q0_reg[6]_0 ),
        .O(\q0[6]_i_1__11_n_1 ));
  LUT4 #(
    .INIT(16'h6DF6)) 
    \q0[8]_i_1__30 
       (.I0(\q0_reg[8]_0 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[8]_1 ),
        .I3(\q0_reg[8]_2 ),
        .O(\q0[8]_i_1__30_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0041)) 
    \q0[9]_i_1__12 
       (.I0(\q0_reg[9]_0 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[6]_0 ),
        .I3(\q0_reg[9]_2 ),
        .O(\q0[9]_i_1__12_n_1 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__1_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDSE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\nf_assign_fu_262_reg[1]_rep__0 ),
        .Q(\q0_reg[3]_0 ),
        .S(\nf_assign_fu_262_reg[2]_rep ));
  FDSE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__11_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .S(\q0_reg[6]_2 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__30_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDSE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__12_n_1 ),
        .Q(\q0_reg_n_1_[9] ),
        .S(\q0_reg[9]_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4
   (\q0_reg[13] ,
    \q0_reg[12] ,
    \q0_reg[1] ,
    \nf_assign_fu_262_reg[2]_rep__0 ,
    \nf_assign_fu_262_reg[1]_rep ,
    D,
    CO,
    S,
    DI,
    \q0_reg[14] ,
    \q0_reg[14]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[7] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[1]_0 ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[4] ,
    Q,
    \q0_reg[4]_0 ,
    nf_assign_fu_262,
    \q0_reg[2] ,
    \q0_reg[4]_1 ,
    \q0_reg[2]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[1]_1 ,
    \q0_reg[7]_0 ,
    \icmp_ln899_17_reg_3928_reg[0] ,
    \icmp_ln899_17_reg_3928_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_16_reg_3923_reg[0] ,
    \icmp_ln899_16_reg_3923_reg[0]_i_2 ,
    \icmp_ln899_17_reg_3928_reg[0]_i_2 ,
    \icmp_ln899_17_reg_3928_reg[0]_1 ,
    \icmp_ln899_15_reg_3918_reg[0] ,
    \icmp_ln899_15_reg_3918_reg[0]_0 );
  output \q0_reg[13] ;
  output \q0_reg[12] ;
  output \q0_reg[1] ;
  output \nf_assign_fu_262_reg[2]_rep__0 ;
  output \nf_assign_fu_262_reg[1]_rep ;
  output [0:0]D;
  output [0:0]CO;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]\q0_reg[14] ;
  output [0:0]\q0_reg[14]_0 ;
  output [1:0]\q0_reg[12]_0 ;
  output [1:0]\q0_reg[12]_1 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[7] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[1]_0 ;
  input \q0_reg[14]_3 ;
  input \q0_reg[14]_4 ;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input \q0_reg[4] ;
  input [0:0]Q;
  input \q0_reg[4]_0 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[2] ;
  input \q0_reg[4]_1 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[7]_0 ;
  input [0:0]\icmp_ln899_17_reg_3928_reg[0] ;
  input [0:0]\icmp_ln899_17_reg_3928_reg[0]_0 ;
  input [13:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_16_reg_3923_reg[0] ;
  input \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  input \icmp_ln899_17_reg_3928_reg[0]_i_2 ;
  input \icmp_ln899_17_reg_3928_reg[0]_1 ;
  input \icmp_ln899_15_reg_3918_reg[0] ;
  input [0:0]\icmp_ln899_15_reg_3918_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [13:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_15_reg_3918_reg[0] ;
  wire [0:0]\icmp_ln899_15_reg_3918_reg[0]_0 ;
  wire \icmp_ln899_16_reg_3923_reg[0] ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_17_reg_3928_reg[0] ;
  wire [0:0]\icmp_ln899_17_reg_3928_reg[0]_0 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_1 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep ;
  wire \nf_assign_fu_262_reg[2]_rep__0 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[12] ;
  wire [1:0]\q0_reg[12]_0 ;
  wire [1:0]\q0_reg[12]_1 ;
  wire \q0_reg[13] ;
  wire [0:0]\q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire \q0_reg[14]_3 ;
  wire \q0_reg[14]_4 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[2] ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[4] ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire [0:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_15_reg_3918_reg[0] (\icmp_ln899_15_reg_3918_reg[0] ),
        .\icmp_ln899_15_reg_3918_reg[0]_0 (\icmp_ln899_15_reg_3918_reg[0]_0 ),
        .\icmp_ln899_16_reg_3923_reg[0] (\icmp_ln899_16_reg_3923_reg[0] ),
        .\icmp_ln899_16_reg_3923_reg[0]_i_2 (\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .\icmp_ln899_17_reg_3928_reg[0] (\icmp_ln899_17_reg_3928_reg[0] ),
        .\icmp_ln899_17_reg_3928_reg[0]_0 (\icmp_ln899_17_reg_3928_reg[0]_0 ),
        .\icmp_ln899_17_reg_3928_reg[0]_1 (\icmp_ln899_17_reg_3928_reg[0]_1 ),
        .\icmp_ln899_17_reg_3928_reg[0]_i_2_0 (\icmp_ln899_17_reg_3928_reg[0]_i_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\nf_assign_fu_262_reg[1]_rep (\nf_assign_fu_262_reg[1]_rep ),
        .\nf_assign_fu_262_reg[2]_rep__0 (\nf_assign_fu_262_reg[2]_rep__0 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[12]_1 (\q0_reg[12]_0 ),
        .\q0_reg[12]_2 (\q0_reg[12]_1 ),
        .\q0_reg[13]_0 (\q0_reg[13] ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[14]_2 (\q0_reg[14]_1 ),
        .\q0_reg[14]_3 (\q0_reg[14]_2 ),
        .\q0_reg[14]_4 (\q0_reg[14]_3 ),
        .\q0_reg[14]_5 (\q0_reg[14]_4 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[4]_2 (\q0_reg[4]_1 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actsc4_rom
   (\q0_reg[13]_0 ,
    \q0_reg[12]_0 ,
    \q0_reg[1]_0 ,
    \nf_assign_fu_262_reg[2]_rep__0 ,
    \nf_assign_fu_262_reg[1]_rep ,
    D,
    CO,
    S,
    DI,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[12]_1 ,
    \q0_reg[12]_2 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    \q0_reg[7]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[1]_1 ,
    \q0_reg[14]_4 ,
    \q0_reg[14]_5 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[4]_0 ,
    Q,
    \q0_reg[4]_1 ,
    nf_assign_fu_262,
    \q0_reg[2]_0 ,
    \q0_reg[4]_2 ,
    \q0_reg[2]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[1]_2 ,
    \q0_reg[7]_1 ,
    \icmp_ln899_17_reg_3928_reg[0] ,
    \icmp_ln899_17_reg_3928_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_16_reg_3923_reg[0] ,
    \icmp_ln899_16_reg_3923_reg[0]_i_2 ,
    \icmp_ln899_17_reg_3928_reg[0]_i_2_0 ,
    \icmp_ln899_17_reg_3928_reg[0]_1 ,
    \icmp_ln899_15_reg_3918_reg[0] ,
    \icmp_ln899_15_reg_3918_reg[0]_0 );
  output \q0_reg[13]_0 ;
  output \q0_reg[12]_0 ;
  output \q0_reg[1]_0 ;
  output \nf_assign_fu_262_reg[2]_rep__0 ;
  output \nf_assign_fu_262_reg[1]_rep ;
  output [0:0]D;
  output [0:0]CO;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [1:0]\q0_reg[12]_1 ;
  output [1:0]\q0_reg[12]_2 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[14]_3 ;
  output [0:0]\q0_reg[7]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[1]_1 ;
  input \q0_reg[14]_4 ;
  input \q0_reg[14]_5 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[4]_0 ;
  input [0:0]Q;
  input \q0_reg[4]_1 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[2]_0 ;
  input \q0_reg[4]_2 ;
  input \q0_reg[2]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[1]_2 ;
  input \q0_reg[7]_1 ;
  input [0:0]\icmp_ln899_17_reg_3928_reg[0] ;
  input [0:0]\icmp_ln899_17_reg_3928_reg[0]_0 ;
  input [13:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_16_reg_3923_reg[0] ;
  input \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  input \icmp_ln899_17_reg_3928_reg[0]_i_2_0 ;
  input \icmp_ln899_17_reg_3928_reg[0]_1 ;
  input \icmp_ln899_15_reg_3918_reg[0] ;
  input [0:0]\icmp_ln899_15_reg_3918_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [0:0]S;
  wire [13:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_15_reg_3918_reg[0] ;
  wire [0:0]\icmp_ln899_15_reg_3918_reg[0]_0 ;
  wire \icmp_ln899_16_reg_3923_reg[0] ;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  wire \icmp_ln899_17_reg_3928[0]_i_10_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_12_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_13_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_14_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_16_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_17_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_18_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_3_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_4_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_5_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_6_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_7_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_8_n_1 ;
  wire \icmp_ln899_17_reg_3928[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_17_reg_3928_reg[0] ;
  wire [0:0]\icmp_ln899_17_reg_3928_reg[0]_0 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_1 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_i_2_0 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_17_reg_3928_reg[0]_i_2_n_4 ;
  wire [3:0]nf_assign_fu_262;
  wire \nf_assign_fu_262_reg[1]_rep ;
  wire \nf_assign_fu_262_reg[2]_rep__0 ;
  wire \q0[0]_i_1__2_n_1 ;
  wire \q0[10]_i_1__7_n_1 ;
  wire \q0[12]_i_1__3_n_1 ;
  wire \q0[13]_i_1__8_n_1 ;
  wire \q0[2]_i_1__1_n_1 ;
  wire \q0[4]_i_2_n_1 ;
  wire \q0[5]_i_1_n_1 ;
  wire \q0[7]_i_1__8_n_1 ;
  wire \q0[8]_i_1__26_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[12]_0 ;
  wire [1:0]\q0_reg[12]_1 ;
  wire [1:0]\q0_reg[12]_2 ;
  wire \q0_reg[13]_0 ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[14]_3 ;
  wire \q0_reg[14]_4 ;
  wire \q0_reg[14]_5 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[4]_2 ;
  wire [0:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[14] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[5] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_17_reg_3928_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_17_reg_3928_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_3918[0]_i_4 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\icmp_ln899_15_reg_3918_reg[0]_0 ),
        .O(\q0_reg[12]_2 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_3918[0]_i_5 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(accu_0_1_V_fu_1963_p2[9]),
        .I3(\icmp_ln899_15_reg_3918_reg[0] ),
        .O(\q0_reg[12]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_3918[0]_i_8 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\icmp_ln899_15_reg_3918_reg[0]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\q0_reg[12]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_3918[0]_i_9 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(\icmp_ln899_15_reg_3918_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[9]),
        .O(\q0_reg[12]_1 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_3923[0]_i_14 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .O(\q0_reg[14]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_3923[0]_i_18 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_3923[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\icmp_ln899_16_reg_3923_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\q0_reg[14]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_3923[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\icmp_ln899_16_reg_3923_reg[0] ),
        .O(\q0_reg[14]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_3928[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\q0_reg[12]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\icmp_ln899_17_reg_3928[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_3928[0]_i_12 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\q0_reg_n_1_[5] ),
        .O(\icmp_ln899_17_reg_3928[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_3928[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\icmp_ln899_17_reg_3928_reg[0]_i_2_0 ),
        .O(\icmp_ln899_17_reg_3928[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_3928[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\q0_reg[1]_0 ),
        .O(\icmp_ln899_17_reg_3928[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_3928[0]_i_16 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\q0_reg_n_1_[5] ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\icmp_ln899_17_reg_3928[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_3928[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\icmp_ln899_17_reg_3928_reg[0]_i_2_0 ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_17_reg_3928[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_3928[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\q0_reg[1]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\icmp_ln899_17_reg_3928[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_3928[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\icmp_ln899_16_reg_3923_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\icmp_ln899_17_reg_3928[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_3928[0]_i_4 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\q0_reg[13]_0 ),
        .O(\icmp_ln899_17_reg_3928[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_3928[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(accu_0_1_V_fu_1963_p2[9]),
        .I3(\icmp_ln899_17_reg_3928_reg[0]_1 ),
        .O(\icmp_ln899_17_reg_3928[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_3928[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\q0_reg[12]_0 ),
        .O(\icmp_ln899_17_reg_3928[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_3928[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\icmp_ln899_16_reg_3923_reg[0] ),
        .O(\icmp_ln899_17_reg_3928[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_3928[0]_i_8 
       (.I0(\q0_reg[12]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\q0_reg[13]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\icmp_ln899_17_reg_3928[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_3928[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(\icmp_ln899_17_reg_3928_reg[0]_1 ),
        .I3(accu_0_1_V_fu_1963_p2[9]),
        .O(\icmp_ln899_17_reg_3928[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_17_reg_3928_reg[0]_i_1 
       (.CI(\icmp_ln899_17_reg_3928_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_17_reg_3928_reg[0]_i_1_n_2 ,\icmp_ln899_17_reg_3928_reg[0]_i_1_n_3 ,\icmp_ln899_17_reg_3928_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_17_reg_3928[0]_i_3_n_1 ,\icmp_ln899_17_reg_3928[0]_i_4_n_1 ,\icmp_ln899_17_reg_3928[0]_i_5_n_1 ,\icmp_ln899_17_reg_3928[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_17_reg_3928_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_17_reg_3928[0]_i_7_n_1 ,\icmp_ln899_17_reg_3928[0]_i_8_n_1 ,\icmp_ln899_17_reg_3928[0]_i_9_n_1 ,\icmp_ln899_17_reg_3928[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_17_reg_3928_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_17_reg_3928_reg[0]_i_2_n_1 ,\icmp_ln899_17_reg_3928_reg[0]_i_2_n_2 ,\icmp_ln899_17_reg_3928_reg[0]_i_2_n_3 ,\icmp_ln899_17_reg_3928_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_17_reg_3928_reg[0] ,\icmp_ln899_17_reg_3928[0]_i_12_n_1 ,\icmp_ln899_17_reg_3928[0]_i_13_n_1 ,\icmp_ln899_17_reg_3928[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_17_reg_3928_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_17_reg_3928_reg[0]_0 ,\icmp_ln899_17_reg_3928[0]_i_16_n_1 ,\icmp_ln899_17_reg_3928[0]_i_17_n_1 ,\icmp_ln899_17_reg_3928[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_3933[0]_i_4 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\icmp_ln899_16_reg_3923_reg[0] ),
        .O(DI));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_3933[0]_i_8 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\icmp_ln899_16_reg_3923_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h9011)) 
    \q0[0]_i_1__2 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_1 ),
        .O(\q0[0]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h8561)) 
    \q0[10]_i_1__7 
       (.I0(\q0_reg[0]_2 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[0]_3 ),
        .O(\q0[10]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8633)) 
    \q0[12]_i_1__3 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[1]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[3]),
        .O(\q0[12]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h6BF6)) 
    \q0[13]_i_1__8 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[0]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[13]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0634)) 
    \q0[2]_i_1__1 
       (.I0(\q0_reg[2]_0 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[4]_2 ),
        .I3(\q0_reg[2]_1 ),
        .O(\q0[2]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \q0[4]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[4]_2 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[0]_2 ),
        .O(D));
  LUT4 #(
    .INIT(16'h0400)) 
    \q0[4]_i_1__0 
       (.I0(\q0_reg[1]_2 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_3 ),
        .I3(\q0_reg[0]_0 ),
        .O(\nf_assign_fu_262_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \q0[4]_i_1__13 
       (.I0(\q0[4]_i_2_n_1 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[4]_0 ),
        .I4(Q),
        .I5(\q0_reg[4]_1 ),
        .O(\nf_assign_fu_262_reg[1]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[4]_i_2 
       (.I0(\q0_reg[4]_2 ),
        .I1(\q0_reg[0]_2 ),
        .O(\q0[4]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0610)) 
    \q0[5]_i_1 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[4]_2 ),
        .O(\q0[5]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hE9BF)) 
    \q0[7]_i_1__8 
       (.I0(\q0_reg[1]_2 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[2]_0 ),
        .I3(\q0_reg[2]_1 ),
        .O(\q0[7]_i_1__8_n_1 ));
  LUT4 #(
    .INIT(16'h6BFA)) 
    \q0[8]_i_1__26 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[1]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[8]_i_1__26_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__2_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__3_n_1 ),
        .Q(\q0_reg[12]_0 ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1__8_n_1 ),
        .Q(\q0_reg[13]_0 ),
        .R(1'b0));
  FDSE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[14]_5 ),
        .Q(\q0_reg_n_1_[14] ),
        .S(\q0_reg[14]_4 ));
  FDSE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\nf_assign_fu_262_reg[2]_rep__0 ),
        .Q(\q0_reg[1]_0 ),
        .S(\q0_reg[1]_1 ));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__1_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDSE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg_n_1_[4] ),
        .S(\nf_assign_fu_262_reg[1]_rep ));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__8_n_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__26_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde
   (\q0_reg[5] ,
    \nf_assign_fu_262_reg[0]_rep ,
    \nf_assign_fu_262_reg[3]_rep ,
    CO,
    \q0_reg[5]_0 ,
    \q0_reg[5]_1 ,
    \q0_reg[2] ,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[2]_2 ,
    \q0_reg[2]_3 ,
    \q0_reg[2]_4 ,
    \q0_reg[7] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[11] ,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    Q,
    \q0_reg[11]_2 ,
    \q0_reg[10] ,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    \q0_reg[11]_3 ,
    \q0_reg[8]_1 ,
    \q0_reg[5]_2 ,
    \q0_reg[11]_4 ,
    \icmp_ln899_18_reg_3933_reg[0] ,
    DI,
    S,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_20_reg_3943_reg[0]_i_2 ,
    \icmp_ln899_18_reg_3933_reg[0]_0 ,
    \icmp_ln899_16_reg_3923_reg[0]_i_2 ,
    \icmp_ln899_19_reg_3938_reg[0]_i_2 ,
    \q0_reg[3] ,
    \q0_reg[3]_0 );
  output \q0_reg[5] ;
  output \nf_assign_fu_262_reg[0]_rep ;
  output \nf_assign_fu_262_reg[3]_rep ;
  output [0:0]CO;
  output [0:0]\q0_reg[5]_0 ;
  output [0:0]\q0_reg[5]_1 ;
  output [0:0]\q0_reg[2] ;
  output [0:0]\q0_reg[2]_0 ;
  output [0:0]\q0_reg[2]_1 ;
  output [0:0]\q0_reg[2]_2 ;
  output [0:0]\q0_reg[2]_3 ;
  output [0:0]\q0_reg[2]_4 ;
  output [0:0]\q0_reg[7] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[11] ;
  input \q0_reg[11]_0 ;
  input \q0_reg[11]_1 ;
  input [0:0]Q;
  input \q0_reg[11]_2 ;
  input \q0_reg[10] ;
  input \q0_reg[8] ;
  input \q0_reg[8]_0 ;
  input \q0_reg[11]_3 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[5]_2 ;
  input \q0_reg[11]_4 ;
  input [0:0]\icmp_ln899_18_reg_3933_reg[0] ;
  input [1:0]DI;
  input [1:0]S;
  input [7:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  input \icmp_ln899_18_reg_3933_reg[0]_0 ;
  input \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  input \icmp_ln899_19_reg_3938_reg[0]_i_2 ;
  input \q0_reg[3] ;
  input \q0_reg[3]_0 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [7:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_18_reg_3933_reg[0] ;
  wire \icmp_ln899_18_reg_3933_reg[0]_0 ;
  wire \icmp_ln899_19_reg_3938_reg[0]_i_2 ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  wire \nf_assign_fu_262_reg[0]_rep ;
  wire \nf_assign_fu_262_reg[3]_rep ;
  wire \q0_reg[10] ;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire \q0_reg[11]_4 ;
  wire [0:0]\q0_reg[2] ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[2]_1 ;
  wire [0:0]\q0_reg[2]_2 ;
  wire [0:0]\q0_reg[2]_3 ;
  wire [0:0]\q0_reg[2]_4 ;
  wire \q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[5] ;
  wire [0:0]\q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire \q0_reg[5]_2 ;
  wire [0:0]\q0_reg[7] ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom_U
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_16_reg_3923_reg[0]_i_2 (\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .\icmp_ln899_18_reg_3933_reg[0] (\icmp_ln899_18_reg_3933_reg[0] ),
        .\icmp_ln899_18_reg_3933_reg[0]_0 (\icmp_ln899_18_reg_3933_reg[0]_0 ),
        .\icmp_ln899_19_reg_3938_reg[0]_i_2 (\icmp_ln899_19_reg_3938_reg[0]_i_2 ),
        .\icmp_ln899_20_reg_3943_reg[0]_i_2 (\icmp_ln899_20_reg_3943_reg[0]_i_2 ),
        .\nf_assign_fu_262_reg[0]_rep (\nf_assign_fu_262_reg[0]_rep ),
        .\nf_assign_fu_262_reg[3]_rep (\nf_assign_fu_262_reg[3]_rep ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[11]_3 (\q0_reg[11]_2 ),
        .\q0_reg[11]_4 (\q0_reg[11]_3 ),
        .\q0_reg[11]_5 (\q0_reg[11]_4 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[2]_2 (\q0_reg[2]_1 ),
        .\q0_reg[2]_3 (\q0_reg[2]_2 ),
        .\q0_reg[2]_4 (\q0_reg[2]_3 ),
        .\q0_reg[2]_5 (\q0_reg[2]_4 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[3]_1 (\q0_reg[3]_0 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[5]_1 (\q0_reg[5]_0 ),
        .\q0_reg[5]_2 (\q0_reg[5]_1 ),
        .\q0_reg[5]_3 (\q0_reg[5]_2 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Acttde_rom
   (\q0_reg[5]_0 ,
    \nf_assign_fu_262_reg[0]_rep ,
    \nf_assign_fu_262_reg[3]_rep ,
    CO,
    \q0_reg[5]_1 ,
    \q0_reg[5]_2 ,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[2]_2 ,
    \q0_reg[2]_3 ,
    \q0_reg[2]_4 ,
    \q0_reg[2]_5 ,
    \q0_reg[7]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    Q,
    \q0_reg[11]_3 ,
    \q0_reg[10]_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[11]_4 ,
    \q0_reg[8]_2 ,
    \q0_reg[5]_3 ,
    \q0_reg[11]_5 ,
    \icmp_ln899_18_reg_3933_reg[0] ,
    DI,
    S,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_20_reg_3943_reg[0]_i_2 ,
    \icmp_ln899_18_reg_3933_reg[0]_0 ,
    \icmp_ln899_16_reg_3923_reg[0]_i_2 ,
    \icmp_ln899_19_reg_3938_reg[0]_i_2 ,
    \q0_reg[3]_0 ,
    \q0_reg[3]_1 );
  output \q0_reg[5]_0 ;
  output \nf_assign_fu_262_reg[0]_rep ;
  output \nf_assign_fu_262_reg[3]_rep ;
  output [0:0]CO;
  output [0:0]\q0_reg[5]_1 ;
  output [0:0]\q0_reg[5]_2 ;
  output [0:0]\q0_reg[2]_0 ;
  output [0:0]\q0_reg[2]_1 ;
  output [0:0]\q0_reg[2]_2 ;
  output [0:0]\q0_reg[2]_3 ;
  output [0:0]\q0_reg[2]_4 ;
  output [0:0]\q0_reg[2]_5 ;
  output [0:0]\q0_reg[7]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[11]_0 ;
  input \q0_reg[11]_1 ;
  input \q0_reg[11]_2 ;
  input [0:0]Q;
  input \q0_reg[11]_3 ;
  input \q0_reg[10]_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[11]_4 ;
  input \q0_reg[8]_2 ;
  input \q0_reg[5]_3 ;
  input \q0_reg[11]_5 ;
  input [0:0]\icmp_ln899_18_reg_3933_reg[0] ;
  input [1:0]DI;
  input [1:0]S;
  input [7:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  input \icmp_ln899_18_reg_3933_reg[0]_0 ;
  input \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  input \icmp_ln899_19_reg_3938_reg[0]_i_2 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[3]_1 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [7:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_16_reg_3923_reg[0]_i_2 ;
  wire \icmp_ln899_18_reg_3933[0]_i_10_n_1 ;
  wire \icmp_ln899_18_reg_3933[0]_i_5_n_1 ;
  wire \icmp_ln899_18_reg_3933[0]_i_6_n_1 ;
  wire \icmp_ln899_18_reg_3933[0]_i_9_n_1 ;
  wire [0:0]\icmp_ln899_18_reg_3933_reg[0] ;
  wire \icmp_ln899_18_reg_3933_reg[0]_0 ;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_19_reg_3938_reg[0]_i_2 ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  wire \nf_assign_fu_262_reg[0]_rep ;
  wire \nf_assign_fu_262_reg[3]_rep ;
  wire \q0[10]_i_1__0_n_1 ;
  wire \q0[11]_i_2__0_n_1 ;
  wire \q0[2]_i_1__12_n_1 ;
  wire \q0[5]_i_1__0_n_1 ;
  wire \q0[7]_i_1__14_n_1 ;
  wire \q0[8]_i_1__23_n_1 ;
  wire \q0_reg[10]_0 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire \q0_reg[11]_4 ;
  wire \q0_reg[11]_5 ;
  wire [0:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[2]_1 ;
  wire [0:0]\q0_reg[2]_2 ;
  wire [0:0]\q0_reg[2]_3 ;
  wire [0:0]\q0_reg[2]_4 ;
  wire [0:0]\q0_reg[2]_5 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire [0:0]\q0_reg[5]_2 ;
  wire \q0_reg[5]_3 ;
  wire [0:0]\q0_reg[7]_0 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_18_reg_3933_reg[0]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_16_reg_3923[0]_i_12 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .O(\q0_reg[2]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_16_reg_3923[0]_i_16 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\icmp_ln899_16_reg_3923_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\q0_reg[2]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_3933[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\icmp_ln899_18_reg_3933_reg[0]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\icmp_ln899_18_reg_3933[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_3933[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\q0_reg[2]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_3933[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_3933[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\icmp_ln899_18_reg_3933[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_3933[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\icmp_ln899_18_reg_3933_reg[0]_0 ),
        .O(\icmp_ln899_18_reg_3933[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_3933[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\icmp_ln899_18_reg_3933[0]_i_9_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_18_reg_3933_reg[0]_i_1 
       (.CI(\icmp_ln899_18_reg_3933_reg[0] ),
        .CO({CO,\icmp_ln899_18_reg_3933_reg[0]_i_1_n_2 ,\icmp_ln899_18_reg_3933_reg[0]_i_1_n_3 ,\icmp_ln899_18_reg_3933_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({DI,\icmp_ln899_18_reg_3933[0]_i_5_n_1 ,\icmp_ln899_18_reg_3933[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_18_reg_3933_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({S,\icmp_ln899_18_reg_3933[0]_i_9_n_1 ,\icmp_ln899_18_reg_3933[0]_i_10_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_3938[0]_i_12 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\icmp_ln899_19_reg_3938_reg[0]_i_2 ),
        .O(\q0_reg[2]_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_3938[0]_i_16 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\icmp_ln899_19_reg_3938_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\q0_reg[2]_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_3943[0]_i_13 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_20_reg_3943_reg[0]_i_2 ),
        .O(\q0_reg[5]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_3943[0]_i_17 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_20_reg_3943_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h822F)) 
    \q0[10]_i_1__0 
       (.I0(\q0_reg[10]_0 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[8]_1 ),
        .I3(\q0_reg[11]_4 ),
        .O(\q0[10]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h0082000000000000)) 
    \q0[11]_i_1__18 
       (.I0(\q0_reg[11]_0 ),
        .I1(\q0[11]_i_2__0_n_1 ),
        .I2(\q0_reg[11]_1 ),
        .I3(\q0_reg[11]_2 ),
        .I4(Q),
        .I5(\q0_reg[11]_3 ),
        .O(\nf_assign_fu_262_reg[0]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \q0[11]_i_2__0 
       (.I0(\q0_reg[11]_5 ),
        .I1(\q0_reg[11]_4 ),
        .O(\q0[11]_i_2__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \q0[2]_i_1__12 
       (.I0(\q0_reg[10]_0 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[8]_1 ),
        .O(\q0[2]_i_1__12_n_1 ));
  LUT4 #(
    .INIT(16'h041A)) 
    \q0[5]_i_1__0 
       (.I0(\q0_reg[10]_0 ),
        .I1(\q0_reg[5]_3 ),
        .I2(\q0_reg[8]_0 ),
        .I3(\q0_reg[8]_1 ),
        .O(\q0[5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEEDB)) 
    \q0[7]_i_1__14 
       (.I0(\q0_reg[8]_1 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[11]_4 ),
        .I3(\q0_reg[10]_0 ),
        .O(\q0[7]_i_1__14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7896)) 
    \q0[8]_i_1__23 
       (.I0(\q0_reg[8]_2 ),
        .I1(\q0_reg[11]_4 ),
        .I2(\q0_reg[8]_1 ),
        .I3(\q0_reg[8]_0 ),
        .O(\q0[8]_i_1__23_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \q0[9]_i_1__20 
       (.I0(\q0_reg[11]_5 ),
        .I1(\q0_reg[11]_0 ),
        .I2(\q0_reg[11]_4 ),
        .O(\nf_assign_fu_262_reg[3]_rep ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__0_n_1 ),
        .Q(\q0_reg_n_1_[10] ),
        .R(1'b0));
  FDSE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\nf_assign_fu_262_reg[3]_rep ),
        .Q(\q0_reg_n_1_[11] ),
        .S(\nf_assign_fu_262_reg[0]_rep ));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__12_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDSE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[3]_1 ),
        .Q(\q0_reg_n_1_[3] ),
        .S(\q0_reg[3]_0 ));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__0_n_1 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__14_n_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__23_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo
   (CO,
    Q,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[0] ,
    \q0_reg[7]_1 ,
    nf_assign_fu_262,
    \q0_reg[1] ,
    \q0_reg[1]_0 ,
    \q0_reg[3] ,
    DI,
    S,
    \icmp_ln899_19_reg_3938_reg[0] ,
    \icmp_ln899_19_reg_3938_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    threshs_m_thresholds_10_ce0,
    D,
    ap_clk,
    \q0_reg[0]_0 );
  output [0:0]CO;
  output [0:0]Q;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[0] ;
  input \q0_reg[7]_1 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[1] ;
  input \q0_reg[1]_0 ;
  input \q0_reg[3] ;
  input [1:0]DI;
  input [1:0]S;
  input [2:0]\icmp_ln899_19_reg_3938_reg[0] ;
  input [2:0]\icmp_ln899_19_reg_3938_reg[0]_0 ;
  input [5:0]accu_0_1_V_fu_1963_p2;
  input threshs_m_thresholds_10_ce0;
  input [1:0]D;
  input ap_clk;
  input \q0_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [5:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire [2:0]\icmp_ln899_19_reg_3938_reg[0] ;
  wire [2:0]\icmp_ln899_19_reg_3938_reg[0]_0 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[3] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_19_reg_3938_reg[0] (\icmp_ln899_19_reg_3938_reg[0] ),
        .\icmp_ln899_19_reg_3938_reg[0]_0 (\icmp_ln899_19_reg_3938_reg[0]_0 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actudo_rom
   (CO,
    Q,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[0]_0 ,
    \q0_reg[7]_2 ,
    nf_assign_fu_262,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[3]_0 ,
    DI,
    S,
    \icmp_ln899_19_reg_3938_reg[0] ,
    \icmp_ln899_19_reg_3938_reg[0]_0 ,
    accu_0_1_V_fu_1963_p2,
    threshs_m_thresholds_10_ce0,
    D,
    ap_clk,
    \q0_reg[0]_1 );
  output [0:0]CO;
  output [0:0]Q;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[7]_2 ;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[3]_0 ;
  input [1:0]DI;
  input [1:0]S;
  input [2:0]\icmp_ln899_19_reg_3938_reg[0] ;
  input [2:0]\icmp_ln899_19_reg_3938_reg[0]_0 ;
  input [5:0]accu_0_1_V_fu_1963_p2;
  input threshs_m_thresholds_10_ce0;
  input [1:0]D;
  input ap_clk;
  input \q0_reg[0]_1 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [5:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_19_reg_3938[0]_i_10_n_1 ;
  wire \icmp_ln899_19_reg_3938[0]_i_13_n_1 ;
  wire \icmp_ln899_19_reg_3938[0]_i_14_n_1 ;
  wire \icmp_ln899_19_reg_3938[0]_i_17_n_1 ;
  wire \icmp_ln899_19_reg_3938[0]_i_18_n_1 ;
  wire \icmp_ln899_19_reg_3938[0]_i_6_n_1 ;
  wire [2:0]\icmp_ln899_19_reg_3938_reg[0] ;
  wire [2:0]\icmp_ln899_19_reg_3938_reg[0]_0 ;
  wire \icmp_ln899_19_reg_3938_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_19_reg_3938_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_19_reg_3938_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_19_reg_3938_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_19_reg_3938_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_19_reg_3938_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_19_reg_3938_reg[0]_i_2_n_4 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[0]_i_1__1_n_1 ;
  wire \q0[1]_i_1__8_n_1 ;
  wire \q0[3]_i_1__11_n_1 ;
  wire \q0[7]_i_1__2_n_1 ;
  wire \q0[8]_i_1__11_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[1] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;
  wire [3:0]\NLW_icmp_ln899_19_reg_3938_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_19_reg_3938_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_3938[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\icmp_ln899_19_reg_3938[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_3938[0]_i_13 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\icmp_ln899_19_reg_3938[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_3938[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\icmp_ln899_19_reg_3938[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_3938[0]_i_17 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_19_reg_3938[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_3938[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\icmp_ln899_19_reg_3938[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_3938[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\q0_reg_n_1_[9] ),
        .O(\icmp_ln899_19_reg_3938[0]_i_6_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_19_reg_3938_reg[0]_i_1 
       (.CI(\icmp_ln899_19_reg_3938_reg[0]_i_2_n_1 ),
        .CO({CO,\icmp_ln899_19_reg_3938_reg[0]_i_1_n_2 ,\icmp_ln899_19_reg_3938_reg[0]_i_1_n_3 ,\icmp_ln899_19_reg_3938_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_19_reg_3938_reg[0] ,\icmp_ln899_19_reg_3938[0]_i_6_n_1 }),
        .O(\NLW_icmp_ln899_19_reg_3938_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_19_reg_3938_reg[0]_0 ,\icmp_ln899_19_reg_3938[0]_i_10_n_1 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_19_reg_3938_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_19_reg_3938_reg[0]_i_2_n_1 ,\icmp_ln899_19_reg_3938_reg[0]_i_2_n_2 ,\icmp_ln899_19_reg_3938_reg[0]_i_2_n_3 ,\icmp_ln899_19_reg_3938_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({DI,\icmp_ln899_19_reg_3938[0]_i_13_n_1 ,\icmp_ln899_19_reg_3938[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_19_reg_3938_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({S,\icmp_ln899_19_reg_3938[0]_i_17_n_1 ,\icmp_ln899_19_reg_3938[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h0043)) 
    \q0[0]_i_1__1 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[0]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h0210)) 
    \q0[1]_i_1__8 
       (.I0(\q0_reg[1]_0 ),
        .I1(\q0_reg[1]_1 ),
        .I2(\q0_reg[3]_0 ),
        .I3(\q0_reg[0]_0 ),
        .O(\q0[1]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \q0[3]_i_1__11 
       (.I0(nf_assign_fu_262[3]),
        .I1(nf_assign_fu_262[1]),
        .I2(\q0_reg[3]_0 ),
        .I3(nf_assign_fu_262[2]),
        .O(\q0[3]_i_1__11_n_1 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \q0[7]_i_1__2 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_2 ),
        .O(\q0[7]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h79D4)) 
    \q0[8]_i_1__11 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[2]),
        .I2(nf_assign_fu_262[3]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[8]_i_1__11_n_1 ));
  FDSE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__1_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .S(\q0_reg[0]_1 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__8_n_1 ),
        .Q(\q0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D[0]),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__11_n_1 ),
        .Q(\q0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__2_n_1 ),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__11_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D[1]),
        .Q(\q0_reg_n_1_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy
   (\nf_assign_fu_262_reg[1]_rep__0 ,
    \nf_assign_fu_262_reg[1]_rep__0_0 ,
    \odata_reg[48] ,
    D,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    S,
    DI,
    \q0_reg[10] ,
    \q0_reg[10]_0 ,
    \q0_reg[10]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[10]_2 ,
    \q0_reg[0]_1 ,
    \q0_reg[10]_3 ,
    \q0_reg[10]_4 ,
    \q0_reg[11] ,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[11]_3 ,
    Q,
    \q0[6]_i_2 ,
    \q0_reg[8] ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[0]_2 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_20_reg_3943_reg[0]_i_2 ,
    \icmp_ln899_19_reg_3938_reg[0] ,
    \q0_reg[9] ,
    \q0_reg[0]_3 );
  output \nf_assign_fu_262_reg[1]_rep__0 ;
  output \nf_assign_fu_262_reg[1]_rep__0_0 ;
  output \odata_reg[48] ;
  output [0:0]D;
  output [0:0]\q0_reg[0] ;
  output [0:0]\q0_reg[0]_0 ;
  output [1:0]S;
  output [1:0]DI;
  output [0:0]\q0_reg[10] ;
  output [0:0]\q0_reg[10]_0 ;
  input \q0_reg[10]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[10]_2 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[10]_3 ;
  input \q0_reg[10]_4 ;
  input \q0_reg[11] ;
  input \q0_reg[11]_0 ;
  input [0:0]\q0_reg[11]_1 ;
  input [0:0]\q0_reg[11]_2 ;
  input \q0_reg[11]_3 ;
  input [0:0]Q;
  input \q0[6]_i_2 ;
  input \q0_reg[8] ;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[0]_2 ;
  input [7:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  input \icmp_ln899_19_reg_3938_reg[0] ;
  input \q0_reg[9] ;
  input \q0_reg[0]_3 ;

  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [7:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_19_reg_3938_reg[0] ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  wire \nf_assign_fu_262_reg[1]_rep__0 ;
  wire \nf_assign_fu_262_reg[1]_rep__0_0 ;
  wire \odata_reg[48] ;
  wire \q0[6]_i_2 ;
  wire [0:0]\q0_reg[0] ;
  wire [0:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [0:0]\q0_reg[10] ;
  wire [0:0]\q0_reg[10]_0 ;
  wire \q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire \q0_reg[10]_3 ;
  wire \q0_reg[10]_4 ;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire [0:0]\q0_reg[11]_2 ;
  wire \q0_reg[11]_3 ;
  wire \q0_reg[8] ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[9] ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_19_reg_3938_reg[0] (\icmp_ln899_19_reg_3938_reg[0] ),
        .\icmp_ln899_20_reg_3943_reg[0]_i_2 (\icmp_ln899_20_reg_3943_reg[0]_i_2 ),
        .\nf_assign_fu_262_reg[1]_rep__0 (\nf_assign_fu_262_reg[1]_rep__0 ),
        .\nf_assign_fu_262_reg[1]_rep__0_0 (\nf_assign_fu_262_reg[1]_rep__0_0 ),
        .\odata_reg[48] (\odata_reg[48] ),
        .\q0[6]_i_2_0 (\q0[6]_i_2 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[10]_2 (\q0_reg[10]_1 ),
        .\q0_reg[10]_3 (\q0_reg[10]_2 ),
        .\q0_reg[10]_4 (\q0_reg[10]_3 ),
        .\q0_reg[10]_5 (\q0_reg[10]_4 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[11]_3 (\q0_reg[11]_2 ),
        .\q0_reg[11]_4 (\q0_reg[11]_3 ),
        .\q0_reg[8]_0 (\q0_reg[8] ),
        .\q0_reg[8]_1 (\q0_reg[8]_0 ),
        .\q0_reg[8]_2 (\q0_reg[8]_1 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actvdy_rom
   (\nf_assign_fu_262_reg[1]_rep__0 ,
    \nf_assign_fu_262_reg[1]_rep__0_0 ,
    \odata_reg[48] ,
    D,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    S,
    DI,
    \q0_reg[10]_0 ,
    \q0_reg[10]_1 ,
    \q0_reg[10]_2 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[10]_3 ,
    \q0_reg[0]_2 ,
    \q0_reg[10]_4 ,
    \q0_reg[10]_5 ,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[11]_3 ,
    \q0_reg[11]_4 ,
    Q,
    \q0[6]_i_2_0 ,
    \q0_reg[8]_0 ,
    \q0_reg[8]_1 ,
    \q0_reg[8]_2 ,
    \q0_reg[0]_3 ,
    accu_0_1_V_fu_1963_p2,
    \icmp_ln899_20_reg_3943_reg[0]_i_2 ,
    \icmp_ln899_19_reg_3938_reg[0] ,
    \q0_reg[9]_0 ,
    \q0_reg[0]_4 );
  output \nf_assign_fu_262_reg[1]_rep__0 ;
  output \nf_assign_fu_262_reg[1]_rep__0_0 ;
  output \odata_reg[48] ;
  output [0:0]D;
  output [0:0]\q0_reg[0]_0 ;
  output [0:0]\q0_reg[0]_1 ;
  output [1:0]S;
  output [1:0]DI;
  output [0:0]\q0_reg[10]_0 ;
  output [0:0]\q0_reg[10]_1 ;
  input \q0_reg[10]_2 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[10]_3 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[10]_4 ;
  input \q0_reg[10]_5 ;
  input \q0_reg[11]_0 ;
  input \q0_reg[11]_1 ;
  input [0:0]\q0_reg[11]_2 ;
  input [0:0]\q0_reg[11]_3 ;
  input \q0_reg[11]_4 ;
  input [0:0]Q;
  input \q0[6]_i_2_0 ;
  input \q0_reg[8]_0 ;
  input \q0_reg[8]_1 ;
  input \q0_reg[8]_2 ;
  input \q0_reg[0]_3 ;
  input [7:0]accu_0_1_V_fu_1963_p2;
  input \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  input \icmp_ln899_19_reg_3938_reg[0] ;
  input \q0_reg[9]_0 ;
  input \q0_reg[0]_4 ;

  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [7:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_19_reg_3938_reg[0] ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  wire \nf_assign_fu_262_reg[1]_rep__0 ;
  wire \nf_assign_fu_262_reg[1]_rep__0_0 ;
  wire \odata_reg[48] ;
  wire \q0[11]_i_1__13_n_1 ;
  wire \q0[6]_i_2_0 ;
  wire \q0[6]_i_3_n_1 ;
  wire \q0[8]_i_1__4_n_1 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [0:0]\q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]\q0_reg[10]_0 ;
  wire [0:0]\q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire \q0_reg[10]_3 ;
  wire \q0_reg[10]_4 ;
  wire \q0_reg[10]_5 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire [0:0]\q0_reg[11]_2 ;
  wire [0:0]\q0_reg[11]_3 ;
  wire \q0_reg[11]_4 ;
  wire \q0_reg[8]_0 ;
  wire \q0_reg[8]_1 ;
  wire \q0_reg[8]_2 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[10] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[8] ;
  wire \q0_reg_n_1_[9] ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_3938[0]_i_4 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\icmp_ln899_19_reg_3938_reg[0] ),
        .O(\q0_reg[10]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_3938[0]_i_8 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\icmp_ln899_19_reg_3938_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\q0_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_3943[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\q0_reg_n_1_[9] ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_3943[0]_i_14 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_20_reg_3943_reg[0]_i_2 ),
        .O(\q0_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_3943[0]_i_18 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_20_reg_3943_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_3943[0]_i_5 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\q0_reg_n_1_[11] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_3943[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\q0_reg_n_1_[9] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_3943[0]_i_9 
       (.I0(\q0_reg_n_1_[10] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h00009400)) 
    \q0[0]_i_1__16 
       (.I0(\q0_reg[10]_3 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[10]_4 ),
        .I3(\q0_reg[10]_5 ),
        .I4(\odata_reg[48] ),
        .O(\nf_assign_fu_262_reg[1]_rep__0_0 ));
  LUT4 #(
    .INIT(16'h8223)) 
    \q0[0]_i_2__0 
       (.I0(\q0_reg[0]_3 ),
        .I1(\q0_reg[10]_3 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[8]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0451)) 
    \q0[11]_i_1__13 
       (.I0(\q0_reg[10]_5 ),
        .I1(\q0_reg[10]_3 ),
        .I2(\q0_reg[0]_2 ),
        .I3(\q0_reg[10]_4 ),
        .O(\q0[11]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h000D)) 
    \q0[14]_i_1__4 
       (.I0(\q0_reg[10]_3 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[10]_5 ),
        .I3(\q0_reg[10]_4 ),
        .O(\nf_assign_fu_262_reg[1]_rep__0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEEEFEFEFE)) 
    \q0[6]_i_2 
       (.I0(\q0[6]_i_3_n_1 ),
        .I1(\q0_reg[11]_0 ),
        .I2(\q0_reg[11]_1 ),
        .I3(\q0_reg[11]_2 ),
        .I4(\q0_reg[11]_3 ),
        .I5(\q0_reg[11]_4 ),
        .O(\odata_reg[48] ));
  LUT2 #(
    .INIT(4'h7)) 
    \q0[6]_i_3 
       (.I0(Q),
        .I1(\q0[6]_i_2_0 ),
        .O(\q0[6]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h68E6)) 
    \q0[8]_i_1__4 
       (.I0(\q0_reg[10]_3 ),
        .I1(\q0_reg[8]_0 ),
        .I2(\q0_reg[8]_1 ),
        .I3(\q0_reg[8]_2 ),
        .O(\q0[8]_i_1__4_n_1 ));
  FDSE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg_n_1_[0] ),
        .S(\q0_reg[0]_4 ));
  FDSE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\nf_assign_fu_262_reg[1]_rep__0 ),
        .Q(\q0_reg_n_1_[10] ),
        .S(\q0_reg[10]_2 ));
  FDSE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .S(\nf_assign_fu_262_reg[1]_rep__0_0 ));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__4_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDSE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0_reg[9]_0 ),
        .Q(\q0_reg_n_1_[9] ),
        .S(\nf_assign_fu_262_reg[1]_rep__0_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI
   (\q0_reg[4] ,
    \q0_reg[15] ,
    \q0_reg[10] ,
    \q0_reg[5] ,
    \q0_reg[1] ,
    \nf_assign_fu_262_reg[1]_rep ,
    O,
    CO,
    \q0_reg[5]_0 ,
    \q0_reg[5]_1 ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[10]_0 ,
    \q0_reg[10]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[5]_2 ,
    \q0_reg[5]_3 ,
    \q0_reg[5]_4 ,
    \q0_reg[5]_5 ,
    \q0_reg[11] ,
    \q0_reg[11]_0 ,
    \q0_reg[5]_6 ,
    \q0_reg[5]_7 ,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[14] ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[7] ,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \q0_reg[2] ,
    \q0_reg[3] ,
    \q0_reg[14]_3 ,
    \q0_reg[14]_4 ,
    \q0_reg[10]_2 ,
    \icmp_ln899_20_reg_3943_reg[0] ,
    DI,
    S,
    accu_0_1_V_fu_1963_p2,
    \xor_ln899_23_reg_3958_reg[0]_i_3 ,
    \icmp_ln899_25_reg_3968_reg[0]_i_2 ,
    \icmp_ln899_25_reg_3968_reg[0] ,
    \icmp_ln899_26_reg_3973_reg[0]_i_2 ,
    \icmp_ln899_20_reg_3943_reg[0]_i_2 ,
    \icmp_ln899_18_reg_3933_reg[0]_i_2 ,
    Q,
    \icmp_ln899_19_reg_3938_reg[0]_i_2 ,
    \q0_reg[6] ,
    \q0_reg[0]_1 );
  output \q0_reg[4] ;
  output \q0_reg[15] ;
  output \q0_reg[10] ;
  output \q0_reg[5] ;
  output \q0_reg[1] ;
  output \nf_assign_fu_262_reg[1]_rep ;
  output [0:0]O;
  output [0:0]CO;
  output [0:0]\q0_reg[5]_0 ;
  output [0:0]\q0_reg[5]_1 ;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[10]_0 ;
  output [0:0]\q0_reg[10]_1 ;
  output [0:0]\q0_reg[1]_2 ;
  output [0:0]\q0_reg[1]_3 ;
  output [0:0]\q0_reg[5]_2 ;
  output [0:0]\q0_reg[5]_3 ;
  output [0:0]\q0_reg[5]_4 ;
  output [0:0]\q0_reg[5]_5 ;
  output [0:0]\q0_reg[11] ;
  output [0:0]\q0_reg[11]_0 ;
  output [0:0]\q0_reg[5]_6 ;
  output [0:0]\q0_reg[5]_7 ;
  output [0:0]\q0_reg[4]_0 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[14] ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[7] ;
  input \q0_reg[0] ;
  input \q0_reg[0]_0 ;
  input \q0_reg[2] ;
  input \q0_reg[3] ;
  input \q0_reg[14]_3 ;
  input \q0_reg[14]_4 ;
  input \q0_reg[10]_2 ;
  input [0:0]\icmp_ln899_20_reg_3943_reg[0] ;
  input [1:0]DI;
  input [1:0]S;
  input [15:0]accu_0_1_V_fu_1963_p2;
  input \xor_ln899_23_reg_3958_reg[0]_i_3 ;
  input \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  input \icmp_ln899_25_reg_3968_reg[0] ;
  input \icmp_ln899_26_reg_3973_reg[0]_i_2 ;
  input \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  input \icmp_ln899_18_reg_3933_reg[0]_i_2 ;
  input [0:0]Q;
  input [0:0]\icmp_ln899_19_reg_3938_reg[0]_i_2 ;
  input \q0_reg[6] ;
  input \q0_reg[0]_1 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [15:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_19_reg_3938_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_20_reg_3943_reg[0] ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  wire \icmp_ln899_25_reg_3968_reg[0] ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_2 ;
  wire \nf_assign_fu_262_reg[1]_rep ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[10] ;
  wire [0:0]\q0_reg[10]_0 ;
  wire [0:0]\q0_reg[10]_1 ;
  wire \q0_reg[10]_2 ;
  wire [0:0]\q0_reg[11] ;
  wire [0:0]\q0_reg[11]_0 ;
  wire [0:0]\q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire \q0_reg[14]_3 ;
  wire \q0_reg[14]_4 ;
  wire \q0_reg[15] ;
  wire \q0_reg[1] ;
  wire [0:0]\q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire [0:0]\q0_reg[1]_2 ;
  wire [0:0]\q0_reg[1]_3 ;
  wire \q0_reg[2] ;
  wire \q0_reg[3] ;
  wire \q0_reg[4] ;
  wire [0:0]\q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire \q0_reg[5] ;
  wire [0:0]\q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire [0:0]\q0_reg[5]_2 ;
  wire [0:0]\q0_reg[5]_3 ;
  wire [0:0]\q0_reg[5]_4 ;
  wire [0:0]\q0_reg[5]_5 ;
  wire [0:0]\q0_reg[5]_6 ;
  wire [0:0]\q0_reg[5]_7 ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_23_reg_3958_reg[0]_i_3 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_18_reg_3933_reg[0]_i_2 (\icmp_ln899_18_reg_3933_reg[0]_i_2 ),
        .\icmp_ln899_19_reg_3938_reg[0]_i_2 (\icmp_ln899_19_reg_3938_reg[0]_i_2 ),
        .\icmp_ln899_20_reg_3943_reg[0] (\icmp_ln899_20_reg_3943_reg[0] ),
        .\icmp_ln899_20_reg_3943_reg[0]_i_2 (\icmp_ln899_20_reg_3943_reg[0]_i_2 ),
        .\icmp_ln899_25_reg_3968_reg[0] (\icmp_ln899_25_reg_3968_reg[0] ),
        .\icmp_ln899_25_reg_3968_reg[0]_i_2 (\icmp_ln899_25_reg_3968_reg[0]_i_2 ),
        .\icmp_ln899_26_reg_3973_reg[0]_i_2 (\icmp_ln899_26_reg_3973_reg[0]_i_2 ),
        .\nf_assign_fu_262_reg[1]_rep (\nf_assign_fu_262_reg[1]_rep ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[10]_2 (\q0_reg[10]_1 ),
        .\q0_reg[10]_3 (\q0_reg[10]_2 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[14]_2 (\q0_reg[14]_1 ),
        .\q0_reg[14]_3 (\q0_reg[14]_2 ),
        .\q0_reg[14]_4 (\q0_reg[14]_3 ),
        .\q0_reg[14]_5 (\q0_reg[14]_4 ),
        .\q0_reg[15]_0 (\q0_reg[15] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[1]_3 (\q0_reg[1]_2 ),
        .\q0_reg[1]_4 (\q0_reg[1]_3 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[3]_0 (\q0_reg[3] ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[4]_1 (\q0_reg[4]_0 ),
        .\q0_reg[4]_2 (\q0_reg[4]_1 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[5]_1 (\q0_reg[5]_0 ),
        .\q0_reg[5]_2 (\q0_reg[5]_1 ),
        .\q0_reg[5]_3 (\q0_reg[5]_2 ),
        .\q0_reg[5]_4 (\q0_reg[5]_3 ),
        .\q0_reg[5]_5 (\q0_reg[5]_4 ),
        .\q0_reg[5]_6 (\q0_reg[5]_5 ),
        .\q0_reg[5]_7 (\q0_reg[5]_6 ),
        .\q0_reg[5]_8 (\q0_reg[5]_7 ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_23_reg_3958_reg[0]_i_3 (\xor_ln899_23_reg_3958_reg[0]_i_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActwdI_rom
   (\q0_reg[4]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[1]_0 ,
    \nf_assign_fu_262_reg[1]_rep ,
    O,
    CO,
    \q0_reg[5]_1 ,
    \q0_reg[5]_2 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[10]_1 ,
    \q0_reg[10]_2 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    \q0_reg[5]_3 ,
    \q0_reg[5]_4 ,
    \q0_reg[5]_5 ,
    \q0_reg[5]_6 ,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[5]_7 ,
    \q0_reg[5]_8 ,
    \q0_reg[4]_1 ,
    \q0_reg[4]_2 ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[14]_3 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[2]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[14]_4 ,
    \q0_reg[14]_5 ,
    \q0_reg[10]_3 ,
    \icmp_ln899_20_reg_3943_reg[0] ,
    DI,
    S,
    accu_0_1_V_fu_1963_p2,
    \xor_ln899_23_reg_3958_reg[0]_i_3 ,
    \icmp_ln899_25_reg_3968_reg[0]_i_2 ,
    \icmp_ln899_25_reg_3968_reg[0] ,
    \icmp_ln899_26_reg_3973_reg[0]_i_2 ,
    \icmp_ln899_20_reg_3943_reg[0]_i_2 ,
    \icmp_ln899_18_reg_3933_reg[0]_i_2 ,
    Q,
    \icmp_ln899_19_reg_3938_reg[0]_i_2 ,
    \q0_reg[6]_0 ,
    \q0_reg[0]_2 );
  output \q0_reg[4]_0 ;
  output \q0_reg[15]_0 ;
  output \q0_reg[10]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[1]_0 ;
  output \nf_assign_fu_262_reg[1]_rep ;
  output [0:0]O;
  output [0:0]CO;
  output [0:0]\q0_reg[5]_1 ;
  output [0:0]\q0_reg[5]_2 ;
  output [0:0]\q0_reg[1]_1 ;
  output [0:0]\q0_reg[1]_2 ;
  output [0:0]\q0_reg[10]_1 ;
  output [0:0]\q0_reg[10]_2 ;
  output [0:0]\q0_reg[1]_3 ;
  output [0:0]\q0_reg[1]_4 ;
  output [0:0]\q0_reg[5]_3 ;
  output [0:0]\q0_reg[5]_4 ;
  output [0:0]\q0_reg[5]_5 ;
  output [0:0]\q0_reg[5]_6 ;
  output [0:0]\q0_reg[11]_0 ;
  output [0:0]\q0_reg[11]_1 ;
  output [0:0]\q0_reg[5]_7 ;
  output [0:0]\q0_reg[5]_8 ;
  output [0:0]\q0_reg[4]_1 ;
  output [0:0]\q0_reg[4]_2 ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  output [0:0]\q0_reg[14]_3 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[7]_0 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[0]_1 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[14]_4 ;
  input \q0_reg[14]_5 ;
  input \q0_reg[10]_3 ;
  input [0:0]\icmp_ln899_20_reg_3943_reg[0] ;
  input [1:0]DI;
  input [1:0]S;
  input [15:0]accu_0_1_V_fu_1963_p2;
  input \xor_ln899_23_reg_3958_reg[0]_i_3 ;
  input \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  input \icmp_ln899_25_reg_3968_reg[0] ;
  input \icmp_ln899_26_reg_3973_reg[0]_i_2 ;
  input \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  input \icmp_ln899_18_reg_3933_reg[0]_i_2 ;
  input [0:0]Q;
  input [0:0]\icmp_ln899_19_reg_3938_reg[0]_i_2 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[0]_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire [15:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_2 ;
  wire [0:0]\icmp_ln899_19_reg_3938_reg[0]_i_2 ;
  wire \icmp_ln899_20_reg_3943[0]_i_3_n_1 ;
  wire \icmp_ln899_20_reg_3943[0]_i_4_n_1 ;
  wire \icmp_ln899_20_reg_3943[0]_i_7_n_1 ;
  wire \icmp_ln899_20_reg_3943[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_20_reg_3943_reg[0] ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_20_reg_3943_reg[0]_i_2 ;
  wire icmp_ln899_21_fu_2169_p2;
  wire \icmp_ln899_25_reg_3968_reg[0] ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  wire \icmp_ln899_26_reg_3973_reg[0]_i_2 ;
  wire \nf_assign_fu_262_reg[1]_rep ;
  wire \q0[0]_i_2__1_n_1 ;
  wire \q0[10]_i_1__17_n_1 ;
  wire \q0[11]_i_1__12_n_1 ;
  wire \q0[12]_i_1_n_1 ;
  wire \q0[14]_i_1__10_n_1 ;
  wire \q0[15]_i_1__1_n_1 ;
  wire \q0[1]_i_1__1_n_1 ;
  wire \q0[2]_i_1_n_1 ;
  wire \q0[3]_i_1__9_n_1 ;
  wire \q0[4]_i_1__5_n_1 ;
  wire \q0[5]_i_1__2_n_1 ;
  wire \q0[7]_i_1__0_n_1 ;
  wire \q0[8]_i_1__25_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[10]_0 ;
  wire [0:0]\q0_reg[10]_1 ;
  wire [0:0]\q0_reg[10]_2 ;
  wire \q0_reg[10]_3 ;
  wire [0:0]\q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire [0:0]\q0_reg[14]_3 ;
  wire \q0_reg[14]_4 ;
  wire \q0_reg[14]_5 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[1]_0 ;
  wire [0:0]\q0_reg[1]_1 ;
  wire [0:0]\q0_reg[1]_2 ;
  wire [0:0]\q0_reg[1]_3 ;
  wire [0:0]\q0_reg[1]_4 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire [0:0]\q0_reg[4]_1 ;
  wire [0:0]\q0_reg[4]_2 ;
  wire \q0_reg[5]_0 ;
  wire [0:0]\q0_reg[5]_1 ;
  wire [0:0]\q0_reg[5]_2 ;
  wire [0:0]\q0_reg[5]_3 ;
  wire [0:0]\q0_reg[5]_4 ;
  wire [0:0]\q0_reg[5]_5 ;
  wire [0:0]\q0_reg[5]_6 ;
  wire [0:0]\q0_reg[5]_7 ;
  wire [0:0]\q0_reg[5]_8 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_1_[0] ;
  wire \q0_reg_n_1_[11] ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[14] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[3] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_21_reg_3948[0]_i_10_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_11_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_12_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_13_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_14_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_15_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_16_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_17_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_18_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_19_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_4_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_5_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_6_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_7_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_8_n_1 ;
  wire \xor_ln899_21_reg_3948[0]_i_9_n_1 ;
  wire \xor_ln899_21_reg_3948_reg[0]_i_2_n_2 ;
  wire \xor_ln899_21_reg_3948_reg[0]_i_2_n_3 ;
  wire \xor_ln899_21_reg_3948_reg[0]_i_2_n_4 ;
  wire \xor_ln899_21_reg_3948_reg[0]_i_3_n_1 ;
  wire \xor_ln899_21_reg_3948_reg[0]_i_3_n_2 ;
  wire \xor_ln899_21_reg_3948_reg[0]_i_3_n_3 ;
  wire \xor_ln899_21_reg_3948_reg[0]_i_3_n_4 ;
  wire \xor_ln899_23_reg_3958_reg[0]_i_3 ;
  wire [3:0]\NLW_icmp_ln899_20_reg_3943_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_21_reg_3948_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_21_reg_3948_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_21_reg_3948_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_21_reg_3948_reg[0]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_17_reg_3928[0]_i_11 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(Q),
        .O(\q0_reg[5]_8 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_17_reg_3928[0]_i_15 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(Q),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\q0_reg[5]_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_3933[0]_i_14 
       (.I0(\q0_reg_n_1_[11] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_18_reg_3933_reg[0]_i_2 ),
        .O(\q0_reg[11]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_3933[0]_i_18 
       (.I0(\q0_reg_n_1_[11] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_18_reg_3933_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_3933[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[15]),
        .O(\q0_reg[14]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_3933[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(accu_0_1_V_fu_1963_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_3938[0]_i_11 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\icmp_ln899_19_reg_3938_reg[0]_i_2 ),
        .O(\q0_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_3938[0]_i_15 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\icmp_ln899_19_reg_3938_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\q0_reg[4]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_19_reg_3938[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[15]),
        .O(\q0_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_19_reg_3938[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(accu_0_1_V_fu_1963_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\q0_reg[14]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_3943[0]_i_12 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\icmp_ln899_20_reg_3943_reg[0]_i_2 ),
        .O(\q0_reg[5]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_3943[0]_i_16 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\icmp_ln899_20_reg_3943_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\q0_reg[5]_6 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_3943[0]_i_3 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[15]),
        .O(\icmp_ln899_20_reg_3943[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_20_reg_3943[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_20_reg_3943[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_3943[0]_i_7 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(accu_0_1_V_fu_1963_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_20_reg_3943[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_20_reg_3943[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\icmp_ln899_20_reg_3943[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_20_reg_3943_reg[0]_i_1 
       (.CI(\icmp_ln899_20_reg_3943_reg[0] ),
        .CO({CO,\icmp_ln899_20_reg_3943_reg[0]_i_1_n_2 ,\icmp_ln899_20_reg_3943_reg[0]_i_1_n_3 ,\icmp_ln899_20_reg_3943_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_20_reg_3943[0]_i_3_n_1 ,\icmp_ln899_20_reg_3943[0]_i_4_n_1 ,DI}),
        .O(\NLW_icmp_ln899_20_reg_3943_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_20_reg_3943[0]_i_7_n_1 ,\icmp_ln899_20_reg_3943[0]_i_8_n_1 ,S}));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_3963[0]_i_12 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\q0_reg[5]_0 ),
        .O(\q0_reg[1]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_3963[0]_i_16 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\q0_reg[5]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\q0_reg[1]_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_3968[0]_i_12 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\icmp_ln899_25_reg_3968_reg[0]_i_2 ),
        .O(\q0_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_3968[0]_i_16 
       (.I0(\q0_reg[1]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\icmp_ln899_25_reg_3968_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\q0_reg[1]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_3968[0]_i_5 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\icmp_ln899_25_reg_3968_reg[0] ),
        .O(\q0_reg[10]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_3968[0]_i_9 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\icmp_ln899_25_reg_3968_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\q0_reg[10]_2 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_3973[0]_i_12 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\icmp_ln899_26_reg_3973_reg[0]_i_2 ),
        .O(\q0_reg[5]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_3973[0]_i_16 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\icmp_ln899_26_reg_3973_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\q0_reg[5]_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[0]_i_2__1 
       (.I0(\q0_reg[0]_0 ),
        .I1(\q0_reg[0]_1 ),
        .O(\q0[0]_i_2__1_n_1 ));
  LUT4 #(
    .INIT(16'h950F)) 
    \q0[10]_i_1__17 
       (.I0(\q0_reg[14]_5 ),
        .I1(\q0_reg[2]_0 ),
        .I2(\q0_reg[14]_4 ),
        .I3(\q0_reg[10]_3 ),
        .O(\q0[10]_i_1__17_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h9663)) 
    \q0[11]_i_1__12 
       (.I0(\q0_reg[2]_0 ),
        .I1(\q0_reg[14]_4 ),
        .I2(\q0_reg[14]_5 ),
        .I3(\q0_reg[10]_3 ),
        .O(\q0[11]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h862F)) 
    \q0[12]_i_1 
       (.I0(\q0_reg[3]_0 ),
        .I1(\q0_reg[2]_0 ),
        .I2(\q0_reg[14]_4 ),
        .I3(\q0_reg[14]_5 ),
        .O(\q0[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h943B)) 
    \q0[14]_i_1__10 
       (.I0(\q0_reg[3]_0 ),
        .I1(\q0_reg[14]_4 ),
        .I2(\q0_reg[2]_0 ),
        .I3(\q0_reg[14]_5 ),
        .O(\q0[14]_i_1__10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h798E)) 
    \q0[15]_i_1__1 
       (.I0(\q0_reg[14]_4 ),
        .I1(\q0_reg[2]_0 ),
        .I2(\q0_reg[3]_0 ),
        .I3(\q0_reg[14]_5 ),
        .O(\q0[15]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0150)) 
    \q0[1]_i_1__1 
       (.I0(\q0_reg[14]_4 ),
        .I1(\q0_reg[10]_3 ),
        .I2(\q0_reg[14]_5 ),
        .I3(\q0_reg[2]_0 ),
        .O(\q0[1]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h1012)) 
    \q0[2]_i_1 
       (.I0(\q0_reg[2]_0 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[0]_1 ),
        .O(\q0[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h0510)) 
    \q0[3]_i_1__9 
       (.I0(\q0_reg[2]_0 ),
        .I1(\q0_reg[0]_1 ),
        .I2(\q0_reg[3]_0 ),
        .I3(\q0_reg[14]_5 ),
        .O(\q0[3]_i_1__9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \q0[4]_i_1__5 
       (.I0(\q0_reg[14]_4 ),
        .I1(\q0_reg[14]_5 ),
        .I2(\q0_reg[10]_3 ),
        .I3(\q0_reg[2]_0 ),
        .O(\q0[4]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0024)) 
    \q0[5]_i_1__2 
       (.I0(\q0_reg[14]_4 ),
        .I1(\q0_reg[2]_0 ),
        .I2(\q0_reg[14]_5 ),
        .I3(\q0_reg[10]_3 ),
        .O(\q0[5]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \q0[6]_i_1__9 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[2]_0 ),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[0]_1 ),
        .O(\nf_assign_fu_262_reg[1]_rep ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    \q0[7]_i_1__0 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[0]_1 ),
        .I3(\q0_reg[2]_0 ),
        .O(\q0[7]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h6AF4)) 
    \q0[8]_i_1__25 
       (.I0(\q0_reg[14]_5 ),
        .I1(\q0_reg[2]_0 ),
        .I2(\q0_reg[14]_4 ),
        .I3(\q0_reg[3]_0 ),
        .O(\q0[8]_i_1__25_n_1 ));
  FDSE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_2__1_n_1 ),
        .Q(\q0_reg_n_1_[0] ),
        .S(\q0_reg[0]_2 ));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__17_n_1 ),
        .Q(\q0_reg[10]_0 ),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__12_n_1 ),
        .Q(\q0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__10_n_1 ),
        .Q(\q0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[15]_i_1__1_n_1 ),
        .Q(\q0_reg[15]_0 ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__1_n_1 ),
        .Q(\q0_reg[1]_0 ),
        .R(1'b0));
  FDSE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .S(\q0_reg[6]_0 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[3]_i_1__9_n_1 ),
        .Q(\q0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[4]_i_1__5_n_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__2_n_1 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
  FDSE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\nf_assign_fu_262_reg[1]_rep ),
        .Q(\q0_reg_n_1_[6] ),
        .S(\q0_reg[6]_0 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__0_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__25_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_21_reg_3948[0]_i_10 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\q0_reg_n_1_[11] ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\xor_ln899_21_reg_3948[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_21_reg_3948[0]_i_11 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(\q0_reg_n_1_[14] ),
        .I3(accu_0_1_V_fu_1963_p2[9]),
        .O(\xor_ln899_21_reg_3948[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_21_reg_3948[0]_i_12 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\xor_ln899_21_reg_3948[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_21_reg_3948[0]_i_13 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\q0_reg[5]_0 ),
        .O(\xor_ln899_21_reg_3948[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_21_reg_3948[0]_i_14 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\q0_reg_n_1_[3] ),
        .O(\xor_ln899_21_reg_3948[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_21_reg_3948[0]_i_15 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\q0_reg[1]_0 ),
        .O(\xor_ln899_21_reg_3948[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_21_reg_3948[0]_i_16 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\xor_ln899_21_reg_3948[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_21_reg_3948[0]_i_17 
       (.I0(\q0_reg[4]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\q0_reg[5]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\xor_ln899_21_reg_3948[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_21_reg_3948[0]_i_18 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\q0_reg_n_1_[3] ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\xor_ln899_21_reg_3948[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_21_reg_3948[0]_i_19 
       (.I0(\q0_reg_n_1_[0] ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\q0_reg[1]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\xor_ln899_21_reg_3948[0]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_21_reg_3948[0]_i_4 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[15]),
        .O(\xor_ln899_21_reg_3948[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_21_reg_3948[0]_i_5 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_21_reg_3948[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_21_reg_3948[0]_i_6 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\q0_reg_n_1_[11] ),
        .O(\xor_ln899_21_reg_3948[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_21_reg_3948[0]_i_7 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(accu_0_1_V_fu_1963_p2[9]),
        .I3(\q0_reg_n_1_[14] ),
        .O(\xor_ln899_21_reg_3948[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_21_reg_3948[0]_i_8 
       (.I0(\q0_reg_n_1_[14] ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(accu_0_1_V_fu_1963_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_21_reg_3948[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_21_reg_3948[0]_i_9 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\xor_ln899_21_reg_3948[0]_i_9_n_1 ));
  CARRY4 \xor_ln899_21_reg_3948_reg[0]_i_1 
       (.CI(icmp_ln899_21_fu_2169_p2),
        .CO(\NLW_xor_ln899_21_reg_3948_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_21_reg_3948_reg[0]_i_1_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_21_reg_3948_reg[0]_i_2 
       (.CI(\xor_ln899_21_reg_3948_reg[0]_i_3_n_1 ),
        .CO({icmp_ln899_21_fu_2169_p2,\xor_ln899_21_reg_3948_reg[0]_i_2_n_2 ,\xor_ln899_21_reg_3948_reg[0]_i_2_n_3 ,\xor_ln899_21_reg_3948_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_21_reg_3948[0]_i_4_n_1 ,\xor_ln899_21_reg_3948[0]_i_5_n_1 ,\xor_ln899_21_reg_3948[0]_i_6_n_1 ,\xor_ln899_21_reg_3948[0]_i_7_n_1 }),
        .O(\NLW_xor_ln899_21_reg_3948_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_21_reg_3948[0]_i_8_n_1 ,\xor_ln899_21_reg_3948[0]_i_9_n_1 ,\xor_ln899_21_reg_3948[0]_i_10_n_1 ,\xor_ln899_21_reg_3948[0]_i_11_n_1 }));
  CARRY4 \xor_ln899_21_reg_3948_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\xor_ln899_21_reg_3948_reg[0]_i_3_n_1 ,\xor_ln899_21_reg_3948_reg[0]_i_3_n_2 ,\xor_ln899_21_reg_3948_reg[0]_i_3_n_3 ,\xor_ln899_21_reg_3948_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_21_reg_3948[0]_i_12_n_1 ,\xor_ln899_21_reg_3948[0]_i_13_n_1 ,\xor_ln899_21_reg_3948[0]_i_14_n_1 ,\xor_ln899_21_reg_3948[0]_i_15_n_1 }),
        .O(\NLW_xor_ln899_21_reg_3948_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_21_reg_3948[0]_i_16_n_1 ,\xor_ln899_21_reg_3948[0]_i_17_n_1 ,\xor_ln899_21_reg_3948[0]_i_18_n_1 ,\xor_ln899_21_reg_3948[0]_i_19_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_23_reg_3958[0]_i_13 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\xor_ln899_23_reg_3958_reg[0]_i_3 ),
        .O(\q0_reg[5]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_23_reg_3958[0]_i_17 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\xor_ln899_23_reg_3958_reg[0]_i_3 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\q0_reg[5]_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS
   (\q0_reg[14] ,
    \q0_reg[11] ,
    \q0_reg[9] ,
    O,
    CO,
    \q0_reg[11]_0 ,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[14]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[11]_3 ,
    \q0_reg[11]_4 ,
    Q,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[9]_0 ,
    \q0_reg[12] ,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    \q0_reg[12]_2 ,
    \q0_reg[7] ,
    \q0_reg[4] ,
    \q0_reg[7]_0 ,
    \q0_reg[2] ,
    nf_assign_fu_262,
    \q0_reg[7]_1 ,
    DI,
    S,
    \icmp_ln899_25_reg_3968_reg[0] ,
    \icmp_ln899_25_reg_3968_reg[0]_0 ,
    \icmp_ln899_25_reg_3968_reg[0]_1 ,
    \icmp_ln899_27_reg_3978_reg[0] ,
    \icmp_ln899_27_reg_3978_reg[0]_0 ,
    \icmp_ln899_27_reg_3978_reg[0]_1 ,
    accu_0_1_V_fu_1963_p2,
    \xor_ln899_22_reg_3953_reg[0]_i_3 ,
    \xor_ln899_22_reg_3953_reg[0]_i_3_0 ,
    \icmp_ln899_27_reg_3978_reg[0]_2 ,
    \icmp_ln899_25_reg_3968_reg[0]_2 ,
    \icmp_ln899_24_reg_3963_reg[0] ,
    \icmp_ln899_24_reg_3963_reg[0]_0 ,
    \icmp_ln899_15_reg_3918_reg[0]_i_2 );
  output \q0_reg[14] ;
  output \q0_reg[11] ;
  output \q0_reg[9] ;
  output [0:0]O;
  output [0:0]CO;
  output [0:0]\q0_reg[11]_0 ;
  output [1:0]\q0_reg[11]_1 ;
  output [1:0]\q0_reg[11]_2 ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [1:0]\q0_reg[11]_3 ;
  output [1:0]\q0_reg[11]_4 ;
  output [1:0]Q;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[9]_0 ;
  input \q0_reg[12] ;
  input \q0_reg[12]_0 ;
  input \q0_reg[12]_1 ;
  input \q0_reg[12]_2 ;
  input \q0_reg[7] ;
  input \q0_reg[4] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[2] ;
  input [0:0]nf_assign_fu_262;
  input \q0_reg[7]_1 ;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\icmp_ln899_25_reg_3968_reg[0] ;
  input [1:0]\icmp_ln899_25_reg_3968_reg[0]_0 ;
  input [1:0]\icmp_ln899_25_reg_3968_reg[0]_1 ;
  input [0:0]\icmp_ln899_27_reg_3978_reg[0] ;
  input [1:0]\icmp_ln899_27_reg_3978_reg[0]_0 ;
  input [1:0]\icmp_ln899_27_reg_3978_reg[0]_1 ;
  input [13:0]accu_0_1_V_fu_1963_p2;
  input \xor_ln899_22_reg_3953_reg[0]_i_3 ;
  input \xor_ln899_22_reg_3953_reg[0]_i_3_0 ;
  input \icmp_ln899_27_reg_3978_reg[0]_2 ;
  input \icmp_ln899_25_reg_3968_reg[0]_2 ;
  input \icmp_ln899_24_reg_3963_reg[0] ;
  input \icmp_ln899_24_reg_3963_reg[0]_0 ;
  input \icmp_ln899_15_reg_3918_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire [13:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_15_reg_3918_reg[0]_i_2 ;
  wire \icmp_ln899_24_reg_3963_reg[0] ;
  wire \icmp_ln899_24_reg_3963_reg[0]_0 ;
  wire [0:0]\icmp_ln899_25_reg_3968_reg[0] ;
  wire [1:0]\icmp_ln899_25_reg_3968_reg[0]_0 ;
  wire [1:0]\icmp_ln899_25_reg_3968_reg[0]_1 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_2 ;
  wire [0:0]\icmp_ln899_27_reg_3978_reg[0] ;
  wire [1:0]\icmp_ln899_27_reg_3978_reg[0]_0 ;
  wire [1:0]\icmp_ln899_27_reg_3978_reg[0]_1 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_2 ;
  wire [0:0]nf_assign_fu_262;
  wire \q0_reg[11] ;
  wire [0:0]\q0_reg[11]_0 ;
  wire [1:0]\q0_reg[11]_1 ;
  wire [1:0]\q0_reg[11]_2 ;
  wire [1:0]\q0_reg[11]_3 ;
  wire [1:0]\q0_reg[11]_4 ;
  wire \q0_reg[12] ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[12]_1 ;
  wire \q0_reg[12]_2 ;
  wire \q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire \q0_reg[2] ;
  wire \q0_reg[4] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_22_reg_3953_reg[0]_i_3 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_3_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom_U
       (.CO(CO),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_15_reg_3918_reg[0]_i_2 (\icmp_ln899_15_reg_3918_reg[0]_i_2 ),
        .\icmp_ln899_24_reg_3963_reg[0] (\icmp_ln899_24_reg_3963_reg[0] ),
        .\icmp_ln899_24_reg_3963_reg[0]_0 (\icmp_ln899_24_reg_3963_reg[0]_0 ),
        .\icmp_ln899_25_reg_3968_reg[0] (\icmp_ln899_25_reg_3968_reg[0] ),
        .\icmp_ln899_25_reg_3968_reg[0]_0 (\icmp_ln899_25_reg_3968_reg[0]_0 ),
        .\icmp_ln899_25_reg_3968_reg[0]_1 (\icmp_ln899_25_reg_3968_reg[0]_1 ),
        .\icmp_ln899_25_reg_3968_reg[0]_2 (\icmp_ln899_25_reg_3968_reg[0]_2 ),
        .\icmp_ln899_27_reg_3978_reg[0] (\icmp_ln899_27_reg_3978_reg[0] ),
        .\icmp_ln899_27_reg_3978_reg[0]_0 (\icmp_ln899_27_reg_3978_reg[0]_0 ),
        .\icmp_ln899_27_reg_3978_reg[0]_1 (\icmp_ln899_27_reg_3978_reg[0]_1 ),
        .\icmp_ln899_27_reg_3978_reg[0]_2 (\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[11]_2 (\q0_reg[11]_1 ),
        .\q0_reg[11]_3 (\q0_reg[11]_2 ),
        .\q0_reg[11]_4 (\q0_reg[11]_3 ),
        .\q0_reg[11]_5 (\q0_reg[11]_4 ),
        .\q0_reg[12]_0 (\q0_reg[12] ),
        .\q0_reg[12]_1 (\q0_reg[12]_0 ),
        .\q0_reg[12]_2 (\q0_reg[12]_1 ),
        .\q0_reg[12]_3 (\q0_reg[12]_2 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[14]_2 (\q0_reg[14]_1 ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_22_reg_3953_reg[0]_i_3_0 (\xor_ln899_22_reg_3953_reg[0]_i_3 ),
        .\xor_ln899_22_reg_3953_reg[0]_i_3_1 (\xor_ln899_22_reg_3953_reg[0]_i_3_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_ActxdS_rom
   (\q0_reg[14]_0 ,
    \q0_reg[11]_0 ,
    \q0_reg[9]_0 ,
    O,
    CO,
    \q0_reg[11]_1 ,
    \q0_reg[11]_2 ,
    \q0_reg[11]_3 ,
    \q0_reg[14]_1 ,
    \q0_reg[14]_2 ,
    \q0_reg[11]_4 ,
    \q0_reg[11]_5 ,
    Q,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[9]_1 ,
    \q0_reg[12]_0 ,
    \q0_reg[12]_1 ,
    \q0_reg[12]_2 ,
    \q0_reg[12]_3 ,
    \q0_reg[7]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[2]_0 ,
    nf_assign_fu_262,
    \q0_reg[7]_2 ,
    DI,
    S,
    \icmp_ln899_25_reg_3968_reg[0] ,
    \icmp_ln899_25_reg_3968_reg[0]_0 ,
    \icmp_ln899_25_reg_3968_reg[0]_1 ,
    \icmp_ln899_27_reg_3978_reg[0] ,
    \icmp_ln899_27_reg_3978_reg[0]_0 ,
    \icmp_ln899_27_reg_3978_reg[0]_1 ,
    accu_0_1_V_fu_1963_p2,
    \xor_ln899_22_reg_3953_reg[0]_i_3_0 ,
    \xor_ln899_22_reg_3953_reg[0]_i_3_1 ,
    \icmp_ln899_27_reg_3978_reg[0]_2 ,
    \icmp_ln899_25_reg_3968_reg[0]_2 ,
    \icmp_ln899_24_reg_3963_reg[0] ,
    \icmp_ln899_24_reg_3963_reg[0]_0 ,
    \icmp_ln899_15_reg_3918_reg[0]_i_2 );
  output \q0_reg[14]_0 ;
  output \q0_reg[11]_0 ;
  output \q0_reg[9]_0 ;
  output [0:0]O;
  output [0:0]CO;
  output [0:0]\q0_reg[11]_1 ;
  output [1:0]\q0_reg[11]_2 ;
  output [1:0]\q0_reg[11]_3 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[14]_2 ;
  output [1:0]\q0_reg[11]_4 ;
  output [1:0]\q0_reg[11]_5 ;
  output [1:0]Q;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[9]_1 ;
  input \q0_reg[12]_0 ;
  input \q0_reg[12]_1 ;
  input \q0_reg[12]_2 ;
  input \q0_reg[12]_3 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[2]_0 ;
  input [0:0]nf_assign_fu_262;
  input \q0_reg[7]_2 ;
  input [1:0]DI;
  input [1:0]S;
  input [0:0]\icmp_ln899_25_reg_3968_reg[0] ;
  input [1:0]\icmp_ln899_25_reg_3968_reg[0]_0 ;
  input [1:0]\icmp_ln899_25_reg_3968_reg[0]_1 ;
  input [0:0]\icmp_ln899_27_reg_3978_reg[0] ;
  input [1:0]\icmp_ln899_27_reg_3978_reg[0]_0 ;
  input [1:0]\icmp_ln899_27_reg_3978_reg[0]_1 ;
  input [13:0]accu_0_1_V_fu_1963_p2;
  input \xor_ln899_22_reg_3953_reg[0]_i_3_0 ;
  input \xor_ln899_22_reg_3953_reg[0]_i_3_1 ;
  input \icmp_ln899_27_reg_3978_reg[0]_2 ;
  input \icmp_ln899_25_reg_3968_reg[0]_2 ;
  input \icmp_ln899_24_reg_3963_reg[0] ;
  input \icmp_ln899_24_reg_3963_reg[0]_0 ;
  input \icmp_ln899_15_reg_3918_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]O;
  wire [1:0]Q;
  wire [1:0]S;
  wire [13:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_15_reg_3918_reg[0]_i_2 ;
  wire icmp_ln899_22_fu_2181_p2;
  wire \icmp_ln899_24_reg_3963_reg[0] ;
  wire \icmp_ln899_24_reg_3963_reg[0]_0 ;
  wire \icmp_ln899_25_reg_3968[0]_i_3_n_1 ;
  wire \icmp_ln899_25_reg_3968[0]_i_4_n_1 ;
  wire \icmp_ln899_25_reg_3968[0]_i_7_n_1 ;
  wire \icmp_ln899_25_reg_3968[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_25_reg_3968_reg[0] ;
  wire [1:0]\icmp_ln899_25_reg_3968_reg[0]_0 ;
  wire [1:0]\icmp_ln899_25_reg_3968_reg[0]_1 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_2 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_27_reg_3978[0]_i_3_n_1 ;
  wire \icmp_ln899_27_reg_3978[0]_i_4_n_1 ;
  wire \icmp_ln899_27_reg_3978[0]_i_7_n_1 ;
  wire \icmp_ln899_27_reg_3978[0]_i_8_n_1 ;
  wire [0:0]\icmp_ln899_27_reg_3978_reg[0] ;
  wire [1:0]\icmp_ln899_27_reg_3978_reg[0]_0 ;
  wire [1:0]\icmp_ln899_27_reg_3978_reg[0]_1 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_2 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_i_1_n_4 ;
  wire [0:0]nf_assign_fu_262;
  wire \q0[11]_i_1__15_n_1 ;
  wire \q0[12]_i_1__7_n_1 ;
  wire \q0[14]_i_1__2_n_1 ;
  wire \q0[1]_i_1__3_n_1 ;
  wire \q0[2]_i_1__13_n_1 ;
  wire \q0[4]_i_1__3_n_1 ;
  wire \q0[7]_i_1__19_n_1 ;
  wire \q0[8]_i_1__21_n_1 ;
  wire \q0[9]_i_1__9_n_1 ;
  wire \q0_reg[11]_0 ;
  wire [0:0]\q0_reg[11]_1 ;
  wire [1:0]\q0_reg[11]_2 ;
  wire [1:0]\q0_reg[11]_3 ;
  wire [1:0]\q0_reg[11]_4 ;
  wire [1:0]\q0_reg[11]_5 ;
  wire \q0_reg[12]_0 ;
  wire \q0_reg[12]_1 ;
  wire \q0_reg[12]_2 ;
  wire \q0_reg[12]_3 ;
  wire \q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire [0:0]\q0_reg[14]_2 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[2] ;
  wire \q0_reg_n_1_[4] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_22_reg_3953[0]_i_10_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_11_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_13_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_14_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_17_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_18_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_4_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_5_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_6_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_7_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_8_n_1 ;
  wire \xor_ln899_22_reg_3953[0]_i_9_n_1 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_2_n_2 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_2_n_3 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_2_n_4 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_3_0 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_3_1 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_3_n_1 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_3_n_2 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_3_n_3 ;
  wire \xor_ln899_22_reg_3953_reg[0]_i_3_n_4 ;
  wire [3:0]\NLW_icmp_ln899_25_reg_3968_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_27_reg_3978_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_22_reg_3953_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_22_reg_3953_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_22_reg_3953_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_22_reg_3953_reg[0]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_15_reg_3918[0]_i_14 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_15_reg_3918_reg[0]_i_2 ),
        .O(\q0_reg[14]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_15_reg_3918[0]_i_18 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_15_reg_3918_reg[0]_i_2 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[14]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_3963[0]_i_10 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\icmp_ln899_24_reg_3963_reg[0] ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\q0_reg[11]_3 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_3963[0]_i_5 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(accu_0_1_V_fu_1963_p2[9]),
        .I3(\icmp_ln899_24_reg_3963_reg[0]_0 ),
        .O(\q0_reg[11]_2 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_3963[0]_i_6 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\icmp_ln899_24_reg_3963_reg[0] ),
        .O(\q0_reg[11]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_3963[0]_i_9 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(\icmp_ln899_24_reg_3963_reg[0]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[9]),
        .O(\q0_reg[11]_3 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_3968[0]_i_3 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\icmp_ln899_25_reg_3968[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_3968[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\icmp_ln899_25_reg_3968_reg[0]_2 ),
        .O(\icmp_ln899_25_reg_3968[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_3968[0]_i_7 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .O(\icmp_ln899_25_reg_3968[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_3968[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\icmp_ln899_25_reg_3968_reg[0]_2 ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\icmp_ln899_25_reg_3968[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_25_reg_3968_reg[0]_i_1 
       (.CI(\icmp_ln899_25_reg_3968_reg[0] ),
        .CO({CO,\icmp_ln899_25_reg_3968_reg[0]_i_1_n_2 ,\icmp_ln899_25_reg_3968_reg[0]_i_1_n_3 ,\icmp_ln899_25_reg_3968_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_25_reg_3968[0]_i_3_n_1 ,\icmp_ln899_25_reg_3968[0]_i_4_n_1 ,\icmp_ln899_25_reg_3968_reg[0]_0 }),
        .O(\NLW_icmp_ln899_25_reg_3968_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_25_reg_3968[0]_i_7_n_1 ,\icmp_ln899_25_reg_3968[0]_i_8_n_1 ,\icmp_ln899_25_reg_3968_reg[0]_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_3973[0]_i_3 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\q0_reg[11]_5 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_26_reg_3973[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\icmp_ln899_25_reg_3968_reg[0]_2 ),
        .O(\q0_reg[11]_5 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_3973[0]_i_7 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .O(\q0_reg[11]_4 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_26_reg_3973[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\icmp_ln899_25_reg_3968_reg[0]_2 ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\q0_reg[11]_4 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_3978[0]_i_3 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\icmp_ln899_27_reg_3978[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_3978[0]_i_4 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\icmp_ln899_25_reg_3968_reg[0]_2 ),
        .O(\icmp_ln899_27_reg_3978[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_3978[0]_i_7 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .O(\icmp_ln899_27_reg_3978[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_3978[0]_i_8 
       (.I0(\q0_reg[11]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\icmp_ln899_25_reg_3968_reg[0]_2 ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\icmp_ln899_27_reg_3978[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_27_reg_3978_reg[0]_i_1 
       (.CI(\icmp_ln899_27_reg_3978_reg[0] ),
        .CO({\q0_reg[11]_1 ,\icmp_ln899_27_reg_3978_reg[0]_i_1_n_2 ,\icmp_ln899_27_reg_3978_reg[0]_i_1_n_3 ,\icmp_ln899_27_reg_3978_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_27_reg_3978[0]_i_3_n_1 ,\icmp_ln899_27_reg_3978[0]_i_4_n_1 ,\icmp_ln899_27_reg_3978_reg[0]_0 }),
        .O(\NLW_icmp_ln899_27_reg_3978_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_27_reg_3978[0]_i_7_n_1 ,\icmp_ln899_27_reg_3978[0]_i_8_n_1 ,\icmp_ln899_27_reg_3978_reg[0]_1 }));
  LUT4 #(
    .INIT(16'h927B)) 
    \q0[11]_i_1__15 
       (.I0(\q0_reg[4]_0 ),
        .I1(\q0_reg[2]_0 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_1 ),
        .O(\q0[11]_i_1__15_n_1 ));
  LUT4 #(
    .INIT(16'h9721)) 
    \q0[12]_i_1__7 
       (.I0(\q0_reg[12]_0 ),
        .I1(\q0_reg[12]_1 ),
        .I2(\q0_reg[12]_2 ),
        .I3(\q0_reg[12]_3 ),
        .O(\q0[12]_i_1__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h8665)) 
    \q0[14]_i_1__2 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[4]_0 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[2]_0 ),
        .O(\q0[14]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \q0[1]_i_1__3 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[2]_0 ),
        .I3(\q0_reg[4]_0 ),
        .O(\q0[1]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \q0[2]_i_1__13 
       (.I0(\q0_reg[2]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[7]_0 ),
        .O(\q0[2]_i_1__13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0206)) 
    \q0[4]_i_1__3 
       (.I0(\q0_reg[4]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[2]_0 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[4]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFCEF)) 
    \q0[7]_i_1__19 
       (.I0(\q0_reg[7]_0 ),
        .I1(nf_assign_fu_262),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[7]_i_1__19_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6AD4)) 
    \q0[8]_i_1__21 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[2]_0 ),
        .I3(\q0_reg[4]_0 ),
        .O(\q0[8]_i_1__21_n_1 ));
  LUT4 #(
    .INIT(16'h0049)) 
    \q0[9]_i_1__9 
       (.I0(\q0_reg[12]_2 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[12]_1 ),
        .I3(\q0_reg[12]_3 ),
        .O(\q0[9]_i_1__9_n_1 ));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[11]_i_1__15_n_1 ),
        .Q(\q0_reg[11]_0 ),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__7_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__2_n_1 ),
        .Q(\q0_reg[14]_0 ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__3_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[2]_i_1__13_n_1 ),
        .Q(\q0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[4]_i_1__3_n_1 ),
        .Q(\q0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__19_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__21_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDSE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__9_n_1 ),
        .Q(\q0_reg[9]_0 ),
        .S(\q0_reg[9]_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \xor_ln899_22_reg_3953[0]_i_10 
       (.I0(accu_0_1_V_fu_1963_p2[8]),
        .I1(\q0_reg[11]_0 ),
        .I2(accu_0_1_V_fu_1963_p2[9]),
        .O(\xor_ln899_22_reg_3953[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_22_reg_3953[0]_i_11 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\q0_reg[9]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\xor_ln899_22_reg_3953[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_22_reg_3953[0]_i_13 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\xor_ln899_22_reg_3953_reg[0]_i_3_1 ),
        .O(\xor_ln899_22_reg_3953[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_22_reg_3953[0]_i_14 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\xor_ln899_22_reg_3953_reg[0]_i_3_0 ),
        .O(\xor_ln899_22_reg_3953[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_22_reg_3953[0]_i_17 
       (.I0(\q0_reg_n_1_[4] ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\xor_ln899_22_reg_3953_reg[0]_i_3_1 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\xor_ln899_22_reg_3953[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_22_reg_3953[0]_i_18 
       (.I0(\q0_reg_n_1_[2] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\xor_ln899_22_reg_3953_reg[0]_i_3_0 ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\xor_ln899_22_reg_3953[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_22_reg_3953[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\xor_ln899_22_reg_3953[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_22_reg_3953[0]_i_5 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .O(\xor_ln899_22_reg_3953[0]_i_5_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \xor_ln899_22_reg_3953[0]_i_6 
       (.I0(accu_0_1_V_fu_1963_p2[8]),
        .I1(accu_0_1_V_fu_1963_p2[9]),
        .I2(\q0_reg[11]_0 ),
        .O(\xor_ln899_22_reg_3953[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_22_reg_3953[0]_i_7 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\q0_reg[9]_0 ),
        .O(\xor_ln899_22_reg_3953[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_22_reg_3953[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .O(\xor_ln899_22_reg_3953[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_22_reg_3953[0]_i_9 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\icmp_ln899_27_reg_3978_reg[0]_2 ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\xor_ln899_22_reg_3953[0]_i_9_n_1 ));
  CARRY4 \xor_ln899_22_reg_3953_reg[0]_i_1 
       (.CI(icmp_ln899_22_fu_2181_p2),
        .CO(\NLW_xor_ln899_22_reg_3953_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_22_reg_3953_reg[0]_i_1_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_22_reg_3953_reg[0]_i_2 
       (.CI(\xor_ln899_22_reg_3953_reg[0]_i_3_n_1 ),
        .CO({icmp_ln899_22_fu_2181_p2,\xor_ln899_22_reg_3953_reg[0]_i_2_n_2 ,\xor_ln899_22_reg_3953_reg[0]_i_2_n_3 ,\xor_ln899_22_reg_3953_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_22_reg_3953[0]_i_4_n_1 ,\xor_ln899_22_reg_3953[0]_i_5_n_1 ,\xor_ln899_22_reg_3953[0]_i_6_n_1 ,\xor_ln899_22_reg_3953[0]_i_7_n_1 }),
        .O(\NLW_xor_ln899_22_reg_3953_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_22_reg_3953[0]_i_8_n_1 ,\xor_ln899_22_reg_3953[0]_i_9_n_1 ,\xor_ln899_22_reg_3953[0]_i_10_n_1 ,\xor_ln899_22_reg_3953[0]_i_11_n_1 }));
  CARRY4 \xor_ln899_22_reg_3953_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\xor_ln899_22_reg_3953_reg[0]_i_3_n_1 ,\xor_ln899_22_reg_3953_reg[0]_i_3_n_2 ,\xor_ln899_22_reg_3953_reg[0]_i_3_n_3 ,\xor_ln899_22_reg_3953_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({DI[1],\xor_ln899_22_reg_3953[0]_i_13_n_1 ,\xor_ln899_22_reg_3953[0]_i_14_n_1 ,DI[0]}),
        .O(\NLW_xor_ln899_22_reg_3953_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({S[1],\xor_ln899_22_reg_3953[0]_i_17_n_1 ,\xor_ln899_22_reg_3953[0]_i_18_n_1 ,S[0]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2
   (\q0_reg[0] ,
    \q0_reg[9] ,
    \q0_reg[14] ,
    \q0_reg[5] ,
    \q0_reg[10] ,
    \q0_reg[15] ,
    \q0_reg[11] ,
    S,
    DI,
    O,
    CO,
    \q0_reg[6] ,
    \q0_reg[14]_0 ,
    \q0_reg[1] ,
    \q0_reg[10]_0 ,
    \q0_reg[10]_1 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[11]_0 ,
    D,
    accu_0_1_V_fu_1963_p2,
    nf_assign_fu_262,
    \q0_reg[9]_0 ,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[9]_3 ,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[7]_1 ,
    \xor_ln899_23_reg_3958_reg[0]_i_2 ,
    \xor_ln899_23_reg_3958_reg[0]_i_2_0 ,
    \icmp_ln899_25_reg_3968_reg[0] ,
    \icmp_ln899_25_reg_3968_reg[0]_0 ,
    \icmp_ln899_27_reg_3978_reg[0] ,
    \icmp_ln899_27_reg_3978_reg[0]_0 ,
    \icmp_ln899_24_reg_3963_reg[0] ,
    \icmp_ln899_24_reg_3963_reg[0]_0 ,
    \icmp_ln899_24_reg_3963_reg[0]_1 ,
    \icmp_ln899_24_reg_3963_reg[0]_2 ,
    \icmp_ln899_18_reg_3933_reg[0] ,
    \icmp_ln899_18_reg_3933_reg[0]_0 ,
    Q,
    \icmp_ln899_25_reg_3968_reg[0]_i_2 ,
    \icmp_ln899_25_reg_3968_reg[0]_i_2_0 ,
    \icmp_ln899_27_reg_3978_reg[0]_i_2 ,
    \icmp_ln899_18_reg_3933_reg[0]_i_2 );
  output \q0_reg[0] ;
  output \q0_reg[9] ;
  output \q0_reg[14] ;
  output \q0_reg[5] ;
  output \q0_reg[10] ;
  output \q0_reg[15] ;
  output \q0_reg[11] ;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]O;
  output [0:0]CO;
  output [0:0]\q0_reg[6] ;
  output [0:0]\q0_reg[14]_0 ;
  output [0:0]\q0_reg[1] ;
  output [0:0]\q0_reg[10]_0 ;
  output [0:0]\q0_reg[10]_1 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[11]_0 ;
  input [0:0]D;
  input [15:0]accu_0_1_V_fu_1963_p2;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[9]_0 ;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input \q0_reg[9]_3 ;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[7]_1 ;
  input [1:0]\xor_ln899_23_reg_3958_reg[0]_i_2 ;
  input [1:0]\xor_ln899_23_reg_3958_reg[0]_i_2_0 ;
  input [1:0]\icmp_ln899_25_reg_3968_reg[0] ;
  input [1:0]\icmp_ln899_25_reg_3968_reg[0]_0 ;
  input [1:0]\icmp_ln899_27_reg_3978_reg[0] ;
  input [1:0]\icmp_ln899_27_reg_3978_reg[0]_0 ;
  input [1:0]\icmp_ln899_24_reg_3963_reg[0] ;
  input [1:0]\icmp_ln899_24_reg_3963_reg[0]_0 ;
  input [1:0]\icmp_ln899_24_reg_3963_reg[0]_1 ;
  input [1:0]\icmp_ln899_24_reg_3963_reg[0]_2 ;
  input [2:0]\icmp_ln899_18_reg_3933_reg[0] ;
  input [2:0]\icmp_ln899_18_reg_3933_reg[0]_0 ;
  input [0:0]Q;
  input \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  input \icmp_ln899_25_reg_3968_reg[0]_i_2_0 ;
  input \icmp_ln899_27_reg_3978_reg[0]_i_2 ;
  input [0:0]\icmp_ln899_18_reg_3933_reg[0]_i_2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire [2:0]\icmp_ln899_18_reg_3933_reg[0] ;
  wire [2:0]\icmp_ln899_18_reg_3933_reg[0]_0 ;
  wire [0:0]\icmp_ln899_18_reg_3933_reg[0]_i_2 ;
  wire [1:0]\icmp_ln899_24_reg_3963_reg[0] ;
  wire [1:0]\icmp_ln899_24_reg_3963_reg[0]_0 ;
  wire [1:0]\icmp_ln899_24_reg_3963_reg[0]_1 ;
  wire [1:0]\icmp_ln899_24_reg_3963_reg[0]_2 ;
  wire [1:0]\icmp_ln899_25_reg_3968_reg[0] ;
  wire [1:0]\icmp_ln899_25_reg_3968_reg[0]_0 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2_0 ;
  wire [1:0]\icmp_ln899_27_reg_3978_reg[0] ;
  wire [1:0]\icmp_ln899_27_reg_3978_reg[0]_0 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_i_2 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0_reg[0] ;
  wire \q0_reg[10] ;
  wire [0:0]\q0_reg[10]_0 ;
  wire [0:0]\q0_reg[10]_1 ;
  wire \q0_reg[11] ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[14] ;
  wire [0:0]\q0_reg[14]_0 ;
  wire \q0_reg[15] ;
  wire [0:0]\q0_reg[1] ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[5] ;
  wire [0:0]\q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[9] ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire threshs_m_thresholds_10_ce0;
  wire [1:0]\xor_ln899_23_reg_3958_reg[0]_i_2 ;
  wire [1:0]\xor_ln899_23_reg_3958_reg[0]_i_2_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .accu_0_1_V_fu_1963_p2(accu_0_1_V_fu_1963_p2),
        .ap_clk(ap_clk),
        .\icmp_ln899_18_reg_3933_reg[0] (\icmp_ln899_18_reg_3933_reg[0] ),
        .\icmp_ln899_18_reg_3933_reg[0]_0 (\icmp_ln899_18_reg_3933_reg[0]_0 ),
        .\icmp_ln899_18_reg_3933_reg[0]_i_2_0 (\icmp_ln899_18_reg_3933_reg[0]_i_2 ),
        .\icmp_ln899_24_reg_3963_reg[0] (\icmp_ln899_24_reg_3963_reg[0] ),
        .\icmp_ln899_24_reg_3963_reg[0]_0 (\icmp_ln899_24_reg_3963_reg[0]_0 ),
        .\icmp_ln899_24_reg_3963_reg[0]_1 (\icmp_ln899_24_reg_3963_reg[0]_1 ),
        .\icmp_ln899_24_reg_3963_reg[0]_2 (\icmp_ln899_24_reg_3963_reg[0]_2 ),
        .\icmp_ln899_25_reg_3968_reg[0] (\icmp_ln899_25_reg_3968_reg[0] ),
        .\icmp_ln899_25_reg_3968_reg[0]_0 (\icmp_ln899_25_reg_3968_reg[0]_0 ),
        .\icmp_ln899_25_reg_3968_reg[0]_i_2_0 (\icmp_ln899_25_reg_3968_reg[0]_i_2 ),
        .\icmp_ln899_25_reg_3968_reg[0]_i_2_1 (\icmp_ln899_25_reg_3968_reg[0]_i_2_0 ),
        .\icmp_ln899_27_reg_3978_reg[0] (\icmp_ln899_27_reg_3978_reg[0] ),
        .\icmp_ln899_27_reg_3978_reg[0]_0 (\icmp_ln899_27_reg_3978_reg[0]_0 ),
        .\icmp_ln899_27_reg_3978_reg[0]_i_2_0 (\icmp_ln899_27_reg_3978_reg[0]_i_2 ),
        .nf_assign_fu_262(nf_assign_fu_262),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[10]_0 (\q0_reg[10] ),
        .\q0_reg[10]_1 (\q0_reg[10]_0 ),
        .\q0_reg[10]_2 (\q0_reg[10]_1 ),
        .\q0_reg[11]_0 (\q0_reg[11] ),
        .\q0_reg[11]_1 (\q0_reg[11]_0 ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ),
        .\q0_reg[15]_0 (\q0_reg[15] ),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .\q0_reg[1]_1 (\q0_reg[1]_0 ),
        .\q0_reg[1]_2 (\q0_reg[1]_1 ),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[9]_0 (\q0_reg[9] ),
        .\q0_reg[9]_1 (\q0_reg[9]_0 ),
        .\q0_reg[9]_2 (\q0_reg[9]_1 ),
        .\q0_reg[9]_3 (\q0_reg[9]_2 ),
        .\q0_reg[9]_4 (\q0_reg[9]_3 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0),
        .\xor_ln899_23_reg_3958_reg[0]_i_2_0 (\xor_ln899_23_reg_3958_reg[0]_i_2 ),
        .\xor_ln899_23_reg_3958_reg[0]_i_2_1 (\xor_ln899_23_reg_3958_reg[0]_i_2_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actyd2_rom
   (\q0_reg[0]_0 ,
    \q0_reg[9]_0 ,
    \q0_reg[14]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[10]_0 ,
    \q0_reg[15]_0 ,
    \q0_reg[11]_0 ,
    S,
    DI,
    O,
    CO,
    \q0_reg[6]_0 ,
    \q0_reg[14]_1 ,
    \q0_reg[1]_0 ,
    \q0_reg[10]_1 ,
    \q0_reg[10]_2 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[11]_1 ,
    D,
    accu_0_1_V_fu_1963_p2,
    nf_assign_fu_262,
    \q0_reg[9]_1 ,
    \q0_reg[9]_2 ,
    \q0_reg[9]_3 ,
    \q0_reg[9]_4 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[1]_1 ,
    \q0_reg[1]_2 ,
    \q0_reg[7]_2 ,
    \xor_ln899_23_reg_3958_reg[0]_i_2_0 ,
    \xor_ln899_23_reg_3958_reg[0]_i_2_1 ,
    \icmp_ln899_25_reg_3968_reg[0] ,
    \icmp_ln899_25_reg_3968_reg[0]_0 ,
    \icmp_ln899_27_reg_3978_reg[0] ,
    \icmp_ln899_27_reg_3978_reg[0]_0 ,
    \icmp_ln899_24_reg_3963_reg[0] ,
    \icmp_ln899_24_reg_3963_reg[0]_0 ,
    \icmp_ln899_24_reg_3963_reg[0]_1 ,
    \icmp_ln899_24_reg_3963_reg[0]_2 ,
    \icmp_ln899_18_reg_3933_reg[0] ,
    \icmp_ln899_18_reg_3933_reg[0]_0 ,
    Q,
    \icmp_ln899_25_reg_3968_reg[0]_i_2_0 ,
    \icmp_ln899_25_reg_3968_reg[0]_i_2_1 ,
    \icmp_ln899_27_reg_3978_reg[0]_i_2_0 ,
    \icmp_ln899_18_reg_3933_reg[0]_i_2_0 );
  output \q0_reg[0]_0 ;
  output \q0_reg[9]_0 ;
  output \q0_reg[14]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[10]_0 ;
  output \q0_reg[15]_0 ;
  output \q0_reg[11]_0 ;
  output [0:0]S;
  output [0:0]DI;
  output [0:0]O;
  output [0:0]CO;
  output [0:0]\q0_reg[6]_0 ;
  output [0:0]\q0_reg[14]_1 ;
  output [0:0]\q0_reg[1]_0 ;
  output [0:0]\q0_reg[10]_1 ;
  output [0:0]\q0_reg[10]_2 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[11]_1 ;
  input [0:0]D;
  input [15:0]accu_0_1_V_fu_1963_p2;
  input [3:0]nf_assign_fu_262;
  input \q0_reg[9]_1 ;
  input \q0_reg[9]_2 ;
  input \q0_reg[9]_3 ;
  input \q0_reg[9]_4 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[1]_2 ;
  input \q0_reg[7]_2 ;
  input [1:0]\xor_ln899_23_reg_3958_reg[0]_i_2_0 ;
  input [1:0]\xor_ln899_23_reg_3958_reg[0]_i_2_1 ;
  input [1:0]\icmp_ln899_25_reg_3968_reg[0] ;
  input [1:0]\icmp_ln899_25_reg_3968_reg[0]_0 ;
  input [1:0]\icmp_ln899_27_reg_3978_reg[0] ;
  input [1:0]\icmp_ln899_27_reg_3978_reg[0]_0 ;
  input [1:0]\icmp_ln899_24_reg_3963_reg[0] ;
  input [1:0]\icmp_ln899_24_reg_3963_reg[0]_0 ;
  input [1:0]\icmp_ln899_24_reg_3963_reg[0]_1 ;
  input [1:0]\icmp_ln899_24_reg_3963_reg[0]_2 ;
  input [2:0]\icmp_ln899_18_reg_3933_reg[0] ;
  input [2:0]\icmp_ln899_18_reg_3933_reg[0]_0 ;
  input [0:0]Q;
  input \icmp_ln899_25_reg_3968_reg[0]_i_2_0 ;
  input \icmp_ln899_25_reg_3968_reg[0]_i_2_1 ;
  input \icmp_ln899_27_reg_3978_reg[0]_i_2_0 ;
  input [0:0]\icmp_ln899_18_reg_3933_reg[0]_i_2_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [0:0]S;
  wire [15:0]accu_0_1_V_fu_1963_p2;
  wire ap_clk;
  wire \icmp_ln899_18_reg_3933[0]_i_11_n_1 ;
  wire \icmp_ln899_18_reg_3933[0]_i_15_n_1 ;
  wire [2:0]\icmp_ln899_18_reg_3933_reg[0] ;
  wire [2:0]\icmp_ln899_18_reg_3933_reg[0]_0 ;
  wire [0:0]\icmp_ln899_18_reg_3933_reg[0]_i_2_0 ;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_18_reg_3933_reg[0]_i_2_n_4 ;
  wire icmp_ln899_23_fu_2193_p2;
  wire \icmp_ln899_24_reg_3963[0]_i_13_n_1 ;
  wire \icmp_ln899_24_reg_3963[0]_i_14_n_1 ;
  wire \icmp_ln899_24_reg_3963[0]_i_17_n_1 ;
  wire \icmp_ln899_24_reg_3963[0]_i_18_n_1 ;
  wire \icmp_ln899_24_reg_3963[0]_i_3_n_1 ;
  wire \icmp_ln899_24_reg_3963[0]_i_4_n_1 ;
  wire \icmp_ln899_24_reg_3963[0]_i_7_n_1 ;
  wire \icmp_ln899_24_reg_3963[0]_i_8_n_1 ;
  wire [1:0]\icmp_ln899_24_reg_3963_reg[0] ;
  wire [1:0]\icmp_ln899_24_reg_3963_reg[0]_0 ;
  wire [1:0]\icmp_ln899_24_reg_3963_reg[0]_1 ;
  wire [1:0]\icmp_ln899_24_reg_3963_reg[0]_2 ;
  wire \icmp_ln899_24_reg_3963_reg[0]_i_1_n_2 ;
  wire \icmp_ln899_24_reg_3963_reg[0]_i_1_n_3 ;
  wire \icmp_ln899_24_reg_3963_reg[0]_i_1_n_4 ;
  wire \icmp_ln899_24_reg_3963_reg[0]_i_2_n_1 ;
  wire \icmp_ln899_24_reg_3963_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_24_reg_3963_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_24_reg_3963_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_25_reg_3968[0]_i_11_n_1 ;
  wire \icmp_ln899_25_reg_3968[0]_i_14_n_1 ;
  wire \icmp_ln899_25_reg_3968[0]_i_15_n_1 ;
  wire \icmp_ln899_25_reg_3968[0]_i_18_n_1 ;
  wire [1:0]\icmp_ln899_25_reg_3968_reg[0] ;
  wire [1:0]\icmp_ln899_25_reg_3968_reg[0]_0 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2_0 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2_1 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_25_reg_3968_reg[0]_i_2_n_4 ;
  wire \icmp_ln899_27_reg_3978[0]_i_12_n_1 ;
  wire \icmp_ln899_27_reg_3978[0]_i_13_n_1 ;
  wire \icmp_ln899_27_reg_3978[0]_i_16_n_1 ;
  wire \icmp_ln899_27_reg_3978[0]_i_17_n_1 ;
  wire [1:0]\icmp_ln899_27_reg_3978_reg[0] ;
  wire [1:0]\icmp_ln899_27_reg_3978_reg[0]_0 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_i_2_0 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_i_2_n_2 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_i_2_n_3 ;
  wire \icmp_ln899_27_reg_3978_reg[0]_i_2_n_4 ;
  wire [3:0]nf_assign_fu_262;
  wire \q0[0]_i_1__0_n_1 ;
  wire \q0[10]_i_1__12_n_1 ;
  wire \q0[12]_i_1__14_n_1 ;
  wire \q0[13]_i_1_n_1 ;
  wire \q0[14]_i_1__11_n_1 ;
  wire \q0[15]_i_1__3_n_1 ;
  wire \q0[1]_i_1__2_n_1 ;
  wire \q0[5]_i_1__4_n_1 ;
  wire \q0[6]_i_1__4_n_1 ;
  wire \q0[7]_i_1__25_n_1 ;
  wire \q0[8]_i_1__6_n_1 ;
  wire \q0[9]_i_1__4_n_1 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[10]_0 ;
  wire [0:0]\q0_reg[10]_1 ;
  wire [0:0]\q0_reg[10]_2 ;
  wire \q0_reg[11]_0 ;
  wire \q0_reg[11]_1 ;
  wire \q0_reg[14]_0 ;
  wire [0:0]\q0_reg[14]_1 ;
  wire \q0_reg[15]_0 ;
  wire [0:0]\q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[5]_0 ;
  wire [0:0]\q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[9]_0 ;
  wire \q0_reg[9]_1 ;
  wire \q0_reg[9]_2 ;
  wire \q0_reg[9]_3 ;
  wire \q0_reg[9]_4 ;
  wire \q0_reg_n_1_[12] ;
  wire \q0_reg_n_1_[13] ;
  wire \q0_reg_n_1_[1] ;
  wire \q0_reg_n_1_[6] ;
  wire \q0_reg_n_1_[7] ;
  wire \q0_reg_n_1_[8] ;
  wire threshs_m_thresholds_10_ce0;
  wire \xor_ln899_23_reg_3958[0]_i_10_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_11_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_12_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_15_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_16_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_19_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_4_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_5_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_6_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_7_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_8_n_1 ;
  wire \xor_ln899_23_reg_3958[0]_i_9_n_1 ;
  wire [1:0]\xor_ln899_23_reg_3958_reg[0]_i_2_0 ;
  wire [1:0]\xor_ln899_23_reg_3958_reg[0]_i_2_1 ;
  wire \xor_ln899_23_reg_3958_reg[0]_i_2_n_2 ;
  wire \xor_ln899_23_reg_3958_reg[0]_i_2_n_3 ;
  wire \xor_ln899_23_reg_3958_reg[0]_i_2_n_4 ;
  wire \xor_ln899_23_reg_3958_reg[0]_i_3_n_1 ;
  wire \xor_ln899_23_reg_3958_reg[0]_i_3_n_2 ;
  wire \xor_ln899_23_reg_3958_reg[0]_i_3_n_3 ;
  wire \xor_ln899_23_reg_3958_reg[0]_i_3_n_4 ;
  wire [3:0]\NLW_icmp_ln899_18_reg_3933_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_24_reg_3963_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_24_reg_3963_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_25_reg_3968_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln899_27_reg_3978_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_23_reg_3958_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_xor_ln899_23_reg_3958_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_23_reg_3958_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_xor_ln899_23_reg_3958_reg[0]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_18_reg_3933[0]_i_11 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\icmp_ln899_18_reg_3933_reg[0]_i_2_0 ),
        .O(\icmp_ln899_18_reg_3933[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_18_reg_3933[0]_i_15 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\icmp_ln899_18_reg_3933_reg[0]_i_2_0 ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\icmp_ln899_18_reg_3933[0]_i_15_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_18_reg_3933_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[1]_0 ,\icmp_ln899_18_reg_3933_reg[0]_i_2_n_2 ,\icmp_ln899_18_reg_3933_reg[0]_i_2_n_3 ,\icmp_ln899_18_reg_3933_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_18_reg_3933[0]_i_11_n_1 ,\icmp_ln899_18_reg_3933_reg[0] }),
        .O(\NLW_icmp_ln899_18_reg_3933_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_18_reg_3933[0]_i_15_n_1 ,\icmp_ln899_18_reg_3933_reg[0]_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_3963[0]_i_13 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .I3(\icmp_ln899_27_reg_3978_reg[0]_i_2_0 ),
        .O(\icmp_ln899_24_reg_3963[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_3963[0]_i_14 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\q0_reg[5]_0 ),
        .O(\icmp_ln899_24_reg_3963[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_3963[0]_i_17 
       (.I0(\q0_reg_n_1_[1] ),
        .I1(accu_0_1_V_fu_1963_p2[2]),
        .I2(\icmp_ln899_27_reg_3978_reg[0]_i_2_0 ),
        .I3(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_24_reg_3963[0]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_3963[0]_i_18 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\q0_reg[5]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\icmp_ln899_24_reg_3963[0]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_3963[0]_i_3 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[15]),
        .O(\icmp_ln899_24_reg_3963[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_24_reg_3963[0]_i_4 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\q0_reg_n_1_[13] ),
        .O(\icmp_ln899_24_reg_3963[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_3963[0]_i_7 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(accu_0_1_V_fu_1963_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\icmp_ln899_24_reg_3963[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_24_reg_3963[0]_i_8 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\q0_reg_n_1_[13] ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\icmp_ln899_24_reg_3963[0]_i_8_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_24_reg_3963_reg[0]_i_1 
       (.CI(\icmp_ln899_24_reg_3963_reg[0]_i_2_n_1 ),
        .CO({\q0_reg[14]_1 ,\icmp_ln899_24_reg_3963_reg[0]_i_1_n_2 ,\icmp_ln899_24_reg_3963_reg[0]_i_1_n_3 ,\icmp_ln899_24_reg_3963_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_24_reg_3963[0]_i_3_n_1 ,\icmp_ln899_24_reg_3963[0]_i_4_n_1 ,\icmp_ln899_24_reg_3963_reg[0]_1 }),
        .O(\NLW_icmp_ln899_24_reg_3963_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_24_reg_3963[0]_i_7_n_1 ,\icmp_ln899_24_reg_3963[0]_i_8_n_1 ,\icmp_ln899_24_reg_3963_reg[0]_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_24_reg_3963_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln899_24_reg_3963_reg[0]_i_2_n_1 ,\icmp_ln899_24_reg_3963_reg[0]_i_2_n_2 ,\icmp_ln899_24_reg_3963_reg[0]_i_2_n_3 ,\icmp_ln899_24_reg_3963_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_24_reg_3963_reg[0] ,\icmp_ln899_24_reg_3963[0]_i_13_n_1 ,\icmp_ln899_24_reg_3963[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_24_reg_3963_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_24_reg_3963_reg[0]_0 ,\icmp_ln899_24_reg_3963[0]_i_17_n_1 ,\icmp_ln899_24_reg_3963[0]_i_18_n_1 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_3968[0]_i_11 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\icmp_ln899_25_reg_3968_reg[0]_i_2_1 ),
        .O(\icmp_ln899_25_reg_3968[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_25_reg_3968[0]_i_14 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\icmp_ln899_25_reg_3968_reg[0]_i_2_0 ),
        .O(\icmp_ln899_25_reg_3968[0]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_3968[0]_i_15 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\icmp_ln899_25_reg_3968_reg[0]_i_2_1 ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\icmp_ln899_25_reg_3968[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_25_reg_3968[0]_i_18 
       (.I0(\q0_reg[9]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\icmp_ln899_25_reg_3968_reg[0]_i_2_0 ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\icmp_ln899_25_reg_3968[0]_i_18_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_25_reg_3968_reg[0]_i_2 
       (.CI(1'b0),
        .CO({CO,\icmp_ln899_25_reg_3968_reg[0]_i_2_n_2 ,\icmp_ln899_25_reg_3968_reg[0]_i_2_n_3 ,\icmp_ln899_25_reg_3968_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_25_reg_3968[0]_i_11_n_1 ,\icmp_ln899_25_reg_3968_reg[0] ,\icmp_ln899_25_reg_3968[0]_i_14_n_1 }),
        .O(\NLW_icmp_ln899_25_reg_3968_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_25_reg_3968[0]_i_15_n_1 ,\icmp_ln899_25_reg_3968_reg[0]_0 ,\icmp_ln899_25_reg_3968[0]_i_18_n_1 }));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln899_26_reg_3973[0]_i_14 
       (.I0(accu_0_1_V_fu_1963_p2[0]),
        .I1(\q0_reg[10]_0 ),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .O(DI));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln899_26_reg_3973[0]_i_18 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln899_27_reg_3978[0]_i_12 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(accu_0_1_V_fu_1963_p2[5]),
        .I3(\icmp_ln899_27_reg_3978_reg[0]_i_2_0 ),
        .O(\icmp_ln899_27_reg_3978[0]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h70)) 
    \icmp_ln899_27_reg_3978[0]_i_13 
       (.I0(accu_0_1_V_fu_1963_p2[2]),
        .I1(accu_0_1_V_fu_1963_p2[3]),
        .I2(\q0_reg_n_1_[6] ),
        .O(\icmp_ln899_27_reg_3978[0]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln899_27_reg_3978[0]_i_16 
       (.I0(\q0_reg[5]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[4]),
        .I2(\icmp_ln899_27_reg_3978_reg[0]_i_2_0 ),
        .I3(accu_0_1_V_fu_1963_p2[5]),
        .O(\icmp_ln899_27_reg_3978[0]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln899_27_reg_3978[0]_i_17 
       (.I0(accu_0_1_V_fu_1963_p2[2]),
        .I1(\q0_reg_n_1_[6] ),
        .I2(accu_0_1_V_fu_1963_p2[3]),
        .O(\icmp_ln899_27_reg_3978[0]_i_17_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln899_27_reg_3978_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\q0_reg[6]_0 ,\icmp_ln899_27_reg_3978_reg[0]_i_2_n_2 ,\icmp_ln899_27_reg_3978_reg[0]_i_2_n_3 ,\icmp_ln899_27_reg_3978_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln899_27_reg_3978_reg[0] [1],\icmp_ln899_27_reg_3978[0]_i_12_n_1 ,\icmp_ln899_27_reg_3978[0]_i_13_n_1 ,\icmp_ln899_27_reg_3978_reg[0] [0]}),
        .O(\NLW_icmp_ln899_27_reg_3978_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln899_27_reg_3978_reg[0]_0 [1],\icmp_ln899_27_reg_3978[0]_i_16_n_1 ,\icmp_ln899_27_reg_3978[0]_i_17_n_1 ,\icmp_ln899_27_reg_3978_reg[0]_0 [0]}));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h962F)) 
    \q0[0]_i_1__0 
       (.I0(\q0_reg[9]_1 ),
        .I1(\q0_reg[9]_2 ),
        .I2(\q0_reg[9]_3 ),
        .I3(\q0_reg[9]_4 ),
        .O(\q0[0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h912B)) 
    \q0[10]_i_1__12 
       (.I0(\q0_reg[1]_2 ),
        .I1(\q0_reg[1]_1 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[7]_0 ),
        .O(\q0[10]_i_1__12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h952B)) 
    \q0[12]_i_1__14 
       (.I0(nf_assign_fu_262[0]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[1]),
        .O(\q0[12]_i_1__14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h68C6)) 
    \q0[13]_i_1 
       (.I0(nf_assign_fu_262[1]),
        .I1(nf_assign_fu_262[3]),
        .I2(nf_assign_fu_262[2]),
        .I3(nf_assign_fu_262[0]),
        .O(\q0[13]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h866D)) 
    \q0[14]_i_1__11 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[1]_2 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[1]_1 ),
        .O(\q0[14]_i_1__11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h6AD2)) 
    \q0[15]_i_1__3 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[1]_1 ),
        .I3(\q0_reg[1]_2 ),
        .O(\q0[15]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    \q0[1]_i_1__2 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[1]_1 ),
        .I3(\q0_reg[1]_2 ),
        .O(\q0[1]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h1004)) 
    \q0[5]_i_1__4 
       (.I0(\q0_reg[1]_1 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[1]_2 ),
        .O(\q0[5]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0442)) 
    \q0[6]_i_1__4 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[9]_3 ),
        .I3(\q0_reg[7]_2 ),
        .O(\q0[6]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFE7)) 
    \q0[7]_i_1__25 
       (.I0(\q0_reg[7]_2 ),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[9]_3 ),
        .O(\q0[7]_i_1__25_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h6FA2)) 
    \q0[8]_i_1__6 
       (.I0(\q0_reg[9]_3 ),
        .I1(\q0_reg[9]_1 ),
        .I2(\q0_reg[9]_2 ),
        .I3(\q0_reg[9]_4 ),
        .O(\q0[8]_i_1__6_n_1 ));
  LUT4 #(
    .INIT(16'h905D)) 
    \q0[9]_i_1__4 
       (.I0(\q0_reg[9]_4 ),
        .I1(\q0_reg[9]_2 ),
        .I2(\q0_reg[9]_1 ),
        .I3(\q0_reg[9]_3 ),
        .O(\q0[9]_i_1__4_n_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[0]_i_1__0_n_1 ),
        .Q(\q0_reg[0]_0 ),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[10]_i_1__12_n_1 ),
        .Q(\q0_reg[10]_0 ),
        .R(1'b0));
  FDSE \q0_reg[11] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(D),
        .Q(\q0_reg[11]_0 ),
        .S(\q0_reg[11]_1 ));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[12]_i_1__14_n_1 ),
        .Q(\q0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[13]_i_1_n_1 ),
        .Q(\q0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[14]_i_1__11_n_1 ),
        .Q(\q0_reg[14]_0 ),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[15]_i_1__3_n_1 ),
        .Q(\q0_reg[15]_0 ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[1]_i_1__2_n_1 ),
        .Q(\q0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[5]_i_1__4_n_1 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[6]_i_1__4_n_1 ),
        .Q(\q0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__25_n_1 ),
        .Q(\q0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[8]_i_1__6_n_1 ),
        .Q(\q0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[9]_i_1__4_n_1 ),
        .Q(\q0_reg[9]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_22_reg_3953[0]_i_15 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(Q),
        .O(\q0_reg[10]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_22_reg_3953[0]_i_19 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(Q),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\q0_reg[10]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_23_reg_3958[0]_i_10 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(\q0_reg[11]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[11]),
        .O(\xor_ln899_23_reg_3958[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_23_reg_3958[0]_i_11 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(\q0_reg[9]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[9]),
        .O(\xor_ln899_23_reg_3958[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_23_reg_3958[0]_i_12 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(accu_0_1_V_fu_1963_p2[7]),
        .I3(\q0_reg_n_1_[7] ),
        .O(\xor_ln899_23_reg_3958[0]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_23_reg_3958[0]_i_15 
       (.I0(\q0_reg[0]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(accu_0_1_V_fu_1963_p2[1]),
        .I3(\q0_reg_n_1_[1] ),
        .O(\xor_ln899_23_reg_3958[0]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_23_reg_3958[0]_i_16 
       (.I0(\q0_reg_n_1_[6] ),
        .I1(accu_0_1_V_fu_1963_p2[6]),
        .I2(\q0_reg_n_1_[7] ),
        .I3(accu_0_1_V_fu_1963_p2[7]),
        .O(\xor_ln899_23_reg_3958[0]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_23_reg_3958[0]_i_19 
       (.I0(\q0_reg[0]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[0]),
        .I2(\q0_reg_n_1_[1] ),
        .I3(accu_0_1_V_fu_1963_p2[1]),
        .O(\xor_ln899_23_reg_3958[0]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_23_reg_3958[0]_i_4 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(\q0_reg[15]_0 ),
        .I3(accu_0_1_V_fu_1963_p2[15]),
        .O(\xor_ln899_23_reg_3958[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_23_reg_3958[0]_i_5 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(accu_0_1_V_fu_1963_p2[13]),
        .I3(\q0_reg_n_1_[13] ),
        .O(\xor_ln899_23_reg_3958[0]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_23_reg_3958[0]_i_6 
       (.I0(\q0_reg[10]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[10]),
        .I2(accu_0_1_V_fu_1963_p2[11]),
        .I3(\q0_reg[11]_0 ),
        .O(\xor_ln899_23_reg_3958[0]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \xor_ln899_23_reg_3958[0]_i_7 
       (.I0(\q0_reg_n_1_[8] ),
        .I1(accu_0_1_V_fu_1963_p2[8]),
        .I2(accu_0_1_V_fu_1963_p2[9]),
        .I3(\q0_reg[9]_0 ),
        .O(\xor_ln899_23_reg_3958[0]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_23_reg_3958[0]_i_8 
       (.I0(\q0_reg[14]_0 ),
        .I1(accu_0_1_V_fu_1963_p2[14]),
        .I2(accu_0_1_V_fu_1963_p2[15]),
        .I3(\q0_reg[15]_0 ),
        .O(\xor_ln899_23_reg_3958[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln899_23_reg_3958[0]_i_9 
       (.I0(\q0_reg_n_1_[12] ),
        .I1(accu_0_1_V_fu_1963_p2[12]),
        .I2(\q0_reg_n_1_[13] ),
        .I3(accu_0_1_V_fu_1963_p2[13]),
        .O(\xor_ln899_23_reg_3958[0]_i_9_n_1 ));
  CARRY4 \xor_ln899_23_reg_3958_reg[0]_i_1 
       (.CI(icmp_ln899_23_fu_2193_p2),
        .CO(\NLW_xor_ln899_23_reg_3958_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_xor_ln899_23_reg_3958_reg[0]_i_1_O_UNCONNECTED [3:1],O}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \xor_ln899_23_reg_3958_reg[0]_i_2 
       (.CI(\xor_ln899_23_reg_3958_reg[0]_i_3_n_1 ),
        .CO({icmp_ln899_23_fu_2193_p2,\xor_ln899_23_reg_3958_reg[0]_i_2_n_2 ,\xor_ln899_23_reg_3958_reg[0]_i_2_n_3 ,\xor_ln899_23_reg_3958_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_23_reg_3958[0]_i_4_n_1 ,\xor_ln899_23_reg_3958[0]_i_5_n_1 ,\xor_ln899_23_reg_3958[0]_i_6_n_1 ,\xor_ln899_23_reg_3958[0]_i_7_n_1 }),
        .O(\NLW_xor_ln899_23_reg_3958_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_23_reg_3958[0]_i_8_n_1 ,\xor_ln899_23_reg_3958[0]_i_9_n_1 ,\xor_ln899_23_reg_3958[0]_i_10_n_1 ,\xor_ln899_23_reg_3958[0]_i_11_n_1 }));
  CARRY4 \xor_ln899_23_reg_3958_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\xor_ln899_23_reg_3958_reg[0]_i_3_n_1 ,\xor_ln899_23_reg_3958_reg[0]_i_3_n_2 ,\xor_ln899_23_reg_3958_reg[0]_i_3_n_3 ,\xor_ln899_23_reg_3958_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\xor_ln899_23_reg_3958[0]_i_12_n_1 ,\xor_ln899_23_reg_3958_reg[0]_i_2_0 ,\xor_ln899_23_reg_3958[0]_i_15_n_1 }),
        .O(\NLW_xor_ln899_23_reg_3958_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\xor_ln899_23_reg_3958[0]_i_16_n_1 ,\xor_ln899_23_reg_3958_reg[0]_i_2_1 ,\xor_ln899_23_reg_3958[0]_i_19_n_1 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec
   (\q0_reg[7] ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 );
  output \q0_reg[7] ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;

  wire ap_clk;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire threshs_m_thresholds_10_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom_U
       (.ap_clk(ap_clk),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .\q0_reg[7]_4 (\q0_reg[7]_3 ),
        .threshs_m_thresholds_10_ce0(threshs_m_thresholds_10_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Actzec_rom
   (\q0_reg[7]_0 ,
    threshs_m_thresholds_10_ce0,
    ap_clk,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 );
  output \q0_reg[7]_0 ;
  input threshs_m_thresholds_10_ce0;
  input ap_clk;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;

  wire ap_clk;
  wire \q0[7]_i_1__30_n_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire threshs_m_thresholds_10_ce0;

  LUT4 #(
    .INIT(16'hFFFD)) 
    \q0[7]_i_1__30 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0_reg[7]_2 ),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_4 ),
        .O(\q0[7]_i_1__30_n_1 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(threshs_m_thresholds_10_ce0),
        .D(\q0[7]_i_1__30_n_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_5jm
   (mux_3_0,
    out,
    Q,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 ,
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 );
  output [23:0]mux_3_0;
  input [2:0]out;
  input [23:0]Q;
  input [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 ;
  input [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 ;
  input [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 ;
  input [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 ;
  input [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 ;
  input [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 ;
  input [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 ;

  wire [23:0]Q;
  wire [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 ;
  wire [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 ;
  wire [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 ;
  wire [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 ;
  wire [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 ;
  wire [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 ;
  wire [23:0]\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 ;
  wire [23:0]mux_2_0;
  wire [23:0]mux_2_1;
  wire [23:0]mux_3_0;
  wire [2:0]out;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [0]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [0]),
        .O(mux_2_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[0]_i_4 
       (.I0(Q[0]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [0]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [0]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [0]),
        .O(mux_2_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [10]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [10]),
        .O(mux_2_0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[10]_i_4 
       (.I0(Q[10]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [10]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [10]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [10]),
        .O(mux_2_1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [11]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [11]),
        .O(mux_2_0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[11]_i_4 
       (.I0(Q[11]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [11]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [11]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [11]),
        .O(mux_2_1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [12]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [12]),
        .O(mux_2_0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[12]_i_4 
       (.I0(Q[12]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [12]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [12]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [12]),
        .O(mux_2_1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [13]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [13]),
        .O(mux_2_0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[13]_i_4 
       (.I0(Q[13]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [13]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [13]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [13]),
        .O(mux_2_1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [14]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [14]),
        .O(mux_2_0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[14]_i_4 
       (.I0(Q[14]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [14]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [14]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [14]),
        .O(mux_2_1[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [15]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [15]),
        .O(mux_2_0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[15]_i_4 
       (.I0(Q[15]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [15]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [15]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [15]),
        .O(mux_2_1[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [16]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [16]),
        .O(mux_2_0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[16]_i_4 
       (.I0(Q[16]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [16]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [16]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [16]),
        .O(mux_2_1[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [17]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [17]),
        .O(mux_2_0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[17]_i_4 
       (.I0(Q[17]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [17]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [17]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [17]),
        .O(mux_2_1[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [18]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [18]),
        .O(mux_2_0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[18]_i_4 
       (.I0(Q[18]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [18]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [18]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [18]),
        .O(mux_2_1[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [19]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [19]),
        .O(mux_2_0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[19]_i_4 
       (.I0(Q[19]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [19]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [19]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [19]),
        .O(mux_2_1[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [1]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [1]),
        .O(mux_2_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[1]_i_4 
       (.I0(Q[1]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [1]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [1]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [1]),
        .O(mux_2_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [20]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [20]),
        .O(mux_2_0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[20]_i_4 
       (.I0(Q[20]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [20]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [20]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [20]),
        .O(mux_2_1[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [21]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [21]),
        .O(mux_2_0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[21]_i_4 
       (.I0(Q[21]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [21]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [21]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [21]),
        .O(mux_2_1[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [22]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [22]),
        .O(mux_2_0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[22]_i_4 
       (.I0(Q[22]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [22]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [22]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [22]),
        .O(mux_2_1[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_11 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [23]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [23]),
        .O(mux_2_0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[23]_i_12 
       (.I0(Q[23]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [23]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [23]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [23]),
        .O(mux_2_1[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [2]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [2]),
        .O(mux_2_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[2]_i_4 
       (.I0(Q[2]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [2]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [2]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [3]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [3]),
        .O(mux_2_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[3]_i_4 
       (.I0(Q[3]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [3]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [3]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [3]),
        .O(mux_2_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [4]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [4]),
        .O(mux_2_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[4]_i_4 
       (.I0(Q[4]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [4]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [4]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [4]),
        .O(mux_2_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [5]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [5]),
        .O(mux_2_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[5]_i_4 
       (.I0(Q[5]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [5]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [5]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [5]),
        .O(mux_2_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [6]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [6]),
        .O(mux_2_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[6]_i_4 
       (.I0(Q[6]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [6]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [6]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [6]),
        .O(mux_2_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [7]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [7]),
        .O(mux_2_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[7]_i_4 
       (.I0(Q[7]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [7]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [7]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [7]),
        .O(mux_2_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [8]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [8]),
        .O(mux_2_0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[8]_i_4 
       (.I0(Q[8]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [8]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [8]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [8]),
        .O(mux_2_1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_3 [9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_4 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_5 [9]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_6 [9]),
        .O(mux_2_0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060[9]_i_4 
       (.I0(Q[9]),
        .I1(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_0 [9]),
        .I2(out[1]),
        .I3(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_1 [9]),
        .I4(out[0]),
        .I5(\ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4_2 [9]),
        .O(mux_2_1[9]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[0]_i_2 
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(mux_3_0[0]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[10]_i_2 
       (.I0(mux_2_0[10]),
        .I1(mux_2_1[10]),
        .O(mux_3_0[10]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[11]_i_2 
       (.I0(mux_2_0[11]),
        .I1(mux_2_1[11]),
        .O(mux_3_0[11]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[12]_i_2 
       (.I0(mux_2_0[12]),
        .I1(mux_2_1[12]),
        .O(mux_3_0[12]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[13]_i_2 
       (.I0(mux_2_0[13]),
        .I1(mux_2_1[13]),
        .O(mux_3_0[13]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[14]_i_2 
       (.I0(mux_2_0[14]),
        .I1(mux_2_1[14]),
        .O(mux_3_0[14]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[15]_i_2 
       (.I0(mux_2_0[15]),
        .I1(mux_2_1[15]),
        .O(mux_3_0[15]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[16]_i_2 
       (.I0(mux_2_0[16]),
        .I1(mux_2_1[16]),
        .O(mux_3_0[16]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[17]_i_2 
       (.I0(mux_2_0[17]),
        .I1(mux_2_1[17]),
        .O(mux_3_0[17]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[18]_i_2 
       (.I0(mux_2_0[18]),
        .I1(mux_2_1[18]),
        .O(mux_3_0[18]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[19]_i_2 
       (.I0(mux_2_0[19]),
        .I1(mux_2_1[19]),
        .O(mux_3_0[19]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[1]_i_2 
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(mux_3_0[1]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[20]_i_2 
       (.I0(mux_2_0[20]),
        .I1(mux_2_1[20]),
        .O(mux_3_0[20]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[21]_i_2 
       (.I0(mux_2_0[21]),
        .I1(mux_2_1[21]),
        .O(mux_3_0[21]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[22]_i_2 
       (.I0(mux_2_0[22]),
        .I1(mux_2_1[22]),
        .O(mux_3_0[22]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[23]_i_4 
       (.I0(mux_2_0[23]),
        .I1(mux_2_1[23]),
        .O(mux_3_0[23]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[2]_i_2 
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(mux_3_0[2]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[3]_i_2 
       (.I0(mux_2_0[3]),
        .I1(mux_2_1[3]),
        .O(mux_3_0[3]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[4]_i_2 
       (.I0(mux_2_0[4]),
        .I1(mux_2_1[4]),
        .O(mux_3_0[4]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[5]_i_2 
       (.I0(mux_2_0[5]),
        .I1(mux_2_1[5]),
        .O(mux_3_0[5]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[6]_i_2 
       (.I0(mux_2_0[6]),
        .I1(mux_2_1[6]),
        .O(mux_3_0[6]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[7]_i_2 
       (.I0(mux_2_0[7]),
        .I1(mux_2_1[7]),
        .O(mux_3_0[7]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[8]_i_2 
       (.I0(mux_2_0[8]),
        .I1(mux_2_1[8]),
        .O(mux_3_0[8]),
        .S(out[2]));
  MUXF7 \ap_phi_reg_pp0_iter1_act_m_val_V_reg_1060_reg[9]_i_2 
       (.I0(mux_2_0[9]),
        .I1(mux_2_1[9]),
        .O(mux_3_0[9]),
        .S(out[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw
   (S,
    p,
    Q,
    \add_ln700_7_reg_3548_reg[7]_i_2 ,
    \add_ln700_7_reg_3548_reg[11] );
  output [0:0]S;
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_7_reg_3548_reg[7]_i_2 ;
  input [0:0]\add_ln700_7_reg_3548_reg[11] ;

  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_7_reg_3548_reg[11] ;
  wire [3:0]\add_ln700_7_reg_3548_reg[7]_i_2 ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_21 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_7_reg_3548_reg[11] (\add_ln700_7_reg_3548_reg[11] ),
        .\add_ln700_7_reg_3548_reg[7]_i_2_0 (\add_ln700_7_reg_3548_reg[7]_i_2 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_0
   (p,
    Q,
    \mul_ln1352_9_reg_3553_reg[11] );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\mul_ln1352_9_reg_3553_reg[11] ;

  wire [7:0]Q;
  wire [3:0]\mul_ln1352_9_reg_3553_reg[11] ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_20 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\mul_ln1352_9_reg_3553_reg[11] (\mul_ln1352_9_reg_3553_reg[11] ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_1
   (p,
    Q,
    \add_ln700_10_reg_3558_reg[7]_i_14 );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_10_reg_3558_reg[7]_i_14 ;

  wire [7:0]Q;
  wire [3:0]\add_ln700_10_reg_3558_reg[7]_i_14 ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_19 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_10_reg_3558_reg[7]_i_14_0 (\add_ln700_10_reg_3558_reg[7]_i_14 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_10
   (p,
    Q,
    \add_ln700_7_reg_3548_reg[7]_i_14 );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_7_reg_3548_reg[7]_i_14 ;

  wire [7:0]Q;
  wire [3:0]\add_ln700_7_reg_3548_reg[7]_i_14 ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_7_reg_3548_reg[7]_i_14_0 (\add_ln700_7_reg_3548_reg[7]_i_14 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_2
   (S,
    p,
    Q,
    \add_ln700_10_reg_3558_reg[7]_i_2 ,
    \add_ln700_10_reg_3558_reg[11] );
  output [0:0]S;
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_10_reg_3558_reg[7]_i_2 ;
  input [0:0]\add_ln700_10_reg_3558_reg[11] ;

  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_10_reg_3558_reg[11] ;
  wire [3:0]\add_ln700_10_reg_3558_reg[7]_i_2 ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_18 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_10_reg_3558_reg[11] (\add_ln700_10_reg_3558_reg[11] ),
        .\add_ln700_10_reg_3558_reg[7]_i_2_0 (\add_ln700_10_reg_3558_reg[7]_i_2 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_3
   (p,
    Q,
    \mul_ln1352_reg_3523_reg[11] );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\mul_ln1352_reg_3523_reg[11] ;

  wire [7:0]Q;
  wire [3:0]\mul_ln1352_reg_3523_reg[11] ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_17 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\mul_ln1352_reg_3523_reg[11] (\mul_ln1352_reg_3523_reg[11] ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_4
   (p,
    Q,
    \add_ln700_1_reg_3528_reg[7]_i_14 );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_1_reg_3528_reg[7]_i_14 ;

  wire [7:0]Q;
  wire [3:0]\add_ln700_1_reg_3528_reg[7]_i_14 ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_16 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_1_reg_3528_reg[7]_i_14_0 (\add_ln700_1_reg_3528_reg[7]_i_14 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_5
   (S,
    p,
    Q,
    \add_ln700_1_reg_3528_reg[7]_i_2 ,
    \add_ln700_1_reg_3528_reg[11] );
  output [0:0]S;
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_1_reg_3528_reg[7]_i_2 ;
  input [0:0]\add_ln700_1_reg_3528_reg[11] ;

  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_1_reg_3528_reg[11] ;
  wire [3:0]\add_ln700_1_reg_3528_reg[7]_i_2 ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_15 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_1_reg_3528_reg[11] (\add_ln700_1_reg_3528_reg[11] ),
        .\add_ln700_1_reg_3528_reg[7]_i_2_0 (\add_ln700_1_reg_3528_reg[7]_i_2 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_6
   (p,
    Q,
    \mul_ln1352_3_reg_3533_reg[11] );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\mul_ln1352_3_reg_3533_reg[11] ;

  wire [7:0]Q;
  wire [3:0]\mul_ln1352_3_reg_3533_reg[11] ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_14 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\mul_ln1352_3_reg_3533_reg[11] (\mul_ln1352_3_reg_3533_reg[11] ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_7
   (p,
    Q,
    \add_ln700_4_reg_3538_reg[7]_i_14 );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_4_reg_3538_reg[7]_i_14 ;

  wire [7:0]Q;
  wire [3:0]\add_ln700_4_reg_3538_reg[7]_i_14 ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_13 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\add_ln700_4_reg_3538_reg[7]_i_14_0 (\add_ln700_4_reg_3538_reg[7]_i_14 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_8
   (S,
    p,
    Q,
    \add_ln700_4_reg_3538_reg[7]_i_2 ,
    \add_ln700_4_reg_3538_reg[11] );
  output [0:0]S;
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_4_reg_3538_reg[7]_i_2 ;
  input [0:0]\add_ln700_4_reg_3538_reg[11] ;

  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]\add_ln700_4_reg_3538_reg[11] ;
  wire [3:0]\add_ln700_4_reg_3538_reg[7]_i_2 ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_12 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .S(S),
        .\add_ln700_4_reg_3538_reg[11] (\add_ln700_4_reg_3538_reg[11] ),
        .\add_ln700_4_reg_3538_reg[7]_i_2_0 (\add_ln700_4_reg_3538_reg[7]_i_2 ),
        .p(p));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_9
   (p,
    Q,
    \mul_ln1352_6_reg_3543_reg[11] );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\mul_ln1352_6_reg_3543_reg[11] ;

  wire [7:0]Q;
  wire [3:0]\mul_ln1352_6_reg_3543_reg[11] ;
  wire [11:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_11 StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_U
       (.Q(Q),
        .\mul_ln1352_6_reg_3543_reg[11] (\mul_ln1352_6_reg_3543_reg[11] ),
        .p(p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0
   (p,
    Q,
    \add_ln700_7_reg_3548_reg[7]_i_14_0 );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_7_reg_3548_reg[7]_i_14_0 ;

  wire [7:0]Q;
  wire \add_ln700_7_reg_3548[11]_i_22_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_23_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_24_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_25_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_26_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_27_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_28_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_29_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_30_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_49_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_50_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_51_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_52_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_53_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_54_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_55_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_56_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_57_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_58_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_59_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_60_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_61_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_62_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_63_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_64_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_16_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_17_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_18_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_19_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_20_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_21_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_22_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_23_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_15_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_16_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_17_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_18_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_19_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_20_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_21_n_1 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_18_n_1 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_18_n_2 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_18_n_3 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_18_n_4 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_43_n_2 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_43_n_4 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_43_n_7 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_43_n_8 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_44_n_1 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_44_n_2 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_44_n_3 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_44_n_4 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_44_n_5 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_44_n_6 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_44_n_7 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_44_n_8 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_14_n_1 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_14_n_2 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_14_n_3 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_14_n_4 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_7_reg_3548_reg[7]_i_14_0 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_14_n_1 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_14_n_2 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_14_n_3 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_14_n_4 ;
  wire [11:0]p;
  wire [3:0]\NLW_add_ln700_7_reg_3548_reg[11]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_7_reg_3548_reg[11]_i_17_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_7_reg_3548_reg[11]_i_43_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_7_reg_3548_reg[11]_i_43_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln700_7_reg_3548[11]_i_22 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .I1(Q[7]),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_43_n_2 ),
        .O(\add_ln700_7_reg_3548[11]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_7_reg_3548[11]_i_23 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_43_n_7 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .I2(Q[6]),
        .O(\add_ln700_7_reg_3548[11]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_7_reg_3548[11]_i_24 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_43_n_8 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .I2(Q[5]),
        .O(\add_ln700_7_reg_3548[11]_i_24_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_7_reg_3548[11]_i_25 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .I1(Q[4]),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_44_n_5 ),
        .O(\add_ln700_7_reg_3548[11]_i_25_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln700_7_reg_3548[11]_i_26 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .O(\add_ln700_7_reg_3548[11]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \add_ln700_7_reg_3548[11]_i_27 
       (.I0(Q[6]),
        .I1(\add_ln700_7_reg_3548_reg[11]_i_43_n_7 ),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_43_n_2 ),
        .I3(Q[7]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .O(\add_ln700_7_reg_3548[11]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_7_reg_3548[11]_i_28 
       (.I0(Q[5]),
        .I1(\add_ln700_7_reg_3548_reg[11]_i_43_n_8 ),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_43_n_7 ),
        .I3(Q[6]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .O(\add_ln700_7_reg_3548[11]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_7_reg_3548[11]_i_29 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_43_n_8 ),
        .I3(Q[5]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .O(\add_ln700_7_reg_3548[11]_i_29_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \add_ln700_7_reg_3548[11]_i_30 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .I4(\add_ln700_7_reg_3548_reg[11]_i_44_n_6 ),
        .O(\add_ln700_7_reg_3548[11]_i_30_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \add_ln700_7_reg_3548[11]_i_49 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I1(Q[7]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I3(Q[6]),
        .O(\add_ln700_7_reg_3548[11]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \add_ln700_7_reg_3548[11]_i_50 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I1(Q[5]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I3(Q[6]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .I5(Q[7]),
        .O(\add_ln700_7_reg_3548[11]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \add_ln700_7_reg_3548[11]_i_51 
       (.I0(Q[6]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I3(Q[7]),
        .O(\add_ln700_7_reg_3548[11]_i_51_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \add_ln700_7_reg_3548[11]_i_52 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I4(Q[7]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .O(\add_ln700_7_reg_3548[11]_i_52_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_7_reg_3548[11]_i_53 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I1(Q[4]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I3(Q[5]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .I5(Q[6]),
        .O(\add_ln700_7_reg_3548[11]_i_53_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_7_reg_3548[11]_i_54 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I1(Q[3]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I3(Q[4]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .I5(Q[5]),
        .O(\add_ln700_7_reg_3548[11]_i_54_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_7_reg_3548[11]_i_55 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I1(Q[2]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I3(Q[3]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .I5(Q[4]),
        .O(\add_ln700_7_reg_3548[11]_i_55_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_7_reg_3548[11]_i_56 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_7_reg_3548[11]_i_56_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln700_7_reg_3548[11]_i_57 
       (.I0(\add_ln700_7_reg_3548[11]_i_53_n_1 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I2(Q[6]),
        .I3(\add_ln700_7_reg_3548[11]_i_61_n_1 ),
        .I4(Q[7]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .O(\add_ln700_7_reg_3548[11]_i_57_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_7_reg_3548[11]_i_58 
       (.I0(\add_ln700_7_reg_3548[11]_i_54_n_1 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I2(Q[5]),
        .I3(\add_ln700_7_reg_3548[11]_i_62_n_1 ),
        .I4(Q[6]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .O(\add_ln700_7_reg_3548[11]_i_58_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_7_reg_3548[11]_i_59 
       (.I0(\add_ln700_7_reg_3548[11]_i_55_n_1 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I2(Q[4]),
        .I3(\add_ln700_7_reg_3548[11]_i_63_n_1 ),
        .I4(Q[5]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .O(\add_ln700_7_reg_3548[11]_i_59_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_7_reg_3548[11]_i_60 
       (.I0(\add_ln700_7_reg_3548[11]_i_56_n_1 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I2(Q[3]),
        .I3(\add_ln700_7_reg_3548[11]_i_64_n_1 ),
        .I4(Q[4]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .O(\add_ln700_7_reg_3548[11]_i_60_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[11]_i_61 
       (.I0(Q[5]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .O(\add_ln700_7_reg_3548[11]_i_61_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[11]_i_62 
       (.I0(Q[4]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .O(\add_ln700_7_reg_3548[11]_i_62_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[11]_i_63 
       (.I0(Q[3]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .O(\add_ln700_7_reg_3548[11]_i_63_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[11]_i_64 
       (.I0(Q[2]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .O(\add_ln700_7_reg_3548[11]_i_64_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_7_reg_3548[3]_i_16 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .O(\add_ln700_7_reg_3548[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_7_reg_3548[3]_i_17 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_7_reg_3548[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_7_reg_3548[3]_i_18 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_7_reg_3548[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_7_reg_3548[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_7_reg_3548[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .O(\add_ln700_7_reg_3548[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_7_reg_3548[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_7_reg_3548[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_7_reg_3548[3]_i_21 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_14_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_7_reg_3548[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_7_reg_3548[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .O(\add_ln700_7_reg_3548[3]_i_22_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [0]),
        .O(\add_ln700_7_reg_3548[3]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_7_reg_3548[7]_i_15 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_44_n_7 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_7_reg_3548[7]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_7_reg_3548[7]_i_16 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_44_n_8 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .I2(Q[1]),
        .O(\add_ln700_7_reg_3548[7]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_7_reg_3548[7]_i_17 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_7_reg_3548_reg[3]_i_14_n_5 ),
        .O(\add_ln700_7_reg_3548[7]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_7_reg_3548[7]_i_18 
       (.I0(Q[2]),
        .I1(\add_ln700_7_reg_3548_reg[11]_i_44_n_7 ),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_44_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .O(\add_ln700_7_reg_3548[7]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_7_reg_3548[7]_i_19 
       (.I0(Q[1]),
        .I1(\add_ln700_7_reg_3548_reg[11]_i_44_n_8 ),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_44_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .O(\add_ln700_7_reg_3548[7]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_7_reg_3548[7]_i_20 
       (.I0(\add_ln700_7_reg_3548_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_44_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .O(\add_ln700_7_reg_3548[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_7_reg_3548[7]_i_21 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_14_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_7_reg_3548_reg[3]_i_14_n_5 ),
        .O(\add_ln700_7_reg_3548[7]_i_21_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_7_reg_3548_reg[11]_i_17 
       (.CI(\add_ln700_7_reg_3548_reg[11]_i_18_n_1 ),
        .CO(\NLW_add_ln700_7_reg_3548_reg[11]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_7_reg_3548_reg[11]_i_17_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_7_reg_3548[11]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_7_reg_3548_reg[11]_i_18 
       (.CI(\add_ln700_7_reg_3548_reg[7]_i_14_n_1 ),
        .CO({\add_ln700_7_reg_3548_reg[11]_i_18_n_1 ,\add_ln700_7_reg_3548_reg[11]_i_18_n_2 ,\add_ln700_7_reg_3548_reg[11]_i_18_n_3 ,\add_ln700_7_reg_3548_reg[11]_i_18_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_7_reg_3548[11]_i_23_n_1 ,\add_ln700_7_reg_3548[11]_i_24_n_1 ,\add_ln700_7_reg_3548[11]_i_25_n_1 ,\add_ln700_7_reg_3548[11]_i_26_n_1 }),
        .O(p[10:7]),
        .S({\add_ln700_7_reg_3548[11]_i_27_n_1 ,\add_ln700_7_reg_3548[11]_i_28_n_1 ,\add_ln700_7_reg_3548[11]_i_29_n_1 ,\add_ln700_7_reg_3548[11]_i_30_n_1 }));
  CARRY4 \add_ln700_7_reg_3548_reg[11]_i_43 
       (.CI(\add_ln700_7_reg_3548_reg[11]_i_44_n_1 ),
        .CO({\NLW_add_ln700_7_reg_3548_reg[11]_i_43_CO_UNCONNECTED [3],\add_ln700_7_reg_3548_reg[11]_i_43_n_2 ,\NLW_add_ln700_7_reg_3548_reg[11]_i_43_CO_UNCONNECTED [1],\add_ln700_7_reg_3548_reg[11]_i_43_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln700_7_reg_3548[11]_i_49_n_1 ,\add_ln700_7_reg_3548[11]_i_50_n_1 }),
        .O({\NLW_add_ln700_7_reg_3548_reg[11]_i_43_O_UNCONNECTED [3:2],\add_ln700_7_reg_3548_reg[11]_i_43_n_7 ,\add_ln700_7_reg_3548_reg[11]_i_43_n_8 }),
        .S({1'b0,1'b1,\add_ln700_7_reg_3548[11]_i_51_n_1 ,\add_ln700_7_reg_3548[11]_i_52_n_1 }));
  CARRY4 \add_ln700_7_reg_3548_reg[11]_i_44 
       (.CI(\add_ln700_7_reg_3548_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_7_reg_3548_reg[11]_i_44_n_1 ,\add_ln700_7_reg_3548_reg[11]_i_44_n_2 ,\add_ln700_7_reg_3548_reg[11]_i_44_n_3 ,\add_ln700_7_reg_3548_reg[11]_i_44_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_7_reg_3548[11]_i_53_n_1 ,\add_ln700_7_reg_3548[11]_i_54_n_1 ,\add_ln700_7_reg_3548[11]_i_55_n_1 ,\add_ln700_7_reg_3548[11]_i_56_n_1 }),
        .O({\add_ln700_7_reg_3548_reg[11]_i_44_n_5 ,\add_ln700_7_reg_3548_reg[11]_i_44_n_6 ,\add_ln700_7_reg_3548_reg[11]_i_44_n_7 ,\add_ln700_7_reg_3548_reg[11]_i_44_n_8 }),
        .S({\add_ln700_7_reg_3548[11]_i_57_n_1 ,\add_ln700_7_reg_3548[11]_i_58_n_1 ,\add_ln700_7_reg_3548[11]_i_59_n_1 ,\add_ln700_7_reg_3548[11]_i_60_n_1 }));
  CARRY4 \add_ln700_7_reg_3548_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_7_reg_3548_reg[3]_i_14_n_1 ,\add_ln700_7_reg_3548_reg[3]_i_14_n_2 ,\add_ln700_7_reg_3548_reg[3]_i_14_n_3 ,\add_ln700_7_reg_3548_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_7_reg_3548[3]_i_16_n_1 ,\add_ln700_7_reg_3548[3]_i_17_n_1 ,\add_ln700_7_reg_3548[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_7_reg_3548_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_7_reg_3548[3]_i_19_n_1 ,\add_ln700_7_reg_3548[3]_i_20_n_1 ,\add_ln700_7_reg_3548[3]_i_21_n_1 ,\add_ln700_7_reg_3548[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_7_reg_3548_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_7_reg_3548_reg[7]_i_14_n_1 ,\add_ln700_7_reg_3548_reg[7]_i_14_n_2 ,\add_ln700_7_reg_3548_reg[7]_i_14_n_3 ,\add_ln700_7_reg_3548_reg[7]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_7_reg_3548[7]_i_15_n_1 ,\add_ln700_7_reg_3548[7]_i_16_n_1 ,\add_ln700_7_reg_3548[7]_i_17_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_7_reg_3548[7]_i_18_n_1 ,\add_ln700_7_reg_3548[7]_i_19_n_1 ,\add_ln700_7_reg_3548[7]_i_20_n_1 ,\add_ln700_7_reg_3548[7]_i_21_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_11
   (p,
    Q,
    \mul_ln1352_6_reg_3543_reg[11] );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\mul_ln1352_6_reg_3543_reg[11] ;

  wire [7:0]Q;
  wire \mul_ln1352_6_reg_3543[10]_i_11_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_12_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_13_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_14_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_15_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_16_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_17_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_18_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_19_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_20_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_21_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_22_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_2_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_3_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_4_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_5_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_6_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_7_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_8_n_1 ;
  wire \mul_ln1352_6_reg_3543[10]_i_9_n_1 ;
  wire \mul_ln1352_6_reg_3543[11]_i_2_n_1 ;
  wire \mul_ln1352_6_reg_3543[11]_i_4_n_1 ;
  wire \mul_ln1352_6_reg_3543[11]_i_5_n_1 ;
  wire \mul_ln1352_6_reg_3543[11]_i_6_n_1 ;
  wire \mul_ln1352_6_reg_3543[11]_i_7_n_1 ;
  wire \mul_ln1352_6_reg_3543[2]_i_2_n_1 ;
  wire \mul_ln1352_6_reg_3543[2]_i_3_n_1 ;
  wire \mul_ln1352_6_reg_3543[2]_i_4_n_1 ;
  wire \mul_ln1352_6_reg_3543[2]_i_5_n_1 ;
  wire \mul_ln1352_6_reg_3543[2]_i_6_n_1 ;
  wire \mul_ln1352_6_reg_3543[2]_i_7_n_1 ;
  wire \mul_ln1352_6_reg_3543[2]_i_8_n_1 ;
  wire \mul_ln1352_6_reg_3543[2]_i_9_n_1 ;
  wire \mul_ln1352_6_reg_3543[6]_i_2_n_1 ;
  wire \mul_ln1352_6_reg_3543[6]_i_3_n_1 ;
  wire \mul_ln1352_6_reg_3543[6]_i_4_n_1 ;
  wire \mul_ln1352_6_reg_3543[6]_i_5_n_1 ;
  wire \mul_ln1352_6_reg_3543[6]_i_6_n_1 ;
  wire \mul_ln1352_6_reg_3543[6]_i_7_n_1 ;
  wire \mul_ln1352_6_reg_3543[6]_i_8_n_1 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_10_n_1 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_10_n_2 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_10_n_3 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_10_n_4 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_10_n_5 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_10_n_6 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_10_n_7 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_10_n_8 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_1_n_1 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_1_n_2 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_1_n_3 ;
  wire \mul_ln1352_6_reg_3543_reg[10]_i_1_n_4 ;
  wire [3:0]\mul_ln1352_6_reg_3543_reg[11] ;
  wire \mul_ln1352_6_reg_3543_reg[11]_i_3_n_2 ;
  wire \mul_ln1352_6_reg_3543_reg[11]_i_3_n_4 ;
  wire \mul_ln1352_6_reg_3543_reg[11]_i_3_n_7 ;
  wire \mul_ln1352_6_reg_3543_reg[11]_i_3_n_8 ;
  wire \mul_ln1352_6_reg_3543_reg[2]_i_1_n_1 ;
  wire \mul_ln1352_6_reg_3543_reg[2]_i_1_n_2 ;
  wire \mul_ln1352_6_reg_3543_reg[2]_i_1_n_3 ;
  wire \mul_ln1352_6_reg_3543_reg[2]_i_1_n_4 ;
  wire \mul_ln1352_6_reg_3543_reg[2]_i_1_n_5 ;
  wire \mul_ln1352_6_reg_3543_reg[6]_i_1_n_1 ;
  wire \mul_ln1352_6_reg_3543_reg[6]_i_1_n_2 ;
  wire \mul_ln1352_6_reg_3543_reg[6]_i_1_n_3 ;
  wire \mul_ln1352_6_reg_3543_reg[6]_i_1_n_4 ;
  wire [11:0]p;
  wire [3:0]\NLW_mul_ln1352_6_reg_3543_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_6_reg_3543_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_6_reg_3543[10]_i_11 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I1(Q[4]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I3(Q[5]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .I5(Q[6]),
        .O(\mul_ln1352_6_reg_3543[10]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_6_reg_3543[10]_i_12 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I1(Q[3]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I3(Q[4]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .I5(Q[5]),
        .O(\mul_ln1352_6_reg_3543[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_6_reg_3543[10]_i_13 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I1(Q[2]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I3(Q[3]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .I5(Q[4]),
        .O(\mul_ln1352_6_reg_3543[10]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_6_reg_3543[10]_i_14 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I1(Q[1]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I3(Q[2]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .I5(Q[3]),
        .O(\mul_ln1352_6_reg_3543[10]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_ln1352_6_reg_3543[10]_i_15 
       (.I0(\mul_ln1352_6_reg_3543[10]_i_11_n_1 ),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I2(Q[6]),
        .I3(\mul_ln1352_6_reg_3543[10]_i_19_n_1 ),
        .I4(Q[7]),
        .I5(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .O(\mul_ln1352_6_reg_3543[10]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_6_reg_3543[10]_i_16 
       (.I0(\mul_ln1352_6_reg_3543[10]_i_12_n_1 ),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I2(Q[5]),
        .I3(\mul_ln1352_6_reg_3543[10]_i_20_n_1 ),
        .I4(Q[6]),
        .I5(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .O(\mul_ln1352_6_reg_3543[10]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_6_reg_3543[10]_i_17 
       (.I0(\mul_ln1352_6_reg_3543[10]_i_13_n_1 ),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I2(Q[4]),
        .I3(\mul_ln1352_6_reg_3543[10]_i_21_n_1 ),
        .I4(Q[5]),
        .I5(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .O(\mul_ln1352_6_reg_3543[10]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_6_reg_3543[10]_i_18 
       (.I0(\mul_ln1352_6_reg_3543[10]_i_14_n_1 ),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I2(Q[3]),
        .I3(\mul_ln1352_6_reg_3543[10]_i_22_n_1 ),
        .I4(Q[4]),
        .I5(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .O(\mul_ln1352_6_reg_3543[10]_i_18_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_6_reg_3543[10]_i_19 
       (.I0(Q[5]),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .O(\mul_ln1352_6_reg_3543[10]_i_19_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_6_reg_3543[10]_i_2 
       (.I0(\mul_ln1352_6_reg_3543_reg[11]_i_3_n_7 ),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .I2(Q[6]),
        .O(\mul_ln1352_6_reg_3543[10]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_6_reg_3543[10]_i_20 
       (.I0(Q[4]),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .O(\mul_ln1352_6_reg_3543[10]_i_20_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_6_reg_3543[10]_i_21 
       (.I0(Q[3]),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .O(\mul_ln1352_6_reg_3543[10]_i_21_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_6_reg_3543[10]_i_22 
       (.I0(Q[2]),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .O(\mul_ln1352_6_reg_3543[10]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_6_reg_3543[10]_i_3 
       (.I0(\mul_ln1352_6_reg_3543_reg[11]_i_3_n_8 ),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .I2(Q[5]),
        .O(\mul_ln1352_6_reg_3543[10]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_6_reg_3543[10]_i_4 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .I1(Q[4]),
        .I2(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_5 ),
        .O(\mul_ln1352_6_reg_3543[10]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln1352_6_reg_3543[10]_i_5 
       (.I0(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .O(\mul_ln1352_6_reg_3543[10]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \mul_ln1352_6_reg_3543[10]_i_6 
       (.I0(Q[6]),
        .I1(\mul_ln1352_6_reg_3543_reg[11]_i_3_n_7 ),
        .I2(\mul_ln1352_6_reg_3543_reg[11]_i_3_n_2 ),
        .I3(Q[7]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .O(\mul_ln1352_6_reg_3543[10]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_6_reg_3543[10]_i_7 
       (.I0(Q[5]),
        .I1(\mul_ln1352_6_reg_3543_reg[11]_i_3_n_8 ),
        .I2(\mul_ln1352_6_reg_3543_reg[11]_i_3_n_7 ),
        .I3(Q[6]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .O(\mul_ln1352_6_reg_3543[10]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_6_reg_3543[10]_i_8 
       (.I0(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(\mul_ln1352_6_reg_3543_reg[11]_i_3_n_8 ),
        .I3(Q[5]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .O(\mul_ln1352_6_reg_3543[10]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \mul_ln1352_6_reg_3543[10]_i_9 
       (.I0(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .I4(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_6 ),
        .O(\mul_ln1352_6_reg_3543[10]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mul_ln1352_6_reg_3543[11]_i_2 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .I1(Q[7]),
        .I2(\mul_ln1352_6_reg_3543_reg[11]_i_3_n_2 ),
        .O(\mul_ln1352_6_reg_3543[11]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mul_ln1352_6_reg_3543[11]_i_4 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I1(Q[7]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I3(Q[6]),
        .O(\mul_ln1352_6_reg_3543[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \mul_ln1352_6_reg_3543[11]_i_5 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I1(Q[5]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I3(Q[6]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .I5(Q[7]),
        .O(\mul_ln1352_6_reg_3543[11]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \mul_ln1352_6_reg_3543[11]_i_6 
       (.I0(Q[6]),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I3(Q[7]),
        .O(\mul_ln1352_6_reg_3543[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \mul_ln1352_6_reg_3543[11]_i_7 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I4(Q[7]),
        .I5(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .O(\mul_ln1352_6_reg_3543[11]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_6_reg_3543[2]_i_2 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I1(Q[2]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .O(\mul_ln1352_6_reg_3543[2]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_6_reg_3543[2]_i_3 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I1(Q[1]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I3(Q[0]),
        .O(\mul_ln1352_6_reg_3543[2]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_6_reg_3543[2]_i_4 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .I1(Q[1]),
        .O(\mul_ln1352_6_reg_3543[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \mul_ln1352_6_reg_3543[2]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_6_reg_3543[2]_i_9_n_1 ),
        .I2(Q[1]),
        .I3(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I4(Q[0]),
        .I5(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .O(\mul_ln1352_6_reg_3543[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_6_reg_3543[2]_i_6 
       (.I0(Q[0]),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [2]),
        .I2(Q[1]),
        .I3(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .I5(Q[2]),
        .O(\mul_ln1352_6_reg_3543[2]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_6_reg_3543[2]_i_7 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .I1(Q[1]),
        .I2(\mul_ln1352_6_reg_3543_reg[11] [1]),
        .I3(Q[0]),
        .O(\mul_ln1352_6_reg_3543[2]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_6_reg_3543[2]_i_8 
       (.I0(Q[0]),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .O(\mul_ln1352_6_reg_3543[2]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_6_reg_3543[2]_i_9 
       (.I0(Q[3]),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [0]),
        .O(\mul_ln1352_6_reg_3543[2]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_6_reg_3543[6]_i_2 
       (.I0(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_7 ),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .I2(Q[2]),
        .O(\mul_ln1352_6_reg_3543[6]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_6_reg_3543[6]_i_3 
       (.I0(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_8 ),
        .I1(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .I2(Q[1]),
        .O(\mul_ln1352_6_reg_3543[6]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_6_reg_3543[6]_i_4 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_6_reg_3543_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_6_reg_3543[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_6_reg_3543[6]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_7 ),
        .I2(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_6 ),
        .I3(Q[3]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .O(\mul_ln1352_6_reg_3543[6]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_6_reg_3543[6]_i_6 
       (.I0(Q[1]),
        .I1(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_8 ),
        .I2(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_7 ),
        .I3(Q[2]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .O(\mul_ln1352_6_reg_3543[6]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_6_reg_3543[6]_i_7 
       (.I0(\mul_ln1352_6_reg_3543_reg[2]_i_1_n_5 ),
        .I1(Q[0]),
        .I2(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_8 ),
        .I3(Q[1]),
        .I4(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .O(\mul_ln1352_6_reg_3543[6]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1352_6_reg_3543[6]_i_8 
       (.I0(\mul_ln1352_6_reg_3543_reg[11] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_6_reg_3543_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_6_reg_3543[6]_i_8_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_6_reg_3543_reg[10]_i_1 
       (.CI(\mul_ln1352_6_reg_3543_reg[6]_i_1_n_1 ),
        .CO({\mul_ln1352_6_reg_3543_reg[10]_i_1_n_1 ,\mul_ln1352_6_reg_3543_reg[10]_i_1_n_2 ,\mul_ln1352_6_reg_3543_reg[10]_i_1_n_3 ,\mul_ln1352_6_reg_3543_reg[10]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_6_reg_3543[10]_i_2_n_1 ,\mul_ln1352_6_reg_3543[10]_i_3_n_1 ,\mul_ln1352_6_reg_3543[10]_i_4_n_1 ,\mul_ln1352_6_reg_3543[10]_i_5_n_1 }),
        .O(p[10:7]),
        .S({\mul_ln1352_6_reg_3543[10]_i_6_n_1 ,\mul_ln1352_6_reg_3543[10]_i_7_n_1 ,\mul_ln1352_6_reg_3543[10]_i_8_n_1 ,\mul_ln1352_6_reg_3543[10]_i_9_n_1 }));
  CARRY4 \mul_ln1352_6_reg_3543_reg[10]_i_10 
       (.CI(\mul_ln1352_6_reg_3543_reg[2]_i_1_n_1 ),
        .CO({\mul_ln1352_6_reg_3543_reg[10]_i_10_n_1 ,\mul_ln1352_6_reg_3543_reg[10]_i_10_n_2 ,\mul_ln1352_6_reg_3543_reg[10]_i_10_n_3 ,\mul_ln1352_6_reg_3543_reg[10]_i_10_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_6_reg_3543[10]_i_11_n_1 ,\mul_ln1352_6_reg_3543[10]_i_12_n_1 ,\mul_ln1352_6_reg_3543[10]_i_13_n_1 ,\mul_ln1352_6_reg_3543[10]_i_14_n_1 }),
        .O({\mul_ln1352_6_reg_3543_reg[10]_i_10_n_5 ,\mul_ln1352_6_reg_3543_reg[10]_i_10_n_6 ,\mul_ln1352_6_reg_3543_reg[10]_i_10_n_7 ,\mul_ln1352_6_reg_3543_reg[10]_i_10_n_8 }),
        .S({\mul_ln1352_6_reg_3543[10]_i_15_n_1 ,\mul_ln1352_6_reg_3543[10]_i_16_n_1 ,\mul_ln1352_6_reg_3543[10]_i_17_n_1 ,\mul_ln1352_6_reg_3543[10]_i_18_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_6_reg_3543_reg[11]_i_1 
       (.CI(\mul_ln1352_6_reg_3543_reg[10]_i_1_n_1 ),
        .CO(\NLW_mul_ln1352_6_reg_3543_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln1352_6_reg_3543_reg[11]_i_1_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\mul_ln1352_6_reg_3543[11]_i_2_n_1 }));
  CARRY4 \mul_ln1352_6_reg_3543_reg[11]_i_3 
       (.CI(\mul_ln1352_6_reg_3543_reg[10]_i_10_n_1 ),
        .CO({\NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_CO_UNCONNECTED [3],\mul_ln1352_6_reg_3543_reg[11]_i_3_n_2 ,\NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_CO_UNCONNECTED [1],\mul_ln1352_6_reg_3543_reg[11]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln1352_6_reg_3543[11]_i_4_n_1 ,\mul_ln1352_6_reg_3543[11]_i_5_n_1 }),
        .O({\NLW_mul_ln1352_6_reg_3543_reg[11]_i_3_O_UNCONNECTED [3:2],\mul_ln1352_6_reg_3543_reg[11]_i_3_n_7 ,\mul_ln1352_6_reg_3543_reg[11]_i_3_n_8 }),
        .S({1'b0,1'b1,\mul_ln1352_6_reg_3543[11]_i_6_n_1 ,\mul_ln1352_6_reg_3543[11]_i_7_n_1 }));
  CARRY4 \mul_ln1352_6_reg_3543_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_6_reg_3543_reg[2]_i_1_n_1 ,\mul_ln1352_6_reg_3543_reg[2]_i_1_n_2 ,\mul_ln1352_6_reg_3543_reg[2]_i_1_n_3 ,\mul_ln1352_6_reg_3543_reg[2]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_6_reg_3543[2]_i_2_n_1 ,\mul_ln1352_6_reg_3543[2]_i_3_n_1 ,\mul_ln1352_6_reg_3543[2]_i_4_n_1 ,1'b0}),
        .O({\mul_ln1352_6_reg_3543_reg[2]_i_1_n_5 ,p[2:0]}),
        .S({\mul_ln1352_6_reg_3543[2]_i_5_n_1 ,\mul_ln1352_6_reg_3543[2]_i_6_n_1 ,\mul_ln1352_6_reg_3543[2]_i_7_n_1 ,\mul_ln1352_6_reg_3543[2]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_6_reg_3543_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_6_reg_3543_reg[6]_i_1_n_1 ,\mul_ln1352_6_reg_3543_reg[6]_i_1_n_2 ,\mul_ln1352_6_reg_3543_reg[6]_i_1_n_3 ,\mul_ln1352_6_reg_3543_reg[6]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_6_reg_3543[6]_i_2_n_1 ,\mul_ln1352_6_reg_3543[6]_i_3_n_1 ,\mul_ln1352_6_reg_3543[6]_i_4_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\mul_ln1352_6_reg_3543[6]_i_5_n_1 ,\mul_ln1352_6_reg_3543[6]_i_6_n_1 ,\mul_ln1352_6_reg_3543[6]_i_7_n_1 ,\mul_ln1352_6_reg_3543[6]_i_8_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_12
   (S,
    p,
    Q,
    \add_ln700_4_reg_3538_reg[7]_i_2_0 ,
    \add_ln700_4_reg_3538_reg[11] );
  output [0:0]S;
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_4_reg_3538_reg[7]_i_2_0 ;
  input [0:0]\add_ln700_4_reg_3538_reg[11] ;

  wire [7:0]Q;
  wire [0:0]S;
  wire \add_ln700_4_reg_3538[11]_i_10_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_11_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_12_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_13_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_14_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_15_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_16_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_19_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_31_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_32_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_33_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_34_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_35_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_36_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_37_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_38_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_39_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_40_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_41_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_42_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_45_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_46_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_47_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_48_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_9_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_10_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_11_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_12_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_13_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_15_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_7_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_8_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_9_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_10_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_11_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_12_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_13_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_7_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_8_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_9_n_1 ;
  wire [0:0]\add_ln700_4_reg_3538_reg[11] ;
  wire \add_ln700_4_reg_3538_reg[11]_i_20_n_2 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_20_n_4 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_20_n_7 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_20_n_8 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_21_n_1 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_21_n_2 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_21_n_3 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_21_n_4 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_21_n_5 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_21_n_6 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_21_n_7 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_21_n_8 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_3_n_1 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_3_n_2 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_3_n_3 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_3_n_4 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_2_n_1 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_2_n_2 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_2_n_3 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_2_n_4 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_2_n_5 ;
  wire [3:0]\add_ln700_4_reg_3538_reg[7]_i_2_0 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_2_n_1 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_2_n_2 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_2_n_3 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_2_n_4 ;
  wire [11:0]p;
  wire [3:1]\NLW_add_ln700_4_reg_3538_reg[11]_i_20_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_4_reg_3538_reg[11]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_4_reg_3538_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_4_reg_3538_reg[11]_i_8_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_4_reg_3538[11]_i_10 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_20_n_8 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .I2(Q[5]),
        .O(\add_ln700_4_reg_3538[11]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_4_reg_3538[11]_i_11 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .I1(Q[4]),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_21_n_5 ),
        .O(\add_ln700_4_reg_3538[11]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln700_4_reg_3538[11]_i_12 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .O(\add_ln700_4_reg_3538[11]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \add_ln700_4_reg_3538[11]_i_13 
       (.I0(Q[6]),
        .I1(\add_ln700_4_reg_3538_reg[11]_i_20_n_7 ),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_20_n_2 ),
        .I3(Q[7]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .O(\add_ln700_4_reg_3538[11]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_4_reg_3538[11]_i_14 
       (.I0(Q[5]),
        .I1(\add_ln700_4_reg_3538_reg[11]_i_20_n_8 ),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_20_n_7 ),
        .I3(Q[6]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .O(\add_ln700_4_reg_3538[11]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_4_reg_3538[11]_i_15 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_20_n_8 ),
        .I3(Q[5]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .O(\add_ln700_4_reg_3538[11]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \add_ln700_4_reg_3538[11]_i_16 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .I4(\add_ln700_4_reg_3538_reg[11]_i_21_n_6 ),
        .O(\add_ln700_4_reg_3538[11]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln700_4_reg_3538[11]_i_19 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .I1(Q[7]),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_20_n_2 ),
        .O(\add_ln700_4_reg_3538[11]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \add_ln700_4_reg_3538[11]_i_31 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I1(Q[7]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I3(Q[6]),
        .O(\add_ln700_4_reg_3538[11]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \add_ln700_4_reg_3538[11]_i_32 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I1(Q[5]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I3(Q[6]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .I5(Q[7]),
        .O(\add_ln700_4_reg_3538[11]_i_32_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \add_ln700_4_reg_3538[11]_i_33 
       (.I0(Q[6]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I3(Q[7]),
        .O(\add_ln700_4_reg_3538[11]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \add_ln700_4_reg_3538[11]_i_34 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I4(Q[7]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .O(\add_ln700_4_reg_3538[11]_i_34_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_4_reg_3538[11]_i_35 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I1(Q[4]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I3(Q[5]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .I5(Q[6]),
        .O(\add_ln700_4_reg_3538[11]_i_35_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_4_reg_3538[11]_i_36 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I1(Q[3]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I3(Q[4]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .I5(Q[5]),
        .O(\add_ln700_4_reg_3538[11]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_4_reg_3538[11]_i_37 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I1(Q[2]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I3(Q[3]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .I5(Q[4]),
        .O(\add_ln700_4_reg_3538[11]_i_37_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_4_reg_3538[11]_i_38 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_4_reg_3538[11]_i_38_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln700_4_reg_3538[11]_i_39 
       (.I0(\add_ln700_4_reg_3538[11]_i_35_n_1 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I2(Q[6]),
        .I3(\add_ln700_4_reg_3538[11]_i_45_n_1 ),
        .I4(Q[7]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .O(\add_ln700_4_reg_3538[11]_i_39_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_4_reg_3538[11]_i_4 
       (.I0(p[11]),
        .I1(\add_ln700_4_reg_3538_reg[11] ),
        .O(S));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_4_reg_3538[11]_i_40 
       (.I0(\add_ln700_4_reg_3538[11]_i_36_n_1 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I2(Q[5]),
        .I3(\add_ln700_4_reg_3538[11]_i_46_n_1 ),
        .I4(Q[6]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .O(\add_ln700_4_reg_3538[11]_i_40_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_4_reg_3538[11]_i_41 
       (.I0(\add_ln700_4_reg_3538[11]_i_37_n_1 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I2(Q[4]),
        .I3(\add_ln700_4_reg_3538[11]_i_47_n_1 ),
        .I4(Q[5]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .O(\add_ln700_4_reg_3538[11]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_4_reg_3538[11]_i_42 
       (.I0(\add_ln700_4_reg_3538[11]_i_38_n_1 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I2(Q[3]),
        .I3(\add_ln700_4_reg_3538[11]_i_48_n_1 ),
        .I4(Q[4]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .O(\add_ln700_4_reg_3538[11]_i_42_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[11]_i_45 
       (.I0(Q[5]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .O(\add_ln700_4_reg_3538[11]_i_45_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[11]_i_46 
       (.I0(Q[4]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .O(\add_ln700_4_reg_3538[11]_i_46_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[11]_i_47 
       (.I0(Q[3]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .O(\add_ln700_4_reg_3538[11]_i_47_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[11]_i_48 
       (.I0(Q[2]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .O(\add_ln700_4_reg_3538[11]_i_48_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_4_reg_3538[11]_i_9 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_20_n_7 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .I2(Q[6]),
        .O(\add_ln700_4_reg_3538[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_4_reg_3538[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_4_reg_3538[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .O(\add_ln700_4_reg_3538[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_4_reg_3538[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_4_reg_3538[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_4_reg_3538[3]_i_12 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_4_reg_3538[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_4_reg_3538[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .O(\add_ln700_4_reg_3538[3]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .O(\add_ln700_4_reg_3538[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_4_reg_3538[3]_i_7 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .O(\add_ln700_4_reg_3538[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_4_reg_3538[3]_i_8 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_2_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_4_reg_3538[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_4_reg_3538[3]_i_9 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_4_reg_3538[3]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_4_reg_3538[7]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_4_reg_3538_reg[11]_i_21_n_7 ),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_21_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .O(\add_ln700_4_reg_3538[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_4_reg_3538[7]_i_11 
       (.I0(Q[1]),
        .I1(\add_ln700_4_reg_3538_reg[11]_i_21_n_8 ),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_21_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .O(\add_ln700_4_reg_3538[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_4_reg_3538[7]_i_12 
       (.I0(\add_ln700_4_reg_3538_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_21_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .O(\add_ln700_4_reg_3538[7]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_4_reg_3538[7]_i_13 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_4_reg_3538_reg[3]_i_2_n_5 ),
        .O(\add_ln700_4_reg_3538[7]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_4_reg_3538[7]_i_7 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_21_n_7 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_4_reg_3538[7]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_4_reg_3538[7]_i_8 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_21_n_8 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .I2(Q[1]),
        .O(\add_ln700_4_reg_3538[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_4_reg_3538[7]_i_9 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_2_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_4_reg_3538_reg[3]_i_2_n_5 ),
        .O(\add_ln700_4_reg_3538[7]_i_9_n_1 ));
  CARRY4 \add_ln700_4_reg_3538_reg[11]_i_20 
       (.CI(\add_ln700_4_reg_3538_reg[11]_i_21_n_1 ),
        .CO({\NLW_add_ln700_4_reg_3538_reg[11]_i_20_CO_UNCONNECTED [3],\add_ln700_4_reg_3538_reg[11]_i_20_n_2 ,\NLW_add_ln700_4_reg_3538_reg[11]_i_20_CO_UNCONNECTED [1],\add_ln700_4_reg_3538_reg[11]_i_20_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln700_4_reg_3538[11]_i_31_n_1 ,\add_ln700_4_reg_3538[11]_i_32_n_1 }),
        .O({\NLW_add_ln700_4_reg_3538_reg[11]_i_20_O_UNCONNECTED [3:2],\add_ln700_4_reg_3538_reg[11]_i_20_n_7 ,\add_ln700_4_reg_3538_reg[11]_i_20_n_8 }),
        .S({1'b0,1'b1,\add_ln700_4_reg_3538[11]_i_33_n_1 ,\add_ln700_4_reg_3538[11]_i_34_n_1 }));
  CARRY4 \add_ln700_4_reg_3538_reg[11]_i_21 
       (.CI(\add_ln700_4_reg_3538_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_4_reg_3538_reg[11]_i_21_n_1 ,\add_ln700_4_reg_3538_reg[11]_i_21_n_2 ,\add_ln700_4_reg_3538_reg[11]_i_21_n_3 ,\add_ln700_4_reg_3538_reg[11]_i_21_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_4_reg_3538[11]_i_35_n_1 ,\add_ln700_4_reg_3538[11]_i_36_n_1 ,\add_ln700_4_reg_3538[11]_i_37_n_1 ,\add_ln700_4_reg_3538[11]_i_38_n_1 }),
        .O({\add_ln700_4_reg_3538_reg[11]_i_21_n_5 ,\add_ln700_4_reg_3538_reg[11]_i_21_n_6 ,\add_ln700_4_reg_3538_reg[11]_i_21_n_7 ,\add_ln700_4_reg_3538_reg[11]_i_21_n_8 }),
        .S({\add_ln700_4_reg_3538[11]_i_39_n_1 ,\add_ln700_4_reg_3538[11]_i_40_n_1 ,\add_ln700_4_reg_3538[11]_i_41_n_1 ,\add_ln700_4_reg_3538[11]_i_42_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_4_reg_3538_reg[11]_i_3 
       (.CI(\add_ln700_4_reg_3538_reg[7]_i_2_n_1 ),
        .CO({\add_ln700_4_reg_3538_reg[11]_i_3_n_1 ,\add_ln700_4_reg_3538_reg[11]_i_3_n_2 ,\add_ln700_4_reg_3538_reg[11]_i_3_n_3 ,\add_ln700_4_reg_3538_reg[11]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_4_reg_3538[11]_i_9_n_1 ,\add_ln700_4_reg_3538[11]_i_10_n_1 ,\add_ln700_4_reg_3538[11]_i_11_n_1 ,\add_ln700_4_reg_3538[11]_i_12_n_1 }),
        .O(p[10:7]),
        .S({\add_ln700_4_reg_3538[11]_i_13_n_1 ,\add_ln700_4_reg_3538[11]_i_14_n_1 ,\add_ln700_4_reg_3538[11]_i_15_n_1 ,\add_ln700_4_reg_3538[11]_i_16_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_4_reg_3538_reg[11]_i_8 
       (.CI(\add_ln700_4_reg_3538_reg[11]_i_3_n_1 ),
        .CO(\NLW_add_ln700_4_reg_3538_reg[11]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_4_reg_3538_reg[11]_i_8_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_4_reg_3538[11]_i_19_n_1 }));
  CARRY4 \add_ln700_4_reg_3538_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_4_reg_3538_reg[3]_i_2_n_1 ,\add_ln700_4_reg_3538_reg[3]_i_2_n_2 ,\add_ln700_4_reg_3538_reg[3]_i_2_n_3 ,\add_ln700_4_reg_3538_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_4_reg_3538[3]_i_7_n_1 ,\add_ln700_4_reg_3538[3]_i_8_n_1 ,\add_ln700_4_reg_3538[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_4_reg_3538_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_4_reg_3538[3]_i_10_n_1 ,\add_ln700_4_reg_3538[3]_i_11_n_1 ,\add_ln700_4_reg_3538[3]_i_12_n_1 ,\add_ln700_4_reg_3538[3]_i_13_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_4_reg_3538_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_4_reg_3538_reg[7]_i_2_n_1 ,\add_ln700_4_reg_3538_reg[7]_i_2_n_2 ,\add_ln700_4_reg_3538_reg[7]_i_2_n_3 ,\add_ln700_4_reg_3538_reg[7]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_4_reg_3538[7]_i_7_n_1 ,\add_ln700_4_reg_3538[7]_i_8_n_1 ,\add_ln700_4_reg_3538[7]_i_9_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_4_reg_3538[7]_i_10_n_1 ,\add_ln700_4_reg_3538[7]_i_11_n_1 ,\add_ln700_4_reg_3538[7]_i_12_n_1 ,\add_ln700_4_reg_3538[7]_i_13_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_13
   (p,
    Q,
    \add_ln700_4_reg_3538_reg[7]_i_14_0 );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_4_reg_3538_reg[7]_i_14_0 ;

  wire [7:0]Q;
  wire \add_ln700_4_reg_3538[11]_i_22_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_23_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_24_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_25_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_26_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_27_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_28_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_29_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_30_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_49_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_50_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_51_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_52_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_53_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_54_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_55_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_56_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_57_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_58_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_59_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_60_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_61_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_62_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_63_n_1 ;
  wire \add_ln700_4_reg_3538[11]_i_64_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_16_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_17_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_18_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_19_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_20_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_21_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_22_n_1 ;
  wire \add_ln700_4_reg_3538[3]_i_23_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_15_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_16_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_17_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_18_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_19_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_20_n_1 ;
  wire \add_ln700_4_reg_3538[7]_i_21_n_1 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_18_n_1 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_18_n_2 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_18_n_3 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_18_n_4 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_43_n_2 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_43_n_4 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_43_n_7 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_43_n_8 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_44_n_1 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_44_n_2 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_44_n_3 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_44_n_4 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_44_n_5 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_44_n_6 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_44_n_7 ;
  wire \add_ln700_4_reg_3538_reg[11]_i_44_n_8 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_14_n_1 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_14_n_2 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_14_n_3 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_14_n_4 ;
  wire \add_ln700_4_reg_3538_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_4_reg_3538_reg[7]_i_14_0 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_14_n_1 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_14_n_2 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_14_n_3 ;
  wire \add_ln700_4_reg_3538_reg[7]_i_14_n_4 ;
  wire [11:0]p;
  wire [3:0]\NLW_add_ln700_4_reg_3538_reg[11]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_4_reg_3538_reg[11]_i_17_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_4_reg_3538_reg[11]_i_43_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_4_reg_3538_reg[11]_i_43_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln700_4_reg_3538[11]_i_22 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .I1(Q[7]),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_43_n_2 ),
        .O(\add_ln700_4_reg_3538[11]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_4_reg_3538[11]_i_23 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_43_n_7 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .I2(Q[6]),
        .O(\add_ln700_4_reg_3538[11]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_4_reg_3538[11]_i_24 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_43_n_8 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .I2(Q[5]),
        .O(\add_ln700_4_reg_3538[11]_i_24_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_4_reg_3538[11]_i_25 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .I1(Q[4]),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_44_n_5 ),
        .O(\add_ln700_4_reg_3538[11]_i_25_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln700_4_reg_3538[11]_i_26 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .O(\add_ln700_4_reg_3538[11]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \add_ln700_4_reg_3538[11]_i_27 
       (.I0(Q[6]),
        .I1(\add_ln700_4_reg_3538_reg[11]_i_43_n_7 ),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_43_n_2 ),
        .I3(Q[7]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .O(\add_ln700_4_reg_3538[11]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_4_reg_3538[11]_i_28 
       (.I0(Q[5]),
        .I1(\add_ln700_4_reg_3538_reg[11]_i_43_n_8 ),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_43_n_7 ),
        .I3(Q[6]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .O(\add_ln700_4_reg_3538[11]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_4_reg_3538[11]_i_29 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_43_n_8 ),
        .I3(Q[5]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .O(\add_ln700_4_reg_3538[11]_i_29_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \add_ln700_4_reg_3538[11]_i_30 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .I4(\add_ln700_4_reg_3538_reg[11]_i_44_n_6 ),
        .O(\add_ln700_4_reg_3538[11]_i_30_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \add_ln700_4_reg_3538[11]_i_49 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I1(Q[7]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I3(Q[6]),
        .O(\add_ln700_4_reg_3538[11]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \add_ln700_4_reg_3538[11]_i_50 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I1(Q[5]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I3(Q[6]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .I5(Q[7]),
        .O(\add_ln700_4_reg_3538[11]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \add_ln700_4_reg_3538[11]_i_51 
       (.I0(Q[6]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I3(Q[7]),
        .O(\add_ln700_4_reg_3538[11]_i_51_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \add_ln700_4_reg_3538[11]_i_52 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I4(Q[7]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .O(\add_ln700_4_reg_3538[11]_i_52_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_4_reg_3538[11]_i_53 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I1(Q[4]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I3(Q[5]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .I5(Q[6]),
        .O(\add_ln700_4_reg_3538[11]_i_53_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_4_reg_3538[11]_i_54 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I1(Q[3]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I3(Q[4]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .I5(Q[5]),
        .O(\add_ln700_4_reg_3538[11]_i_54_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_4_reg_3538[11]_i_55 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I1(Q[2]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I3(Q[3]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .I5(Q[4]),
        .O(\add_ln700_4_reg_3538[11]_i_55_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_4_reg_3538[11]_i_56 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_4_reg_3538[11]_i_56_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln700_4_reg_3538[11]_i_57 
       (.I0(\add_ln700_4_reg_3538[11]_i_53_n_1 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I2(Q[6]),
        .I3(\add_ln700_4_reg_3538[11]_i_61_n_1 ),
        .I4(Q[7]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .O(\add_ln700_4_reg_3538[11]_i_57_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_4_reg_3538[11]_i_58 
       (.I0(\add_ln700_4_reg_3538[11]_i_54_n_1 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I2(Q[5]),
        .I3(\add_ln700_4_reg_3538[11]_i_62_n_1 ),
        .I4(Q[6]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .O(\add_ln700_4_reg_3538[11]_i_58_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_4_reg_3538[11]_i_59 
       (.I0(\add_ln700_4_reg_3538[11]_i_55_n_1 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I2(Q[4]),
        .I3(\add_ln700_4_reg_3538[11]_i_63_n_1 ),
        .I4(Q[5]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .O(\add_ln700_4_reg_3538[11]_i_59_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_4_reg_3538[11]_i_60 
       (.I0(\add_ln700_4_reg_3538[11]_i_56_n_1 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I2(Q[3]),
        .I3(\add_ln700_4_reg_3538[11]_i_64_n_1 ),
        .I4(Q[4]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .O(\add_ln700_4_reg_3538[11]_i_60_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[11]_i_61 
       (.I0(Q[5]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .O(\add_ln700_4_reg_3538[11]_i_61_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[11]_i_62 
       (.I0(Q[4]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .O(\add_ln700_4_reg_3538[11]_i_62_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[11]_i_63 
       (.I0(Q[3]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .O(\add_ln700_4_reg_3538[11]_i_63_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[11]_i_64 
       (.I0(Q[2]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .O(\add_ln700_4_reg_3538[11]_i_64_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_4_reg_3538[3]_i_16 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .O(\add_ln700_4_reg_3538[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_4_reg_3538[3]_i_17 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_4_reg_3538[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_4_reg_3538[3]_i_18 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_4_reg_3538[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_4_reg_3538[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_4_reg_3538[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .O(\add_ln700_4_reg_3538[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_4_reg_3538[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_4_reg_3538[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_4_reg_3538[3]_i_21 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_4_reg_3538_reg[7]_i_14_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_4_reg_3538[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_4_reg_3538[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .O(\add_ln700_4_reg_3538[3]_i_22_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_4_reg_3538[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [0]),
        .O(\add_ln700_4_reg_3538[3]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_4_reg_3538[7]_i_15 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_44_n_7 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_4_reg_3538[7]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_4_reg_3538[7]_i_16 
       (.I0(\add_ln700_4_reg_3538_reg[11]_i_44_n_8 ),
        .I1(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .I2(Q[1]),
        .O(\add_ln700_4_reg_3538[7]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_4_reg_3538[7]_i_17 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_4_reg_3538_reg[3]_i_14_n_5 ),
        .O(\add_ln700_4_reg_3538[7]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_4_reg_3538[7]_i_18 
       (.I0(Q[2]),
        .I1(\add_ln700_4_reg_3538_reg[11]_i_44_n_7 ),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_44_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .O(\add_ln700_4_reg_3538[7]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_4_reg_3538[7]_i_19 
       (.I0(Q[1]),
        .I1(\add_ln700_4_reg_3538_reg[11]_i_44_n_8 ),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_44_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .O(\add_ln700_4_reg_3538[7]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_4_reg_3538[7]_i_20 
       (.I0(\add_ln700_4_reg_3538_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_4_reg_3538_reg[11]_i_44_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .O(\add_ln700_4_reg_3538[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_4_reg_3538[7]_i_21 
       (.I0(\add_ln700_4_reg_3538_reg[7]_i_14_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_4_reg_3538_reg[3]_i_14_n_5 ),
        .O(\add_ln700_4_reg_3538[7]_i_21_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_4_reg_3538_reg[11]_i_17 
       (.CI(\add_ln700_4_reg_3538_reg[11]_i_18_n_1 ),
        .CO(\NLW_add_ln700_4_reg_3538_reg[11]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_4_reg_3538_reg[11]_i_17_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_4_reg_3538[11]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_4_reg_3538_reg[11]_i_18 
       (.CI(\add_ln700_4_reg_3538_reg[7]_i_14_n_1 ),
        .CO({\add_ln700_4_reg_3538_reg[11]_i_18_n_1 ,\add_ln700_4_reg_3538_reg[11]_i_18_n_2 ,\add_ln700_4_reg_3538_reg[11]_i_18_n_3 ,\add_ln700_4_reg_3538_reg[11]_i_18_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_4_reg_3538[11]_i_23_n_1 ,\add_ln700_4_reg_3538[11]_i_24_n_1 ,\add_ln700_4_reg_3538[11]_i_25_n_1 ,\add_ln700_4_reg_3538[11]_i_26_n_1 }),
        .O(p[10:7]),
        .S({\add_ln700_4_reg_3538[11]_i_27_n_1 ,\add_ln700_4_reg_3538[11]_i_28_n_1 ,\add_ln700_4_reg_3538[11]_i_29_n_1 ,\add_ln700_4_reg_3538[11]_i_30_n_1 }));
  CARRY4 \add_ln700_4_reg_3538_reg[11]_i_43 
       (.CI(\add_ln700_4_reg_3538_reg[11]_i_44_n_1 ),
        .CO({\NLW_add_ln700_4_reg_3538_reg[11]_i_43_CO_UNCONNECTED [3],\add_ln700_4_reg_3538_reg[11]_i_43_n_2 ,\NLW_add_ln700_4_reg_3538_reg[11]_i_43_CO_UNCONNECTED [1],\add_ln700_4_reg_3538_reg[11]_i_43_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln700_4_reg_3538[11]_i_49_n_1 ,\add_ln700_4_reg_3538[11]_i_50_n_1 }),
        .O({\NLW_add_ln700_4_reg_3538_reg[11]_i_43_O_UNCONNECTED [3:2],\add_ln700_4_reg_3538_reg[11]_i_43_n_7 ,\add_ln700_4_reg_3538_reg[11]_i_43_n_8 }),
        .S({1'b0,1'b1,\add_ln700_4_reg_3538[11]_i_51_n_1 ,\add_ln700_4_reg_3538[11]_i_52_n_1 }));
  CARRY4 \add_ln700_4_reg_3538_reg[11]_i_44 
       (.CI(\add_ln700_4_reg_3538_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_4_reg_3538_reg[11]_i_44_n_1 ,\add_ln700_4_reg_3538_reg[11]_i_44_n_2 ,\add_ln700_4_reg_3538_reg[11]_i_44_n_3 ,\add_ln700_4_reg_3538_reg[11]_i_44_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_4_reg_3538[11]_i_53_n_1 ,\add_ln700_4_reg_3538[11]_i_54_n_1 ,\add_ln700_4_reg_3538[11]_i_55_n_1 ,\add_ln700_4_reg_3538[11]_i_56_n_1 }),
        .O({\add_ln700_4_reg_3538_reg[11]_i_44_n_5 ,\add_ln700_4_reg_3538_reg[11]_i_44_n_6 ,\add_ln700_4_reg_3538_reg[11]_i_44_n_7 ,\add_ln700_4_reg_3538_reg[11]_i_44_n_8 }),
        .S({\add_ln700_4_reg_3538[11]_i_57_n_1 ,\add_ln700_4_reg_3538[11]_i_58_n_1 ,\add_ln700_4_reg_3538[11]_i_59_n_1 ,\add_ln700_4_reg_3538[11]_i_60_n_1 }));
  CARRY4 \add_ln700_4_reg_3538_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_4_reg_3538_reg[3]_i_14_n_1 ,\add_ln700_4_reg_3538_reg[3]_i_14_n_2 ,\add_ln700_4_reg_3538_reg[3]_i_14_n_3 ,\add_ln700_4_reg_3538_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_4_reg_3538[3]_i_16_n_1 ,\add_ln700_4_reg_3538[3]_i_17_n_1 ,\add_ln700_4_reg_3538[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_4_reg_3538_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_4_reg_3538[3]_i_19_n_1 ,\add_ln700_4_reg_3538[3]_i_20_n_1 ,\add_ln700_4_reg_3538[3]_i_21_n_1 ,\add_ln700_4_reg_3538[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_4_reg_3538_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_4_reg_3538_reg[7]_i_14_n_1 ,\add_ln700_4_reg_3538_reg[7]_i_14_n_2 ,\add_ln700_4_reg_3538_reg[7]_i_14_n_3 ,\add_ln700_4_reg_3538_reg[7]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_4_reg_3538[7]_i_15_n_1 ,\add_ln700_4_reg_3538[7]_i_16_n_1 ,\add_ln700_4_reg_3538[7]_i_17_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_4_reg_3538[7]_i_18_n_1 ,\add_ln700_4_reg_3538[7]_i_19_n_1 ,\add_ln700_4_reg_3538[7]_i_20_n_1 ,\add_ln700_4_reg_3538[7]_i_21_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_14
   (p,
    Q,
    \mul_ln1352_3_reg_3533_reg[11] );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\mul_ln1352_3_reg_3533_reg[11] ;

  wire [7:0]Q;
  wire \mul_ln1352_3_reg_3533[10]_i_11_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_12_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_13_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_14_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_15_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_16_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_17_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_18_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_19_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_20_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_21_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_22_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_2_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_3_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_4_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_5_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_6_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_7_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_8_n_1 ;
  wire \mul_ln1352_3_reg_3533[10]_i_9_n_1 ;
  wire \mul_ln1352_3_reg_3533[11]_i_2_n_1 ;
  wire \mul_ln1352_3_reg_3533[11]_i_4_n_1 ;
  wire \mul_ln1352_3_reg_3533[11]_i_5_n_1 ;
  wire \mul_ln1352_3_reg_3533[11]_i_6_n_1 ;
  wire \mul_ln1352_3_reg_3533[11]_i_7_n_1 ;
  wire \mul_ln1352_3_reg_3533[2]_i_2_n_1 ;
  wire \mul_ln1352_3_reg_3533[2]_i_3_n_1 ;
  wire \mul_ln1352_3_reg_3533[2]_i_4_n_1 ;
  wire \mul_ln1352_3_reg_3533[2]_i_5_n_1 ;
  wire \mul_ln1352_3_reg_3533[2]_i_6_n_1 ;
  wire \mul_ln1352_3_reg_3533[2]_i_7_n_1 ;
  wire \mul_ln1352_3_reg_3533[2]_i_8_n_1 ;
  wire \mul_ln1352_3_reg_3533[2]_i_9_n_1 ;
  wire \mul_ln1352_3_reg_3533[6]_i_2_n_1 ;
  wire \mul_ln1352_3_reg_3533[6]_i_3_n_1 ;
  wire \mul_ln1352_3_reg_3533[6]_i_4_n_1 ;
  wire \mul_ln1352_3_reg_3533[6]_i_5_n_1 ;
  wire \mul_ln1352_3_reg_3533[6]_i_6_n_1 ;
  wire \mul_ln1352_3_reg_3533[6]_i_7_n_1 ;
  wire \mul_ln1352_3_reg_3533[6]_i_8_n_1 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_10_n_1 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_10_n_2 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_10_n_3 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_10_n_4 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_10_n_5 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_10_n_6 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_10_n_7 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_10_n_8 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_1_n_1 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_1_n_2 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_1_n_3 ;
  wire \mul_ln1352_3_reg_3533_reg[10]_i_1_n_4 ;
  wire [3:0]\mul_ln1352_3_reg_3533_reg[11] ;
  wire \mul_ln1352_3_reg_3533_reg[11]_i_3_n_2 ;
  wire \mul_ln1352_3_reg_3533_reg[11]_i_3_n_4 ;
  wire \mul_ln1352_3_reg_3533_reg[11]_i_3_n_7 ;
  wire \mul_ln1352_3_reg_3533_reg[11]_i_3_n_8 ;
  wire \mul_ln1352_3_reg_3533_reg[2]_i_1_n_1 ;
  wire \mul_ln1352_3_reg_3533_reg[2]_i_1_n_2 ;
  wire \mul_ln1352_3_reg_3533_reg[2]_i_1_n_3 ;
  wire \mul_ln1352_3_reg_3533_reg[2]_i_1_n_4 ;
  wire \mul_ln1352_3_reg_3533_reg[2]_i_1_n_5 ;
  wire \mul_ln1352_3_reg_3533_reg[6]_i_1_n_1 ;
  wire \mul_ln1352_3_reg_3533_reg[6]_i_1_n_2 ;
  wire \mul_ln1352_3_reg_3533_reg[6]_i_1_n_3 ;
  wire \mul_ln1352_3_reg_3533_reg[6]_i_1_n_4 ;
  wire [11:0]p;
  wire [3:0]\NLW_mul_ln1352_3_reg_3533_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_3_reg_3533_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_3_reg_3533[10]_i_11 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I1(Q[4]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I3(Q[5]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .I5(Q[6]),
        .O(\mul_ln1352_3_reg_3533[10]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_3_reg_3533[10]_i_12 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I1(Q[3]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I3(Q[4]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .I5(Q[5]),
        .O(\mul_ln1352_3_reg_3533[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_3_reg_3533[10]_i_13 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I1(Q[2]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I3(Q[3]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .I5(Q[4]),
        .O(\mul_ln1352_3_reg_3533[10]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_3_reg_3533[10]_i_14 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I1(Q[1]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I3(Q[2]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .I5(Q[3]),
        .O(\mul_ln1352_3_reg_3533[10]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_ln1352_3_reg_3533[10]_i_15 
       (.I0(\mul_ln1352_3_reg_3533[10]_i_11_n_1 ),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I2(Q[6]),
        .I3(\mul_ln1352_3_reg_3533[10]_i_19_n_1 ),
        .I4(Q[7]),
        .I5(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .O(\mul_ln1352_3_reg_3533[10]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_3_reg_3533[10]_i_16 
       (.I0(\mul_ln1352_3_reg_3533[10]_i_12_n_1 ),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I2(Q[5]),
        .I3(\mul_ln1352_3_reg_3533[10]_i_20_n_1 ),
        .I4(Q[6]),
        .I5(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .O(\mul_ln1352_3_reg_3533[10]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_3_reg_3533[10]_i_17 
       (.I0(\mul_ln1352_3_reg_3533[10]_i_13_n_1 ),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I2(Q[4]),
        .I3(\mul_ln1352_3_reg_3533[10]_i_21_n_1 ),
        .I4(Q[5]),
        .I5(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .O(\mul_ln1352_3_reg_3533[10]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_3_reg_3533[10]_i_18 
       (.I0(\mul_ln1352_3_reg_3533[10]_i_14_n_1 ),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I2(Q[3]),
        .I3(\mul_ln1352_3_reg_3533[10]_i_22_n_1 ),
        .I4(Q[4]),
        .I5(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .O(\mul_ln1352_3_reg_3533[10]_i_18_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_3_reg_3533[10]_i_19 
       (.I0(Q[5]),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .O(\mul_ln1352_3_reg_3533[10]_i_19_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_3_reg_3533[10]_i_2 
       (.I0(\mul_ln1352_3_reg_3533_reg[11]_i_3_n_7 ),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .I2(Q[6]),
        .O(\mul_ln1352_3_reg_3533[10]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_3_reg_3533[10]_i_20 
       (.I0(Q[4]),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .O(\mul_ln1352_3_reg_3533[10]_i_20_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_3_reg_3533[10]_i_21 
       (.I0(Q[3]),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .O(\mul_ln1352_3_reg_3533[10]_i_21_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_3_reg_3533[10]_i_22 
       (.I0(Q[2]),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .O(\mul_ln1352_3_reg_3533[10]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_3_reg_3533[10]_i_3 
       (.I0(\mul_ln1352_3_reg_3533_reg[11]_i_3_n_8 ),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .I2(Q[5]),
        .O(\mul_ln1352_3_reg_3533[10]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_3_reg_3533[10]_i_4 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .I1(Q[4]),
        .I2(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_5 ),
        .O(\mul_ln1352_3_reg_3533[10]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln1352_3_reg_3533[10]_i_5 
       (.I0(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .O(\mul_ln1352_3_reg_3533[10]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \mul_ln1352_3_reg_3533[10]_i_6 
       (.I0(Q[6]),
        .I1(\mul_ln1352_3_reg_3533_reg[11]_i_3_n_7 ),
        .I2(\mul_ln1352_3_reg_3533_reg[11]_i_3_n_2 ),
        .I3(Q[7]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .O(\mul_ln1352_3_reg_3533[10]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_3_reg_3533[10]_i_7 
       (.I0(Q[5]),
        .I1(\mul_ln1352_3_reg_3533_reg[11]_i_3_n_8 ),
        .I2(\mul_ln1352_3_reg_3533_reg[11]_i_3_n_7 ),
        .I3(Q[6]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .O(\mul_ln1352_3_reg_3533[10]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_3_reg_3533[10]_i_8 
       (.I0(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(\mul_ln1352_3_reg_3533_reg[11]_i_3_n_8 ),
        .I3(Q[5]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .O(\mul_ln1352_3_reg_3533[10]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \mul_ln1352_3_reg_3533[10]_i_9 
       (.I0(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .I4(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_6 ),
        .O(\mul_ln1352_3_reg_3533[10]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mul_ln1352_3_reg_3533[11]_i_2 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .I1(Q[7]),
        .I2(\mul_ln1352_3_reg_3533_reg[11]_i_3_n_2 ),
        .O(\mul_ln1352_3_reg_3533[11]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mul_ln1352_3_reg_3533[11]_i_4 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I1(Q[7]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I3(Q[6]),
        .O(\mul_ln1352_3_reg_3533[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \mul_ln1352_3_reg_3533[11]_i_5 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I1(Q[5]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I3(Q[6]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .I5(Q[7]),
        .O(\mul_ln1352_3_reg_3533[11]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \mul_ln1352_3_reg_3533[11]_i_6 
       (.I0(Q[6]),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I3(Q[7]),
        .O(\mul_ln1352_3_reg_3533[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \mul_ln1352_3_reg_3533[11]_i_7 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I4(Q[7]),
        .I5(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .O(\mul_ln1352_3_reg_3533[11]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_3_reg_3533[2]_i_2 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I1(Q[2]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .O(\mul_ln1352_3_reg_3533[2]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_3_reg_3533[2]_i_3 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I1(Q[1]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I3(Q[0]),
        .O(\mul_ln1352_3_reg_3533[2]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_3_reg_3533[2]_i_4 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .I1(Q[1]),
        .O(\mul_ln1352_3_reg_3533[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \mul_ln1352_3_reg_3533[2]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_3_reg_3533[2]_i_9_n_1 ),
        .I2(Q[1]),
        .I3(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I4(Q[0]),
        .I5(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .O(\mul_ln1352_3_reg_3533[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_3_reg_3533[2]_i_6 
       (.I0(Q[0]),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [2]),
        .I2(Q[1]),
        .I3(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .I5(Q[2]),
        .O(\mul_ln1352_3_reg_3533[2]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_3_reg_3533[2]_i_7 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .I1(Q[1]),
        .I2(\mul_ln1352_3_reg_3533_reg[11] [1]),
        .I3(Q[0]),
        .O(\mul_ln1352_3_reg_3533[2]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_3_reg_3533[2]_i_8 
       (.I0(Q[0]),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .O(\mul_ln1352_3_reg_3533[2]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_3_reg_3533[2]_i_9 
       (.I0(Q[3]),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [0]),
        .O(\mul_ln1352_3_reg_3533[2]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_3_reg_3533[6]_i_2 
       (.I0(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_7 ),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .I2(Q[2]),
        .O(\mul_ln1352_3_reg_3533[6]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_3_reg_3533[6]_i_3 
       (.I0(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_8 ),
        .I1(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .I2(Q[1]),
        .O(\mul_ln1352_3_reg_3533[6]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_3_reg_3533[6]_i_4 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_3_reg_3533_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_3_reg_3533[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_3_reg_3533[6]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_7 ),
        .I2(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_6 ),
        .I3(Q[3]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .O(\mul_ln1352_3_reg_3533[6]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_3_reg_3533[6]_i_6 
       (.I0(Q[1]),
        .I1(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_8 ),
        .I2(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_7 ),
        .I3(Q[2]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .O(\mul_ln1352_3_reg_3533[6]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_3_reg_3533[6]_i_7 
       (.I0(\mul_ln1352_3_reg_3533_reg[2]_i_1_n_5 ),
        .I1(Q[0]),
        .I2(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_8 ),
        .I3(Q[1]),
        .I4(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .O(\mul_ln1352_3_reg_3533[6]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1352_3_reg_3533[6]_i_8 
       (.I0(\mul_ln1352_3_reg_3533_reg[11] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_3_reg_3533_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_3_reg_3533[6]_i_8_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_3_reg_3533_reg[10]_i_1 
       (.CI(\mul_ln1352_3_reg_3533_reg[6]_i_1_n_1 ),
        .CO({\mul_ln1352_3_reg_3533_reg[10]_i_1_n_1 ,\mul_ln1352_3_reg_3533_reg[10]_i_1_n_2 ,\mul_ln1352_3_reg_3533_reg[10]_i_1_n_3 ,\mul_ln1352_3_reg_3533_reg[10]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_3_reg_3533[10]_i_2_n_1 ,\mul_ln1352_3_reg_3533[10]_i_3_n_1 ,\mul_ln1352_3_reg_3533[10]_i_4_n_1 ,\mul_ln1352_3_reg_3533[10]_i_5_n_1 }),
        .O(p[10:7]),
        .S({\mul_ln1352_3_reg_3533[10]_i_6_n_1 ,\mul_ln1352_3_reg_3533[10]_i_7_n_1 ,\mul_ln1352_3_reg_3533[10]_i_8_n_1 ,\mul_ln1352_3_reg_3533[10]_i_9_n_1 }));
  CARRY4 \mul_ln1352_3_reg_3533_reg[10]_i_10 
       (.CI(\mul_ln1352_3_reg_3533_reg[2]_i_1_n_1 ),
        .CO({\mul_ln1352_3_reg_3533_reg[10]_i_10_n_1 ,\mul_ln1352_3_reg_3533_reg[10]_i_10_n_2 ,\mul_ln1352_3_reg_3533_reg[10]_i_10_n_3 ,\mul_ln1352_3_reg_3533_reg[10]_i_10_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_3_reg_3533[10]_i_11_n_1 ,\mul_ln1352_3_reg_3533[10]_i_12_n_1 ,\mul_ln1352_3_reg_3533[10]_i_13_n_1 ,\mul_ln1352_3_reg_3533[10]_i_14_n_1 }),
        .O({\mul_ln1352_3_reg_3533_reg[10]_i_10_n_5 ,\mul_ln1352_3_reg_3533_reg[10]_i_10_n_6 ,\mul_ln1352_3_reg_3533_reg[10]_i_10_n_7 ,\mul_ln1352_3_reg_3533_reg[10]_i_10_n_8 }),
        .S({\mul_ln1352_3_reg_3533[10]_i_15_n_1 ,\mul_ln1352_3_reg_3533[10]_i_16_n_1 ,\mul_ln1352_3_reg_3533[10]_i_17_n_1 ,\mul_ln1352_3_reg_3533[10]_i_18_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_3_reg_3533_reg[11]_i_1 
       (.CI(\mul_ln1352_3_reg_3533_reg[10]_i_1_n_1 ),
        .CO(\NLW_mul_ln1352_3_reg_3533_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln1352_3_reg_3533_reg[11]_i_1_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\mul_ln1352_3_reg_3533[11]_i_2_n_1 }));
  CARRY4 \mul_ln1352_3_reg_3533_reg[11]_i_3 
       (.CI(\mul_ln1352_3_reg_3533_reg[10]_i_10_n_1 ),
        .CO({\NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_CO_UNCONNECTED [3],\mul_ln1352_3_reg_3533_reg[11]_i_3_n_2 ,\NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_CO_UNCONNECTED [1],\mul_ln1352_3_reg_3533_reg[11]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln1352_3_reg_3533[11]_i_4_n_1 ,\mul_ln1352_3_reg_3533[11]_i_5_n_1 }),
        .O({\NLW_mul_ln1352_3_reg_3533_reg[11]_i_3_O_UNCONNECTED [3:2],\mul_ln1352_3_reg_3533_reg[11]_i_3_n_7 ,\mul_ln1352_3_reg_3533_reg[11]_i_3_n_8 }),
        .S({1'b0,1'b1,\mul_ln1352_3_reg_3533[11]_i_6_n_1 ,\mul_ln1352_3_reg_3533[11]_i_7_n_1 }));
  CARRY4 \mul_ln1352_3_reg_3533_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_3_reg_3533_reg[2]_i_1_n_1 ,\mul_ln1352_3_reg_3533_reg[2]_i_1_n_2 ,\mul_ln1352_3_reg_3533_reg[2]_i_1_n_3 ,\mul_ln1352_3_reg_3533_reg[2]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_3_reg_3533[2]_i_2_n_1 ,\mul_ln1352_3_reg_3533[2]_i_3_n_1 ,\mul_ln1352_3_reg_3533[2]_i_4_n_1 ,1'b0}),
        .O({\mul_ln1352_3_reg_3533_reg[2]_i_1_n_5 ,p[2:0]}),
        .S({\mul_ln1352_3_reg_3533[2]_i_5_n_1 ,\mul_ln1352_3_reg_3533[2]_i_6_n_1 ,\mul_ln1352_3_reg_3533[2]_i_7_n_1 ,\mul_ln1352_3_reg_3533[2]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_3_reg_3533_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_3_reg_3533_reg[6]_i_1_n_1 ,\mul_ln1352_3_reg_3533_reg[6]_i_1_n_2 ,\mul_ln1352_3_reg_3533_reg[6]_i_1_n_3 ,\mul_ln1352_3_reg_3533_reg[6]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_3_reg_3533[6]_i_2_n_1 ,\mul_ln1352_3_reg_3533[6]_i_3_n_1 ,\mul_ln1352_3_reg_3533[6]_i_4_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\mul_ln1352_3_reg_3533[6]_i_5_n_1 ,\mul_ln1352_3_reg_3533[6]_i_6_n_1 ,\mul_ln1352_3_reg_3533[6]_i_7_n_1 ,\mul_ln1352_3_reg_3533[6]_i_8_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_15
   (S,
    p,
    Q,
    \add_ln700_1_reg_3528_reg[7]_i_2_0 ,
    \add_ln700_1_reg_3528_reg[11] );
  output [0:0]S;
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_1_reg_3528_reg[7]_i_2_0 ;
  input [0:0]\add_ln700_1_reg_3528_reg[11] ;

  wire [7:0]Q;
  wire [0:0]S;
  wire \add_ln700_1_reg_3528[11]_i_10_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_11_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_12_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_13_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_14_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_15_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_16_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_19_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_31_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_32_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_33_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_34_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_35_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_36_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_37_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_38_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_39_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_40_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_41_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_42_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_45_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_46_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_47_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_48_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_9_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_10_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_11_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_12_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_13_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_15_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_7_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_8_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_9_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_10_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_11_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_12_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_13_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_7_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_8_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_9_n_1 ;
  wire [0:0]\add_ln700_1_reg_3528_reg[11] ;
  wire \add_ln700_1_reg_3528_reg[11]_i_20_n_2 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_20_n_4 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_20_n_7 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_20_n_8 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_21_n_1 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_21_n_2 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_21_n_3 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_21_n_4 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_21_n_5 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_21_n_6 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_21_n_7 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_21_n_8 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_3_n_1 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_3_n_2 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_3_n_3 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_3_n_4 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_2_n_1 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_2_n_2 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_2_n_3 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_2_n_4 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_2_n_5 ;
  wire [3:0]\add_ln700_1_reg_3528_reg[7]_i_2_0 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_2_n_1 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_2_n_2 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_2_n_3 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_2_n_4 ;
  wire [11:0]p;
  wire [3:1]\NLW_add_ln700_1_reg_3528_reg[11]_i_20_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_1_reg_3528_reg[11]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_1_reg_3528_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_1_reg_3528_reg[11]_i_8_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_3528[11]_i_10 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_20_n_8 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .I2(Q[5]),
        .O(\add_ln700_1_reg_3528[11]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_1_reg_3528[11]_i_11 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .I1(Q[4]),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_21_n_5 ),
        .O(\add_ln700_1_reg_3528[11]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln700_1_reg_3528[11]_i_12 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .O(\add_ln700_1_reg_3528[11]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \add_ln700_1_reg_3528[11]_i_13 
       (.I0(Q[6]),
        .I1(\add_ln700_1_reg_3528_reg[11]_i_20_n_7 ),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_20_n_2 ),
        .I3(Q[7]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .O(\add_ln700_1_reg_3528[11]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_1_reg_3528[11]_i_14 
       (.I0(Q[5]),
        .I1(\add_ln700_1_reg_3528_reg[11]_i_20_n_8 ),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_20_n_7 ),
        .I3(Q[6]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .O(\add_ln700_1_reg_3528[11]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_1_reg_3528[11]_i_15 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_20_n_8 ),
        .I3(Q[5]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .O(\add_ln700_1_reg_3528[11]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \add_ln700_1_reg_3528[11]_i_16 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .I4(\add_ln700_1_reg_3528_reg[11]_i_21_n_6 ),
        .O(\add_ln700_1_reg_3528[11]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln700_1_reg_3528[11]_i_19 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .I1(Q[7]),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_20_n_2 ),
        .O(\add_ln700_1_reg_3528[11]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \add_ln700_1_reg_3528[11]_i_31 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I1(Q[7]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I3(Q[6]),
        .O(\add_ln700_1_reg_3528[11]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \add_ln700_1_reg_3528[11]_i_32 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I1(Q[5]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I3(Q[6]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .I5(Q[7]),
        .O(\add_ln700_1_reg_3528[11]_i_32_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \add_ln700_1_reg_3528[11]_i_33 
       (.I0(Q[6]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I3(Q[7]),
        .O(\add_ln700_1_reg_3528[11]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \add_ln700_1_reg_3528[11]_i_34 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I4(Q[7]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .O(\add_ln700_1_reg_3528[11]_i_34_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_3528[11]_i_35 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I1(Q[4]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I3(Q[5]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .I5(Q[6]),
        .O(\add_ln700_1_reg_3528[11]_i_35_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_3528[11]_i_36 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I1(Q[3]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I3(Q[4]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .I5(Q[5]),
        .O(\add_ln700_1_reg_3528[11]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_3528[11]_i_37 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I1(Q[2]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I3(Q[3]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .I5(Q[4]),
        .O(\add_ln700_1_reg_3528[11]_i_37_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_3528[11]_i_38 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_1_reg_3528[11]_i_38_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln700_1_reg_3528[11]_i_39 
       (.I0(\add_ln700_1_reg_3528[11]_i_35_n_1 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I2(Q[6]),
        .I3(\add_ln700_1_reg_3528[11]_i_45_n_1 ),
        .I4(Q[7]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .O(\add_ln700_1_reg_3528[11]_i_39_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_1_reg_3528[11]_i_4 
       (.I0(p[11]),
        .I1(\add_ln700_1_reg_3528_reg[11] ),
        .O(S));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_1_reg_3528[11]_i_40 
       (.I0(\add_ln700_1_reg_3528[11]_i_36_n_1 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I2(Q[5]),
        .I3(\add_ln700_1_reg_3528[11]_i_46_n_1 ),
        .I4(Q[6]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .O(\add_ln700_1_reg_3528[11]_i_40_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_1_reg_3528[11]_i_41 
       (.I0(\add_ln700_1_reg_3528[11]_i_37_n_1 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I2(Q[4]),
        .I3(\add_ln700_1_reg_3528[11]_i_47_n_1 ),
        .I4(Q[5]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .O(\add_ln700_1_reg_3528[11]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_1_reg_3528[11]_i_42 
       (.I0(\add_ln700_1_reg_3528[11]_i_38_n_1 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I2(Q[3]),
        .I3(\add_ln700_1_reg_3528[11]_i_48_n_1 ),
        .I4(Q[4]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .O(\add_ln700_1_reg_3528[11]_i_42_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[11]_i_45 
       (.I0(Q[5]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .O(\add_ln700_1_reg_3528[11]_i_45_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[11]_i_46 
       (.I0(Q[4]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .O(\add_ln700_1_reg_3528[11]_i_46_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[11]_i_47 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .O(\add_ln700_1_reg_3528[11]_i_47_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[11]_i_48 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .O(\add_ln700_1_reg_3528[11]_i_48_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_3528[11]_i_9 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_20_n_7 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .I2(Q[6]),
        .O(\add_ln700_1_reg_3528[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_1_reg_3528[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_3528[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .O(\add_ln700_1_reg_3528[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_1_reg_3528[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_1_reg_3528[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_1_reg_3528[3]_i_12 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_1_reg_3528[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_3528[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .O(\add_ln700_1_reg_3528[3]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .O(\add_ln700_1_reg_3528[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_1_reg_3528[3]_i_7 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .O(\add_ln700_1_reg_3528[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_1_reg_3528[3]_i_8 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_2_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_1_reg_3528[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_3528[3]_i_9 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_1_reg_3528[3]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_1_reg_3528[7]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_3528_reg[11]_i_21_n_7 ),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_21_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .O(\add_ln700_1_reg_3528[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_1_reg_3528[7]_i_11 
       (.I0(Q[1]),
        .I1(\add_ln700_1_reg_3528_reg[11]_i_21_n_8 ),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_21_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .O(\add_ln700_1_reg_3528[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_1_reg_3528[7]_i_12 
       (.I0(\add_ln700_1_reg_3528_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_21_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .O(\add_ln700_1_reg_3528[7]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_1_reg_3528[7]_i_13 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_3528_reg[3]_i_2_n_5 ),
        .O(\add_ln700_1_reg_3528[7]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_3528[7]_i_7 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_21_n_7 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_1_reg_3528[7]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_3528[7]_i_8 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_21_n_8 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .I2(Q[1]),
        .O(\add_ln700_1_reg_3528[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_1_reg_3528[7]_i_9 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_2_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_3528_reg[3]_i_2_n_5 ),
        .O(\add_ln700_1_reg_3528[7]_i_9_n_1 ));
  CARRY4 \add_ln700_1_reg_3528_reg[11]_i_20 
       (.CI(\add_ln700_1_reg_3528_reg[11]_i_21_n_1 ),
        .CO({\NLW_add_ln700_1_reg_3528_reg[11]_i_20_CO_UNCONNECTED [3],\add_ln700_1_reg_3528_reg[11]_i_20_n_2 ,\NLW_add_ln700_1_reg_3528_reg[11]_i_20_CO_UNCONNECTED [1],\add_ln700_1_reg_3528_reg[11]_i_20_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln700_1_reg_3528[11]_i_31_n_1 ,\add_ln700_1_reg_3528[11]_i_32_n_1 }),
        .O({\NLW_add_ln700_1_reg_3528_reg[11]_i_20_O_UNCONNECTED [3:2],\add_ln700_1_reg_3528_reg[11]_i_20_n_7 ,\add_ln700_1_reg_3528_reg[11]_i_20_n_8 }),
        .S({1'b0,1'b1,\add_ln700_1_reg_3528[11]_i_33_n_1 ,\add_ln700_1_reg_3528[11]_i_34_n_1 }));
  CARRY4 \add_ln700_1_reg_3528_reg[11]_i_21 
       (.CI(\add_ln700_1_reg_3528_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_1_reg_3528_reg[11]_i_21_n_1 ,\add_ln700_1_reg_3528_reg[11]_i_21_n_2 ,\add_ln700_1_reg_3528_reg[11]_i_21_n_3 ,\add_ln700_1_reg_3528_reg[11]_i_21_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_3528[11]_i_35_n_1 ,\add_ln700_1_reg_3528[11]_i_36_n_1 ,\add_ln700_1_reg_3528[11]_i_37_n_1 ,\add_ln700_1_reg_3528[11]_i_38_n_1 }),
        .O({\add_ln700_1_reg_3528_reg[11]_i_21_n_5 ,\add_ln700_1_reg_3528_reg[11]_i_21_n_6 ,\add_ln700_1_reg_3528_reg[11]_i_21_n_7 ,\add_ln700_1_reg_3528_reg[11]_i_21_n_8 }),
        .S({\add_ln700_1_reg_3528[11]_i_39_n_1 ,\add_ln700_1_reg_3528[11]_i_40_n_1 ,\add_ln700_1_reg_3528[11]_i_41_n_1 ,\add_ln700_1_reg_3528[11]_i_42_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_3528_reg[11]_i_3 
       (.CI(\add_ln700_1_reg_3528_reg[7]_i_2_n_1 ),
        .CO({\add_ln700_1_reg_3528_reg[11]_i_3_n_1 ,\add_ln700_1_reg_3528_reg[11]_i_3_n_2 ,\add_ln700_1_reg_3528_reg[11]_i_3_n_3 ,\add_ln700_1_reg_3528_reg[11]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_3528[11]_i_9_n_1 ,\add_ln700_1_reg_3528[11]_i_10_n_1 ,\add_ln700_1_reg_3528[11]_i_11_n_1 ,\add_ln700_1_reg_3528[11]_i_12_n_1 }),
        .O(p[10:7]),
        .S({\add_ln700_1_reg_3528[11]_i_13_n_1 ,\add_ln700_1_reg_3528[11]_i_14_n_1 ,\add_ln700_1_reg_3528[11]_i_15_n_1 ,\add_ln700_1_reg_3528[11]_i_16_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_3528_reg[11]_i_8 
       (.CI(\add_ln700_1_reg_3528_reg[11]_i_3_n_1 ),
        .CO(\NLW_add_ln700_1_reg_3528_reg[11]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_1_reg_3528_reg[11]_i_8_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_1_reg_3528[11]_i_19_n_1 }));
  CARRY4 \add_ln700_1_reg_3528_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_3528_reg[3]_i_2_n_1 ,\add_ln700_1_reg_3528_reg[3]_i_2_n_2 ,\add_ln700_1_reg_3528_reg[3]_i_2_n_3 ,\add_ln700_1_reg_3528_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_3528[3]_i_7_n_1 ,\add_ln700_1_reg_3528[3]_i_8_n_1 ,\add_ln700_1_reg_3528[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_1_reg_3528_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_1_reg_3528[3]_i_10_n_1 ,\add_ln700_1_reg_3528[3]_i_11_n_1 ,\add_ln700_1_reg_3528[3]_i_12_n_1 ,\add_ln700_1_reg_3528[3]_i_13_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_3528_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_3528_reg[7]_i_2_n_1 ,\add_ln700_1_reg_3528_reg[7]_i_2_n_2 ,\add_ln700_1_reg_3528_reg[7]_i_2_n_3 ,\add_ln700_1_reg_3528_reg[7]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_3528[7]_i_7_n_1 ,\add_ln700_1_reg_3528[7]_i_8_n_1 ,\add_ln700_1_reg_3528[7]_i_9_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_1_reg_3528[7]_i_10_n_1 ,\add_ln700_1_reg_3528[7]_i_11_n_1 ,\add_ln700_1_reg_3528[7]_i_12_n_1 ,\add_ln700_1_reg_3528[7]_i_13_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_16
   (p,
    Q,
    \add_ln700_1_reg_3528_reg[7]_i_14_0 );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_1_reg_3528_reg[7]_i_14_0 ;

  wire [7:0]Q;
  wire \add_ln700_1_reg_3528[11]_i_22_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_23_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_24_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_25_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_26_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_27_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_28_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_29_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_30_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_49_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_50_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_51_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_52_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_53_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_54_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_55_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_56_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_57_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_58_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_59_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_60_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_61_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_62_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_63_n_1 ;
  wire \add_ln700_1_reg_3528[11]_i_64_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_16_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_17_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_18_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_19_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_20_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_21_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_22_n_1 ;
  wire \add_ln700_1_reg_3528[3]_i_23_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_15_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_16_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_17_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_18_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_19_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_20_n_1 ;
  wire \add_ln700_1_reg_3528[7]_i_21_n_1 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_18_n_1 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_18_n_2 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_18_n_3 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_18_n_4 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_43_n_2 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_43_n_4 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_43_n_7 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_43_n_8 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_44_n_1 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_44_n_2 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_44_n_3 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_44_n_4 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_44_n_5 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_44_n_6 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_44_n_7 ;
  wire \add_ln700_1_reg_3528_reg[11]_i_44_n_8 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_14_n_1 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_14_n_2 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_14_n_3 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_14_n_4 ;
  wire \add_ln700_1_reg_3528_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_1_reg_3528_reg[7]_i_14_0 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_14_n_1 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_14_n_2 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_14_n_3 ;
  wire \add_ln700_1_reg_3528_reg[7]_i_14_n_4 ;
  wire [11:0]p;
  wire [3:0]\NLW_add_ln700_1_reg_3528_reg[11]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_1_reg_3528_reg[11]_i_17_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_1_reg_3528_reg[11]_i_43_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_1_reg_3528_reg[11]_i_43_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln700_1_reg_3528[11]_i_22 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .I1(Q[7]),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_43_n_2 ),
        .O(\add_ln700_1_reg_3528[11]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_3528[11]_i_23 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_43_n_7 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .I2(Q[6]),
        .O(\add_ln700_1_reg_3528[11]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_3528[11]_i_24 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_43_n_8 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .I2(Q[5]),
        .O(\add_ln700_1_reg_3528[11]_i_24_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_1_reg_3528[11]_i_25 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .I1(Q[4]),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_44_n_5 ),
        .O(\add_ln700_1_reg_3528[11]_i_25_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln700_1_reg_3528[11]_i_26 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .O(\add_ln700_1_reg_3528[11]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \add_ln700_1_reg_3528[11]_i_27 
       (.I0(Q[6]),
        .I1(\add_ln700_1_reg_3528_reg[11]_i_43_n_7 ),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_43_n_2 ),
        .I3(Q[7]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .O(\add_ln700_1_reg_3528[11]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_1_reg_3528[11]_i_28 
       (.I0(Q[5]),
        .I1(\add_ln700_1_reg_3528_reg[11]_i_43_n_8 ),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_43_n_7 ),
        .I3(Q[6]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .O(\add_ln700_1_reg_3528[11]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_1_reg_3528[11]_i_29 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_43_n_8 ),
        .I3(Q[5]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .O(\add_ln700_1_reg_3528[11]_i_29_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \add_ln700_1_reg_3528[11]_i_30 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .I4(\add_ln700_1_reg_3528_reg[11]_i_44_n_6 ),
        .O(\add_ln700_1_reg_3528[11]_i_30_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \add_ln700_1_reg_3528[11]_i_49 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I1(Q[7]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I3(Q[6]),
        .O(\add_ln700_1_reg_3528[11]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \add_ln700_1_reg_3528[11]_i_50 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I1(Q[5]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I3(Q[6]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .I5(Q[7]),
        .O(\add_ln700_1_reg_3528[11]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \add_ln700_1_reg_3528[11]_i_51 
       (.I0(Q[6]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I3(Q[7]),
        .O(\add_ln700_1_reg_3528[11]_i_51_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \add_ln700_1_reg_3528[11]_i_52 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I4(Q[7]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .O(\add_ln700_1_reg_3528[11]_i_52_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_3528[11]_i_53 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I1(Q[4]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I3(Q[5]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .I5(Q[6]),
        .O(\add_ln700_1_reg_3528[11]_i_53_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_3528[11]_i_54 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I1(Q[3]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I3(Q[4]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .I5(Q[5]),
        .O(\add_ln700_1_reg_3528[11]_i_54_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_3528[11]_i_55 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I1(Q[2]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I3(Q[3]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .I5(Q[4]),
        .O(\add_ln700_1_reg_3528[11]_i_55_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_1_reg_3528[11]_i_56 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_1_reg_3528[11]_i_56_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln700_1_reg_3528[11]_i_57 
       (.I0(\add_ln700_1_reg_3528[11]_i_53_n_1 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I2(Q[6]),
        .I3(\add_ln700_1_reg_3528[11]_i_61_n_1 ),
        .I4(Q[7]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .O(\add_ln700_1_reg_3528[11]_i_57_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_1_reg_3528[11]_i_58 
       (.I0(\add_ln700_1_reg_3528[11]_i_54_n_1 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I2(Q[5]),
        .I3(\add_ln700_1_reg_3528[11]_i_62_n_1 ),
        .I4(Q[6]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .O(\add_ln700_1_reg_3528[11]_i_58_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_1_reg_3528[11]_i_59 
       (.I0(\add_ln700_1_reg_3528[11]_i_55_n_1 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I2(Q[4]),
        .I3(\add_ln700_1_reg_3528[11]_i_63_n_1 ),
        .I4(Q[5]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .O(\add_ln700_1_reg_3528[11]_i_59_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_1_reg_3528[11]_i_60 
       (.I0(\add_ln700_1_reg_3528[11]_i_56_n_1 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I2(Q[3]),
        .I3(\add_ln700_1_reg_3528[11]_i_64_n_1 ),
        .I4(Q[4]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .O(\add_ln700_1_reg_3528[11]_i_60_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[11]_i_61 
       (.I0(Q[5]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .O(\add_ln700_1_reg_3528[11]_i_61_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[11]_i_62 
       (.I0(Q[4]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .O(\add_ln700_1_reg_3528[11]_i_62_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[11]_i_63 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .O(\add_ln700_1_reg_3528[11]_i_63_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[11]_i_64 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .O(\add_ln700_1_reg_3528[11]_i_64_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_1_reg_3528[3]_i_16 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .O(\add_ln700_1_reg_3528[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_1_reg_3528[3]_i_17 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_1_reg_3528[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_3528[3]_i_18 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_1_reg_3528[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_1_reg_3528[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_3528[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .O(\add_ln700_1_reg_3528[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_1_reg_3528[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_1_reg_3528[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_1_reg_3528[3]_i_21 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_1_reg_3528_reg[7]_i_14_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_1_reg_3528[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_1_reg_3528[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .O(\add_ln700_1_reg_3528[3]_i_22_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_1_reg_3528[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [0]),
        .O(\add_ln700_1_reg_3528[3]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_3528[7]_i_15 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_44_n_7 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_1_reg_3528[7]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_1_reg_3528[7]_i_16 
       (.I0(\add_ln700_1_reg_3528_reg[11]_i_44_n_8 ),
        .I1(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .I2(Q[1]),
        .O(\add_ln700_1_reg_3528[7]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_1_reg_3528[7]_i_17 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_3528_reg[3]_i_14_n_5 ),
        .O(\add_ln700_1_reg_3528[7]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_1_reg_3528[7]_i_18 
       (.I0(Q[2]),
        .I1(\add_ln700_1_reg_3528_reg[11]_i_44_n_7 ),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_44_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .O(\add_ln700_1_reg_3528[7]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_1_reg_3528[7]_i_19 
       (.I0(Q[1]),
        .I1(\add_ln700_1_reg_3528_reg[11]_i_44_n_8 ),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_44_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .O(\add_ln700_1_reg_3528[7]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_1_reg_3528[7]_i_20 
       (.I0(\add_ln700_1_reg_3528_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_3528_reg[11]_i_44_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .O(\add_ln700_1_reg_3528[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_1_reg_3528[7]_i_21 
       (.I0(\add_ln700_1_reg_3528_reg[7]_i_14_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_1_reg_3528_reg[3]_i_14_n_5 ),
        .O(\add_ln700_1_reg_3528[7]_i_21_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_3528_reg[11]_i_17 
       (.CI(\add_ln700_1_reg_3528_reg[11]_i_18_n_1 ),
        .CO(\NLW_add_ln700_1_reg_3528_reg[11]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_1_reg_3528_reg[11]_i_17_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_1_reg_3528[11]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_3528_reg[11]_i_18 
       (.CI(\add_ln700_1_reg_3528_reg[7]_i_14_n_1 ),
        .CO({\add_ln700_1_reg_3528_reg[11]_i_18_n_1 ,\add_ln700_1_reg_3528_reg[11]_i_18_n_2 ,\add_ln700_1_reg_3528_reg[11]_i_18_n_3 ,\add_ln700_1_reg_3528_reg[11]_i_18_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_3528[11]_i_23_n_1 ,\add_ln700_1_reg_3528[11]_i_24_n_1 ,\add_ln700_1_reg_3528[11]_i_25_n_1 ,\add_ln700_1_reg_3528[11]_i_26_n_1 }),
        .O(p[10:7]),
        .S({\add_ln700_1_reg_3528[11]_i_27_n_1 ,\add_ln700_1_reg_3528[11]_i_28_n_1 ,\add_ln700_1_reg_3528[11]_i_29_n_1 ,\add_ln700_1_reg_3528[11]_i_30_n_1 }));
  CARRY4 \add_ln700_1_reg_3528_reg[11]_i_43 
       (.CI(\add_ln700_1_reg_3528_reg[11]_i_44_n_1 ),
        .CO({\NLW_add_ln700_1_reg_3528_reg[11]_i_43_CO_UNCONNECTED [3],\add_ln700_1_reg_3528_reg[11]_i_43_n_2 ,\NLW_add_ln700_1_reg_3528_reg[11]_i_43_CO_UNCONNECTED [1],\add_ln700_1_reg_3528_reg[11]_i_43_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln700_1_reg_3528[11]_i_49_n_1 ,\add_ln700_1_reg_3528[11]_i_50_n_1 }),
        .O({\NLW_add_ln700_1_reg_3528_reg[11]_i_43_O_UNCONNECTED [3:2],\add_ln700_1_reg_3528_reg[11]_i_43_n_7 ,\add_ln700_1_reg_3528_reg[11]_i_43_n_8 }),
        .S({1'b0,1'b1,\add_ln700_1_reg_3528[11]_i_51_n_1 ,\add_ln700_1_reg_3528[11]_i_52_n_1 }));
  CARRY4 \add_ln700_1_reg_3528_reg[11]_i_44 
       (.CI(\add_ln700_1_reg_3528_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_1_reg_3528_reg[11]_i_44_n_1 ,\add_ln700_1_reg_3528_reg[11]_i_44_n_2 ,\add_ln700_1_reg_3528_reg[11]_i_44_n_3 ,\add_ln700_1_reg_3528_reg[11]_i_44_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_3528[11]_i_53_n_1 ,\add_ln700_1_reg_3528[11]_i_54_n_1 ,\add_ln700_1_reg_3528[11]_i_55_n_1 ,\add_ln700_1_reg_3528[11]_i_56_n_1 }),
        .O({\add_ln700_1_reg_3528_reg[11]_i_44_n_5 ,\add_ln700_1_reg_3528_reg[11]_i_44_n_6 ,\add_ln700_1_reg_3528_reg[11]_i_44_n_7 ,\add_ln700_1_reg_3528_reg[11]_i_44_n_8 }),
        .S({\add_ln700_1_reg_3528[11]_i_57_n_1 ,\add_ln700_1_reg_3528[11]_i_58_n_1 ,\add_ln700_1_reg_3528[11]_i_59_n_1 ,\add_ln700_1_reg_3528[11]_i_60_n_1 }));
  CARRY4 \add_ln700_1_reg_3528_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_3528_reg[3]_i_14_n_1 ,\add_ln700_1_reg_3528_reg[3]_i_14_n_2 ,\add_ln700_1_reg_3528_reg[3]_i_14_n_3 ,\add_ln700_1_reg_3528_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_3528[3]_i_16_n_1 ,\add_ln700_1_reg_3528[3]_i_17_n_1 ,\add_ln700_1_reg_3528[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_1_reg_3528_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_1_reg_3528[3]_i_19_n_1 ,\add_ln700_1_reg_3528[3]_i_20_n_1 ,\add_ln700_1_reg_3528[3]_i_21_n_1 ,\add_ln700_1_reg_3528[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_1_reg_3528_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_1_reg_3528_reg[7]_i_14_n_1 ,\add_ln700_1_reg_3528_reg[7]_i_14_n_2 ,\add_ln700_1_reg_3528_reg[7]_i_14_n_3 ,\add_ln700_1_reg_3528_reg[7]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_1_reg_3528[7]_i_15_n_1 ,\add_ln700_1_reg_3528[7]_i_16_n_1 ,\add_ln700_1_reg_3528[7]_i_17_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_1_reg_3528[7]_i_18_n_1 ,\add_ln700_1_reg_3528[7]_i_19_n_1 ,\add_ln700_1_reg_3528[7]_i_20_n_1 ,\add_ln700_1_reg_3528[7]_i_21_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_17
   (p,
    Q,
    \mul_ln1352_reg_3523_reg[11] );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\mul_ln1352_reg_3523_reg[11] ;

  wire [7:0]Q;
  wire \mul_ln1352_reg_3523[10]_i_11_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_12_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_13_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_14_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_15_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_16_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_17_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_18_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_19_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_20_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_21_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_22_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_2_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_3_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_4_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_5_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_6_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_7_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_8_n_1 ;
  wire \mul_ln1352_reg_3523[10]_i_9_n_1 ;
  wire \mul_ln1352_reg_3523[11]_i_2_n_1 ;
  wire \mul_ln1352_reg_3523[11]_i_4_n_1 ;
  wire \mul_ln1352_reg_3523[11]_i_5_n_1 ;
  wire \mul_ln1352_reg_3523[11]_i_6_n_1 ;
  wire \mul_ln1352_reg_3523[11]_i_7_n_1 ;
  wire \mul_ln1352_reg_3523[2]_i_2_n_1 ;
  wire \mul_ln1352_reg_3523[2]_i_3_n_1 ;
  wire \mul_ln1352_reg_3523[2]_i_4_n_1 ;
  wire \mul_ln1352_reg_3523[2]_i_5_n_1 ;
  wire \mul_ln1352_reg_3523[2]_i_6_n_1 ;
  wire \mul_ln1352_reg_3523[2]_i_7_n_1 ;
  wire \mul_ln1352_reg_3523[2]_i_8_n_1 ;
  wire \mul_ln1352_reg_3523[2]_i_9_n_1 ;
  wire \mul_ln1352_reg_3523[6]_i_2_n_1 ;
  wire \mul_ln1352_reg_3523[6]_i_3_n_1 ;
  wire \mul_ln1352_reg_3523[6]_i_4_n_1 ;
  wire \mul_ln1352_reg_3523[6]_i_5_n_1 ;
  wire \mul_ln1352_reg_3523[6]_i_6_n_1 ;
  wire \mul_ln1352_reg_3523[6]_i_7_n_1 ;
  wire \mul_ln1352_reg_3523[6]_i_8_n_1 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_10_n_1 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_10_n_2 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_10_n_3 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_10_n_4 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_10_n_5 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_10_n_6 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_10_n_7 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_10_n_8 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_1_n_1 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_1_n_2 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_1_n_3 ;
  wire \mul_ln1352_reg_3523_reg[10]_i_1_n_4 ;
  wire [3:0]\mul_ln1352_reg_3523_reg[11] ;
  wire \mul_ln1352_reg_3523_reg[11]_i_3_n_2 ;
  wire \mul_ln1352_reg_3523_reg[11]_i_3_n_4 ;
  wire \mul_ln1352_reg_3523_reg[11]_i_3_n_7 ;
  wire \mul_ln1352_reg_3523_reg[11]_i_3_n_8 ;
  wire \mul_ln1352_reg_3523_reg[2]_i_1_n_1 ;
  wire \mul_ln1352_reg_3523_reg[2]_i_1_n_2 ;
  wire \mul_ln1352_reg_3523_reg[2]_i_1_n_3 ;
  wire \mul_ln1352_reg_3523_reg[2]_i_1_n_4 ;
  wire \mul_ln1352_reg_3523_reg[2]_i_1_n_5 ;
  wire \mul_ln1352_reg_3523_reg[6]_i_1_n_1 ;
  wire \mul_ln1352_reg_3523_reg[6]_i_1_n_2 ;
  wire \mul_ln1352_reg_3523_reg[6]_i_1_n_3 ;
  wire \mul_ln1352_reg_3523_reg[6]_i_1_n_4 ;
  wire [11:0]p;
  wire [3:0]\NLW_mul_ln1352_reg_3523_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_reg_3523_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_reg_3523_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln1352_reg_3523_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_reg_3523[10]_i_11 
       (.I0(\mul_ln1352_reg_3523_reg[11] [2]),
        .I1(Q[4]),
        .I2(\mul_ln1352_reg_3523_reg[11] [1]),
        .I3(Q[5]),
        .I4(\mul_ln1352_reg_3523_reg[11] [0]),
        .I5(Q[6]),
        .O(\mul_ln1352_reg_3523[10]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_reg_3523[10]_i_12 
       (.I0(\mul_ln1352_reg_3523_reg[11] [2]),
        .I1(Q[3]),
        .I2(\mul_ln1352_reg_3523_reg[11] [1]),
        .I3(Q[4]),
        .I4(\mul_ln1352_reg_3523_reg[11] [0]),
        .I5(Q[5]),
        .O(\mul_ln1352_reg_3523[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_reg_3523[10]_i_13 
       (.I0(\mul_ln1352_reg_3523_reg[11] [2]),
        .I1(Q[2]),
        .I2(\mul_ln1352_reg_3523_reg[11] [1]),
        .I3(Q[3]),
        .I4(\mul_ln1352_reg_3523_reg[11] [0]),
        .I5(Q[4]),
        .O(\mul_ln1352_reg_3523[10]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_reg_3523[10]_i_14 
       (.I0(\mul_ln1352_reg_3523_reg[11] [2]),
        .I1(Q[1]),
        .I2(\mul_ln1352_reg_3523_reg[11] [1]),
        .I3(Q[2]),
        .I4(\mul_ln1352_reg_3523_reg[11] [0]),
        .I5(Q[3]),
        .O(\mul_ln1352_reg_3523[10]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_ln1352_reg_3523[10]_i_15 
       (.I0(\mul_ln1352_reg_3523[10]_i_11_n_1 ),
        .I1(\mul_ln1352_reg_3523_reg[11] [1]),
        .I2(Q[6]),
        .I3(\mul_ln1352_reg_3523[10]_i_19_n_1 ),
        .I4(Q[7]),
        .I5(\mul_ln1352_reg_3523_reg[11] [0]),
        .O(\mul_ln1352_reg_3523[10]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_reg_3523[10]_i_16 
       (.I0(\mul_ln1352_reg_3523[10]_i_12_n_1 ),
        .I1(\mul_ln1352_reg_3523_reg[11] [1]),
        .I2(Q[5]),
        .I3(\mul_ln1352_reg_3523[10]_i_20_n_1 ),
        .I4(Q[6]),
        .I5(\mul_ln1352_reg_3523_reg[11] [0]),
        .O(\mul_ln1352_reg_3523[10]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_reg_3523[10]_i_17 
       (.I0(\mul_ln1352_reg_3523[10]_i_13_n_1 ),
        .I1(\mul_ln1352_reg_3523_reg[11] [1]),
        .I2(Q[4]),
        .I3(\mul_ln1352_reg_3523[10]_i_21_n_1 ),
        .I4(Q[5]),
        .I5(\mul_ln1352_reg_3523_reg[11] [0]),
        .O(\mul_ln1352_reg_3523[10]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_reg_3523[10]_i_18 
       (.I0(\mul_ln1352_reg_3523[10]_i_14_n_1 ),
        .I1(\mul_ln1352_reg_3523_reg[11] [1]),
        .I2(Q[3]),
        .I3(\mul_ln1352_reg_3523[10]_i_22_n_1 ),
        .I4(Q[4]),
        .I5(\mul_ln1352_reg_3523_reg[11] [0]),
        .O(\mul_ln1352_reg_3523[10]_i_18_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_reg_3523[10]_i_19 
       (.I0(Q[5]),
        .I1(\mul_ln1352_reg_3523_reg[11] [2]),
        .O(\mul_ln1352_reg_3523[10]_i_19_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_reg_3523[10]_i_2 
       (.I0(\mul_ln1352_reg_3523_reg[11]_i_3_n_7 ),
        .I1(\mul_ln1352_reg_3523_reg[11] [3]),
        .I2(Q[6]),
        .O(\mul_ln1352_reg_3523[10]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_reg_3523[10]_i_20 
       (.I0(Q[4]),
        .I1(\mul_ln1352_reg_3523_reg[11] [2]),
        .O(\mul_ln1352_reg_3523[10]_i_20_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_reg_3523[10]_i_21 
       (.I0(Q[3]),
        .I1(\mul_ln1352_reg_3523_reg[11] [2]),
        .O(\mul_ln1352_reg_3523[10]_i_21_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_reg_3523[10]_i_22 
       (.I0(Q[2]),
        .I1(\mul_ln1352_reg_3523_reg[11] [2]),
        .O(\mul_ln1352_reg_3523[10]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_reg_3523[10]_i_3 
       (.I0(\mul_ln1352_reg_3523_reg[11]_i_3_n_8 ),
        .I1(\mul_ln1352_reg_3523_reg[11] [3]),
        .I2(Q[5]),
        .O(\mul_ln1352_reg_3523[10]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_reg_3523[10]_i_4 
       (.I0(\mul_ln1352_reg_3523_reg[11] [3]),
        .I1(Q[4]),
        .I2(\mul_ln1352_reg_3523_reg[10]_i_10_n_5 ),
        .O(\mul_ln1352_reg_3523[10]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln1352_reg_3523[10]_i_5 
       (.I0(\mul_ln1352_reg_3523_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(\mul_ln1352_reg_3523_reg[11] [3]),
        .O(\mul_ln1352_reg_3523[10]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \mul_ln1352_reg_3523[10]_i_6 
       (.I0(Q[6]),
        .I1(\mul_ln1352_reg_3523_reg[11]_i_3_n_7 ),
        .I2(\mul_ln1352_reg_3523_reg[11]_i_3_n_2 ),
        .I3(Q[7]),
        .I4(\mul_ln1352_reg_3523_reg[11] [3]),
        .O(\mul_ln1352_reg_3523[10]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_reg_3523[10]_i_7 
       (.I0(Q[5]),
        .I1(\mul_ln1352_reg_3523_reg[11]_i_3_n_8 ),
        .I2(\mul_ln1352_reg_3523_reg[11]_i_3_n_7 ),
        .I3(Q[6]),
        .I4(\mul_ln1352_reg_3523_reg[11] [3]),
        .O(\mul_ln1352_reg_3523[10]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_reg_3523[10]_i_8 
       (.I0(\mul_ln1352_reg_3523_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(\mul_ln1352_reg_3523_reg[11]_i_3_n_8 ),
        .I3(Q[5]),
        .I4(\mul_ln1352_reg_3523_reg[11] [3]),
        .O(\mul_ln1352_reg_3523[10]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \mul_ln1352_reg_3523[10]_i_9 
       (.I0(\mul_ln1352_reg_3523_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\mul_ln1352_reg_3523_reg[11] [3]),
        .I4(\mul_ln1352_reg_3523_reg[10]_i_10_n_6 ),
        .O(\mul_ln1352_reg_3523[10]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mul_ln1352_reg_3523[11]_i_2 
       (.I0(\mul_ln1352_reg_3523_reg[11] [3]),
        .I1(Q[7]),
        .I2(\mul_ln1352_reg_3523_reg[11]_i_3_n_2 ),
        .O(\mul_ln1352_reg_3523[11]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mul_ln1352_reg_3523[11]_i_4 
       (.I0(\mul_ln1352_reg_3523_reg[11] [1]),
        .I1(Q[7]),
        .I2(\mul_ln1352_reg_3523_reg[11] [2]),
        .I3(Q[6]),
        .O(\mul_ln1352_reg_3523[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \mul_ln1352_reg_3523[11]_i_5 
       (.I0(\mul_ln1352_reg_3523_reg[11] [2]),
        .I1(Q[5]),
        .I2(\mul_ln1352_reg_3523_reg[11] [1]),
        .I3(Q[6]),
        .I4(\mul_ln1352_reg_3523_reg[11] [0]),
        .I5(Q[7]),
        .O(\mul_ln1352_reg_3523[11]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \mul_ln1352_reg_3523[11]_i_6 
       (.I0(Q[6]),
        .I1(\mul_ln1352_reg_3523_reg[11] [1]),
        .I2(\mul_ln1352_reg_3523_reg[11] [2]),
        .I3(Q[7]),
        .O(\mul_ln1352_reg_3523[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \mul_ln1352_reg_3523[11]_i_7 
       (.I0(\mul_ln1352_reg_3523_reg[11] [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\mul_ln1352_reg_3523_reg[11] [2]),
        .I4(Q[7]),
        .I5(\mul_ln1352_reg_3523_reg[11] [1]),
        .O(\mul_ln1352_reg_3523[11]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_reg_3523[2]_i_2 
       (.I0(\mul_ln1352_reg_3523_reg[11] [1]),
        .I1(Q[2]),
        .I2(\mul_ln1352_reg_3523_reg[11] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\mul_ln1352_reg_3523_reg[11] [0]),
        .O(\mul_ln1352_reg_3523[2]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_reg_3523[2]_i_3 
       (.I0(\mul_ln1352_reg_3523_reg[11] [1]),
        .I1(Q[1]),
        .I2(\mul_ln1352_reg_3523_reg[11] [2]),
        .I3(Q[0]),
        .O(\mul_ln1352_reg_3523[2]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_reg_3523[2]_i_4 
       (.I0(\mul_ln1352_reg_3523_reg[11] [0]),
        .I1(Q[1]),
        .O(\mul_ln1352_reg_3523[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \mul_ln1352_reg_3523[2]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_reg_3523[2]_i_9_n_1 ),
        .I2(Q[1]),
        .I3(\mul_ln1352_reg_3523_reg[11] [1]),
        .I4(Q[0]),
        .I5(\mul_ln1352_reg_3523_reg[11] [2]),
        .O(\mul_ln1352_reg_3523[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_reg_3523[2]_i_6 
       (.I0(Q[0]),
        .I1(\mul_ln1352_reg_3523_reg[11] [2]),
        .I2(Q[1]),
        .I3(\mul_ln1352_reg_3523_reg[11] [1]),
        .I4(\mul_ln1352_reg_3523_reg[11] [0]),
        .I5(Q[2]),
        .O(\mul_ln1352_reg_3523[2]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_reg_3523[2]_i_7 
       (.I0(\mul_ln1352_reg_3523_reg[11] [0]),
        .I1(Q[1]),
        .I2(\mul_ln1352_reg_3523_reg[11] [1]),
        .I3(Q[0]),
        .O(\mul_ln1352_reg_3523[2]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_reg_3523[2]_i_8 
       (.I0(Q[0]),
        .I1(\mul_ln1352_reg_3523_reg[11] [0]),
        .O(\mul_ln1352_reg_3523[2]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_reg_3523[2]_i_9 
       (.I0(Q[3]),
        .I1(\mul_ln1352_reg_3523_reg[11] [0]),
        .O(\mul_ln1352_reg_3523[2]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_reg_3523[6]_i_2 
       (.I0(\mul_ln1352_reg_3523_reg[10]_i_10_n_7 ),
        .I1(\mul_ln1352_reg_3523_reg[11] [3]),
        .I2(Q[2]),
        .O(\mul_ln1352_reg_3523[6]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_reg_3523[6]_i_3 
       (.I0(\mul_ln1352_reg_3523_reg[10]_i_10_n_8 ),
        .I1(\mul_ln1352_reg_3523_reg[11] [3]),
        .I2(Q[1]),
        .O(\mul_ln1352_reg_3523[6]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_reg_3523[6]_i_4 
       (.I0(\mul_ln1352_reg_3523_reg[11] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_reg_3523_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_reg_3523[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_reg_3523[6]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_reg_3523_reg[10]_i_10_n_7 ),
        .I2(\mul_ln1352_reg_3523_reg[10]_i_10_n_6 ),
        .I3(Q[3]),
        .I4(\mul_ln1352_reg_3523_reg[11] [3]),
        .O(\mul_ln1352_reg_3523[6]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_reg_3523[6]_i_6 
       (.I0(Q[1]),
        .I1(\mul_ln1352_reg_3523_reg[10]_i_10_n_8 ),
        .I2(\mul_ln1352_reg_3523_reg[10]_i_10_n_7 ),
        .I3(Q[2]),
        .I4(\mul_ln1352_reg_3523_reg[11] [3]),
        .O(\mul_ln1352_reg_3523[6]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_reg_3523[6]_i_7 
       (.I0(\mul_ln1352_reg_3523_reg[2]_i_1_n_5 ),
        .I1(Q[0]),
        .I2(\mul_ln1352_reg_3523_reg[10]_i_10_n_8 ),
        .I3(Q[1]),
        .I4(\mul_ln1352_reg_3523_reg[11] [3]),
        .O(\mul_ln1352_reg_3523[6]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1352_reg_3523[6]_i_8 
       (.I0(\mul_ln1352_reg_3523_reg[11] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_reg_3523_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_reg_3523[6]_i_8_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_reg_3523_reg[10]_i_1 
       (.CI(\mul_ln1352_reg_3523_reg[6]_i_1_n_1 ),
        .CO({\mul_ln1352_reg_3523_reg[10]_i_1_n_1 ,\mul_ln1352_reg_3523_reg[10]_i_1_n_2 ,\mul_ln1352_reg_3523_reg[10]_i_1_n_3 ,\mul_ln1352_reg_3523_reg[10]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_reg_3523[10]_i_2_n_1 ,\mul_ln1352_reg_3523[10]_i_3_n_1 ,\mul_ln1352_reg_3523[10]_i_4_n_1 ,\mul_ln1352_reg_3523[10]_i_5_n_1 }),
        .O(p[10:7]),
        .S({\mul_ln1352_reg_3523[10]_i_6_n_1 ,\mul_ln1352_reg_3523[10]_i_7_n_1 ,\mul_ln1352_reg_3523[10]_i_8_n_1 ,\mul_ln1352_reg_3523[10]_i_9_n_1 }));
  CARRY4 \mul_ln1352_reg_3523_reg[10]_i_10 
       (.CI(\mul_ln1352_reg_3523_reg[2]_i_1_n_1 ),
        .CO({\mul_ln1352_reg_3523_reg[10]_i_10_n_1 ,\mul_ln1352_reg_3523_reg[10]_i_10_n_2 ,\mul_ln1352_reg_3523_reg[10]_i_10_n_3 ,\mul_ln1352_reg_3523_reg[10]_i_10_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_reg_3523[10]_i_11_n_1 ,\mul_ln1352_reg_3523[10]_i_12_n_1 ,\mul_ln1352_reg_3523[10]_i_13_n_1 ,\mul_ln1352_reg_3523[10]_i_14_n_1 }),
        .O({\mul_ln1352_reg_3523_reg[10]_i_10_n_5 ,\mul_ln1352_reg_3523_reg[10]_i_10_n_6 ,\mul_ln1352_reg_3523_reg[10]_i_10_n_7 ,\mul_ln1352_reg_3523_reg[10]_i_10_n_8 }),
        .S({\mul_ln1352_reg_3523[10]_i_15_n_1 ,\mul_ln1352_reg_3523[10]_i_16_n_1 ,\mul_ln1352_reg_3523[10]_i_17_n_1 ,\mul_ln1352_reg_3523[10]_i_18_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_reg_3523_reg[11]_i_1 
       (.CI(\mul_ln1352_reg_3523_reg[10]_i_1_n_1 ),
        .CO(\NLW_mul_ln1352_reg_3523_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln1352_reg_3523_reg[11]_i_1_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\mul_ln1352_reg_3523[11]_i_2_n_1 }));
  CARRY4 \mul_ln1352_reg_3523_reg[11]_i_3 
       (.CI(\mul_ln1352_reg_3523_reg[10]_i_10_n_1 ),
        .CO({\NLW_mul_ln1352_reg_3523_reg[11]_i_3_CO_UNCONNECTED [3],\mul_ln1352_reg_3523_reg[11]_i_3_n_2 ,\NLW_mul_ln1352_reg_3523_reg[11]_i_3_CO_UNCONNECTED [1],\mul_ln1352_reg_3523_reg[11]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln1352_reg_3523[11]_i_4_n_1 ,\mul_ln1352_reg_3523[11]_i_5_n_1 }),
        .O({\NLW_mul_ln1352_reg_3523_reg[11]_i_3_O_UNCONNECTED [3:2],\mul_ln1352_reg_3523_reg[11]_i_3_n_7 ,\mul_ln1352_reg_3523_reg[11]_i_3_n_8 }),
        .S({1'b0,1'b1,\mul_ln1352_reg_3523[11]_i_6_n_1 ,\mul_ln1352_reg_3523[11]_i_7_n_1 }));
  CARRY4 \mul_ln1352_reg_3523_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_reg_3523_reg[2]_i_1_n_1 ,\mul_ln1352_reg_3523_reg[2]_i_1_n_2 ,\mul_ln1352_reg_3523_reg[2]_i_1_n_3 ,\mul_ln1352_reg_3523_reg[2]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_reg_3523[2]_i_2_n_1 ,\mul_ln1352_reg_3523[2]_i_3_n_1 ,\mul_ln1352_reg_3523[2]_i_4_n_1 ,1'b0}),
        .O({\mul_ln1352_reg_3523_reg[2]_i_1_n_5 ,p[2:0]}),
        .S({\mul_ln1352_reg_3523[2]_i_5_n_1 ,\mul_ln1352_reg_3523[2]_i_6_n_1 ,\mul_ln1352_reg_3523[2]_i_7_n_1 ,\mul_ln1352_reg_3523[2]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_reg_3523_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_reg_3523_reg[6]_i_1_n_1 ,\mul_ln1352_reg_3523_reg[6]_i_1_n_2 ,\mul_ln1352_reg_3523_reg[6]_i_1_n_3 ,\mul_ln1352_reg_3523_reg[6]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_reg_3523[6]_i_2_n_1 ,\mul_ln1352_reg_3523[6]_i_3_n_1 ,\mul_ln1352_reg_3523[6]_i_4_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\mul_ln1352_reg_3523[6]_i_5_n_1 ,\mul_ln1352_reg_3523[6]_i_6_n_1 ,\mul_ln1352_reg_3523[6]_i_7_n_1 ,\mul_ln1352_reg_3523[6]_i_8_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_18
   (S,
    p,
    Q,
    \add_ln700_10_reg_3558_reg[7]_i_2_0 ,
    \add_ln700_10_reg_3558_reg[11] );
  output [0:0]S;
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_10_reg_3558_reg[7]_i_2_0 ;
  input [0:0]\add_ln700_10_reg_3558_reg[11] ;

  wire [7:0]Q;
  wire [0:0]S;
  wire \add_ln700_10_reg_3558[11]_i_10_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_11_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_12_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_13_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_14_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_15_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_16_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_19_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_31_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_32_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_33_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_34_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_35_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_36_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_37_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_38_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_39_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_40_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_41_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_42_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_45_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_46_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_47_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_48_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_9_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_10_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_11_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_12_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_13_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_15_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_7_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_8_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_9_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_10_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_11_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_12_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_13_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_7_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_8_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_9_n_1 ;
  wire [0:0]\add_ln700_10_reg_3558_reg[11] ;
  wire \add_ln700_10_reg_3558_reg[11]_i_20_n_2 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_20_n_4 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_20_n_7 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_20_n_8 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_21_n_1 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_21_n_2 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_21_n_3 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_21_n_4 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_21_n_5 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_21_n_6 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_21_n_7 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_21_n_8 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_3_n_1 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_3_n_2 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_3_n_3 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_3_n_4 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_2_n_1 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_2_n_2 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_2_n_3 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_2_n_4 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_2_n_5 ;
  wire [3:0]\add_ln700_10_reg_3558_reg[7]_i_2_0 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_2_n_1 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_2_n_2 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_2_n_3 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_2_n_4 ;
  wire [11:0]p;
  wire [3:1]\NLW_add_ln700_10_reg_3558_reg[11]_i_20_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_10_reg_3558_reg[11]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_10_reg_3558_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_10_reg_3558_reg[11]_i_8_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_10_reg_3558[11]_i_10 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_20_n_8 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .I2(Q[5]),
        .O(\add_ln700_10_reg_3558[11]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_10_reg_3558[11]_i_11 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .I1(Q[4]),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_21_n_5 ),
        .O(\add_ln700_10_reg_3558[11]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln700_10_reg_3558[11]_i_12 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .O(\add_ln700_10_reg_3558[11]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \add_ln700_10_reg_3558[11]_i_13 
       (.I0(Q[6]),
        .I1(\add_ln700_10_reg_3558_reg[11]_i_20_n_7 ),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_20_n_2 ),
        .I3(Q[7]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .O(\add_ln700_10_reg_3558[11]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_10_reg_3558[11]_i_14 
       (.I0(Q[5]),
        .I1(\add_ln700_10_reg_3558_reg[11]_i_20_n_8 ),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_20_n_7 ),
        .I3(Q[6]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .O(\add_ln700_10_reg_3558[11]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_10_reg_3558[11]_i_15 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_20_n_8 ),
        .I3(Q[5]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .O(\add_ln700_10_reg_3558[11]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \add_ln700_10_reg_3558[11]_i_16 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .I4(\add_ln700_10_reg_3558_reg[11]_i_21_n_6 ),
        .O(\add_ln700_10_reg_3558[11]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln700_10_reg_3558[11]_i_19 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .I1(Q[7]),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_20_n_2 ),
        .O(\add_ln700_10_reg_3558[11]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \add_ln700_10_reg_3558[11]_i_31 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I1(Q[7]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I3(Q[6]),
        .O(\add_ln700_10_reg_3558[11]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \add_ln700_10_reg_3558[11]_i_32 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I1(Q[5]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I3(Q[6]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .I5(Q[7]),
        .O(\add_ln700_10_reg_3558[11]_i_32_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \add_ln700_10_reg_3558[11]_i_33 
       (.I0(Q[6]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I3(Q[7]),
        .O(\add_ln700_10_reg_3558[11]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \add_ln700_10_reg_3558[11]_i_34 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I4(Q[7]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .O(\add_ln700_10_reg_3558[11]_i_34_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_10_reg_3558[11]_i_35 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I1(Q[4]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I3(Q[5]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .I5(Q[6]),
        .O(\add_ln700_10_reg_3558[11]_i_35_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_10_reg_3558[11]_i_36 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I1(Q[3]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I3(Q[4]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .I5(Q[5]),
        .O(\add_ln700_10_reg_3558[11]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_10_reg_3558[11]_i_37 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I1(Q[2]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I3(Q[3]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .I5(Q[4]),
        .O(\add_ln700_10_reg_3558[11]_i_37_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_10_reg_3558[11]_i_38 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_10_reg_3558[11]_i_38_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln700_10_reg_3558[11]_i_39 
       (.I0(\add_ln700_10_reg_3558[11]_i_35_n_1 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I2(Q[6]),
        .I3(\add_ln700_10_reg_3558[11]_i_45_n_1 ),
        .I4(Q[7]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .O(\add_ln700_10_reg_3558[11]_i_39_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_10_reg_3558[11]_i_4 
       (.I0(p[11]),
        .I1(\add_ln700_10_reg_3558_reg[11] ),
        .O(S));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_10_reg_3558[11]_i_40 
       (.I0(\add_ln700_10_reg_3558[11]_i_36_n_1 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I2(Q[5]),
        .I3(\add_ln700_10_reg_3558[11]_i_46_n_1 ),
        .I4(Q[6]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .O(\add_ln700_10_reg_3558[11]_i_40_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_10_reg_3558[11]_i_41 
       (.I0(\add_ln700_10_reg_3558[11]_i_37_n_1 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I2(Q[4]),
        .I3(\add_ln700_10_reg_3558[11]_i_47_n_1 ),
        .I4(Q[5]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .O(\add_ln700_10_reg_3558[11]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_10_reg_3558[11]_i_42 
       (.I0(\add_ln700_10_reg_3558[11]_i_38_n_1 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I2(Q[3]),
        .I3(\add_ln700_10_reg_3558[11]_i_48_n_1 ),
        .I4(Q[4]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .O(\add_ln700_10_reg_3558[11]_i_42_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[11]_i_45 
       (.I0(Q[5]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .O(\add_ln700_10_reg_3558[11]_i_45_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[11]_i_46 
       (.I0(Q[4]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .O(\add_ln700_10_reg_3558[11]_i_46_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[11]_i_47 
       (.I0(Q[3]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .O(\add_ln700_10_reg_3558[11]_i_47_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[11]_i_48 
       (.I0(Q[2]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .O(\add_ln700_10_reg_3558[11]_i_48_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_10_reg_3558[11]_i_9 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_20_n_7 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .I2(Q[6]),
        .O(\add_ln700_10_reg_3558[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_10_reg_3558[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_10_reg_3558[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .O(\add_ln700_10_reg_3558[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_10_reg_3558[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_10_reg_3558[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_10_reg_3558[3]_i_12 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_10_reg_3558[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_10_reg_3558[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .O(\add_ln700_10_reg_3558[3]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .O(\add_ln700_10_reg_3558[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_10_reg_3558[3]_i_7 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .O(\add_ln700_10_reg_3558[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_10_reg_3558[3]_i_8 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_2_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_10_reg_3558[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_10_reg_3558[3]_i_9 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_10_reg_3558[3]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_10_reg_3558[7]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_10_reg_3558_reg[11]_i_21_n_7 ),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_21_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .O(\add_ln700_10_reg_3558[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_10_reg_3558[7]_i_11 
       (.I0(Q[1]),
        .I1(\add_ln700_10_reg_3558_reg[11]_i_21_n_8 ),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_21_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .O(\add_ln700_10_reg_3558[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_10_reg_3558[7]_i_12 
       (.I0(\add_ln700_10_reg_3558_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_21_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .O(\add_ln700_10_reg_3558[7]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_10_reg_3558[7]_i_13 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_10_reg_3558_reg[3]_i_2_n_5 ),
        .O(\add_ln700_10_reg_3558[7]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_10_reg_3558[7]_i_7 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_21_n_7 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_10_reg_3558[7]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_10_reg_3558[7]_i_8 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_21_n_8 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .I2(Q[1]),
        .O(\add_ln700_10_reg_3558[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_10_reg_3558[7]_i_9 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_2_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_10_reg_3558_reg[3]_i_2_n_5 ),
        .O(\add_ln700_10_reg_3558[7]_i_9_n_1 ));
  CARRY4 \add_ln700_10_reg_3558_reg[11]_i_20 
       (.CI(\add_ln700_10_reg_3558_reg[11]_i_21_n_1 ),
        .CO({\NLW_add_ln700_10_reg_3558_reg[11]_i_20_CO_UNCONNECTED [3],\add_ln700_10_reg_3558_reg[11]_i_20_n_2 ,\NLW_add_ln700_10_reg_3558_reg[11]_i_20_CO_UNCONNECTED [1],\add_ln700_10_reg_3558_reg[11]_i_20_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln700_10_reg_3558[11]_i_31_n_1 ,\add_ln700_10_reg_3558[11]_i_32_n_1 }),
        .O({\NLW_add_ln700_10_reg_3558_reg[11]_i_20_O_UNCONNECTED [3:2],\add_ln700_10_reg_3558_reg[11]_i_20_n_7 ,\add_ln700_10_reg_3558_reg[11]_i_20_n_8 }),
        .S({1'b0,1'b1,\add_ln700_10_reg_3558[11]_i_33_n_1 ,\add_ln700_10_reg_3558[11]_i_34_n_1 }));
  CARRY4 \add_ln700_10_reg_3558_reg[11]_i_21 
       (.CI(\add_ln700_10_reg_3558_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_10_reg_3558_reg[11]_i_21_n_1 ,\add_ln700_10_reg_3558_reg[11]_i_21_n_2 ,\add_ln700_10_reg_3558_reg[11]_i_21_n_3 ,\add_ln700_10_reg_3558_reg[11]_i_21_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_10_reg_3558[11]_i_35_n_1 ,\add_ln700_10_reg_3558[11]_i_36_n_1 ,\add_ln700_10_reg_3558[11]_i_37_n_1 ,\add_ln700_10_reg_3558[11]_i_38_n_1 }),
        .O({\add_ln700_10_reg_3558_reg[11]_i_21_n_5 ,\add_ln700_10_reg_3558_reg[11]_i_21_n_6 ,\add_ln700_10_reg_3558_reg[11]_i_21_n_7 ,\add_ln700_10_reg_3558_reg[11]_i_21_n_8 }),
        .S({\add_ln700_10_reg_3558[11]_i_39_n_1 ,\add_ln700_10_reg_3558[11]_i_40_n_1 ,\add_ln700_10_reg_3558[11]_i_41_n_1 ,\add_ln700_10_reg_3558[11]_i_42_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_10_reg_3558_reg[11]_i_3 
       (.CI(\add_ln700_10_reg_3558_reg[7]_i_2_n_1 ),
        .CO({\add_ln700_10_reg_3558_reg[11]_i_3_n_1 ,\add_ln700_10_reg_3558_reg[11]_i_3_n_2 ,\add_ln700_10_reg_3558_reg[11]_i_3_n_3 ,\add_ln700_10_reg_3558_reg[11]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_10_reg_3558[11]_i_9_n_1 ,\add_ln700_10_reg_3558[11]_i_10_n_1 ,\add_ln700_10_reg_3558[11]_i_11_n_1 ,\add_ln700_10_reg_3558[11]_i_12_n_1 }),
        .O(p[10:7]),
        .S({\add_ln700_10_reg_3558[11]_i_13_n_1 ,\add_ln700_10_reg_3558[11]_i_14_n_1 ,\add_ln700_10_reg_3558[11]_i_15_n_1 ,\add_ln700_10_reg_3558[11]_i_16_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_10_reg_3558_reg[11]_i_8 
       (.CI(\add_ln700_10_reg_3558_reg[11]_i_3_n_1 ),
        .CO(\NLW_add_ln700_10_reg_3558_reg[11]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_10_reg_3558_reg[11]_i_8_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_10_reg_3558[11]_i_19_n_1 }));
  CARRY4 \add_ln700_10_reg_3558_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_10_reg_3558_reg[3]_i_2_n_1 ,\add_ln700_10_reg_3558_reg[3]_i_2_n_2 ,\add_ln700_10_reg_3558_reg[3]_i_2_n_3 ,\add_ln700_10_reg_3558_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_10_reg_3558[3]_i_7_n_1 ,\add_ln700_10_reg_3558[3]_i_8_n_1 ,\add_ln700_10_reg_3558[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_10_reg_3558_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_10_reg_3558[3]_i_10_n_1 ,\add_ln700_10_reg_3558[3]_i_11_n_1 ,\add_ln700_10_reg_3558[3]_i_12_n_1 ,\add_ln700_10_reg_3558[3]_i_13_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_10_reg_3558_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_10_reg_3558_reg[7]_i_2_n_1 ,\add_ln700_10_reg_3558_reg[7]_i_2_n_2 ,\add_ln700_10_reg_3558_reg[7]_i_2_n_3 ,\add_ln700_10_reg_3558_reg[7]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_10_reg_3558[7]_i_7_n_1 ,\add_ln700_10_reg_3558[7]_i_8_n_1 ,\add_ln700_10_reg_3558[7]_i_9_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_10_reg_3558[7]_i_10_n_1 ,\add_ln700_10_reg_3558[7]_i_11_n_1 ,\add_ln700_10_reg_3558[7]_i_12_n_1 ,\add_ln700_10_reg_3558[7]_i_13_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_19
   (p,
    Q,
    \add_ln700_10_reg_3558_reg[7]_i_14_0 );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_10_reg_3558_reg[7]_i_14_0 ;

  wire [7:0]Q;
  wire \add_ln700_10_reg_3558[11]_i_22_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_23_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_24_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_25_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_26_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_27_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_28_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_29_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_30_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_49_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_50_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_51_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_52_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_53_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_54_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_55_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_56_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_57_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_58_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_59_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_60_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_61_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_62_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_63_n_1 ;
  wire \add_ln700_10_reg_3558[11]_i_64_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_16_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_17_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_18_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_19_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_20_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_21_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_22_n_1 ;
  wire \add_ln700_10_reg_3558[3]_i_23_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_15_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_16_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_17_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_18_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_19_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_20_n_1 ;
  wire \add_ln700_10_reg_3558[7]_i_21_n_1 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_18_n_1 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_18_n_2 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_18_n_3 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_18_n_4 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_43_n_2 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_43_n_4 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_43_n_7 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_43_n_8 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_44_n_1 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_44_n_2 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_44_n_3 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_44_n_4 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_44_n_5 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_44_n_6 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_44_n_7 ;
  wire \add_ln700_10_reg_3558_reg[11]_i_44_n_8 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_14_n_1 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_14_n_2 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_14_n_3 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_14_n_4 ;
  wire \add_ln700_10_reg_3558_reg[3]_i_14_n_5 ;
  wire [3:0]\add_ln700_10_reg_3558_reg[7]_i_14_0 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_14_n_1 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_14_n_2 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_14_n_3 ;
  wire \add_ln700_10_reg_3558_reg[7]_i_14_n_4 ;
  wire [11:0]p;
  wire [3:0]\NLW_add_ln700_10_reg_3558_reg[11]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_10_reg_3558_reg[11]_i_17_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_10_reg_3558_reg[11]_i_43_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_10_reg_3558_reg[11]_i_43_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln700_10_reg_3558[11]_i_22 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .I1(Q[7]),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_43_n_2 ),
        .O(\add_ln700_10_reg_3558[11]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_10_reg_3558[11]_i_23 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_43_n_7 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .I2(Q[6]),
        .O(\add_ln700_10_reg_3558[11]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_10_reg_3558[11]_i_24 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_43_n_8 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .I2(Q[5]),
        .O(\add_ln700_10_reg_3558[11]_i_24_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_10_reg_3558[11]_i_25 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .I1(Q[4]),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_44_n_5 ),
        .O(\add_ln700_10_reg_3558[11]_i_25_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln700_10_reg_3558[11]_i_26 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .O(\add_ln700_10_reg_3558[11]_i_26_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \add_ln700_10_reg_3558[11]_i_27 
       (.I0(Q[6]),
        .I1(\add_ln700_10_reg_3558_reg[11]_i_43_n_7 ),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_43_n_2 ),
        .I3(Q[7]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .O(\add_ln700_10_reg_3558[11]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_10_reg_3558[11]_i_28 
       (.I0(Q[5]),
        .I1(\add_ln700_10_reg_3558_reg[11]_i_43_n_8 ),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_43_n_7 ),
        .I3(Q[6]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .O(\add_ln700_10_reg_3558[11]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_10_reg_3558[11]_i_29 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_43_n_8 ),
        .I3(Q[5]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .O(\add_ln700_10_reg_3558[11]_i_29_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \add_ln700_10_reg_3558[11]_i_30 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_44_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .I4(\add_ln700_10_reg_3558_reg[11]_i_44_n_6 ),
        .O(\add_ln700_10_reg_3558[11]_i_30_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \add_ln700_10_reg_3558[11]_i_49 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I1(Q[7]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I3(Q[6]),
        .O(\add_ln700_10_reg_3558[11]_i_49_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \add_ln700_10_reg_3558[11]_i_50 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I1(Q[5]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I3(Q[6]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .I5(Q[7]),
        .O(\add_ln700_10_reg_3558[11]_i_50_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \add_ln700_10_reg_3558[11]_i_51 
       (.I0(Q[6]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I3(Q[7]),
        .O(\add_ln700_10_reg_3558[11]_i_51_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \add_ln700_10_reg_3558[11]_i_52 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I4(Q[7]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .O(\add_ln700_10_reg_3558[11]_i_52_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_10_reg_3558[11]_i_53 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I1(Q[4]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I3(Q[5]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .I5(Q[6]),
        .O(\add_ln700_10_reg_3558[11]_i_53_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_10_reg_3558[11]_i_54 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I1(Q[3]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I3(Q[4]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .I5(Q[5]),
        .O(\add_ln700_10_reg_3558[11]_i_54_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_10_reg_3558[11]_i_55 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I1(Q[2]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I3(Q[3]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .I5(Q[4]),
        .O(\add_ln700_10_reg_3558[11]_i_55_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_10_reg_3558[11]_i_56 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_10_reg_3558[11]_i_56_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln700_10_reg_3558[11]_i_57 
       (.I0(\add_ln700_10_reg_3558[11]_i_53_n_1 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I2(Q[6]),
        .I3(\add_ln700_10_reg_3558[11]_i_61_n_1 ),
        .I4(Q[7]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .O(\add_ln700_10_reg_3558[11]_i_57_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_10_reg_3558[11]_i_58 
       (.I0(\add_ln700_10_reg_3558[11]_i_54_n_1 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I2(Q[5]),
        .I3(\add_ln700_10_reg_3558[11]_i_62_n_1 ),
        .I4(Q[6]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .O(\add_ln700_10_reg_3558[11]_i_58_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_10_reg_3558[11]_i_59 
       (.I0(\add_ln700_10_reg_3558[11]_i_55_n_1 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I2(Q[4]),
        .I3(\add_ln700_10_reg_3558[11]_i_63_n_1 ),
        .I4(Q[5]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .O(\add_ln700_10_reg_3558[11]_i_59_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_10_reg_3558[11]_i_60 
       (.I0(\add_ln700_10_reg_3558[11]_i_56_n_1 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I2(Q[3]),
        .I3(\add_ln700_10_reg_3558[11]_i_64_n_1 ),
        .I4(Q[4]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .O(\add_ln700_10_reg_3558[11]_i_60_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[11]_i_61 
       (.I0(Q[5]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .O(\add_ln700_10_reg_3558[11]_i_61_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[11]_i_62 
       (.I0(Q[4]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .O(\add_ln700_10_reg_3558[11]_i_62_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[11]_i_63 
       (.I0(Q[3]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .O(\add_ln700_10_reg_3558[11]_i_63_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[11]_i_64 
       (.I0(Q[2]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .O(\add_ln700_10_reg_3558[11]_i_64_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_10_reg_3558[3]_i_16 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .O(\add_ln700_10_reg_3558[3]_i_16_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_10_reg_3558[3]_i_17 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_10_reg_3558[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_10_reg_3558[3]_i_18 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_10_reg_3558[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_10_reg_3558[3]_i_19 
       (.I0(Q[2]),
        .I1(\add_ln700_10_reg_3558[3]_i_23_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .O(\add_ln700_10_reg_3558[3]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_10_reg_3558[3]_i_20 
       (.I0(Q[0]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_10_reg_3558[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_10_reg_3558[3]_i_21 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_10_reg_3558_reg[7]_i_14_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_10_reg_3558[3]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_10_reg_3558[3]_i_22 
       (.I0(Q[0]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .O(\add_ln700_10_reg_3558[3]_i_22_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_10_reg_3558[3]_i_23 
       (.I0(Q[3]),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [0]),
        .O(\add_ln700_10_reg_3558[3]_i_23_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_10_reg_3558[7]_i_15 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_44_n_7 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_10_reg_3558[7]_i_15_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_10_reg_3558[7]_i_16 
       (.I0(\add_ln700_10_reg_3558_reg[11]_i_44_n_8 ),
        .I1(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .I2(Q[1]),
        .O(\add_ln700_10_reg_3558[7]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_10_reg_3558[7]_i_17 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_10_reg_3558_reg[3]_i_14_n_5 ),
        .O(\add_ln700_10_reg_3558[7]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_10_reg_3558[7]_i_18 
       (.I0(Q[2]),
        .I1(\add_ln700_10_reg_3558_reg[11]_i_44_n_7 ),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_44_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .O(\add_ln700_10_reg_3558[7]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_10_reg_3558[7]_i_19 
       (.I0(Q[1]),
        .I1(\add_ln700_10_reg_3558_reg[11]_i_44_n_8 ),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_44_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .O(\add_ln700_10_reg_3558[7]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_10_reg_3558[7]_i_20 
       (.I0(\add_ln700_10_reg_3558_reg[3]_i_14_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_10_reg_3558_reg[11]_i_44_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .O(\add_ln700_10_reg_3558[7]_i_20_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_10_reg_3558[7]_i_21 
       (.I0(\add_ln700_10_reg_3558_reg[7]_i_14_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_10_reg_3558_reg[3]_i_14_n_5 ),
        .O(\add_ln700_10_reg_3558[7]_i_21_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_10_reg_3558_reg[11]_i_17 
       (.CI(\add_ln700_10_reg_3558_reg[11]_i_18_n_1 ),
        .CO(\NLW_add_ln700_10_reg_3558_reg[11]_i_17_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_10_reg_3558_reg[11]_i_17_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_10_reg_3558[11]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_10_reg_3558_reg[11]_i_18 
       (.CI(\add_ln700_10_reg_3558_reg[7]_i_14_n_1 ),
        .CO({\add_ln700_10_reg_3558_reg[11]_i_18_n_1 ,\add_ln700_10_reg_3558_reg[11]_i_18_n_2 ,\add_ln700_10_reg_3558_reg[11]_i_18_n_3 ,\add_ln700_10_reg_3558_reg[11]_i_18_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_10_reg_3558[11]_i_23_n_1 ,\add_ln700_10_reg_3558[11]_i_24_n_1 ,\add_ln700_10_reg_3558[11]_i_25_n_1 ,\add_ln700_10_reg_3558[11]_i_26_n_1 }),
        .O(p[10:7]),
        .S({\add_ln700_10_reg_3558[11]_i_27_n_1 ,\add_ln700_10_reg_3558[11]_i_28_n_1 ,\add_ln700_10_reg_3558[11]_i_29_n_1 ,\add_ln700_10_reg_3558[11]_i_30_n_1 }));
  CARRY4 \add_ln700_10_reg_3558_reg[11]_i_43 
       (.CI(\add_ln700_10_reg_3558_reg[11]_i_44_n_1 ),
        .CO({\NLW_add_ln700_10_reg_3558_reg[11]_i_43_CO_UNCONNECTED [3],\add_ln700_10_reg_3558_reg[11]_i_43_n_2 ,\NLW_add_ln700_10_reg_3558_reg[11]_i_43_CO_UNCONNECTED [1],\add_ln700_10_reg_3558_reg[11]_i_43_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln700_10_reg_3558[11]_i_49_n_1 ,\add_ln700_10_reg_3558[11]_i_50_n_1 }),
        .O({\NLW_add_ln700_10_reg_3558_reg[11]_i_43_O_UNCONNECTED [3:2],\add_ln700_10_reg_3558_reg[11]_i_43_n_7 ,\add_ln700_10_reg_3558_reg[11]_i_43_n_8 }),
        .S({1'b0,1'b1,\add_ln700_10_reg_3558[11]_i_51_n_1 ,\add_ln700_10_reg_3558[11]_i_52_n_1 }));
  CARRY4 \add_ln700_10_reg_3558_reg[11]_i_44 
       (.CI(\add_ln700_10_reg_3558_reg[3]_i_14_n_1 ),
        .CO({\add_ln700_10_reg_3558_reg[11]_i_44_n_1 ,\add_ln700_10_reg_3558_reg[11]_i_44_n_2 ,\add_ln700_10_reg_3558_reg[11]_i_44_n_3 ,\add_ln700_10_reg_3558_reg[11]_i_44_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_10_reg_3558[11]_i_53_n_1 ,\add_ln700_10_reg_3558[11]_i_54_n_1 ,\add_ln700_10_reg_3558[11]_i_55_n_1 ,\add_ln700_10_reg_3558[11]_i_56_n_1 }),
        .O({\add_ln700_10_reg_3558_reg[11]_i_44_n_5 ,\add_ln700_10_reg_3558_reg[11]_i_44_n_6 ,\add_ln700_10_reg_3558_reg[11]_i_44_n_7 ,\add_ln700_10_reg_3558_reg[11]_i_44_n_8 }),
        .S({\add_ln700_10_reg_3558[11]_i_57_n_1 ,\add_ln700_10_reg_3558[11]_i_58_n_1 ,\add_ln700_10_reg_3558[11]_i_59_n_1 ,\add_ln700_10_reg_3558[11]_i_60_n_1 }));
  CARRY4 \add_ln700_10_reg_3558_reg[3]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_10_reg_3558_reg[3]_i_14_n_1 ,\add_ln700_10_reg_3558_reg[3]_i_14_n_2 ,\add_ln700_10_reg_3558_reg[3]_i_14_n_3 ,\add_ln700_10_reg_3558_reg[3]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_10_reg_3558[3]_i_16_n_1 ,\add_ln700_10_reg_3558[3]_i_17_n_1 ,\add_ln700_10_reg_3558[3]_i_18_n_1 ,1'b0}),
        .O({\add_ln700_10_reg_3558_reg[3]_i_14_n_5 ,p[2:0]}),
        .S({\add_ln700_10_reg_3558[3]_i_19_n_1 ,\add_ln700_10_reg_3558[3]_i_20_n_1 ,\add_ln700_10_reg_3558[3]_i_21_n_1 ,\add_ln700_10_reg_3558[3]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_10_reg_3558_reg[7]_i_14 
       (.CI(1'b0),
        .CO({\add_ln700_10_reg_3558_reg[7]_i_14_n_1 ,\add_ln700_10_reg_3558_reg[7]_i_14_n_2 ,\add_ln700_10_reg_3558_reg[7]_i_14_n_3 ,\add_ln700_10_reg_3558_reg[7]_i_14_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_10_reg_3558[7]_i_15_n_1 ,\add_ln700_10_reg_3558[7]_i_16_n_1 ,\add_ln700_10_reg_3558[7]_i_17_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_10_reg_3558[7]_i_18_n_1 ,\add_ln700_10_reg_3558[7]_i_19_n_1 ,\add_ln700_10_reg_3558[7]_i_20_n_1 ,\add_ln700_10_reg_3558[7]_i_21_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_20
   (p,
    Q,
    \mul_ln1352_9_reg_3553_reg[11] );
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\mul_ln1352_9_reg_3553_reg[11] ;

  wire [7:0]Q;
  wire \mul_ln1352_9_reg_3553[10]_i_11_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_12_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_13_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_14_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_15_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_16_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_17_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_18_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_19_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_20_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_21_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_22_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_2_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_3_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_4_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_5_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_6_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_7_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_8_n_1 ;
  wire \mul_ln1352_9_reg_3553[10]_i_9_n_1 ;
  wire \mul_ln1352_9_reg_3553[11]_i_2_n_1 ;
  wire \mul_ln1352_9_reg_3553[11]_i_4_n_1 ;
  wire \mul_ln1352_9_reg_3553[11]_i_5_n_1 ;
  wire \mul_ln1352_9_reg_3553[11]_i_6_n_1 ;
  wire \mul_ln1352_9_reg_3553[11]_i_7_n_1 ;
  wire \mul_ln1352_9_reg_3553[2]_i_2_n_1 ;
  wire \mul_ln1352_9_reg_3553[2]_i_3_n_1 ;
  wire \mul_ln1352_9_reg_3553[2]_i_4_n_1 ;
  wire \mul_ln1352_9_reg_3553[2]_i_5_n_1 ;
  wire \mul_ln1352_9_reg_3553[2]_i_6_n_1 ;
  wire \mul_ln1352_9_reg_3553[2]_i_7_n_1 ;
  wire \mul_ln1352_9_reg_3553[2]_i_8_n_1 ;
  wire \mul_ln1352_9_reg_3553[2]_i_9_n_1 ;
  wire \mul_ln1352_9_reg_3553[6]_i_2_n_1 ;
  wire \mul_ln1352_9_reg_3553[6]_i_3_n_1 ;
  wire \mul_ln1352_9_reg_3553[6]_i_4_n_1 ;
  wire \mul_ln1352_9_reg_3553[6]_i_5_n_1 ;
  wire \mul_ln1352_9_reg_3553[6]_i_6_n_1 ;
  wire \mul_ln1352_9_reg_3553[6]_i_7_n_1 ;
  wire \mul_ln1352_9_reg_3553[6]_i_8_n_1 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_10_n_1 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_10_n_2 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_10_n_3 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_10_n_4 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_10_n_5 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_10_n_6 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_10_n_7 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_10_n_8 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_1_n_1 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_1_n_2 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_1_n_3 ;
  wire \mul_ln1352_9_reg_3553_reg[10]_i_1_n_4 ;
  wire [3:0]\mul_ln1352_9_reg_3553_reg[11] ;
  wire \mul_ln1352_9_reg_3553_reg[11]_i_3_n_2 ;
  wire \mul_ln1352_9_reg_3553_reg[11]_i_3_n_4 ;
  wire \mul_ln1352_9_reg_3553_reg[11]_i_3_n_7 ;
  wire \mul_ln1352_9_reg_3553_reg[11]_i_3_n_8 ;
  wire \mul_ln1352_9_reg_3553_reg[2]_i_1_n_1 ;
  wire \mul_ln1352_9_reg_3553_reg[2]_i_1_n_2 ;
  wire \mul_ln1352_9_reg_3553_reg[2]_i_1_n_3 ;
  wire \mul_ln1352_9_reg_3553_reg[2]_i_1_n_4 ;
  wire \mul_ln1352_9_reg_3553_reg[2]_i_1_n_5 ;
  wire \mul_ln1352_9_reg_3553_reg[6]_i_1_n_1 ;
  wire \mul_ln1352_9_reg_3553_reg[6]_i_1_n_2 ;
  wire \mul_ln1352_9_reg_3553_reg[6]_i_1_n_3 ;
  wire \mul_ln1352_9_reg_3553_reg[6]_i_1_n_4 ;
  wire [11:0]p;
  wire [3:0]\NLW_mul_ln1352_9_reg_3553_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_9_reg_3553_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_9_reg_3553[10]_i_11 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I1(Q[4]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I3(Q[5]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .I5(Q[6]),
        .O(\mul_ln1352_9_reg_3553[10]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_9_reg_3553[10]_i_12 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I1(Q[3]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I3(Q[4]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .I5(Q[5]),
        .O(\mul_ln1352_9_reg_3553[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_9_reg_3553[10]_i_13 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I1(Q[2]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I3(Q[3]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .I5(Q[4]),
        .O(\mul_ln1352_9_reg_3553[10]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \mul_ln1352_9_reg_3553[10]_i_14 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I1(Q[1]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I3(Q[2]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .I5(Q[3]),
        .O(\mul_ln1352_9_reg_3553[10]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \mul_ln1352_9_reg_3553[10]_i_15 
       (.I0(\mul_ln1352_9_reg_3553[10]_i_11_n_1 ),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I2(Q[6]),
        .I3(\mul_ln1352_9_reg_3553[10]_i_19_n_1 ),
        .I4(Q[7]),
        .I5(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .O(\mul_ln1352_9_reg_3553[10]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_9_reg_3553[10]_i_16 
       (.I0(\mul_ln1352_9_reg_3553[10]_i_12_n_1 ),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I2(Q[5]),
        .I3(\mul_ln1352_9_reg_3553[10]_i_20_n_1 ),
        .I4(Q[6]),
        .I5(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .O(\mul_ln1352_9_reg_3553[10]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_9_reg_3553[10]_i_17 
       (.I0(\mul_ln1352_9_reg_3553[10]_i_13_n_1 ),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I2(Q[4]),
        .I3(\mul_ln1352_9_reg_3553[10]_i_21_n_1 ),
        .I4(Q[5]),
        .I5(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .O(\mul_ln1352_9_reg_3553[10]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \mul_ln1352_9_reg_3553[10]_i_18 
       (.I0(\mul_ln1352_9_reg_3553[10]_i_14_n_1 ),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I2(Q[3]),
        .I3(\mul_ln1352_9_reg_3553[10]_i_22_n_1 ),
        .I4(Q[4]),
        .I5(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .O(\mul_ln1352_9_reg_3553[10]_i_18_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_9_reg_3553[10]_i_19 
       (.I0(Q[5]),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .O(\mul_ln1352_9_reg_3553[10]_i_19_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_9_reg_3553[10]_i_2 
       (.I0(\mul_ln1352_9_reg_3553_reg[11]_i_3_n_7 ),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .I2(Q[6]),
        .O(\mul_ln1352_9_reg_3553[10]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_9_reg_3553[10]_i_20 
       (.I0(Q[4]),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .O(\mul_ln1352_9_reg_3553[10]_i_20_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_9_reg_3553[10]_i_21 
       (.I0(Q[3]),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .O(\mul_ln1352_9_reg_3553[10]_i_21_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_9_reg_3553[10]_i_22 
       (.I0(Q[2]),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .O(\mul_ln1352_9_reg_3553[10]_i_22_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_9_reg_3553[10]_i_3 
       (.I0(\mul_ln1352_9_reg_3553_reg[11]_i_3_n_8 ),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .I2(Q[5]),
        .O(\mul_ln1352_9_reg_3553[10]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_9_reg_3553[10]_i_4 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .I1(Q[4]),
        .I2(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_5 ),
        .O(\mul_ln1352_9_reg_3553[10]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln1352_9_reg_3553[10]_i_5 
       (.I0(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .O(\mul_ln1352_9_reg_3553[10]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \mul_ln1352_9_reg_3553[10]_i_6 
       (.I0(Q[6]),
        .I1(\mul_ln1352_9_reg_3553_reg[11]_i_3_n_7 ),
        .I2(\mul_ln1352_9_reg_3553_reg[11]_i_3_n_2 ),
        .I3(Q[7]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .O(\mul_ln1352_9_reg_3553[10]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_9_reg_3553[10]_i_7 
       (.I0(Q[5]),
        .I1(\mul_ln1352_9_reg_3553_reg[11]_i_3_n_8 ),
        .I2(\mul_ln1352_9_reg_3553_reg[11]_i_3_n_7 ),
        .I3(Q[6]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .O(\mul_ln1352_9_reg_3553[10]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_9_reg_3553[10]_i_8 
       (.I0(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(\mul_ln1352_9_reg_3553_reg[11]_i_3_n_8 ),
        .I3(Q[5]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .O(\mul_ln1352_9_reg_3553[10]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \mul_ln1352_9_reg_3553[10]_i_9 
       (.I0(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .I4(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_6 ),
        .O(\mul_ln1352_9_reg_3553[10]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mul_ln1352_9_reg_3553[11]_i_2 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .I1(Q[7]),
        .I2(\mul_ln1352_9_reg_3553_reg[11]_i_3_n_2 ),
        .O(\mul_ln1352_9_reg_3553[11]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \mul_ln1352_9_reg_3553[11]_i_4 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I1(Q[7]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I3(Q[6]),
        .O(\mul_ln1352_9_reg_3553[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \mul_ln1352_9_reg_3553[11]_i_5 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I1(Q[5]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I3(Q[6]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .I5(Q[7]),
        .O(\mul_ln1352_9_reg_3553[11]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \mul_ln1352_9_reg_3553[11]_i_6 
       (.I0(Q[6]),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I3(Q[7]),
        .O(\mul_ln1352_9_reg_3553[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \mul_ln1352_9_reg_3553[11]_i_7 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I4(Q[7]),
        .I5(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .O(\mul_ln1352_9_reg_3553[11]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_9_reg_3553[2]_i_2 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I1(Q[2]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .O(\mul_ln1352_9_reg_3553[2]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_9_reg_3553[2]_i_3 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I1(Q[1]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I3(Q[0]),
        .O(\mul_ln1352_9_reg_3553[2]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_9_reg_3553[2]_i_4 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .I1(Q[1]),
        .O(\mul_ln1352_9_reg_3553[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \mul_ln1352_9_reg_3553[2]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_9_reg_3553[2]_i_9_n_1 ),
        .I2(Q[1]),
        .I3(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I4(Q[0]),
        .I5(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .O(\mul_ln1352_9_reg_3553[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \mul_ln1352_9_reg_3553[2]_i_6 
       (.I0(Q[0]),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [2]),
        .I2(Q[1]),
        .I3(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .I5(Q[2]),
        .O(\mul_ln1352_9_reg_3553[2]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln1352_9_reg_3553[2]_i_7 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .I1(Q[1]),
        .I2(\mul_ln1352_9_reg_3553_reg[11] [1]),
        .I3(Q[0]),
        .O(\mul_ln1352_9_reg_3553[2]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln1352_9_reg_3553[2]_i_8 
       (.I0(Q[0]),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .O(\mul_ln1352_9_reg_3553[2]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mul_ln1352_9_reg_3553[2]_i_9 
       (.I0(Q[3]),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [0]),
        .O(\mul_ln1352_9_reg_3553[2]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_9_reg_3553[6]_i_2 
       (.I0(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_7 ),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .I2(Q[2]),
        .O(\mul_ln1352_9_reg_3553[6]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mul_ln1352_9_reg_3553[6]_i_3 
       (.I0(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_8 ),
        .I1(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .I2(Q[1]),
        .O(\mul_ln1352_9_reg_3553[6]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mul_ln1352_9_reg_3553[6]_i_4 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_9_reg_3553_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_9_reg_3553[6]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_9_reg_3553[6]_i_5 
       (.I0(Q[2]),
        .I1(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_7 ),
        .I2(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_6 ),
        .I3(Q[3]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .O(\mul_ln1352_9_reg_3553[6]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \mul_ln1352_9_reg_3553[6]_i_6 
       (.I0(Q[1]),
        .I1(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_8 ),
        .I2(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_7 ),
        .I3(Q[2]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .O(\mul_ln1352_9_reg_3553[6]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \mul_ln1352_9_reg_3553[6]_i_7 
       (.I0(\mul_ln1352_9_reg_3553_reg[2]_i_1_n_5 ),
        .I1(Q[0]),
        .I2(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_8 ),
        .I3(Q[1]),
        .I4(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .O(\mul_ln1352_9_reg_3553[6]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1352_9_reg_3553[6]_i_8 
       (.I0(\mul_ln1352_9_reg_3553_reg[11] [3]),
        .I1(Q[0]),
        .I2(\mul_ln1352_9_reg_3553_reg[2]_i_1_n_5 ),
        .O(\mul_ln1352_9_reg_3553[6]_i_8_n_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_9_reg_3553_reg[10]_i_1 
       (.CI(\mul_ln1352_9_reg_3553_reg[6]_i_1_n_1 ),
        .CO({\mul_ln1352_9_reg_3553_reg[10]_i_1_n_1 ,\mul_ln1352_9_reg_3553_reg[10]_i_1_n_2 ,\mul_ln1352_9_reg_3553_reg[10]_i_1_n_3 ,\mul_ln1352_9_reg_3553_reg[10]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_9_reg_3553[10]_i_2_n_1 ,\mul_ln1352_9_reg_3553[10]_i_3_n_1 ,\mul_ln1352_9_reg_3553[10]_i_4_n_1 ,\mul_ln1352_9_reg_3553[10]_i_5_n_1 }),
        .O(p[10:7]),
        .S({\mul_ln1352_9_reg_3553[10]_i_6_n_1 ,\mul_ln1352_9_reg_3553[10]_i_7_n_1 ,\mul_ln1352_9_reg_3553[10]_i_8_n_1 ,\mul_ln1352_9_reg_3553[10]_i_9_n_1 }));
  CARRY4 \mul_ln1352_9_reg_3553_reg[10]_i_10 
       (.CI(\mul_ln1352_9_reg_3553_reg[2]_i_1_n_1 ),
        .CO({\mul_ln1352_9_reg_3553_reg[10]_i_10_n_1 ,\mul_ln1352_9_reg_3553_reg[10]_i_10_n_2 ,\mul_ln1352_9_reg_3553_reg[10]_i_10_n_3 ,\mul_ln1352_9_reg_3553_reg[10]_i_10_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_9_reg_3553[10]_i_11_n_1 ,\mul_ln1352_9_reg_3553[10]_i_12_n_1 ,\mul_ln1352_9_reg_3553[10]_i_13_n_1 ,\mul_ln1352_9_reg_3553[10]_i_14_n_1 }),
        .O({\mul_ln1352_9_reg_3553_reg[10]_i_10_n_5 ,\mul_ln1352_9_reg_3553_reg[10]_i_10_n_6 ,\mul_ln1352_9_reg_3553_reg[10]_i_10_n_7 ,\mul_ln1352_9_reg_3553_reg[10]_i_10_n_8 }),
        .S({\mul_ln1352_9_reg_3553[10]_i_15_n_1 ,\mul_ln1352_9_reg_3553[10]_i_16_n_1 ,\mul_ln1352_9_reg_3553[10]_i_17_n_1 ,\mul_ln1352_9_reg_3553[10]_i_18_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_9_reg_3553_reg[11]_i_1 
       (.CI(\mul_ln1352_9_reg_3553_reg[10]_i_1_n_1 ),
        .CO(\NLW_mul_ln1352_9_reg_3553_reg[11]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mul_ln1352_9_reg_3553_reg[11]_i_1_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\mul_ln1352_9_reg_3553[11]_i_2_n_1 }));
  CARRY4 \mul_ln1352_9_reg_3553_reg[11]_i_3 
       (.CI(\mul_ln1352_9_reg_3553_reg[10]_i_10_n_1 ),
        .CO({\NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_CO_UNCONNECTED [3],\mul_ln1352_9_reg_3553_reg[11]_i_3_n_2 ,\NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_CO_UNCONNECTED [1],\mul_ln1352_9_reg_3553_reg[11]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln1352_9_reg_3553[11]_i_4_n_1 ,\mul_ln1352_9_reg_3553[11]_i_5_n_1 }),
        .O({\NLW_mul_ln1352_9_reg_3553_reg[11]_i_3_O_UNCONNECTED [3:2],\mul_ln1352_9_reg_3553_reg[11]_i_3_n_7 ,\mul_ln1352_9_reg_3553_reg[11]_i_3_n_8 }),
        .S({1'b0,1'b1,\mul_ln1352_9_reg_3553[11]_i_6_n_1 ,\mul_ln1352_9_reg_3553[11]_i_7_n_1 }));
  CARRY4 \mul_ln1352_9_reg_3553_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_9_reg_3553_reg[2]_i_1_n_1 ,\mul_ln1352_9_reg_3553_reg[2]_i_1_n_2 ,\mul_ln1352_9_reg_3553_reg[2]_i_1_n_3 ,\mul_ln1352_9_reg_3553_reg[2]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_9_reg_3553[2]_i_2_n_1 ,\mul_ln1352_9_reg_3553[2]_i_3_n_1 ,\mul_ln1352_9_reg_3553[2]_i_4_n_1 ,1'b0}),
        .O({\mul_ln1352_9_reg_3553_reg[2]_i_1_n_5 ,p[2:0]}),
        .S({\mul_ln1352_9_reg_3553[2]_i_5_n_1 ,\mul_ln1352_9_reg_3553[2]_i_6_n_1 ,\mul_ln1352_9_reg_3553[2]_i_7_n_1 ,\mul_ln1352_9_reg_3553[2]_i_8_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1352_9_reg_3553_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1352_9_reg_3553_reg[6]_i_1_n_1 ,\mul_ln1352_9_reg_3553_reg[6]_i_1_n_2 ,\mul_ln1352_9_reg_3553_reg[6]_i_1_n_3 ,\mul_ln1352_9_reg_3553_reg[6]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln1352_9_reg_3553[6]_i_2_n_1 ,\mul_ln1352_9_reg_3553[6]_i_3_n_1 ,\mul_ln1352_9_reg_3553[6]_i_4_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\mul_ln1352_9_reg_3553[6]_i_5_n_1 ,\mul_ln1352_9_reg_3553[6]_i_6_n_1 ,\mul_ln1352_9_reg_3553[6]_i_7_n_1 ,\mul_ln1352_9_reg_3553[6]_i_8_n_1 }));
endmodule

(* ORIG_REF_NAME = "StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_6jw_Mul_LUT_0_21
   (S,
    p,
    Q,
    \add_ln700_7_reg_3548_reg[7]_i_2_0 ,
    \add_ln700_7_reg_3548_reg[11] );
  output [0:0]S;
  output [11:0]p;
  input [7:0]Q;
  input [3:0]\add_ln700_7_reg_3548_reg[7]_i_2_0 ;
  input [0:0]\add_ln700_7_reg_3548_reg[11] ;

  wire [7:0]Q;
  wire [0:0]S;
  wire \add_ln700_7_reg_3548[11]_i_10_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_11_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_12_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_13_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_14_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_15_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_16_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_19_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_31_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_32_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_33_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_34_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_35_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_36_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_37_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_38_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_39_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_40_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_41_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_42_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_45_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_46_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_47_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_48_n_1 ;
  wire \add_ln700_7_reg_3548[11]_i_9_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_10_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_11_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_12_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_13_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_15_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_7_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_8_n_1 ;
  wire \add_ln700_7_reg_3548[3]_i_9_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_10_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_11_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_12_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_13_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_7_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_8_n_1 ;
  wire \add_ln700_7_reg_3548[7]_i_9_n_1 ;
  wire [0:0]\add_ln700_7_reg_3548_reg[11] ;
  wire \add_ln700_7_reg_3548_reg[11]_i_20_n_2 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_20_n_4 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_20_n_7 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_20_n_8 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_21_n_1 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_21_n_2 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_21_n_3 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_21_n_4 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_21_n_5 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_21_n_6 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_21_n_7 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_21_n_8 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_3_n_1 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_3_n_2 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_3_n_3 ;
  wire \add_ln700_7_reg_3548_reg[11]_i_3_n_4 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_2_n_1 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_2_n_2 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_2_n_3 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_2_n_4 ;
  wire \add_ln700_7_reg_3548_reg[3]_i_2_n_5 ;
  wire [3:0]\add_ln700_7_reg_3548_reg[7]_i_2_0 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_2_n_1 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_2_n_2 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_2_n_3 ;
  wire \add_ln700_7_reg_3548_reg[7]_i_2_n_4 ;
  wire [11:0]p;
  wire [3:1]\NLW_add_ln700_7_reg_3548_reg[11]_i_20_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln700_7_reg_3548_reg[11]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln700_7_reg_3548_reg[11]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln700_7_reg_3548_reg[11]_i_8_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_7_reg_3548[11]_i_10 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_20_n_8 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .I2(Q[5]),
        .O(\add_ln700_7_reg_3548[11]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_7_reg_3548[11]_i_11 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .I1(Q[4]),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_21_n_5 ),
        .O(\add_ln700_7_reg_3548[11]_i_11_n_1 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln700_7_reg_3548[11]_i_12 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .O(\add_ln700_7_reg_3548[11]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h4BB43C3C)) 
    \add_ln700_7_reg_3548[11]_i_13 
       (.I0(Q[6]),
        .I1(\add_ln700_7_reg_3548_reg[11]_i_20_n_7 ),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_20_n_2 ),
        .I3(Q[7]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .O(\add_ln700_7_reg_3548[11]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_7_reg_3548[11]_i_14 
       (.I0(Q[5]),
        .I1(\add_ln700_7_reg_3548_reg[11]_i_20_n_8 ),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_20_n_7 ),
        .I3(Q[6]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .O(\add_ln700_7_reg_3548[11]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_7_reg_3548[11]_i_15 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_20_n_8 ),
        .I3(Q[5]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .O(\add_ln700_7_reg_3548[11]_i_15_n_1 ));
  LUT5 #(
    .INIT(32'h695566AA)) 
    \add_ln700_7_reg_3548[11]_i_16 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_21_n_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .I4(\add_ln700_7_reg_3548_reg[11]_i_21_n_6 ),
        .O(\add_ln700_7_reg_3548[11]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln700_7_reg_3548[11]_i_19 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .I1(Q[7]),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_20_n_2 ),
        .O(\add_ln700_7_reg_3548[11]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \add_ln700_7_reg_3548[11]_i_31 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I1(Q[7]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I3(Q[6]),
        .O(\add_ln700_7_reg_3548[11]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    \add_ln700_7_reg_3548[11]_i_32 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I1(Q[5]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I3(Q[6]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .I5(Q[7]),
        .O(\add_ln700_7_reg_3548[11]_i_32_n_1 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \add_ln700_7_reg_3548[11]_i_33 
       (.I0(Q[6]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I3(Q[7]),
        .O(\add_ln700_7_reg_3548[11]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    \add_ln700_7_reg_3548[11]_i_34 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I4(Q[7]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .O(\add_ln700_7_reg_3548[11]_i_34_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_7_reg_3548[11]_i_35 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I1(Q[4]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I3(Q[5]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .I5(Q[6]),
        .O(\add_ln700_7_reg_3548[11]_i_35_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_7_reg_3548[11]_i_36 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I1(Q[3]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I3(Q[4]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .I5(Q[5]),
        .O(\add_ln700_7_reg_3548[11]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_7_reg_3548[11]_i_37 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I1(Q[2]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I3(Q[3]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .I5(Q[4]),
        .O(\add_ln700_7_reg_3548[11]_i_37_n_1 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \add_ln700_7_reg_3548[11]_i_38 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I1(Q[1]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I3(Q[2]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .I5(Q[3]),
        .O(\add_ln700_7_reg_3548[11]_i_38_n_1 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln700_7_reg_3548[11]_i_39 
       (.I0(\add_ln700_7_reg_3548[11]_i_35_n_1 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I2(Q[6]),
        .I3(\add_ln700_7_reg_3548[11]_i_45_n_1 ),
        .I4(Q[7]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .O(\add_ln700_7_reg_3548[11]_i_39_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln700_7_reg_3548[11]_i_4 
       (.I0(p[11]),
        .I1(\add_ln700_7_reg_3548_reg[11] ),
        .O(S));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_7_reg_3548[11]_i_40 
       (.I0(\add_ln700_7_reg_3548[11]_i_36_n_1 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I2(Q[5]),
        .I3(\add_ln700_7_reg_3548[11]_i_46_n_1 ),
        .I4(Q[6]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .O(\add_ln700_7_reg_3548[11]_i_40_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_7_reg_3548[11]_i_41 
       (.I0(\add_ln700_7_reg_3548[11]_i_37_n_1 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I2(Q[4]),
        .I3(\add_ln700_7_reg_3548[11]_i_47_n_1 ),
        .I4(Q[5]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .O(\add_ln700_7_reg_3548[11]_i_41_n_1 ));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \add_ln700_7_reg_3548[11]_i_42 
       (.I0(\add_ln700_7_reg_3548[11]_i_38_n_1 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I2(Q[3]),
        .I3(\add_ln700_7_reg_3548[11]_i_48_n_1 ),
        .I4(Q[4]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .O(\add_ln700_7_reg_3548[11]_i_42_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[11]_i_45 
       (.I0(Q[5]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .O(\add_ln700_7_reg_3548[11]_i_45_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[11]_i_46 
       (.I0(Q[4]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .O(\add_ln700_7_reg_3548[11]_i_46_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[11]_i_47 
       (.I0(Q[3]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .O(\add_ln700_7_reg_3548[11]_i_47_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[11]_i_48 
       (.I0(Q[2]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .O(\add_ln700_7_reg_3548[11]_i_48_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_7_reg_3548[11]_i_9 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_20_n_7 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .I2(Q[6]),
        .O(\add_ln700_7_reg_3548[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \add_ln700_7_reg_3548[3]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_7_reg_3548[3]_i_15_n_1 ),
        .I2(Q[1]),
        .I3(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I4(Q[0]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .O(\add_ln700_7_reg_3548[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_7_reg_3548[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I2(Q[1]),
        .I3(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .I5(Q[2]),
        .O(\add_ln700_7_reg_3548[3]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_7_reg_3548[3]_i_12 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .I1(Q[1]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I3(Q[0]),
        .O(\add_ln700_7_reg_3548[3]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_7_reg_3548[3]_i_13 
       (.I0(Q[0]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .O(\add_ln700_7_reg_3548[3]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln700_7_reg_3548[3]_i_15 
       (.I0(Q[3]),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .O(\add_ln700_7_reg_3548[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \add_ln700_7_reg_3548[3]_i_7 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I1(Q[2]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .O(\add_ln700_7_reg_3548[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \add_ln700_7_reg_3548[3]_i_8 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [1]),
        .I1(Q[1]),
        .I2(\add_ln700_7_reg_3548_reg[7]_i_2_0 [2]),
        .I3(Q[0]),
        .O(\add_ln700_7_reg_3548[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln700_7_reg_3548[3]_i_9 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [0]),
        .I1(Q[1]),
        .O(\add_ln700_7_reg_3548[3]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_7_reg_3548[7]_i_10 
       (.I0(Q[2]),
        .I1(\add_ln700_7_reg_3548_reg[11]_i_21_n_7 ),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_21_n_6 ),
        .I3(Q[3]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .O(\add_ln700_7_reg_3548[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hB44BC3C3)) 
    \add_ln700_7_reg_3548[7]_i_11 
       (.I0(Q[1]),
        .I1(\add_ln700_7_reg_3548_reg[11]_i_21_n_8 ),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_21_n_7 ),
        .I3(Q[2]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .O(\add_ln700_7_reg_3548[7]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'h4BB4F0F0)) 
    \add_ln700_7_reg_3548[7]_i_12 
       (.I0(\add_ln700_7_reg_3548_reg[3]_i_2_n_5 ),
        .I1(Q[0]),
        .I2(\add_ln700_7_reg_3548_reg[11]_i_21_n_8 ),
        .I3(Q[1]),
        .I4(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .O(\add_ln700_7_reg_3548[7]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln700_7_reg_3548[7]_i_13 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_7_reg_3548_reg[3]_i_2_n_5 ),
        .O(\add_ln700_7_reg_3548[7]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_7_reg_3548[7]_i_7 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_21_n_7 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .I2(Q[2]),
        .O(\add_ln700_7_reg_3548[7]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln700_7_reg_3548[7]_i_8 
       (.I0(\add_ln700_7_reg_3548_reg[11]_i_21_n_8 ),
        .I1(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .I2(Q[1]),
        .O(\add_ln700_7_reg_3548[7]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln700_7_reg_3548[7]_i_9 
       (.I0(\add_ln700_7_reg_3548_reg[7]_i_2_0 [3]),
        .I1(Q[0]),
        .I2(\add_ln700_7_reg_3548_reg[3]_i_2_n_5 ),
        .O(\add_ln700_7_reg_3548[7]_i_9_n_1 ));
  CARRY4 \add_ln700_7_reg_3548_reg[11]_i_20 
       (.CI(\add_ln700_7_reg_3548_reg[11]_i_21_n_1 ),
        .CO({\NLW_add_ln700_7_reg_3548_reg[11]_i_20_CO_UNCONNECTED [3],\add_ln700_7_reg_3548_reg[11]_i_20_n_2 ,\NLW_add_ln700_7_reg_3548_reg[11]_i_20_CO_UNCONNECTED [1],\add_ln700_7_reg_3548_reg[11]_i_20_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln700_7_reg_3548[11]_i_31_n_1 ,\add_ln700_7_reg_3548[11]_i_32_n_1 }),
        .O({\NLW_add_ln700_7_reg_3548_reg[11]_i_20_O_UNCONNECTED [3:2],\add_ln700_7_reg_3548_reg[11]_i_20_n_7 ,\add_ln700_7_reg_3548_reg[11]_i_20_n_8 }),
        .S({1'b0,1'b1,\add_ln700_7_reg_3548[11]_i_33_n_1 ,\add_ln700_7_reg_3548[11]_i_34_n_1 }));
  CARRY4 \add_ln700_7_reg_3548_reg[11]_i_21 
       (.CI(\add_ln700_7_reg_3548_reg[3]_i_2_n_1 ),
        .CO({\add_ln700_7_reg_3548_reg[11]_i_21_n_1 ,\add_ln700_7_reg_3548_reg[11]_i_21_n_2 ,\add_ln700_7_reg_3548_reg[11]_i_21_n_3 ,\add_ln700_7_reg_3548_reg[11]_i_21_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_7_reg_3548[11]_i_35_n_1 ,\add_ln700_7_reg_3548[11]_i_36_n_1 ,\add_ln700_7_reg_3548[11]_i_37_n_1 ,\add_ln700_7_reg_3548[11]_i_38_n_1 }),
        .O({\add_ln700_7_reg_3548_reg[11]_i_21_n_5 ,\add_ln700_7_reg_3548_reg[11]_i_21_n_6 ,\add_ln700_7_reg_3548_reg[11]_i_21_n_7 ,\add_ln700_7_reg_3548_reg[11]_i_21_n_8 }),
        .S({\add_ln700_7_reg_3548[11]_i_39_n_1 ,\add_ln700_7_reg_3548[11]_i_40_n_1 ,\add_ln700_7_reg_3548[11]_i_41_n_1 ,\add_ln700_7_reg_3548[11]_i_42_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_7_reg_3548_reg[11]_i_3 
       (.CI(\add_ln700_7_reg_3548_reg[7]_i_2_n_1 ),
        .CO({\add_ln700_7_reg_3548_reg[11]_i_3_n_1 ,\add_ln700_7_reg_3548_reg[11]_i_3_n_2 ,\add_ln700_7_reg_3548_reg[11]_i_3_n_3 ,\add_ln700_7_reg_3548_reg[11]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_7_reg_3548[11]_i_9_n_1 ,\add_ln700_7_reg_3548[11]_i_10_n_1 ,\add_ln700_7_reg_3548[11]_i_11_n_1 ,\add_ln700_7_reg_3548[11]_i_12_n_1 }),
        .O(p[10:7]),
        .S({\add_ln700_7_reg_3548[11]_i_13_n_1 ,\add_ln700_7_reg_3548[11]_i_14_n_1 ,\add_ln700_7_reg_3548[11]_i_15_n_1 ,\add_ln700_7_reg_3548[11]_i_16_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_7_reg_3548_reg[11]_i_8 
       (.CI(\add_ln700_7_reg_3548_reg[11]_i_3_n_1 ),
        .CO(\NLW_add_ln700_7_reg_3548_reg[11]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln700_7_reg_3548_reg[11]_i_8_O_UNCONNECTED [3:1],p[11]}),
        .S({1'b0,1'b0,1'b0,\add_ln700_7_reg_3548[11]_i_19_n_1 }));
  CARRY4 \add_ln700_7_reg_3548_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_7_reg_3548_reg[3]_i_2_n_1 ,\add_ln700_7_reg_3548_reg[3]_i_2_n_2 ,\add_ln700_7_reg_3548_reg[3]_i_2_n_3 ,\add_ln700_7_reg_3548_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_7_reg_3548[3]_i_7_n_1 ,\add_ln700_7_reg_3548[3]_i_8_n_1 ,\add_ln700_7_reg_3548[3]_i_9_n_1 ,1'b0}),
        .O({\add_ln700_7_reg_3548_reg[3]_i_2_n_5 ,p[2:0]}),
        .S({\add_ln700_7_reg_3548[3]_i_10_n_1 ,\add_ln700_7_reg_3548[3]_i_11_n_1 ,\add_ln700_7_reg_3548[3]_i_12_n_1 ,\add_ln700_7_reg_3548[3]_i_13_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln700_7_reg_3548_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\add_ln700_7_reg_3548_reg[7]_i_2_n_1 ,\add_ln700_7_reg_3548_reg[7]_i_2_n_2 ,\add_ln700_7_reg_3548_reg[7]_i_2_n_3 ,\add_ln700_7_reg_3548_reg[7]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln700_7_reg_3548[7]_i_7_n_1 ,\add_ln700_7_reg_3548[7]_i_8_n_1 ,\add_ln700_7_reg_3548[7]_i_9_n_1 ,1'b0}),
        .O(p[6:3]),
        .S({\add_ln700_7_reg_3548[7]_i_10_n_1 ,\add_ln700_7_reg_3548[7]_i_11_n_1 ,\add_ln700_7_reg_3548[7]_i_12_n_1 ,\add_ln700_7_reg_3548[7]_i_13_n_1 }));
endmodule

(* ap_ST_fsm_state1 = "4'b0001" *) (* ap_ST_fsm_state2 = "4'b0010" *) (* ap_ST_fsm_state3 = "4'b0100" *) 
(* ap_ST_fsm_state4 = "4'b1000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_StreamingFCLayer_Batch_2
   (ap_clk,
    ap_rst_n,
    in0_V_V_TDATA,
    in0_V_V_TVALID,
    in0_V_V_TREADY,
    weights_V_V_TDATA,
    weights_V_V_TVALID,
    weights_V_V_TREADY,
    out_V_V_TDATA,
    out_V_V_TVALID,
    out_V_V_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [23:0]in0_V_V_TDATA;
  input in0_V_V_TVALID;
  output in0_V_V_TREADY;
  input [47:0]weights_V_V_TDATA;
  input weights_V_V_TVALID;
  output weights_V_V_TREADY;
  output [15:0]out_V_V_TDATA;
  output out_V_V_TVALID;
  input out_V_V_TREADY;

  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Matrix_Vector_Activa_fu_140_ap_start_reg;
  wire grp_Matrix_Vector_Activa_fu_140_n_10;
  wire grp_Matrix_Vector_Activa_fu_140_n_11;
  wire grp_Matrix_Vector_Activa_fu_140_n_12;
  wire grp_Matrix_Vector_Activa_fu_140_n_13;
  wire grp_Matrix_Vector_Activa_fu_140_n_14;
  wire grp_Matrix_Vector_Activa_fu_140_n_15;
  wire grp_Matrix_Vector_Activa_fu_140_n_16;
  wire grp_Matrix_Vector_Activa_fu_140_n_17;
  wire grp_Matrix_Vector_Activa_fu_140_n_18;
  wire grp_Matrix_Vector_Activa_fu_140_n_23;
  wire grp_Matrix_Vector_Activa_fu_140_n_3;
  wire grp_Matrix_Vector_Activa_fu_140_n_31;
  wire grp_Matrix_Vector_Activa_fu_140_n_35;
  wire grp_Matrix_Vector_Activa_fu_140_n_36;
  wire grp_Matrix_Vector_Activa_fu_140_n_37;
  wire grp_Matrix_Vector_Activa_fu_140_n_4;
  wire grp_Matrix_Vector_Activa_fu_140_n_5;
  wire grp_Matrix_Vector_Activa_fu_140_n_6;
  wire grp_Matrix_Vector_Activa_fu_140_n_7;
  wire grp_Matrix_Vector_Activa_fu_140_n_8;
  wire grp_Matrix_Vector_Activa_fu_140_n_9;
  wire [15:1]grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA;
  wire grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID;
  wire \ibuf_inst/p_0_in ;
  wire [23:0]in0_V_V_TDATA;
  wire [23:0]in0_V_V_TDATA_int;
  wire in0_V_V_TREADY;
  wire in0_V_V_TVALID;
  wire in0_V_V_TVALID_int;
  wire [15:0]out_V_V_TDATA;
  wire out_V_V_TREADY;
  wire out_V_V_TVALID;
  wire regslice_both_out_V_V_U_n_1;
  wire regslice_both_out_V_V_U_n_10;
  wire regslice_both_out_V_V_U_n_11;
  wire regslice_both_out_V_V_U_n_12;
  wire regslice_both_out_V_V_U_n_13;
  wire regslice_both_out_V_V_U_n_14;
  wire regslice_both_out_V_V_U_n_15;
  wire regslice_both_out_V_V_U_n_16;
  wire regslice_both_out_V_V_U_n_2;
  wire regslice_both_out_V_V_U_n_34;
  wire regslice_both_out_V_V_U_n_6;
  wire regslice_both_out_V_V_U_n_7;
  wire regslice_both_out_V_V_U_n_8;
  wire regslice_both_out_V_V_U_n_9;
  wire [47:0]weights_V_V_TDATA;
  wire [47:0]weights_V_V_TDATA_int;
  wire weights_V_V_TREADY;
  wire weights_V_V_TVALID;
  wire weights_V_V_TVALID_int;

  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFCLayer_Batch_2_Matrix_Vector_Activa grp_Matrix_Vector_Activa_fu_140
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_Matrix_Vector_Activa_fu_140_n_18),
        .\ap_CS_fsm_reg[1]_1 (grp_Matrix_Vector_Activa_fu_140_n_36),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(grp_Matrix_Vector_Activa_fu_140_n_37),
        .ap_rst_n(ap_rst_n),
        .\count_reg[1] (regslice_both_out_V_V_U_n_2),
        .\count_reg[1]_0 (regslice_both_out_V_V_U_n_1),
        .grp_Matrix_Vector_Activa_fu_140_ap_start_reg(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_0 ({grp_Matrix_Vector_Activa_fu_140_n_3,grp_Matrix_Vector_Activa_fu_140_n_4,grp_Matrix_Vector_Activa_fu_140_n_5,grp_Matrix_Vector_Activa_fu_140_n_6,grp_Matrix_Vector_Activa_fu_140_n_7,grp_Matrix_Vector_Activa_fu_140_n_8,grp_Matrix_Vector_Activa_fu_140_n_9,grp_Matrix_Vector_Activa_fu_140_n_10,grp_Matrix_Vector_Activa_fu_140_n_11,grp_Matrix_Vector_Activa_fu_140_n_12,grp_Matrix_Vector_Activa_fu_140_n_13,grp_Matrix_Vector_Activa_fu_140_n_14}),
        .\icmp_ln289_reg_3519_pp0_iter2_reg_reg[0]_1 ({grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID,grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA[15:13],grp_Matrix_Vector_Activa_fu_140_n_23,grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA[11:5],grp_Matrix_Vector_Activa_fu_140_n_31,grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA[3:1],grp_Matrix_Vector_Activa_fu_140_n_35}),
        .\odata_reg[0] (regslice_both_out_V_V_U_n_34),
        .\odata_reg[16] ({\ibuf_inst/p_0_in ,regslice_both_out_V_V_U_n_6,regslice_both_out_V_V_U_n_7,regslice_both_out_V_V_U_n_8,regslice_both_out_V_V_U_n_9,regslice_both_out_V_V_U_n_10,regslice_both_out_V_V_U_n_11,regslice_both_out_V_V_U_n_12,regslice_both_out_V_V_U_n_13,regslice_both_out_V_V_U_n_14,regslice_both_out_V_V_U_n_15,regslice_both_out_V_V_U_n_16}),
        .\odata_reg[24] (grp_Matrix_Vector_Activa_fu_140_n_15),
        .\odata_reg[48] (grp_Matrix_Vector_Activa_fu_140_n_17),
        .out_V_V_TREADY(out_V_V_TREADY),
        .out_V_V_TREADY_0(grp_Matrix_Vector_Activa_fu_140_n_16),
        .\q0_reg[2] ({in0_V_V_TVALID_int,in0_V_V_TDATA_int}),
        .\q0_reg[2]_0 ({weights_V_V_TVALID_int,weights_V_V_TDATA_int}));
  FDRE #(
    .INIT(1'b0)) 
    grp_Matrix_Vector_Activa_fu_140_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Matrix_Vector_Activa_fu_140_n_36),
        .Q(grp_Matrix_Vector_Activa_fu_140_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_in0_V_V_U
       (.D({in0_V_V_TVALID,in0_V_V_TDATA}),
        .Q({in0_V_V_TVALID_int,in0_V_V_TDATA_int}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_V_TREADY(in0_V_V_TREADY),
        .\odata_reg[0] (grp_Matrix_Vector_Activa_fu_140_n_17),
        .\odata_reg[0]_0 (ap_CS_fsm_state3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_out_V_V_U
       (.D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state4),
        .SR(ap_rst_n_inv),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\count_reg[0]_0 (regslice_both_out_V_V_U_n_2),
        .\count_reg[0]_1 (grp_Matrix_Vector_Activa_fu_140_n_15),
        .\count_reg[0]_2 (grp_Matrix_Vector_Activa_fu_140_n_37),
        .\count_reg[1]_0 (regslice_both_out_V_V_U_n_1),
        .\count_reg[1]_1 (grp_Matrix_Vector_Activa_fu_140_n_16),
        .\ireg_reg[16] ({\ibuf_inst/p_0_in ,regslice_both_out_V_V_U_n_6,regslice_both_out_V_V_U_n_7,regslice_both_out_V_V_U_n_8,regslice_both_out_V_V_U_n_9,regslice_both_out_V_V_U_n_10,regslice_both_out_V_V_U_n_11,regslice_both_out_V_V_U_n_12,regslice_both_out_V_V_U_n_13,regslice_both_out_V_V_U_n_14,regslice_both_out_V_V_U_n_15,regslice_both_out_V_V_U_n_16}),
        .\ireg_reg[16]_0 (regslice_both_out_V_V_U_n_34),
        .\ireg_reg[16]_1 ({grp_Matrix_Vector_Activa_fu_140_out_V_V_TVALID,grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA[15:13],grp_Matrix_Vector_Activa_fu_140_n_23,grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA[11:5],grp_Matrix_Vector_Activa_fu_140_n_31,grp_Matrix_Vector_Activa_fu_140_out_V_V_TDATA[3:1],grp_Matrix_Vector_Activa_fu_140_n_35}),
        .\odata_reg[16] ({out_V_V_TVALID,out_V_V_TDATA}),
        .\odata_reg[16]_0 ({grp_Matrix_Vector_Activa_fu_140_n_3,grp_Matrix_Vector_Activa_fu_140_n_4,grp_Matrix_Vector_Activa_fu_140_n_5,grp_Matrix_Vector_Activa_fu_140_n_6,grp_Matrix_Vector_Activa_fu_140_n_7,grp_Matrix_Vector_Activa_fu_140_n_8,grp_Matrix_Vector_Activa_fu_140_n_9,grp_Matrix_Vector_Activa_fu_140_n_10,grp_Matrix_Vector_Activa_fu_140_n_11,grp_Matrix_Vector_Activa_fu_140_n_12,grp_Matrix_Vector_Activa_fu_140_n_13,grp_Matrix_Vector_Activa_fu_140_n_14}),
        .out_V_V_TREADY(out_V_V_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0 regslice_both_weights_V_V_U
       (.D({weights_V_V_TVALID,weights_V_V_TDATA}),
        .Q({weights_V_V_TVALID_int,weights_V_V_TDATA_int}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[48] (grp_Matrix_Vector_Activa_fu_140_n_18),
        .\ireg_reg[48]_0 (ap_CS_fsm_state3),
        .weights_V_V_TREADY(weights_V_V_TREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf
   (D,
    Q,
    in0_V_V_TREADY,
    \ireg_reg[24]_0 ,
    ap_rst_n,
    SR,
    E,
    ap_clk);
  output [24:0]D;
  output [0:0]Q;
  output in0_V_V_TREADY;
  input [24:0]\ireg_reg[24]_0 ;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [24:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire in0_V_V_TREADY;
  wire [24:0]\ireg_reg[24]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire \ireg_reg_n_1_[10] ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[12] ;
  wire \ireg_reg_n_1_[13] ;
  wire \ireg_reg_n_1_[14] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[16] ;
  wire \ireg_reg_n_1_[17] ;
  wire \ireg_reg_n_1_[18] ;
  wire \ireg_reg_n_1_[19] ;
  wire \ireg_reg_n_1_[1] ;
  wire \ireg_reg_n_1_[20] ;
  wire \ireg_reg_n_1_[21] ;
  wire \ireg_reg_n_1_[22] ;
  wire \ireg_reg_n_1_[23] ;
  wire \ireg_reg_n_1_[2] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[4] ;
  wire \ireg_reg_n_1_[5] ;
  wire \ireg_reg_n_1_[6] ;
  wire \ireg_reg_n_1_[7] ;
  wire \ireg_reg_n_1_[8] ;
  wire \ireg_reg_n_1_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h08)) 
    in0_V_V_TREADY_INST_0
       (.I0(\ireg_reg[24]_0 [24]),
        .I1(ap_rst_n),
        .I2(Q),
        .O(in0_V_V_TREADY));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [0]),
        .Q(\ireg_reg_n_1_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [10]),
        .Q(\ireg_reg_n_1_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [12]),
        .Q(\ireg_reg_n_1_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [13]),
        .Q(\ireg_reg_n_1_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [14]),
        .Q(\ireg_reg_n_1_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [16]),
        .Q(\ireg_reg_n_1_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [17]),
        .Q(\ireg_reg_n_1_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [18]),
        .Q(\ireg_reg_n_1_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [19]),
        .Q(\ireg_reg_n_1_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [1]),
        .Q(\ireg_reg_n_1_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [20]),
        .Q(\ireg_reg_n_1_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [21]),
        .Q(\ireg_reg_n_1_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [22]),
        .Q(\ireg_reg_n_1_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [23]),
        .Q(\ireg_reg_n_1_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [24]),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [2]),
        .Q(\ireg_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [4]),
        .Q(\ireg_reg_n_1_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [5]),
        .Q(\ireg_reg_n_1_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [6]),
        .Q(\ireg_reg_n_1_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [8]),
        .Q(\ireg_reg_n_1_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[24]_0 [9]),
        .Q(\ireg_reg_n_1_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[0]_i_1__0 
       (.I0(\ireg_reg_n_1_[0] ),
        .I1(\ireg_reg[24]_0 [0]),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[10]_i_1 
       (.I0(\ireg_reg_n_1_[10] ),
        .I1(\ireg_reg[24]_0 [10]),
        .I2(Q),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[11]_i_1 
       (.I0(\ireg_reg_n_1_[11] ),
        .I1(\ireg_reg[24]_0 [11]),
        .I2(Q),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[12]_i_1__0 
       (.I0(\ireg_reg_n_1_[12] ),
        .I1(\ireg_reg[24]_0 [12]),
        .I2(Q),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[13]_i_1 
       (.I0(\ireg_reg_n_1_[13] ),
        .I1(\ireg_reg[24]_0 [13]),
        .I2(Q),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[14]_i_1 
       (.I0(\ireg_reg_n_1_[14] ),
        .I1(\ireg_reg[24]_0 [14]),
        .I2(Q),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[15]_i_1__0 
       (.I0(\ireg_reg_n_1_[15] ),
        .I1(\ireg_reg[24]_0 [15]),
        .I2(Q),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[16]_i_1 
       (.I0(\ireg_reg_n_1_[16] ),
        .I1(\ireg_reg[24]_0 [16]),
        .I2(Q),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[17]_i_1 
       (.I0(\ireg_reg_n_1_[17] ),
        .I1(\ireg_reg[24]_0 [17]),
        .I2(Q),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[18]_i_1 
       (.I0(\ireg_reg_n_1_[18] ),
        .I1(\ireg_reg[24]_0 [18]),
        .I2(Q),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[19]_i_1 
       (.I0(\ireg_reg_n_1_[19] ),
        .I1(\ireg_reg[24]_0 [19]),
        .I2(Q),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[1]_i_1 
       (.I0(\ireg_reg_n_1_[1] ),
        .I1(\ireg_reg[24]_0 [1]),
        .I2(Q),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[20]_i_1 
       (.I0(\ireg_reg_n_1_[20] ),
        .I1(\ireg_reg[24]_0 [20]),
        .I2(Q),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[21]_i_1 
       (.I0(\ireg_reg_n_1_[21] ),
        .I1(\ireg_reg[24]_0 [21]),
        .I2(Q),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[22]_i_1 
       (.I0(\ireg_reg_n_1_[22] ),
        .I1(\ireg_reg[24]_0 [22]),
        .I2(Q),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[23]_i_1 
       (.I0(\ireg_reg_n_1_[23] ),
        .I1(\ireg_reg[24]_0 [23]),
        .I2(Q),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[24]_i_2 
       (.I0(\ireg_reg[24]_0 [24]),
        .I1(Q),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[2]_i_1 
       (.I0(\ireg_reg_n_1_[2] ),
        .I1(\ireg_reg[24]_0 [2]),
        .I2(Q),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[3]_i_1 
       (.I0(\ireg_reg_n_1_[3] ),
        .I1(\ireg_reg[24]_0 [3]),
        .I2(Q),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[4]_i_1__0 
       (.I0(\ireg_reg_n_1_[4] ),
        .I1(\ireg_reg[24]_0 [4]),
        .I2(Q),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[5]_i_1 
       (.I0(\ireg_reg_n_1_[5] ),
        .I1(\ireg_reg[24]_0 [5]),
        .I2(Q),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[6]_i_1 
       (.I0(\ireg_reg_n_1_[6] ),
        .I1(\ireg_reg[24]_0 [6]),
        .I2(Q),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[7]_i_1 
       (.I0(\ireg_reg_n_1_[7] ),
        .I1(\ireg_reg[24]_0 [7]),
        .I2(Q),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[8]_i_1__0 
       (.I0(\ireg_reg_n_1_[8] ),
        .I1(\ireg_reg[24]_0 [8]),
        .I2(Q),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[9]_i_1 
       (.I0(\ireg_reg_n_1_[9] ),
        .I1(\ireg_reg[24]_0 [9]),
        .I2(Q),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0
   (D,
    Q,
    weights_V_V_TREADY,
    \ireg_reg[48]_0 ,
    ap_rst_n,
    SR,
    E,
    ap_clk);
  output [48:0]D;
  output [0:0]Q;
  output weights_V_V_TREADY;
  input [48:0]\ireg_reg[48]_0 ;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [48:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [48:0]\ireg_reg[48]_0 ;
  wire \ireg_reg_n_1_[0] ;
  wire \ireg_reg_n_1_[10] ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[12] ;
  wire \ireg_reg_n_1_[13] ;
  wire \ireg_reg_n_1_[14] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[16] ;
  wire \ireg_reg_n_1_[17] ;
  wire \ireg_reg_n_1_[18] ;
  wire \ireg_reg_n_1_[19] ;
  wire \ireg_reg_n_1_[1] ;
  wire \ireg_reg_n_1_[20] ;
  wire \ireg_reg_n_1_[21] ;
  wire \ireg_reg_n_1_[22] ;
  wire \ireg_reg_n_1_[23] ;
  wire \ireg_reg_n_1_[24] ;
  wire \ireg_reg_n_1_[25] ;
  wire \ireg_reg_n_1_[26] ;
  wire \ireg_reg_n_1_[27] ;
  wire \ireg_reg_n_1_[28] ;
  wire \ireg_reg_n_1_[29] ;
  wire \ireg_reg_n_1_[2] ;
  wire \ireg_reg_n_1_[30] ;
  wire \ireg_reg_n_1_[31] ;
  wire \ireg_reg_n_1_[32] ;
  wire \ireg_reg_n_1_[33] ;
  wire \ireg_reg_n_1_[34] ;
  wire \ireg_reg_n_1_[35] ;
  wire \ireg_reg_n_1_[36] ;
  wire \ireg_reg_n_1_[37] ;
  wire \ireg_reg_n_1_[38] ;
  wire \ireg_reg_n_1_[39] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[40] ;
  wire \ireg_reg_n_1_[41] ;
  wire \ireg_reg_n_1_[42] ;
  wire \ireg_reg_n_1_[43] ;
  wire \ireg_reg_n_1_[44] ;
  wire \ireg_reg_n_1_[45] ;
  wire \ireg_reg_n_1_[46] ;
  wire \ireg_reg_n_1_[47] ;
  wire \ireg_reg_n_1_[4] ;
  wire \ireg_reg_n_1_[5] ;
  wire \ireg_reg_n_1_[6] ;
  wire \ireg_reg_n_1_[7] ;
  wire \ireg_reg_n_1_[8] ;
  wire \ireg_reg_n_1_[9] ;
  wire weights_V_V_TREADY;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [0]),
        .Q(\ireg_reg_n_1_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [10]),
        .Q(\ireg_reg_n_1_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [12]),
        .Q(\ireg_reg_n_1_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [13]),
        .Q(\ireg_reg_n_1_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [14]),
        .Q(\ireg_reg_n_1_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [16]),
        .Q(\ireg_reg_n_1_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [17]),
        .Q(\ireg_reg_n_1_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [18]),
        .Q(\ireg_reg_n_1_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [19]),
        .Q(\ireg_reg_n_1_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [1]),
        .Q(\ireg_reg_n_1_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [20]),
        .Q(\ireg_reg_n_1_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [21]),
        .Q(\ireg_reg_n_1_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [22]),
        .Q(\ireg_reg_n_1_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [23]),
        .Q(\ireg_reg_n_1_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [24]),
        .Q(\ireg_reg_n_1_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [25]),
        .Q(\ireg_reg_n_1_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [26]),
        .Q(\ireg_reg_n_1_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [27]),
        .Q(\ireg_reg_n_1_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [28]),
        .Q(\ireg_reg_n_1_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [29]),
        .Q(\ireg_reg_n_1_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [2]),
        .Q(\ireg_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [30]),
        .Q(\ireg_reg_n_1_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [31]),
        .Q(\ireg_reg_n_1_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [32]),
        .Q(\ireg_reg_n_1_[32] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [33]),
        .Q(\ireg_reg_n_1_[33] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [34]),
        .Q(\ireg_reg_n_1_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [35]),
        .Q(\ireg_reg_n_1_[35] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [36]),
        .Q(\ireg_reg_n_1_[36] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [37]),
        .Q(\ireg_reg_n_1_[37] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [38]),
        .Q(\ireg_reg_n_1_[38] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [39]),
        .Q(\ireg_reg_n_1_[39] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [40]),
        .Q(\ireg_reg_n_1_[40] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [41]),
        .Q(\ireg_reg_n_1_[41] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [42]),
        .Q(\ireg_reg_n_1_[42] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [43]),
        .Q(\ireg_reg_n_1_[43] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [44]),
        .Q(\ireg_reg_n_1_[44] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [45]),
        .Q(\ireg_reg_n_1_[45] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [46]),
        .Q(\ireg_reg_n_1_[46] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [47]),
        .Q(\ireg_reg_n_1_[47] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [48]),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [4]),
        .Q(\ireg_reg_n_1_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [5]),
        .Q(\ireg_reg_n_1_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [6]),
        .Q(\ireg_reg_n_1_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [8]),
        .Q(\ireg_reg_n_1_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[48]_0 [9]),
        .Q(\ireg_reg_n_1_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[0]_i_1__1 
       (.I0(\ireg_reg_n_1_[0] ),
        .I1(\ireg_reg[48]_0 [0]),
        .I2(Q),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[10]_i_1__0 
       (.I0(\ireg_reg_n_1_[10] ),
        .I1(\ireg_reg[48]_0 [10]),
        .I2(Q),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[11]_i_1__0 
       (.I0(\ireg_reg_n_1_[11] ),
        .I1(\ireg_reg[48]_0 [11]),
        .I2(Q),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[12]_i_1__1 
       (.I0(\ireg_reg_n_1_[12] ),
        .I1(\ireg_reg[48]_0 [12]),
        .I2(Q),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[13]_i_1__0 
       (.I0(\ireg_reg_n_1_[13] ),
        .I1(\ireg_reg[48]_0 [13]),
        .I2(Q),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[14]_i_1__0 
       (.I0(\ireg_reg_n_1_[14] ),
        .I1(\ireg_reg[48]_0 [14]),
        .I2(Q),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[15]_i_1__1 
       (.I0(\ireg_reg_n_1_[15] ),
        .I1(\ireg_reg[48]_0 [15]),
        .I2(Q),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[16]_i_1__0 
       (.I0(\ireg_reg_n_1_[16] ),
        .I1(\ireg_reg[48]_0 [16]),
        .I2(Q),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[17]_i_1__0 
       (.I0(\ireg_reg_n_1_[17] ),
        .I1(\ireg_reg[48]_0 [17]),
        .I2(Q),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[18]_i_1__0 
       (.I0(\ireg_reg_n_1_[18] ),
        .I1(\ireg_reg[48]_0 [18]),
        .I2(Q),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[19]_i_1__0 
       (.I0(\ireg_reg_n_1_[19] ),
        .I1(\ireg_reg[48]_0 [19]),
        .I2(Q),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[1]_i_1__0 
       (.I0(\ireg_reg_n_1_[1] ),
        .I1(\ireg_reg[48]_0 [1]),
        .I2(Q),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[20]_i_1__0 
       (.I0(\ireg_reg_n_1_[20] ),
        .I1(\ireg_reg[48]_0 [20]),
        .I2(Q),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[21]_i_1__0 
       (.I0(\ireg_reg_n_1_[21] ),
        .I1(\ireg_reg[48]_0 [21]),
        .I2(Q),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[22]_i_1__0 
       (.I0(\ireg_reg_n_1_[22] ),
        .I1(\ireg_reg[48]_0 [22]),
        .I2(Q),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[23]_i_1__0 
       (.I0(\ireg_reg_n_1_[23] ),
        .I1(\ireg_reg[48]_0 [23]),
        .I2(Q),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[24]_i_1 
       (.I0(\ireg_reg_n_1_[24] ),
        .I1(\ireg_reg[48]_0 [24]),
        .I2(Q),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[25]_i_1 
       (.I0(\ireg_reg_n_1_[25] ),
        .I1(\ireg_reg[48]_0 [25]),
        .I2(Q),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[26]_i_1 
       (.I0(\ireg_reg_n_1_[26] ),
        .I1(\ireg_reg[48]_0 [26]),
        .I2(Q),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[27]_i_1 
       (.I0(\ireg_reg_n_1_[27] ),
        .I1(\ireg_reg[48]_0 [27]),
        .I2(Q),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[28]_i_1 
       (.I0(\ireg_reg_n_1_[28] ),
        .I1(\ireg_reg[48]_0 [28]),
        .I2(Q),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[29]_i_1 
       (.I0(\ireg_reg_n_1_[29] ),
        .I1(\ireg_reg[48]_0 [29]),
        .I2(Q),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[2]_i_1__0 
       (.I0(\ireg_reg_n_1_[2] ),
        .I1(\ireg_reg[48]_0 [2]),
        .I2(Q),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[30]_i_1 
       (.I0(\ireg_reg_n_1_[30] ),
        .I1(\ireg_reg[48]_0 [30]),
        .I2(Q),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[31]_i_1 
       (.I0(\ireg_reg_n_1_[31] ),
        .I1(\ireg_reg[48]_0 [31]),
        .I2(Q),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[32]_i_1 
       (.I0(\ireg_reg_n_1_[32] ),
        .I1(\ireg_reg[48]_0 [32]),
        .I2(Q),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[33]_i_1 
       (.I0(\ireg_reg_n_1_[33] ),
        .I1(\ireg_reg[48]_0 [33]),
        .I2(Q),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[34]_i_1 
       (.I0(\ireg_reg_n_1_[34] ),
        .I1(\ireg_reg[48]_0 [34]),
        .I2(Q),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[35]_i_1 
       (.I0(\ireg_reg_n_1_[35] ),
        .I1(\ireg_reg[48]_0 [35]),
        .I2(Q),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[36]_i_1 
       (.I0(\ireg_reg_n_1_[36] ),
        .I1(\ireg_reg[48]_0 [36]),
        .I2(Q),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[37]_i_1 
       (.I0(\ireg_reg_n_1_[37] ),
        .I1(\ireg_reg[48]_0 [37]),
        .I2(Q),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[38]_i_1 
       (.I0(\ireg_reg_n_1_[38] ),
        .I1(\ireg_reg[48]_0 [38]),
        .I2(Q),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[39]_i_1 
       (.I0(\ireg_reg_n_1_[39] ),
        .I1(\ireg_reg[48]_0 [39]),
        .I2(Q),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[3]_i_1__0 
       (.I0(\ireg_reg_n_1_[3] ),
        .I1(\ireg_reg[48]_0 [3]),
        .I2(Q),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[40]_i_1 
       (.I0(\ireg_reg_n_1_[40] ),
        .I1(\ireg_reg[48]_0 [40]),
        .I2(Q),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[41]_i_1 
       (.I0(\ireg_reg_n_1_[41] ),
        .I1(\ireg_reg[48]_0 [41]),
        .I2(Q),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[42]_i_1 
       (.I0(\ireg_reg_n_1_[42] ),
        .I1(\ireg_reg[48]_0 [42]),
        .I2(Q),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[43]_i_1 
       (.I0(\ireg_reg_n_1_[43] ),
        .I1(\ireg_reg[48]_0 [43]),
        .I2(Q),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[44]_i_1 
       (.I0(\ireg_reg_n_1_[44] ),
        .I1(\ireg_reg[48]_0 [44]),
        .I2(Q),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[45]_i_1 
       (.I0(\ireg_reg_n_1_[45] ),
        .I1(\ireg_reg[48]_0 [45]),
        .I2(Q),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[46]_i_1 
       (.I0(\ireg_reg_n_1_[46] ),
        .I1(\ireg_reg[48]_0 [46]),
        .I2(Q),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[47]_i_1 
       (.I0(\ireg_reg_n_1_[47] ),
        .I1(\ireg_reg[48]_0 [47]),
        .I2(Q),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[48]_i_2 
       (.I0(\ireg_reg[48]_0 [48]),
        .I1(Q),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[4]_i_1__1 
       (.I0(\ireg_reg_n_1_[4] ),
        .I1(\ireg_reg[48]_0 [4]),
        .I2(Q),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[5]_i_1__0 
       (.I0(\ireg_reg_n_1_[5] ),
        .I1(\ireg_reg[48]_0 [5]),
        .I2(Q),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[6]_i_1__0 
       (.I0(\ireg_reg_n_1_[6] ),
        .I1(\ireg_reg[48]_0 [6]),
        .I2(Q),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[7]_i_1__0 
       (.I0(\ireg_reg_n_1_[7] ),
        .I1(\ireg_reg[48]_0 [7]),
        .I2(Q),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[8]_i_1__1 
       (.I0(\ireg_reg_n_1_[8] ),
        .I1(\ireg_reg[48]_0 [8]),
        .I2(Q),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[9]_i_1__0 
       (.I0(\ireg_reg_n_1_[9] ),
        .I1(\ireg_reg[48]_0 [9]),
        .I2(Q),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    weights_V_V_TREADY_INST_0
       (.I0(\ireg_reg[48]_0 [48]),
        .I1(ap_rst_n),
        .I2(Q),
        .O(weights_V_V_TREADY));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized1
   (D,
    Q,
    \ireg_reg[16]_0 ,
    \ireg_reg[16]_1 ,
    ap_rst_n,
    SR,
    E,
    ap_clk);
  output [4:0]D;
  output [11:0]Q;
  output \ireg_reg[16]_0 ;
  input [16:0]\ireg_reg[16]_1 ;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [4:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \ireg_reg[16]_0 ;
  wire [16:0]\ireg_reg[16]_1 ;
  wire \ireg_reg_n_1_[11] ;
  wire \ireg_reg_n_1_[15] ;
  wire \ireg_reg_n_1_[3] ;
  wire \ireg_reg_n_1_[7] ;
  wire \ireg_reg_n_1_[9] ;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [10]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [11]),
        .Q(\ireg_reg_n_1_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [12]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [13]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [14]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [15]),
        .Q(\ireg_reg_n_1_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [16]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [3]),
        .Q(\ireg_reg_n_1_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [4]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [5]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [6]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [7]),
        .Q(\ireg_reg_n_1_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [8]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[16]_1 [9]),
        .Q(\ireg_reg_n_1_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[11]_i_1__1 
       (.I0(\ireg_reg_n_1_[11] ),
        .I1(\ireg_reg[16]_1 [11]),
        .I2(Q[11]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \odata[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_rst_n),
        .O(\ireg_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[15]_i_3 
       (.I0(\ireg_reg_n_1_[15] ),
        .I1(\ireg_reg[16]_1 [15]),
        .I2(Q[11]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[3]_i_1__1 
       (.I0(\ireg_reg_n_1_[3] ),
        .I1(\ireg_reg[16]_1 [3]),
        .I2(Q[11]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[7]_i_1__1 
       (.I0(\ireg_reg_n_1_[7] ),
        .I1(\ireg_reg[16]_1 [7]),
        .I2(Q[11]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[9]_i_1__1 
       (.I0(\ireg_reg_n_1_[9] ),
        .I1(\ireg_reg[16]_1 [9]),
        .I2(Q[11]),
        .O(D[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf
   (E,
    Q,
    SR,
    \odata_reg[0]_0 ,
    \odata_reg[0]_1 ,
    \ireg_reg[0] ,
    ap_rst_n,
    \odata_reg[0]_2 ,
    D,
    ap_clk);
  output [0:0]E;
  output [24:0]Q;
  output [0:0]SR;
  input \odata_reg[0]_0 ;
  input [0:0]\odata_reg[0]_1 ;
  input [0:0]\ireg_reg[0] ;
  input ap_rst_n;
  input [0:0]\odata_reg[0]_2 ;
  input [24:0]D;
  input ap_clk;

  wire [24:0]D;
  wire [0:0]E;
  wire [24:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]\ireg_reg[0] ;
  wire \odata_reg[0]_0 ;
  wire [0:0]\odata_reg[0]_1 ;
  wire [0:0]\odata_reg[0]_2 ;
  wire p_0_in;

  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h2F00FFFF)) 
    \ireg[24]_i_1 
       (.I0(\odata_reg[0]_1 ),
        .I1(\odata_reg[0]_0 ),
        .I2(Q[24]),
        .I3(\ireg_reg[0] ),
        .I4(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    \ireg[24]_i_2 
       (.I0(Q[24]),
        .I1(\odata_reg[0]_0 ),
        .I2(\odata_reg[0]_1 ),
        .I3(\ireg_reg[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'h75)) 
    \odata[24]_i_1__0 
       (.I0(Q[24]),
        .I1(\odata_reg[0]_0 ),
        .I2(\odata_reg[0]_1 ),
        .O(p_0_in));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[0]),
        .Q(Q[0]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[10]),
        .Q(Q[10]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[11]),
        .Q(Q[11]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[12]),
        .Q(Q[12]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[13]),
        .Q(Q[13]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[14]),
        .Q(Q[14]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[15]),
        .Q(Q[15]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[16]),
        .Q(Q[16]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[17]),
        .Q(Q[17]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[18]),
        .Q(Q[18]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[19]),
        .Q(Q[19]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[1]),
        .Q(Q[1]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[20]),
        .Q(Q[20]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[21]),
        .Q(Q[21]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[22]),
        .Q(Q[22]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[23]),
        .Q(Q[23]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[24]),
        .Q(Q[24]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[2]),
        .Q(Q[2]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[3]),
        .Q(Q[3]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[4]),
        .Q(Q[4]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[5]),
        .Q(Q[5]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[6]),
        .Q(Q[6]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[7]),
        .Q(Q[7]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[8]),
        .Q(Q[8]),
        .R(\odata_reg[0]_2 ));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(D[9]),
        .Q(Q[9]),
        .R(\odata_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0
   (SR,
    Q,
    E,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n,
    \ireg_reg[48] ,
    \ireg_reg[48]_0 ,
    \ireg_reg[0] ,
    D,
    ap_clk);
  output [0:0]SR;
  output [48:0]Q;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[2] ;
  input ap_rst_n;
  input \ireg_reg[48] ;
  input [0:0]\ireg_reg[48]_0 ;
  input [0:0]\ireg_reg[0] ;
  input [48:0]D;
  input ap_clk;

  wire [48:0]D;
  wire [0:0]E;
  wire [48:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]\ireg_reg[0] ;
  wire \ireg_reg[48] ;
  wire [0:0]\ireg_reg[48]_0 ;
  wire \odata[48]_i_1_n_1 ;

  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h2F00FFFF)) 
    \ireg[48]_i_1 
       (.I0(\ireg_reg[48]_0 ),
        .I1(\ireg_reg[48] ),
        .I2(Q[48]),
        .I3(\ireg_reg[0] ),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h008A)) 
    \ireg[48]_i_2 
       (.I0(Q[48]),
        .I1(\ireg_reg[48] ),
        .I2(\ireg_reg[48]_0 ),
        .I3(\ireg_reg[0] ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \odata[15]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT3 #(
    .INIT(8'h75)) 
    \odata[48]_i_1 
       (.I0(Q[48]),
        .I1(\ireg_reg[48] ),
        .I2(\ireg_reg[48]_0 ),
        .O(\odata[48]_i_1_n_1 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \odata_reg[17] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \odata_reg[18] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \odata_reg[19] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \odata_reg[20] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \odata_reg[21] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \odata_reg[22] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \odata_reg[23] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \odata_reg[24] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \odata_reg[25] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \odata_reg[26] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \odata_reg[27] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \odata_reg[28] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \odata_reg[29] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \odata_reg[30] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \odata_reg[31] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \odata_reg[32] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[32]),
        .Q(Q[32]),
        .R(SR));
  FDRE \odata_reg[33] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[33]),
        .Q(Q[33]),
        .R(SR));
  FDRE \odata_reg[34] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[34]),
        .Q(Q[34]),
        .R(SR));
  FDRE \odata_reg[35] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[35]),
        .Q(Q[35]),
        .R(SR));
  FDRE \odata_reg[36] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[36]),
        .Q(Q[36]),
        .R(SR));
  FDRE \odata_reg[37] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[37]),
        .Q(Q[37]),
        .R(SR));
  FDRE \odata_reg[38] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[38]),
        .Q(Q[38]),
        .R(SR));
  FDRE \odata_reg[39] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[39]),
        .Q(Q[39]),
        .R(SR));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \odata_reg[40] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[40]),
        .Q(Q[40]),
        .R(SR));
  FDRE \odata_reg[41] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[41]),
        .Q(Q[41]),
        .R(SR));
  FDRE \odata_reg[42] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[42]),
        .Q(Q[42]),
        .R(SR));
  FDRE \odata_reg[43] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[43]),
        .Q(Q[43]),
        .R(SR));
  FDRE \odata_reg[44] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[44]),
        .Q(Q[44]),
        .R(SR));
  FDRE \odata_reg[45] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[45]),
        .Q(Q[45]),
        .R(SR));
  FDRE \odata_reg[46] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[46]),
        .Q(Q[46]),
        .R(SR));
  FDRE \odata_reg[47] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[47]),
        .Q(Q[47]),
        .R(SR));
  FDRE \odata_reg[48] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[48]),
        .Q(Q[48]),
        .R(SR));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata[48]_i_1_n_1 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized1
   (Q,
    E,
    SR,
    out_V_V_TREADY,
    \ireg_reg[16] ,
    ap_rst_n,
    \odata_reg[0]_0 ,
    D,
    ap_clk);
  output [16:0]Q;
  output [0:0]E;
  output [0:0]SR;
  input out_V_V_TREADY;
  input [0:0]\ireg_reg[16] ;
  input ap_rst_n;
  input [0:0]\odata_reg[0]_0 ;
  input [16:0]D;
  input ap_clk;

  wire [16:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]\ireg_reg[16] ;
  wire \odata[15]_i_2_n_1 ;
  wire [0:0]\odata_reg[0]_0 ;
  wire out_V_V_TREADY;

  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    \ireg[16]_i_1 
       (.I0(out_V_V_TREADY),
        .I1(Q[16]),
        .I2(\ireg_reg[16] ),
        .I3(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ireg[16]_i_2 
       (.I0(Q[16]),
        .I1(out_V_V_TREADY),
        .I2(\ireg_reg[16] ),
        .O(E));
  LUT2 #(
    .INIT(4'hD)) 
    \odata[15]_i_2 
       (.I0(Q[16]),
        .I1(out_V_V_TREADY),
        .O(\odata[15]_i_2_n_1 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[13]),
        .Q(Q[13]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[14] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[14]),
        .Q(Q[14]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[15] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[15]),
        .Q(Q[15]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[16]),
        .Q(Q[16]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[8]),
        .Q(Q[8]),
        .R(\odata_reg[0]_0 ));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(\odata[15]_i_2_n_1 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(\odata_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (Q,
    in0_V_V_TREADY,
    D,
    \odata_reg[0] ,
    \odata_reg[0]_0 ,
    ap_rst_n,
    ap_clk,
    SR);
  output [24:0]Q;
  output in0_V_V_TREADY;
  input [24:0]D;
  input \odata_reg[0] ;
  input [0:0]\odata_reg[0]_0 ;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;

  wire [24:0]D;
  wire [24:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [24:0]cdata;
  wire in0_V_V_TREADY;
  wire ireg01_out;
  wire obuf_inst_n_27;
  wire \odata_reg[0] ;
  wire [0:0]\odata_reg[0]_0 ;
  wire p_0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf ibuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_27),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in0_V_V_TREADY(in0_V_V_TREADY),
        .\ireg_reg[24]_0 (D));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf obuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(Q),
        .SR(obuf_inst_n_27),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[0] (p_0_in),
        .\odata_reg[0]_0 (\odata_reg[0] ),
        .\odata_reg[0]_1 (\odata_reg[0]_0 ),
        .\odata_reg[0]_2 (SR));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0
   (SR,
    Q,
    weights_V_V_TREADY,
    ap_rst_n,
    D,
    \ireg_reg[48] ,
    \ireg_reg[48]_0 ,
    ap_clk);
  output [0:0]SR;
  output [48:0]Q;
  output weights_V_V_TREADY;
  input ap_rst_n;
  input [48:0]D;
  input \ireg_reg[48] ;
  input [0:0]\ireg_reg[48]_0 ;
  input ap_clk;

  wire [48:0]D;
  wire [48:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ibuf_inst_n_1;
  wire ibuf_inst_n_10;
  wire ibuf_inst_n_11;
  wire ibuf_inst_n_12;
  wire ibuf_inst_n_13;
  wire ibuf_inst_n_14;
  wire ibuf_inst_n_15;
  wire ibuf_inst_n_16;
  wire ibuf_inst_n_17;
  wire ibuf_inst_n_18;
  wire ibuf_inst_n_19;
  wire ibuf_inst_n_2;
  wire ibuf_inst_n_20;
  wire ibuf_inst_n_21;
  wire ibuf_inst_n_22;
  wire ibuf_inst_n_23;
  wire ibuf_inst_n_24;
  wire ibuf_inst_n_25;
  wire ibuf_inst_n_26;
  wire ibuf_inst_n_27;
  wire ibuf_inst_n_28;
  wire ibuf_inst_n_29;
  wire ibuf_inst_n_3;
  wire ibuf_inst_n_30;
  wire ibuf_inst_n_31;
  wire ibuf_inst_n_32;
  wire ibuf_inst_n_33;
  wire ibuf_inst_n_34;
  wire ibuf_inst_n_35;
  wire ibuf_inst_n_36;
  wire ibuf_inst_n_37;
  wire ibuf_inst_n_38;
  wire ibuf_inst_n_39;
  wire ibuf_inst_n_4;
  wire ibuf_inst_n_40;
  wire ibuf_inst_n_41;
  wire ibuf_inst_n_42;
  wire ibuf_inst_n_43;
  wire ibuf_inst_n_44;
  wire ibuf_inst_n_45;
  wire ibuf_inst_n_46;
  wire ibuf_inst_n_47;
  wire ibuf_inst_n_48;
  wire ibuf_inst_n_49;
  wire ibuf_inst_n_5;
  wire ibuf_inst_n_6;
  wire ibuf_inst_n_7;
  wire ibuf_inst_n_8;
  wire ibuf_inst_n_9;
  wire ireg01_out;
  wire \ireg_reg[48] ;
  wire [0:0]\ireg_reg[48]_0 ;
  wire obuf_inst_n_52;
  wire p_0_in;
  wire weights_V_V_TREADY;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0 ibuf_inst
       (.D({ibuf_inst_n_1,ibuf_inst_n_2,ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49}),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_52),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[48]_0 (D),
        .weights_V_V_TREADY(weights_V_V_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0 obuf_inst
       (.D({ibuf_inst_n_1,ibuf_inst_n_2,ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5,ibuf_inst_n_6,ibuf_inst_n_7,ibuf_inst_n_8,ibuf_inst_n_9,ibuf_inst_n_10,ibuf_inst_n_11,ibuf_inst_n_12,ibuf_inst_n_13,ibuf_inst_n_14,ibuf_inst_n_15,ibuf_inst_n_16,ibuf_inst_n_17,ibuf_inst_n_18,ibuf_inst_n_19,ibuf_inst_n_20,ibuf_inst_n_21,ibuf_inst_n_22,ibuf_inst_n_23,ibuf_inst_n_24,ibuf_inst_n_25,ibuf_inst_n_26,ibuf_inst_n_27,ibuf_inst_n_28,ibuf_inst_n_29,ibuf_inst_n_30,ibuf_inst_n_31,ibuf_inst_n_32,ibuf_inst_n_33,ibuf_inst_n_34,ibuf_inst_n_35,ibuf_inst_n_36,ibuf_inst_n_37,ibuf_inst_n_38,ibuf_inst_n_39,ibuf_inst_n_40,ibuf_inst_n_41,ibuf_inst_n_42,ibuf_inst_n_43,ibuf_inst_n_44,ibuf_inst_n_45,ibuf_inst_n_46,ibuf_inst_n_47,ibuf_inst_n_48,ibuf_inst_n_49}),
        .E(ireg01_out),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (obuf_inst_n_52),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[0] (p_0_in),
        .\ireg_reg[48] (\ireg_reg[48] ),
        .\ireg_reg[48]_0 (\ireg_reg[48]_0 ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (\count_reg[1]_0 ,
    \count_reg[0]_0 ,
    D,
    ap_NS_fsm10_out,
    \ireg_reg[16] ,
    \odata_reg[16] ,
    \ireg_reg[16]_0 ,
    SR,
    \count_reg[1]_1 ,
    ap_clk,
    ap_rst_n,
    out_V_V_TREADY,
    \count_reg[0]_1 ,
    \count_reg[0]_2 ,
    Q,
    \ireg_reg[16]_1 ,
    \odata_reg[16]_0 );
  output \count_reg[1]_0 ;
  output \count_reg[0]_0 ;
  output [0:0]D;
  output ap_NS_fsm10_out;
  output [11:0]\ireg_reg[16] ;
  output [16:0]\odata_reg[16] ;
  output \ireg_reg[16]_0 ;
  input [0:0]SR;
  input \count_reg[1]_1 ;
  input ap_clk;
  input ap_rst_n;
  input out_V_V_TREADY;
  input \count_reg[0]_1 ;
  input \count_reg[0]_2 ;
  input [0:0]Q;
  input [16:0]\ireg_reg[16]_1 ;
  input [11:0]\odata_reg[16]_0 ;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire \count[0]_i_1_n_1 ;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_1 ;
  wire \count_reg[0]_2 ;
  wire \count_reg[1]_0 ;
  wire \count_reg[1]_1 ;
  wire ibuf_inst_n_1;
  wire ibuf_inst_n_2;
  wire ibuf_inst_n_3;
  wire ibuf_inst_n_4;
  wire ibuf_inst_n_5;
  wire ireg01_out;
  wire [11:0]\ireg_reg[16] ;
  wire \ireg_reg[16]_0 ;
  wire [16:0]\ireg_reg[16]_1 ;
  wire obuf_inst_n_19;
  wire [16:0]\odata_reg[16] ;
  wire [11:0]\odata_reg[16]_0 ;
  wire out_V_V_TREADY;

  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(out_V_V_TREADY),
        .I1(\count_reg[1]_0 ),
        .I2(\count_reg[0]_0 ),
        .I3(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(Q),
        .I1(\count_reg[0]_0 ),
        .I2(\count_reg[1]_0 ),
        .I3(out_V_V_TREADY),
        .O(ap_NS_fsm10_out));
  LUT6 #(
    .INIT(64'h0888A8A808880888)) 
    \count[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\count_reg[0]_0 ),
        .I2(\count_reg[1]_0 ),
        .I3(out_V_V_TREADY),
        .I4(\count_reg[0]_1 ),
        .I5(\count_reg[0]_2 ),
        .O(\count[0]_i_1_n_1 ));
  FDRE \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_1 ),
        .Q(\count_reg[0]_0 ),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\count_reg[1]_1 ),
        .Q(\count_reg[1]_0 ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized1 ibuf_inst
       (.D({ibuf_inst_n_1,ibuf_inst_n_2,ibuf_inst_n_3,ibuf_inst_n_4,ibuf_inst_n_5}),
        .E(ireg01_out),
        .Q(\ireg_reg[16] ),
        .SR(obuf_inst_n_19),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[16]_0 (\ireg_reg[16]_0 ),
        .\ireg_reg[16]_1 (\ireg_reg[16]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized1 obuf_inst
       (.D({\odata_reg[16]_0 [11],ibuf_inst_n_1,\odata_reg[16]_0 [10:8],ibuf_inst_n_2,\odata_reg[16]_0 [7],ibuf_inst_n_3,\odata_reg[16]_0 [6],ibuf_inst_n_4,\odata_reg[16]_0 [5:3],ibuf_inst_n_5,\odata_reg[16]_0 [2:0]}),
        .E(ireg01_out),
        .Q(\odata_reg[16] ),
        .SR(obuf_inst_n_19),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[16] (\ireg_reg[16] [11]),
        .\odata_reg[0]_0 (SR),
        .out_V_V_TREADY(out_V_V_TREADY));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
