EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# BC807
#
DEF BC807 Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "BC807" 200 0 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-23" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
F4 "Q" 200 75 50 H I L CNN "Spice_Primitive"
F5 "DI_DMMT3906W" 200 75 50 H I L CNN "Spice_Model"
F6 "Y" 200 75 50 H I L CNN "Spice_Netlist_Enabled"
F7 "3 1 2" 200 75 50 H I L CNN "Spice_Node_Sequence"
F8 "NPN general purpose transistors (SOT-23)" 0 0 50 H I C CNN "Description"
ALIAS BC808 BC856 BC857 BC858 BC859 BC860 MMBT3906
$FPLIST
 SOT?23*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F
X B 1 -200 0 225 R 50 50 1 1 I
X E 2 100 -200 100 U 50 50 1 1 P
X C 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# BC817
#
DEF BC817 Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "BC817" 200 0 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-23" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
F4 "NPN general purpose transistors (SOT-23)" 0 0 50 H I C CNN "Description"
F5 "Q" 200 75 50 H I L CNN "Spice_Primitive"
F6 "DI_DMMT3904W" 200 75 50 H I L CNN "Spice_Model"
F7 "Y" 200 75 50 H I L CNN "Spice_Netlist_Enabled"
F8 "3 1 2" 200 75 50 H I L CNN "Spice_Node_Sequence"
ALIAS BC818 BC846 BC847 BC848 BC849 BC850 MMBT3904 MMBT5550L MMBT5551L
$FPLIST
 SOT?23*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
X B 1 -200 0 225 R 50 50 1 1 I
X E 2 100 -200 100 U 50 50 1 1 P
X C 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "Multilayer Ceramic Capacitors MLCC (0805)" 0 0 50 H I C CNN "Description"
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# DMMT3904W
#
DEF DMMT3904W Q 0 0 Y Y 2 F N
F0 "Q" 200 75 50 H V L CNN
F1 "DMMT3904W" 200 0 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-363_SC-70-6" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
F4 "Q" 200 75 50 H V L CNN "Spice_Primitive"
F5 "DI_DMMT3904W" 200 75 50 H V L CNN "Spice_Model"
F6 "Y" 200 75 50 H V L CNN "Spice_Netlist_Enabled"
$FPLIST
 SOT-23*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 0 0 25 0 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
X B 1 -200 0 200 R 50 50 1 1 I
X E 5 100 -200 100 U 50 50 1 1 P
X C 6 100 200 100 D 50 50 1 1 P
X B 2 -200 0 200 R 50 50 2 1 I
X C 3 100 200 100 D 50 50 2 1 P
X E 4 100 -200 100 U 50 50 2 1 P
ENDDRAW
ENDDEF
#
# DMMT3906W
#
DEF DMMT3906W Q 0 0 Y Y 2 F N
F0 "Q" 200 75 50 H V L CNN
F1 "DMMT3906W" 200 0 50 H I L CNN
F2 "Package_TO_SOT_SMD:SOT-363_SC-70-6" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
F4 "NPN general purpose transistors (SOT-23)" 0 0 50 H I C CNN "Description"
$FPLIST
 SOT363*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 0 0 25 0 N
P 2 0 1 0 100 -100 25 -25 N
P 2 0 1 0 100 100 25 25 N
P 3 0 1 20 25 75 25 -75 25 -75 F
P 5 0 1 0 55 -75 75 -55 35 -35 55 -75 55 -75 F
X B 1 -200 0 200 R 50 50 1 1 I
X E 5 100 -200 100 U 50 50 1 1 P
X C 6 100 200 100 D 50 50 1 1 P
X B 2 -200 0 200 R 50 50 2 1 I
X C 3 100 200 100 D 50 50 2 1 P
X E 4 100 -200 100 U 50 50 2 1 P
ENDDRAW
ENDDEF
#
# LM2904
#
DEF LM2904 U 0 5 Y Y 3 L N
F0 "U" 0 200 50 H V L CNN
F1 "LM2904" 0 -200 50 H V L CNN
F2 "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "Low-Noise FET-Input Operational Amplifiers (SOIC-8 )" 0 0 50 H I C CNN "Description"
F5 "X" 0 200 50 H I L CNN "Spice_Primitive"
F6 "TL072c" 0 200 50 H I L CNN "Spice_Model"
F7 "Y" 0 200 50 H I L CNN "Spice_Netlist_Enabled"
ALIAS LM358 AD8620 LMC6062 LMC6082 TL062 TL072 TL082 NE5532 SA5532 RC4558 RC4560 RC4580 LMV358 TS912 TSV912IDT TSV912IST TLC272 TLC277 MCP602 OPA1678 OPA2134 OPA2340 OPA2376xxD OPA2376xxDGK MC33078 MC33178 LM4562 OP249 OP275 ADA4075-2 MCP6002-xP MCP6002-xSN MCP6002-xMS LM7332 OPA2333xxD OPA2333xxDGK LMC6482 LT1492 LTC6081xMS8 LM6172 MCP6L92 NJM2043 NJM2114 NJM4556A NJM4558 NJM4559 NJM4560 NJM4580 NJM5532 ADA4807-2ARM OPA2691 LT6234 OPA2356xxD OPA2356xxDGK OPA1612AxD MC33172 OPA1602 TLV2372 LT6237 OPA2277 MCP6022 MCP6V67EMS
$FPLIST
 SOIC*3.9x4.9mm*P1.27mm*
 DIP*W7.62mm*
 TO*99*
 OnSemi*Micro8*
 TSSOP*3x3mm*P0.65mm*
 TSSOP*4.4x3mm*P0.65mm*
 MSOP*3x3mm*P0.65mm*
 SSOP*3.9x4.9mm*P0.635mm*
 LFCSP*2x2mm*P0.5mm*
 *SIP*
 SOIC*5.3x6.2mm*P1.27mm*
$ENDFPLIST
DRAW
P 4 1 1 10 -200 200 200 0 -200 -200 -200 200 f
P 4 2 1 10 -200 200 200 0 -200 -200 -200 200 f
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X V- 4 -100 -300 150 U 50 50 3 1 W
X V+ 8 -100 300 150 D 50 50 3 1 W
ENDDRAW
ENDDEF
#
# MMSD914
#
DEF MMSD914 D 0 40 N N 1 F N
F0 "D" 0 100 50 H V C CNN
F1 "MMSD914" 0 -100 50 H V C CNN
F2 "Diode_SMD:D_SOD-123" 0 -175 50 H I C CNN
F3 "" 0 0 50 H I C CNN
F4 "Fast Switching Diode (SOD-123)" 0 0 50 H I C CNN "Description"
F5 "D" 0 100 50 H I C CNN "Spice_Primitive"
F6 "D1N4148" 0 100 50 H I C CNN "Spice_Model"
F7 "Y" 0 100 50 H I C CNN "Spice_Netlist_Enabled"
F8 "2 1" 0 100 50 H I C CNN "Spice_Node_Sequence"
ALIAS 1N4148W BAV16W 1N4448W MMSD4148
$FPLIST
 D*SOD?123*
$ENDFPLIST
DRAW
P 2 0 1 10 -50 50 -50 -50 N
P 2 0 1 0 50 0 -50 0 N
P 4 0 1 10 50 50 50 -50 -50 0 50 50 N
X K 1 -150 0 100 R 50 50 1 1 P
X A 2 150 0 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PMP4201
#
DEF PMP4201 Q 0 0 Y N 2 F N
F0 "Q" 200 75 50 H V L CNN
F1 "PMP4201" 200 0 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-666" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
F4 "NPN/NPN matched double transistors (SOT-666)" 0 0 50 H I C CNN "Description"
F5 "X" 200 75 50 H I L CNN "Spice_Primitive"
F6 "PMP4201" 200 75 50 H I L CNN "Spice_Model"
F7 "Y" 200 75 50 H I L CNN "Spice_Netlist_Enabled"
$FPLIST
 SOT-23*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 0 0 25 0 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
X B 1 -200 0 200 R 50 50 1 1 I
X E 5 100 -200 100 U 50 50 1 1 P
X C 6 100 200 100 D 50 50 1 1 P
X B 2 -200 0 200 R 50 50 2 1 I
X C 3 100 200 100 D 50 50 2 1 P
X E 4 100 -200 100 U 50 50 2 1 P
ENDDRAW
ENDDEF
#
# PMP5201
#
DEF PMP5201 Q 0 0 Y N 2 F N
F0 "Q" 200 75 50 H V L CNN
F1 "PMP5201" 200 0 50 H V L CNN
F2 "Package_TO_SOT_SMD:SOT-666" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
F4 "NPN/NPN matched double transistors (SOT-666)" 0 0 50 H I C CNN "Description"
F5 "X" 200 75 50 H I L CNN "Spice_Primitive"
F6 "PMP5201" 200 75 50 H I L CNN "Spice_Model"
F7 "Y" 200 75 50 H I L CNN "Spice_Netlist_Enabled"
$FPLIST
 SOT363*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 0 0 25 0 N
P 2 0 1 0 100 -100 25 -25 N
P 2 0 1 0 100 100 25 25 N
P 3 0 1 20 25 75 25 -75 25 -75 F
P 5 0 1 0 55 -75 75 -55 35 -35 55 -75 55 -75 F
X B 1 -200 0 200 R 50 50 1 1 I
X E 5 100 -200 100 U 50 50 1 1 P
X C 6 100 200 100 D 50 50 1 1 P
X B 2 -200 0 200 R 50 50 2 1 I
X C 3 100 200 100 D 50 50 2 1 P
X E 4 100 -200 100 U 50 50 2 1 P
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "Resistor_SMD:R_0805_2012Metric" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
F4 "Thick Film Resistors - SMD (0805)" 0 0 50 H I C CNN "Description"
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# THAT340
#
DEF THAT340 Q 0 0 Y N 5 L N
F0 "Q" 210 -200 50 H V L CNN
F1 "THAT340" 210 -270 50 H V L CNN
F2 "Package_SO:SOIC-14-16_3.9x9.9mm_P1.27mm" 120 100 50 H I C CNN
F3 "" -80 0 50 H I C CNN
F4 "Low-Noise Matched Transistor Array" 0 0 50 H I C CNN "Description"
F5 "X" 210 -200 50 H I L CNN "Spice_Primitive"
F6 "THAT340" 210 -200 50 H I L CNN "Spice_Model"
F7 "Y" 210 -200 50 H I L CNN "Spice_Netlist_Enabled"
$FPLIST
 DIP-14
 SOIC-14
$ENDFPLIST
DRAW
C 50 0 110 1 1 10 N
C 50 0 110 2 1 10 N
C 50 0 110 3 1 10 N
C 50 0 110 4 1 10 N
T 0 -105 0 60 0 5 0 SUB Normal 0 C C
T 0 115 0 60 0 5 0 SUB Normal 0 C C
S -200 100 200 -100 5 1 0 N
P 2 1 0 0 100 -100 25 -25 N
P 2 2 0 0 100 -100 25 -25 N
P 2 3 0 0 100 -100 25 -25 N
P 2 4 0 0 100 -100 25 -25 N
P 2 1 1 0 100 100 25 25 N
P 3 1 1 20 25 75 25 -75 25 -75 N
P 4 1 1 0 50 -70 70 -50 90 -90 50 -70 F
P 2 2 1 0 100 100 25 25 N
P 3 2 1 20 25 75 25 -75 25 -75 N
P 4 2 1 0 50 -70 70 -50 90 -90 50 -70 F
P 2 3 1 0 100 100 25 25 N
P 3 3 1 20 25 75 25 -75 25 -75 N
P 4 3 1 0 85 65 65 85 45 45 85 65 F
P 2 4 1 0 100 100 25 25 N
P 3 4 1 20 25 75 25 -75 25 -75 N
P 4 4 1 0 85 65 65 85 45 45 85 65 F
X C 1 100 200 100 D 50 50 1 1 P
X B 2 -200 0 225 R 50 50 1 1 I
X E 3 100 -200 100 U 50 50 1 1 P
X E 12 100 -200 100 U 50 50 2 1 P
X B 13 -200 0 225 R 50 50 2 1 I
X C 14 100 200 100 D 50 50 2 1 P
X C 5 100 200 100 D 50 50 3 1 P
X B 6 -200 0 225 R 50 50 3 1 I
X E 7 100 -200 100 U 50 50 3 1 P
X ~ 10 100 200 100 D 50 50 4 1 I
X E 8 100 -200 100 U 50 50 4 1 P
X B 9 -200 0 225 R 50 50 4 1 I
X E 11 300 0 100 L 50 50 5 1 P
X B 4 -300 0 100 R 50 50 5 1 I
ENDDRAW
ENDDEF
#
#End Library
